RM0452
Reference manual

SPC58 H Line - 32 bit Power Architecture automotive MCU Triple z4 cores 200 MHz, 10 MBytes Flash, HSM, ASIL-D

Overview

This document defines the functionality of the SPC58xHx microcontroller for use by software and hardware developers. The SPC58xHx is built on Power Architecture technology and integrates technologies that are important for today's and tomorrow's automotive applications.

The SPC58xHx microcontroller is the top featured one of a family of Power Architecture based microcontrollers that targets automotive vehicle body and gateway applications such as:

- central body controller
- smart junction box
- mid and high end gateway

The SPC58xHx belongs to a wide family of automotive microcontroller products which offers the scalability needed to implement platform approaches and delivers the performance and features required by increasingly sophisticated body applications.

It is available as dual or triple core and operates at speeds of up to 200 MHz enabling the customer to adjust the performance and consumption to the application needs.

It has been designed to be compatible with the SPC58xCx microcontroller, offering a unique scalability from a single core, 2 MByte flash derivative up to a triple core, 10 MByte flash superset.

The SPC58xHx microcontroller has full hardware support for Flash-Over-The-Air (FOTA) mechanism, allowing application software to be updated in back-ground while the application keeps operating. This process enables a zero down time application update.

Moreover the versatile low power modes available on SPC56 body MCU have been extended with a Smart Standby Wake-up Unit reducing further the average consumption in low power conditions.

The information in this book is subject to change without notice, as described in the disclaimer. As with any technical documentation, it is the reader's responsibility to be sure he or she is using the most recent version of the documentation.

To locate any published errata or updates for this document, visit the ST Web site at http://www.st.com.

Audience

This manual is intended for system software and hardware developers and applications programmers who want to develop products with the SPC58xHx device. It is assumed that the reader understands operating systems, microprocessor system design, basic principles of software and hardware, and basic details of the Power Architecture.

Contents

1 Preface 56

1.1 Document organization 56

1.2 Register conventions 56

1.3 Acronyms and abbreviations 57

1.4 Reference documents 57

2 Introduction 58

2.1 SPC58xHx microcontroller 58

2.1.1 Overall architecture 58

2.1.2 Core features 58

2.1.3 Core_2 59

2.1.4 Memory hierarchy 59

2.1.5 Features 60

2.1.6 Feature list 63

2.1.7 Packages 65

2.1.8 Software debug 65

2.1.9 Block diagram 65

3 Embedded memories 68

3.1 Overview 68

3.2 SRAM 68

3.2.1 System SRAM 68

3.2.2 Standby SRAM regulator 68

3.2.3 Processor core local RAM 68

3.3 Embedded Flash memory 69

3.3.1 Flash memory controller 69

3.3.2 Flash memory array 69

3.4 End-to-end Error Correction Code (e2eECC) 72

3.5 Security features 74

4 Signal Description 75

4.1 Production packages 75

4.2 Package pinouts and ballouts 75

5 Memory Map 76
5.1 Flash memory 76
5.2 System memory 79
5.3 Local memory 79
5.4 OctalSPI memory 80
5.5 SDMMC memory 80
5.6 Peripheral memory 81
5.7 UTest memory 90

6 Functional safety 92
6.1 Introduction 92
6.2 Safety overview 92
6.3 Module categorization 92
6.4 System implementation 95
6.4.1 General concept 95
6.4.2 Dual-core lockstep 114
6.4.3 Common Cause Failure measures 117
6.4.4 ECC 117

7 Device configuration 121
7.1 Introduction 121
7.2 Core modules 121
7.3 System modules 127
7.3.1 SIUL2 configuration 127
7.3.2 Semaphores2 (SEMA42) configuration 127
7.3.3 Crossbar switch 127
7.3.4 System Memory Protection Unit (SMPU) configuration 136
7.3.5 Peripheral bridge configuration 140
7.3.6 Interrupt controller (INTC) configuration 141
7.3.7 DMA controller configuration 169
7.3.8 DMACHMUX configuration 173
7.3.9 Platform Configuration Module (PCM) configuration 178
7.3.10 Wakeup unit (WKPU) configuration 197
7.3.11 Crossbar integrity checker (XBIC) 201
7.3.12 Body Cross Triggering Unit (BCTU) configuration 201

7.3.13 SSWU configuration . . . 203
7.4 Clocking . . . 204
7.5 Memories and memory interfaces . . . 204
7.5.1 Flash memory controller (PFLASH) configuration . . . 204
7.5.2 Decorated Storage Memory Controller (DSMC) . . . 205
7.6 Analog modules . . . 205
7.6.1 Temperature sensor configuration . . . 206
7.6.2 SARADC . . . 206
7.7 Timers . . . 207
7.7.1 System Timer Module (STM) configuration . . . 207
7.7.2 Software Watchdog Timer (SWT) configuration . . . 207
7.7.3 PIT configuration . . . 208
7.7.4 Global System Timer (GST) configuration . . . 210
7.8 Communication interfaces . . . 213
7.8.1 Ethernet configuration . . . 213
7.8.2 CAN subsystem configuration . . . 230
7.8.3 DSPI configuration . . . 231
7.8.4 FlexRay Configuration . . . 233
7.8.5 PSI5 Controller Configuration . . . 234
7.8.6 LinFlexD . . . 234
7.9 Reset and boot modules . . . 241
7.9.1 BAF configuration . . . 241
7.9.2 System Status and Configuration Module (SSCM) configuration . . . 241
7.10 Safety modules . . . 242
7.10.1 CRC . . . 242
7.10.2 MEMU configuration . . . 243
7.10.3 Indirect Memory Access (IMA) configuration . . . 264
7.10.4 FCCU configuration . . . 268
7.10.5 Register protection (REG_PROT) configuration . . . 271
7.10.6 STCU2 configuration . . . 280
7.11 Security modules . . . 288
7.11.1 Password and Device Security Module (PASS) configuration . . . 288
7.11.2 Tamper Detection Module (TDM) configuration . . . 293

8 Reset and Boot . . . 300
8.1 Introduction . . . 300

8.1.1 TEST flash memory block 300
8.1.2 UTEST flash memory block 300
8.1.3 Boot Assist Flash 300
8.2 Modules used in reset sequence 301
8.2.1 Power Management Controller 301
8.2.2 Reset Generation Module 301
8.2.3 Mode Entry module 302
8.2.4 System Status and Configuration Module 302
8.2.5 Self-Test Control Unit 302
8.3 Reset sequence 302
8.3.1 Power-on and the Reset Generation Module 302
8.3.2 Power-up phase: power stabilization 304
8.3.3 PHASE0 Phase: analog supply initial configuration 306
8.3.4 PHASE1[DEST] Phase: temporization and monitoring setup 306
8.3.5 PHASE2[DEST] Phase: flash initial configuration 306
8.3.6 PHASE3[DEST] Phase: device configuration 307
8.3.7 IDLE[DEST] Phase: self-test execution 308
8.3.8 PHASE1[FUNC] Phase: temporization and monitoring setup 308
8.3.9 PHASE2[FUNC] Phase: flash initial configuration 309
8.3.10 PHASE3[FUNC] Phase: device configuration monitoring 309
8.3.11 IDLE[FUNC] Phase 309
8.3.12 System start-up 310
8.3.13 Waking-up other CPUs 316
8.3.14 BAF Bootloader 317

9 Device Configuration Format (DCF) Records 318
9.1 Introduction 318
9.2 DCF clients 319
9.3 DCF records 319
9.3.1 UTEST DCF records 323
9.4 DCF client table 323
9.4.1 DCF client list 324
9.4.2 BAF configuration DCF register 335
9.4.3 Miscellaneous DCF registers 336

10 Power management 344

10.1 Overview . . . 344
10.1.1 Power management framework . . . 345
10.1.2 Power management supply description . . . 345
10.1.3 Power management controller overview . . . 346
10.2 Low power mode support . . . 348
10.2.1 Low power mode (HALT/STOP/STANDBY) . . . 349
10.3 Flash power requirements . . . 350
10.4 Device trimming . . . 350
10.5 Supply monitoring (POR and LVDs) . . . 350
10.5.1 Power-on reset (POR) . . . 351
10.5.2 Behavior of device LVD / HVD . . . 351
10.5.3 Voltage detections (MVDs, LVDs, HVDs, UVDs) . . . 352
10.6 Power sequence . . . 355
10.6.1 Power-up sequence . . . 355
10.6.2 Power-down sequence . . . 359
10.6.3 Brown-out management . . . 359
10.6.4 Low voltage requirement during crank . . . 360

11 Smart Stand-by Wake-up Unit (SSWU) . . . 361
11.1 Overview . . . 361
11.2 Functional description . . . 361
11.3 Architecture . . . 362
11.4 Clocking . . . 364
11.5 Memory map and register descriptions . . . 366
11.5.1 Memory map . . . 366
11.5.2 Trigger generator subunit input selection register (TGSISR) . . . 367
11.5.3 Trigger generator subunit control register (TGSCR) . . . 368
11.5.4 Trigger compare register 0–7 (TCR0–TCR7) . . . 368
11.5.5 TGS counter compare register (TGSCCR) . . . 369
11.5.6 TGS counter reload register (TGSCRR) . . . 369
11.5.7 Commands list control register 1 (CLCR1) . . . 370
11.5.8 Commands list control register 2 (CLCR2) . . . 370
11.5.9 Trigger handler control register 1 (THCR1) . . . 371
11.5.10 Trigger handler control register 2 (THCR2) . . . 372
11.5.11 Commands list register 1–64 (CLR1–CLR64) . . . 373
11.5.12 Cross triggering unit error flag register (CTUEFR) . . . 378

11.5.13 Cross triggering unit interrupt flag register (CTUIFR) 379
11.5.14 Cross triggering unit control register (CTUCR) 380
11.5.15 Double buffered registers 381
11.6 SSWU module descriptions 382
11.6.1 Stand-by eCTU 382
11.6.2 CD (Command Dispatcher) 386
11.6.3 ADC 388
11.6.4 OPC 390
11.6.5 PDC 390
11.6.6 TU 391
11.7 SSWU Configuration example 395
11.7.1 Description 395
11.7.2 Registers configuration 395

12 Security 398
12.1 Basic security 398
12.2 Advanced security 398
12.3 Detailed security information 399

13 Debug and Trace 400
13.1 Core debug support 400
13.2 Run control and memory access 400
13.2.1 Debug and Calibration Interface (DCI) 401
13.2.2 JTAG Controller (JTAGC) 405
13.2.3 Compact JTAG (CJTAG) 405
13.2.4 JTAG Data Communication (JDC) 406
13.2.5 Sequence Processing Unit (SPU) 406
13.2.6 JTAG Master (JTAGM) 418
13.2.7 Development Trigger Semaphore (DTS) 418
13.3 Debug over CAN 418
13.4 Nexus Trace interface 419
13.4.1 Nexus Port Controller (NPC) 421
13.5 Nexus clients 421
13.5.1 e200z425 Nexus 3 422
13.5.2 Nexus Crossbar Multi-master Client (NXMC) 422

14 e200z4d Core Complex Overview 425

14.1 Overview of the e200z4256n3, e200z4246 cores 425

14.2 Features 426

14.3 Microarchitecture summary 427

14.3.1 Instruction unit features 429

14.3.2 Integer unit features 429

14.3.3 Load/Store unit features 429

14.3.4 MPU features 430

14.3.5 Cache features 430

14.3.6 Local memory features 430

14.3.7 e200z4256n3 system bus features 431

14.3.8 e200z4246 system features 431

15 Core (z4256n3) description 432

15.1 Overview of the Core (z4256n3) 432

15.2 Register model 432

15.3 Dual issue operation 435

15.4 Reservation instructions and cache interactions 436

15.5 Signal Processing Extension / Embedded Floating-point Status and Control Register (SPEFSCR) 436

15.6 Cache 439

15.6.1 Cache overview 439

15.6.2 L1 Cache Control and Status Register 0 (L1CSR0) 439

15.6.3 L1 Cache Control and Status Register 1 (L1CSR1) 442

15.6.4 L1 Cache Configuration Register 0 (L1CFG0) 444

15.6.5 L1 Cache Configuration Register 1 (L1CFG1) 445

15.6.6 Data cache software coherency 446

15.6.7 Data cache hardware coherency 446

15.6.8 Cache Invalidate by Set and Way 446

15.6.9 Cache EDC/ECC protection 448

15.6.10 Cache error injection 449

15.7 Exceptions 449

15.7.1 Exception syndrome register 450

15.7.2 Machine State Register 452

15.7.3 Machine Check Syndrome Register (MCSR) 453

15.7.4 Interrupt Vector Prefix Registers (IVPR) 456

15.7.5 Interrupt definitions . . . 456
15.8 MPU . . . 466
15.8.1 MPU overview . . . 466
15.8.2 Software interface and MPU instructions . . . 466
15.8.3 MPU read entry instruction (mpure) . . . 466
15.8.4 MPU Write Entry Instruction (mpuwe) . . . 467
15.8.5 MPU Synchronize Instruction (mpusync) . . . 467
15.8.6 MMU/MPU Configuration Register (MMUCFG) . . . 467
15.8.7 MPU0 Configuration Register (MPU0CFG) . . . 468
15.8.8 MPU0 Control and Status Register 0 (MPU0CSR0) . . . 469
15.8.9 MPU Assist registers (MAS) . . . 472
15.8.10 MAS registers summary . . . 477
15.9 Local memories . . . 477
15.9.1 Local instruction and data memory overview . . . 477
15.9.2 Local memory control and configuration . . . 477
15.10 End-to-End ECC support . . . 490
15.10.1 e2eECC control and configuration . . . 491

16 System Integration Unit Lite2 (SIUL2) . . . 495
16.1 Introduction . . . 495
16.1.1 Overview . . . 495
16.1.2 Features . . . 497
16.1.3 Register protection . . . 497
16.2 Memory map and register description . . . 498
16.2.1 Memory map . . . 498
16.2.2 Register descriptions . . . 499
16.2.3 Multiplexed Signal Configuration Registers . . . 516
16.3 Functional description . . . 517
16.3.1 General . . . 517
16.3.2 Pad control . . . 518
16.3.3 General purpose input or output pads (GPIO) . . . 518
16.3.4 External interrupts/DMA requests (EIRQ pins) . . . 519

17 Crossbar switch (XBAR) . . . 523
17.1 Introduction . . . 523
17.2 Features . . . 523

17.3 Memory map and register definition 523
17.3.1 XBAR Priority Registers Slave (XBAR_PRSn) 524
17.3.2 XBAR Control Register (XBAR_CRSn) 527
17.3.3 Master General Purpose Control Register (XBAR_MGPCRn) 528
17.4 Functional description 529
17.4.1 General operation 529
17.4.2 Register coherency 530
17.4.3 Arbitration 530
17.5 Initialization/application information 531

18 Crossbar Integrity Checker (XBIC) 532
18.1 Overview 532
18.2 Features 532
18.3 Block diagram 533
18.4 External signal description 534
18.5 Memory map and register definition 534
18.5.1 Memory map 534
18.5.2 Register descriptions 535
18.6 Functional description 540

19 Peripheral Bridge (PBRIDGE) 543
19.1 Introduction 543
19.1.1 Features 543
19.1.2 General operation 543
19.2 Memory map and register definition 543
19.2.1 Master Privilege Register A (MPRA) 545
19.2.2 Master Privilege Register B (MPRB) 546
19.2.3 Peripheral Access Control Register (PACRx) 547
19.2.4 Off-Platform Peripheral Access Control Registers (OPACRx) 549
19.3 Functional description 553
19.3.1 Access support 553

20 System Memory Protection Unit (SMPU) 554
20.1 Overview 554
20.2 Block diagram 554
20.3 Features 555

20.4 Memory map and register definition 556
20.4.1 Memory map 556
20.4.2 Register descriptions 557
20.5 Functional description 564
20.5.1 Access evaluation macro 564
20.5.2 Putting it all together and error terminations 565
20.6 Initialization information 566
20.7 Application information 566

21 Intelligent AHB Gasket (IAHBG) 568
21.1 Introduction 568
21.2 Timing modes 568
21.2.1 1:1 568
21.2.2 2:1 568
21.2.3 1:2 569

22 Semaphores2 (SEMA42) 570
22.1 Introduction 570
22.1.1 Multi-core programming 570
22.1.2 Features 571
22.2 Memory map/register definition 572
22.2.1 Semaphores2 Gate n Register (SEMA4_GATEn) 573
22.2.2 Semaphores2 (Secure) Reset Gate (SEMA4_RSTGT) 574
22.3 Functional description 575

23 Interrupt Controller (INTC) 578
23.1 Introduction 578
23.2 Block diagram 578
23.3 Features 580
23.4 Modes of operation 580
23.4.1 Software vector mode 580
23.4.2 Hardware vector mode 581
23.5 Memory map and register definition 581
23.5.1 Memory map 581
23.5.2 Register descriptions 582
23.6 Functional description 590

23.6.1 Interrupt request sources . . . 590
23.6.2 Priority management . . . 591
23.6.3 Handshaking with processor . . . 593
23.7 Initialization/application information . . . 595
23.7.1 Initialization flow . . . 595
23.7.2 Interrupt exception handler . . . 596
23.7.3 ISR, RTOS, and task hierarchy . . . 598
23.7.4 Order of execution . . . 598
23.7.5 Priority ceiling protocol . . . 599
23.7.6 Selecting priorities according to request rates and deadlines . . . 603
23.7.7 Software-settable interrupt requests . . . 603
23.7.8 Lowering priority within an ISR . . . 604
23.7.9 Negating an interrupt request outside of its ISR . . . 604
23.7.10 Examining LIFO contents . . . 605
23.8 Interrupt sources . . . 605

24 Enhanced Direct Memory Access (eDMA) . . . 606
24.1 Introduction . . . 606
24.1.1 Features . . . 606
24.2 Modes of operation . . . 607
24.2.1 Normal mode . . . 607
24.2.2 Debug mode . . . 608
24.2.3 Wait mode . . . 608
24.3 Memory map/register definition . . . 608
24.3.1 Control Register (eDMA_CR) . . . 609
24.3.2 Error Status Register (eDMA_ES) . . . 612
24.3.3 Enable Request Register High (eDMA_ERQH) . . . 614
24.3.4 Enable Request Register Low (eDMA_ERQL) . . . 614
24.3.5 Enable Error Interrupt Register High (eDMA_EEIH) . . . 615
24.3.6 Enable Error Interrupt Register Low (eDMA_EEIL) . . . 616
24.3.7 Set Enable Request Register (eDMA_SERQ) . . . 617
24.3.8 Clear Enable Request Register (eDMA_CERQ) . . . 617
24.3.9 Set Enable Error Interrupt Register (eDMA_SEEI) . . . 618
24.3.10 Clear Enable Error Interrupt Register (eDMA_CEEI) . . . 619
24.3.11 Clear Interrupt Request Register (eDMA_CINT) . . . 619
24.3.12 Clear Error Register (eDMA_CERR) . . . 620
24.3.13 Set START Bit Register (eDMA_SSRT) . . . 620

24.3.14 Clear DONE Status Bit Register (eDMA_CDNE) 621
24.3.15 Interrupt Request Register High (eDMA_INTH) 622
24.3.16 Interrupt Request Register Low (eDMA_INTL) 622
24.3.17 Error Register High (eDMA_ERRH) 623
24.3.18 Error Register Low (eDMA_ERRL) 624
24.3.19 Hardware Request Status Register High (eDMA_HRSH) 625
24.3.20 Hardware Request Status Register Low (eDMA_HRSL) 626
24.3.21 Channel n Priority Register (eDMA_DCHPRIn) 626
24.3.22 TCD Source Address (eDMA_TCDn_SADDR) 627
24.3.23 TCD Transfer Attributes (eDMA_TCDn_ATTR) 628
24.3.24 TCD Signed Source Address Offset (eDMA_TCDn_SOFF) 629
24.3.25 TCD Minor Byte Count (Minor Loop Disabled) (eDMA_TCDn_NBYTES_MLNO) 630
24.3.26 TCD Signed Minor Loop Offset (Minor Loop Enabled and Offset Disabled) (eDMA_TCDn_NBYTES_MLOFFNO) 630
24.3.27 TCD Signed Minor Loop Offset (Minor Loop and Offset Enabled) (eDMA_TCDn_NBYTES_MLOFFYES) 631
24.3.28 TCD Last Source Address Adjustment (eDMA_TCDn_SLAST) 633
24.3.29 TCD Destination Address (eDMA_TCDn_DADDR) 633
24.3.30 TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled) (eDMA_TCDn_CITER_ELINKYES) 634
24.3.31 TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled) (eDMA_TCDn_CITER_ELINKNO) 635
24.3.32 TCD Signed Destination Address Offset (eDMA_TCDn_DOFF) 635
24.3.33 TCD Last Destination Address Adjustment/Scatter Gather Address (eDMA_TCDn_DLASTSGA) 636
24.3.34 TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled) (eDMA_TCDn_BITER_ELINKYES) 637
24.3.35 TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled) (eDMA_TCDn_BITER_ELINKNO) 638
24.3.36 TCD Control and Status (eDMA_TCDn_CSR) 638
24.4 Functional description 641
24.4.1 eDMA microarchitecture 641
24.4.2 eDMA basic data flow 642
24.4.3 Error reporting and handling 645
24.4.4 Channel preemption 647
24.4.5 eDMA performance 647
24.5 Initialization/application information 650
24.5.1 eDMA initialization 650

24.5.2 DMA programming errors . . . 652
24.5.3 DMA Arbitration mode considerations . . . 653
24.5.4 DMA transfer . . . 654
24.5.5 eDMA TCDn status monitoring . . . 657
24.5.6 Channel linking . . . 658
24.5.7 Dynamic programming . . . 659

25 DMA channel multiplexer (DMACHMUX) . . . 663
25.1 Introduction . . . 663
25.1.1 Overview . . . 663
25.1.2 Features . . . 664
25.1.3 Modes of operation . . . 664
25.2 External signal description . . . 664
25.3 Memory map and register definition . . . 664
25.3.1 Memory map . . . 664
25.3.2 Register descriptions . . . 665
25.4 DMACHMUX functional description . . . 666
25.4.1 DMA channels with periodic triggering capability . . . 666
25.4.2 DMA channels with no triggering capability . . . 668
25.4.3 “Always Enabled” DMA sources . . . 668
25.5 Initialization/Application information . . . 669
25.5.1 Reset . . . 669
25.5.2 Enabling and configuring sources . . . 669

26 Clocking . . . 674
26.1 Introduction . . . 674
26.2 Clock generation . . . 674
26.2.1 STAND-BY Domain . . . 678
26.2.2 MC_CGM registers . . . 679
26.3 System clock frequency limitations . . . 681
26.3.1 JTAG frequencies . . . 684
26.4 Default clock configuration . . . 685
26.5 Clock sources . . . 685
26.5.1 PLL . . . 686
26.5.2 External oscillator (XOSC) . . . 689
26.5.3 16 MHz internal RC oscillator (IRCOSC) . . . 691

26.6 Peripheral clocks 692
26.6.1 HSM clock divider 693
26.6.2 PSI5 clock dividers 693
26.6.3 Ethernet clocking 693
26.6.4 FlexRay clocking 694
26.6.5 M_CAN clocking 694
26.6.6 System Clock 695
26.7 Clock monitoring 695
26.7.1 CMU configuration 696
26.7.2 PLL0 monitor 698
26.7.3 External oscillator (XOSC) monitor 698
26.7.4 Internal RC oscillator (IRCOSC) monitor 698
26.7.5 System clock monitors 698
26.8 Loss of system clock behavior 699
26.8.1 Loss of PLL/XOSC clock 699
26.8.2 Loss of IRCOSC clock 699
26.9 Progressive clock switching 700

27 Dual PLL digital interface (PLLDIG) 701
27.1 Introduction 701
27.2 Block diagram 701
27.3 Features 702
27.4 Modes of operation 702
27.4.1 Normal mode with reference, PLL0 or both PLLs enabled 702
27.5 Memory map and register definition 703
27.5.1 Memory map 703
27.5.2 Register descriptions 703
27.6 Functional description 712
27.6.1 Input clock frequency 712
27.6.2 Clock configuration 713
27.6.3 Frequency modulation 714
27.7 Initialization information 716

28 Clock Monitor Unit (CMU) 718
28.1 Introduction 718
28.1.1 Main features 718

28.2 Block diagram . . . 718
28.3 Signals . . . 719
28.4 Memory map and register definition . . . 719
28.4.1 Register descriptions . . . 720
28.5 Functional description . . . 725
28.5.1 Frequency meter . . . 725
28.5.2 CLKMN0_RMT supervisor . . . 725
28.5.3 CLKMN1 supervisor . . . 725

29 Clock Generation Module (MC_CGM) . . . 727
29.1 Introduction . . . 727
29.1.1 Overview . . . 727
29.1.2 Features . . . 728
29.2 External signal description . . . 728
29.3 Memory map and register definition . . . 728
29.3.1 Register descriptions . . . 731
29.4 Functional description . . . 785
29.4.1 System clock generation . . . 785
29.4.2 Auxiliary clock generation . . . 789
29.4.3 Dividers functional description . . . 791

30 OSC digital interface (XOSC) . . . 794
30.1 Introduction . . . 794
30.2 Functional description . . . 794
30.2.1 Oscillator power-down control and status . . . 794
30.2.2 Oscillator startup delay . . . 794
30.2.3 Oscillator clock available interrupt . . . 795
30.2.4 Oscillator bypass mode . . . 795
30.3 Memory map and register definition . . . 796
30.3.1 Register descriptions . . . 796

31 IRCOSC digital interface . . . 798
31.1 Introduction . . . 798
31.2 Functional description . . . 798
31.3 Memory map and register definition . . . 798
31.3.1 Register descriptions . . . 799

32 LPRC digital interface 802
32.1 Introduction 802
32.2 Low Power RC oscillator 802
32.3 Memory map and register definition 802
32.3.1 Register description 803

33 OSC32K digital interface (OSC32K) 804
33.1 Introduction 804
33.2 Memory map and register definition 804
33.2.1 Register descriptions 805
33.3 Functional description 806

34 Platform RAM controller AHB (PRAMC_AHB) 807
34.1 Introduction 807
34.2 SRAM controller memory map and register definitions 808
34.2.1 Platform RAM configuration register 1 (PRCR1) 808
34.3 Functional description 810
34.3.1 Read/Write introduction 810
34.3.2 Writes 811
34.4 Initialization/application information 811
34.5 Safety considerations 812
34.5.1 Hsiao ECC algorithm 812
34.5.2 Transaction monitor 815

35 Flash memory controller 817
35.1 Introduction 817
35.2 Features 817
35.3 Block diagrams 817
35.4 Flash memory controller memory map 818
35.4.1 Overview 818
35.5 Functional description 830
35.5.1 Basic interface protocol 831
35.5.2 Access protections 831
35.5.3 Read cycles – buffer miss 831
35.5.4 Read cycles – buffer hit 831

35.5.5 Error termination . . . 832
35.5.6 Flash error response operation . . . 832
35.5.7 Security module exclusive control . . . 832
35.5.8 Access pipelining . . . 833
35.5.9 Line read buffers and prefetch operation . . . 833
35.5.10 Instruction/Data prefetch triggering . . . 834
35.5.11 Per-Master prefetch triggering . . . 835
35.5.12 Buffer allocation . . . 835
35.5.13 Safety considerations . . . 835
35.5.14 e2eECC on data Flash accesses . . . 837
35.5.15 Array integrity considerations . . . 837
35.5.16 Over the air (OTA) support . . . 837

36 Embedded Flash Memory . . . 844

36.1 Introduction . . . 844
36.1.1 Overview . . . 844
36.1.2 Features . . . 847
36.1.3 Modes of operation . . . 847
36.2 Flash memory map and description . . . 848
36.2.1 Flash array memory map . . . 848
36.3 Register memory maps and descriptions . . . 853
36.3.1 Register memory maps . . . 853
36.3.2 User register descriptions . . . 855
36.4 Functional description . . . 915
36.4.1 Reset . . . 916
36.4.2 Power-down mode (Disable mode) . . . 916
36.4.3 Low-power mode (Sleep mode) . . . 917
36.4.4 Read mode . . . 917
36.4.5 Modify mode . . . 921
36.4.6 Alternate program and erase interface . . . 928
36.4.7 User Test mode . . . 930
36.4.8 Protection strategy . . . 935

37 Flash Memory Programming and Configuration . . . 937

37.1 Selection of Flash memory blocks for erase . . . 938
37.2 Non-secure write protection . . . 939

37.3 Secure write protection 939
37.3.1 Implementing secure write protection 941
37.3.2 Overriding secure write protection 943
37.4 Secure read protection 945
37.4.1 Implementing secure read protection 946
37.4.2 Overriding secure read protection 948
37.5 Debug port enable/disable 949
37.6 Tamper detection 949
37.6.1 Implementing tamper detection 950
37.6.2 Creating the tamper detect diary 950
37.6.3 Assigning blocks to Tamper Detection Regions (TDRs) 951
37.6.4 Overriding tamper detection 952
37.7 Implementing OTP 953
37.8 Implementing test mode disable 953
37.8.1 Unconditional test mode disable seal 953
37.8.2 Passcode-protected test mode disable seal 954
37.8.3 Selecting Flash memory blocks for test mode disable seal 954
37.9 Security configuration planning 955
37.9.1 Hardware Security Module (HSM) 955
37.9.2 Creating password groups 955
37.9.3 Planning secure write protection 956
37.9.4 Planning secure read protection 956
37.9.5 Planning debug port enable/disable 956
37.9.6 Planning OTP Flash memory block assignment 956
37.9.7 Planning factory test mode disable 956

38 Decorated Storage Memory Controller (DSMC) 957

38.1 Introduction 957
38.2 Decorated Stores: st[b,h,w]d{cb}x rS,rB,rA 959
38.2.1 Bit Field Insert (BFINS) into an 8, 16 or 32-bit Memory Container . . . 959
38.2.2 Compare-and-Store (CAST) 961
38.2.3 Logical AND (AND) 961
38.2.4 Logical OR (OR) 962
38.2.5 Logical Exclusive-OR (XOR) 962
38.3 Decorated Loads: l[b,h,w]d{cb}x rT,rB,rA 962
38.3.1 Simple Load (SLD) 963

38.3.2 Registers-and-Memory Exchange (SWAP) . . . 963
38.3.3 Load-and-Set-1(Bit) (LAS1) . . . 964
38.4 DSMC Instantiations . . . 964

39 Analog-to-Digital Converters (ADC) Configuration . . . 965
39.1 ADC overview . . . 965
39.1.1 ADC subsystem block diagram . . . 966
39.1.2 Analog input pin multiplexing . . . 967
39.2 Configuration of ADC modules . . . 967
39.2.1 Successive Approximation Register Analog-to-Digital Converter (SAR ADC) . . . 967

40 Successive Approximation Register Analog-to-Digital Converter (SARADC) . . . 978
40.1 Introduction . . . 978
40.2 Overview . . . 978
40.3 Feature description . . . 979
40.3.1 Main features . . . 980
40.4 Functional description . . . 980
40.4.1 Normal channel conversion . . . 981
40.4.2 Injected channel conversion . . . 982
40.4.3 Abort conversion . . . 984
40.4.4 Analog conversion timings . . . 984
40.4.5 Cross Triggering Unit (CTU) interface . . . 985
40.4.6 Test channel connection with internal analog channel . . . 988
40.4.7 External channel mapping to internal analog channel . . . 988
40.4.8 Programmable analog watchdog . . . 989
40.4.9 DMA functionality . . . 990
40.4.10 Interrupts . . . 990
40.4.11 External decode signals selection and delay . . . 991
40.4.12 Power down mode . . . 991
40.4.13 Stop mode . . . 992
40.4.14 Fast Comparator mode conversion . . . 992
40.4.15 Smart standby wake up support . . . 993
40.5 Memory map and registers . . . 994
40.5.1 Register descriptions . . . 996
40.6 Start of conversion pulse delay . . . 1040

40.7 Initialization information 1042

41 Temperature Sensor 1044

41.1 Introduction 1044

41.1.1 Signal Descriptions 1044

41.2 Functional description 1044

41.2.1 Linear temperature sensor (analog output generation) 1044

41.3 Temperature formula 1045

41.3.1 Equations for converting TSENS voltages to junction temperature . . 1045

41.3.2 Equations for converting TSENS voltages into constant reference (Digital Bandgap Voltage) 1045

42 Body Cross Triggering Unit (BCTU) 1047

42.1 Introduction 1047

42.2 Main features 1047

42.3 Block diagram 1047

42.4 Memory map and register descriptions 1047

42.4.1 Control Status Register (BCTU_CSR) 1048

42.4.2 Event Configuration Register n (BCTU_EVTCFGRn) 1049

42.5 Functional description 1050

43 System Timer Module (STM) 1052

43.1 Introduction 1052

43.1.1 Overview 1052

43.1.2 Features 1052

43.1.3 Modes of operation 1052

43.2 External signal description 1052

43.3 Memory map and register definition 1052

43.3.1 Memory map 1052

43.3.2 Register descriptions 1053

43.4 Functional description 1056

44 Software Watchdog Timer (SWT) 1057

44.1 Introduction 1057

44.1.1 Overview 1057

44.1.2 Features 1057

44.1.3 Modes of operation 1057
44.2 Memory map and register definition 1057
44.2.1 Register descriptions 1058
44.3 Functional description 1063
44.3.1 Introduction 1063
44.3.2 Configuration locking 1064
44.3.3 Unlock sequence 1064
44.3.4 Servicing operations 1064
44.3.5 Time-out 1065
44.3.6 Initialization 1065

45 Periodic Interrupt Timer (PIT) 1066
45.1 Introduction 1066
45.1.1 Block diagram 1066
45.1.2 Features 1067
45.2 Signal description 1067
45.2.1 Memory map/register description 1067
45.3 Functional description 1075
45.3.1 General 1075
45.3.2 Interrupts 1076
45.3.3 Chained timers 1076
45.4 Initialization and application information 1077
45.5 Example Configuration for the Lifetime Timer 1078

46 Enhanced Modular IO Subsystem (eMIOS) 1079
46.1 Introduction 1079
46.1.1 Overview of the eMIOS module 1079
46.1.2 Features of the eMIOS module 1079
46.1.3 Modes of operation 1080
46.1.4 Channel implementation 1080
46.2 External signal description 1082
46.3 Memory map and register description 1082
46.3.1 Memory maps 1082
46.3.2 Register description 1083
46.4 Functional description 1095
46.4.1 Unified Channel (UC) 1096

46.4.2 IP Bus Interface Unit (BIU) 1124
46.4.3 Global Clock Prescaler Submodule (GCP) 1125
46.5 Initialization/Application information 1125
46.5.1 Considerations 1125
46.5.2 Application information 1125

47 Global System Timer (GST) 1129
47.1 Introduction 1129
47.2 Feature description 1132
47.3 Functional description 1132
47.3.1 Global Base Time unit (GBT) 1132
47.3.2 Generic event generator module (xxx_EVENT_GEN) 1135
47.3.3 Operation Time Counter (OTC) 1135
47.3.4 Auto Reload or Compare (ARC) module 1137
47.3.5 Time Base Unit (TBU) 1140
47.3.6 Stop mode 1144
47.4 Memory map and register description 1145
47.4.1 Memory map 1145
47.4.2 Registers definition 1147

48 CAN Subsystem 1184
48.1 Introduction 1184
48.2 Features 1185
48.3 Modular CAN (M_CAN) cores 1186
48.3.1 Features 1187
48.3.2 Block diagram 1188
48.3.3 Dual clock sources 1189
48.3.4 Dual interrupt lines 1189
48.3.5 Memory map and register descriptions 1189
48.3.6 Message RAM 1237
48.3.7 M_CAN functional description 1247
48.3.8 Timestamp generation 1256
48.3.9 Timeout counter 1257
48.3.10 Rx handling 1257
48.3.11 Dedicated Rx Buffers 1264
48.3.12 Debug on CAN Support 1265

48.3.13 Tx handling . . . 1267
48.3.14 FIFO acknowledge handling . . . 1271
48.4 CAN RAM arbiter . . . 1272
48.4.1 Features . . . 1272
48.4.2 Functional overview using examples . . . 1273
48.5 SRAM interface and memory organization . . . 1273
48.5.1 ECC controller . . . 1273
48.6 External signal description . . . 1274
48.7 Shared memory map . . . 1274

49 Ethernet 10 Mbps/100 Mbps . . . 1277
49.1 Overview . . . 1277
49.1.1 Ethernet module features . . . 1278
49.2 Memory map and registers description . . . 1278
49.2.1 Memory map . . . 1279
49.2.2 Registers definition . . . 1290
49.3 Functional description . . . 1542
49.3.1 AHB master interface . . . 1542
49.3.2 DMA controller . . . 1544
49.3.3 MAC Transaction Layer (MTL) . . . 1557
49.3.4 MAC . . . 1562
49.3.5 Multiple channels and queues support . . . 1566
49.3.6 VLAN and double VLAN handling . . . 1582
49.3.7 Source address insertion, replacement, or deletion . . . 1585
49.3.8 Packet filtering . . . 1586
49.3.9 IEEE 1588 timestamps . . . 1598
49.3.10 TCP/IP offloading features . . . 1616
49.3.11 Memory access in Debug mode . . . 1629
49.3.12 Loopback . . . 1633
49.3.13 MAC flow control . . . 1633
49.3.14 MAC management counters . . . 1636
49.3.15 Low power modes . . . 1637
49.3.16 Interrupts . . . 1644
49.3.17 PHY interfaces . . . 1648
49.3.18 Safety . . . 1655
49.4 Descriptors . . . 1663

49.4.1 Overview . . . 1663
49.4.2 Descriptor structure . . . 1663
49.4.3 Transmit descriptor . . . 1667
49.4.4 Receive descriptor . . . 1679
49.4.5 Enhanced descriptor for time-based scheduling . . . 1691
49.5 Programming guidelines . . . 1696
49.5.1 Initializing DMA . . . 1696
49.5.2 Initializing MTL registers . . . 1696
49.5.3 Initializing MAC . . . 1697
49.5.4 Programming guidelines for multi-channel multi-queuing . . . 1699
49.5.5 Programming guidelines for MII link state transitions . . . 1700
49.5.6 Programming guidelines for IEEE 1588 timestamping . . . 1701
49.5.7 Programming guidelines for AV feature . . . 1702
49.5.8 Programming guidelines for energy efficient ethernet . . . 1704
49.5.9 Programming guidelines for flexible Pulse-Per-Second (PPS) output . . . 1706
49.5.10 Programming guidelines for TSO . . . 1707
49.5.11 Programming guidelines for split header on Receive . . . 1708
49.5.12 Programming guidelines for VLAN filtering on Receive . . . 1708
49.5.13 Programming guidelines for extended VLAN filtering and routing on Receive . . . 1709
49.5.14 Programming sequence for queue/channel based VLAN inclusion register . . . 1709
49.5.15 Programming the launch time in time-based scheduling . . . 1709
49.5.16 Programming guidelines for ECC protection for memories . . . 1710
49.5.17 Programming guidelines for On-Chip datapath parity protection . . . 1710
49.5.18 Programming guidelines for FSM parity and timeout . . . 1711

50 Ethernet 10 Mbps/100 Mbps/1000M bps . . . 1712

50.1 Overview . . . 1712
50.1.1 Ethernet module features . . . 1713
50.2 Memory map and registers description . . . 1713
50.2.1 Memory map . . . 1714
50.2.2 Registers definition . . . 1726
50.3 Functional description . . . 2005
50.3.1 AHB master interface . . . 2005
50.3.2 DMA controller . . . 2007
50.3.3 MAC Transaction Layer (MTL) . . . 2020

50.3.4 MAC . . . 2025
50.3.5 Multiple channels and queues support . . . 2029
50.3.6 VLAN and double VLAN handling . . . 2068
50.3.7 Source address insertion, replacement, or deletion . . . 2070
50.3.8 Packet filtering . . . 2071
50.3.9 IEEE 1588 timestamps . . . 2092
50.3.10 TCP/IP offloading features . . . 2111
50.3.11 Memory access in Debug mode . . . 2123
50.3.12 Loopback . . . 2127
50.3.13 MAC flow control . . . 2127
50.3.14 MAC management counters . . . 2130
50.3.15 Low power modes . . . 2131
50.3.16 Interrupts . . . 2138
50.3.17 PHY interfaces . . . 2142
50.3.18 Safety . . . 2152
50.4 Descriptors . . . 2160
50.4.1 Overview . . . 2160
50.4.2 Descriptor structure . . . 2160
50.4.3 Transmit descriptor . . . 2164
50.4.4 Receive descriptor . . . 2176
50.4.5 Enhanced descriptor for time-based scheduling . . . 2189
50.5 Programming guidelines . . . 2194
50.5.1 Initializing DMA . . . 2194
50.5.2 Initializing MTL registers . . . 2194
50.5.3 Initializing MAC . . . 2195
50.5.4 Programming guidelines for multi-channel multi-queuing . . . 2197
50.5.5 Programming guidelines for MII link state transitions . . . 2198
50.5.6 Programming guidelines for IEEE 1588 timestamping . . . 2199
50.5.7 Programming guidelines for AV feature . . . 2200
50.5.8 Programming guidelines for energy efficient ethernet . . . 2202
50.5.9 Programming guidelines for flexible Pulse-Per-Second (PPS) output . . . 2204
50.5.10 Programming guidelines for TSO . . . 2205
50.5.11 Programming guidelines for split header on Receive . . . 2206
50.5.12 Programming guidelines for VLAN filtering on Receive . . . 2206
50.5.13 Programming guidelines for extended VLAN filtering and routing on Receive . . . 2207

50.5.14 Programming sequence for queue/channel based VLAN inclusion register 2207
50.5.15 Programming guidelines for EST 2207
50.5.16 Programming the launch time in time-based scheduling 2209
50.5.17 Programming guidelines for ECC protection for memories 2210
50.5.18 Programming guidelines for On-Chip datapath parity protection 2210
50.5.19 Programming guidelines for FSM parity and timeout 2211

51 FlexRay communication controller (FlexRay) 2212

51.1 Introduction 2212
51.1.1 Reference 2212
51.1.2 Color coding 2212
51.1.3 Overview 2212
51.1.4 Features 2214
51.1.5 Modes of operation 2215
51.2 External signal description 2216
51.2.1 Detailed signal description 2216
51.3 Controller host interface clocking 2217
51.4 Protocol engine clocking 2217
51.4.1 Oscillator clocking 2217
51.4.2 PLL clocking 2217
51.5 Memory map and register description 2218
51.5.1 Memory map 2218
51.5.2 Register descriptions 2223
51.6 Functional description 2315
51.6.1 Message buffer concept 2315
51.6.2 Physical message buffer 2315
51.6.3 Message buffer types 2316
51.6.4 FlexRay memory area layout 2323
51.6.5 Physical message buffer description 2326
51.6.6 Individual message buffer functional description 2336
51.6.7 Individual message buffer search 2354
51.6.8 Individual message buffer reconfiguration 2357
51.6.9 Receive FIFOs 2357
51.6.10 Channel device modes 2363
51.6.11 External clock synchronization 2365
51.6.12 Sync frame ID and sync frame deviation tables 2366

51.6.13 MTS generation . . . 2369
51.6.14 Key slot transmission . . . 2370
51.6.15 Sync frame filtering . . . 2370
51.6.16 Strobe signal support . . . 2371
51.6.17 Timer support . . . 2372
51.6.18 Slot status monitoring . . . 2373
51.6.19 System bus access . . . 2377
51.6.20 Interrupt support . . . 2378
51.6.21 Lower bit rate support . . . 2382
51.6.22 PE data memory (PE DRAM) . . . 2382
51.6.23 CHI lookup-table memory (CHI LRAM) . . . 2383
51.6.24 Memory content error detection . . . 2384
51.6.25 Memory error injection . . . 2388
51.6.26 StopWatch function . . . 2390
51.7 Application information . . . 2392
51.7.1 Module configuration . . . 2392
51.7.2 Initialization sequence . . . 2393
51.7.3 Memory error injection out of POC:default config . . . 2395
51.7.4 Shutdown sequence . . . 2395
51.7.5 Number of usable message buffers . . . 2395
51.7.6 Protocol control command execution . . . 2397
51.7.7 Message buffer search on simple message buffer configuration . . . 2398

52 Inter-Integrated Circuit (I2C) . . . 2401
52.1 Overview . . . 2401
52.2 Introduction to I2C . . . 2401
52.2.1 Definition: I2C module . . . 2401
52.2.2 Advantages of the I2C bus . . . 2401
52.2.3 Module block diagram . . . 2401
52.2.4 Features . . . 2403
52.2.5 Modes of operation . . . 2403
52.2.6 Definition: I2C conditions . . . 2404
52.3 External signal descriptions . . . 2405
52.3.1 Signal overview . . . 2405
52.3.2 Detailed external signal descriptions . . . 2405
52.4 Memory map and register definition . . . 2405
52.4.1 I2C memory map . . . 2405

52.4.2 Registers definition . . . 2406
52.5 Functional description . . . 2414
52.5.1 Notes about module operation . . . 2414
52.5.2 Transactions . . . 2414
52.5.3 Arbitration procedure . . . 2417
52.5.4 Clock behavior . . . 2417
52.5.5 Interrupts . . . 2426
52.5.6 IPG STOP mode . . . 2427
52.5.7 IPG DEBUG mode . . . 2428
52.5.8 DMA interface . . . 2430
52.6 Initialization and application information . . . 2430
52.6.1 Recommended interrupt service flow . . . 2430
52.6.2 General programming guidelines (for both master and slave mode) . 2432
52.6.3 Programming guidelines specific to master mode . . . 2433
52.6.4 Programming guidelines specific to slave mode . . . 2436
52.6.5 DMA application information . . . 2436

53 Peripheral Sensor Interface (PSI5) . . . 2442
53.1 Introduction . . . 2442
53.1.1 Overview . . . 2442
53.1.2 Features . . . 2444
53.1.3 Modes of operation . . . 2445
53.2 External signal description . . . 2450
53.3 Memory map and register description . . . 2450
53.3.1 Memory map . . . 2450
53.3.2 Register description . . . 2458
53.4 Functional description . . . 2510
53.4.1 Sensor-to-ECU communication . . . 2511
53.4.2 Data Link Layer . . . 2512
53.4.3 ECU-to-sensor communication . . . 2533
53.4.4 Tx/Rx scenario . . . 2543
53.4.5 Interrupt handling . . . 2545
53.4.6 DMA support . . . 2547
53.4.7 Message read through interrupt generation . . . 2548
53.5 Clock and reset . . . 2549
53.5.1 Latency and Jitter related requirements . . . 2551

53.5.2 Reset . . . 2551
53.6 Initialization information . . . 2551
53.6.1 Initialization . . . 2551
53.7 Design assumptions and limitations . . . 2552
53.7.1 Assumptions . . . 2552
53.7.2 Limitations . . . 2552
53.8 Miscellaneous descriptions . . . 2553
53.8.1 Internal SYNC Pulse generation and coordination across PSI5 channels . . . 2553
53.8.2 Valid states for integrated sync pulse generator . . . 2557
53.8.3 Implementation of EI diagnostic register . . . 2559

54 Peripheral Sensor Interface-Support module (PSI5-S) . . . 2560
54.1 Introduction . . . 2560
54.1.1 Overview . . . 2560
54.1.2 Features . . . 2562
54.1.3 PSI5-S global modes of operation . . . 2563
54.1.4 PSI5-S system modes of operation . . . 2566
54.2 External signal description . . . 2566
54.3 Memory map and register description . . . 2567
54.3.1 Memory map . . . 2567
54.3.2 Transfer error generation . . . 2575
54.3.3 UART register configuration . . . 2576
54.3.4 PSI5-S register description . . . 2593
54.4 Functional description . . . 2633
54.4.1 PSI5-S UART message structure . . . 2634
54.4.2 PSI5 received message handling . . . 2636
54.4.3 ECU-to-sensor communication . . . 2644
54.4.4 Timestamp . . . 2651
54.4.5 PSI5-S watchdog operation . . . 2653
54.4.6 Interrupt handling . . . 2655
54.5 PSI5-S clock and reset . . . 2658

55 Deserial Serial Peripheral Interface (DSPI) . . . 2660
55.1 Introduction . . . 2660
55.1.1 Block diagram . . . 2660

55.1.2 Features . . . 2661
55.1.3 DSPI configurations . . . 2662
55.1.4 Modes of operation . . . 2664
55.2 DSPI signal description . . . 2665
55.2.1 PCS0/SS — Peripheral Chip Select/Slave Select . . . 2665
55.2.2 PCS1 – PCS3 — Peripheral Chip Selects 1 – 3 . . . 2665
55.2.3 PCS4 — Peripheral Chip Select 4 . . . 2665
55.2.4 PCS5/PCSS — Peripheral Chip Select 5/Peripheral Chip Select Strobe . . . 2665
55.2.5 PCS[6] – PCS[7] — Peripheral Chip Selects 6 – 7 . . . 2666
55.2.6 SIN — Serial Input . . . 2666
55.2.7 SOUT — Serial Output . . . 2666
55.2.8 SCK — Serial Clock . . . 2666
55.2.9 HT — Hardware Trigger . . . 2666
55.3 Memory map/register definition . . . 2666
55.3.1 DSPI Module Configuration Register (DSPI_MCR) . . . 2669
55.3.2 Hardware Configuration Register (DSPI_HCR) . . . 2673
55.3.3 DSPI Transfer Count Register (DSPI_TCR) . . . 2674
55.3.4 DSPI Clock and Transfer Attributes Register (In Master Mode) (DSPI_CTARn) . . . 2675
55.3.5 DSPI Clock and Transfer Attributes Register (In Slave Mode) (DSPI_CTARn_SLAVE) . . . 2681
55.3.6 DSPI Status Register (DSPI_SR) . . . 2683
55.3.7 DSPI DMA/Interrupt Request Select and Enable Register (DSPI_RSER) . . . 2686
55.3.8 DSPI PUSH FIFO Register In Master Mode (DSPI_PUSHR) . . . 2688
55.3.9 DSPI PUSH FIFO Register In Slave Mode (DSPI_PUSHR_SLAVE) 2690
55.3.10 DSPI POP FIFO Register (DSPI_POPR) . . . 2691
55.3.11 DSPI Transmit FIFO Registers (DSPI_TXFRn) . . . 2692
55.3.12 DSPI Receive FIFO Registers (DSPI_RXFRn) . . . 2692
55.3.13 DSPI DSI Configuration Register 0 (DSPI_DSICR0) . . . 2693
55.3.14 DSPI DSI Serialization Data Register 0 (DSPI_SDR0) . . . 2696
55.3.15 DSPI DSI Alternate Serialization Data Register 0 (DSPI_ASDR0) . . 2697
55.3.16 DSPI DSI Transmit Comparison Register 0 (DSPI_COMPR0) . . . 2697
55.3.17 DSPI DSI Deserialization Data Register 0 (DSPI_DDR0) . . . 2698
55.3.18 DSPI DSI Configuration Register 1 (DSPI_DSICR1) . . . 2698
55.3.19 DSPI DSI Serialization Source Select Register 0 (DSPI_SSR0) . . . 2700
55.3.20 DSPI DSI Parallel Input Select Register 0 (DSPI_PISR0) . . . 2701

55.3.21 DSPI DSI Parallel Input Select Register 1 (DSPI_PISR1) 2702
55.3.22 DSPI DSI Parallel Input Select Register 2 (DSPI_PISR2) 2703
55.3.23 DSPI DSI Parallel Input Select Register 3 (DSPI_PISR3) 2704
55.3.24 DSPI DSI Deserialized Data Interrupt Mask Register 0 (DSPI_DIMR0) 2704
55.3.25 DSPI DSI Deserialized Data Polarity Interrupt Register 0 (DSPI_DPIR0) 2705
55.3.26 DSPI DSI Serialization Data Register 1 (DSPI_SDR1) 2706
55.3.27 DSPI DSI Alternate Serialization Data Register 1 (DSPI_ASDR1) . . 2706
55.3.28 DSPI DSI Transmit Comparison Register 1 (DSPI_COMPR1) 2707
55.3.29 DSPI DSI Deserialization Data Register 1 (DSPI_DDR1) 2708
55.3.30 DSPI DSI Serialization Source Select Register 1 (DSPI_SSR1) 2708
55.3.31 DSPI DSI Parallel Input Select Register 4 (DSPI_PISR4) 2709
55.3.32 DSPI DSI Parallel Input Select Register 5 (DSPI_PISR5) 2711
55.3.33 DSPI DSI Parallel Input Select Register 6 (DSPI_PISR6) 2712
55.3.34 DSPI DSI Parallel Input Select Register 7 (DSPI_PISR7) 2713
55.3.35 DSPI DSI Deserialized Data Interrupt Mask Register 1 (DSPI_DIMR1) 2713
55.3.36 DSPI DSI Deserialized Data Polarity Interrupt Register 1 (DSPI_DPIR1) 2714
55.3.37 DSPI Clock and Transfer Attributes Register Extended (DSPI_CTAREn) 2715
55.3.38 DSPI Status Register Extended (DSPI_SREX) 2716
55.4 Functional description 2716
55.4.1 Start and Stop of DSPI transfers 2718
55.4.2 Serial Peripheral Interface (SPI) configuration 2718
55.4.3 Deserial Serial Interface (DSI) configuration 2722
55.4.4 Combined Serial Interface (CSI) configuration 2726
55.4.5 DSPI baud rate and clock delay generation 2728
55.4.6 Transfer formats 2731
55.4.7 Continuous Serial Communications Clock 2740
55.4.8 Slave mode operation constraints 2742
55.4.9 Timed Serial Bus (TSB) 2742
55.4.10 Interleaved TSB (ITSB) Mode 2745
55.4.11 Parity generation and check 2748
55.4.12 Interrupts/DMA requests 2749
55.4.13 Power saving features 2752
55.5 Initialization/application information 2753

55.5.1 Managing DSPI queues . . . 2753
55.5.2 Switching master and slave mode . . . 2754
55.5.3 Initializing DSPI in Master/Slave Modes . . . 2754
55.5.4 Baud rate settings . . . 2754
55.5.5 Delay settings . . . 2755
55.5.6 Calculation of FIFO pointer addresses . . . 2756

56 LINFlexD . . . 2759

56.1 Introduction . . . 2759
56.2 Main features . . . 2761
56.2.1 LIN mode features . . . 2761
56.2.2 UART mode features . . . 2762
56.2.3 Standard features . . . 2762
56.3 Functional description . . . 2762
56.3.1 LIN protocol . . . 2762
56.3.2 LINFlexD features . . . 2764
56.3.3 Timer . . . 2781
56.3.4 UART mode . . . 2781
56.3.5 DMA interface . . . 2786
56.4 Memory map and register description . . . 2805
56.4.1 Memory map . . . 2805
56.4.2 Register description . . . 2807
56.5 Programming considerations . . . 2840
56.5.1 Master node . . . 2840
56.5.2 Slave node . . . 2842
56.5.3 Extended frames . . . 2846
56.5.4 Timeout . . . 2846
56.5.5 UART mode . . . 2847
56.5.6 Interrupts . . . 2847

57 Secure Digital and MultiMediaCard controller (SDMMC) . . . 2849

57.1 Features . . . 2849
57.1.1 General description . . . 2849
57.1.2 Key features . . . 2850
57.2 Architecture . . . 2850
57.2.1 Block diagram . . . 2850

57.2.2 Host controller core block description . . . 2851
57.2.3 Clocks . . . 2854
57.2.4 Resets . . . 2855
57.2.5 Frequency range . . . 2855
57.2.6 FIFO overrun and underrun conditions in DMA and non-DMA transfers . . . 2855
57.3 Registers . . . 2856
57.3.1 Registers memory map . . . 2856
57.3.2 Registers description . . . 2858
57.4 Driver flow sequence . . . 2914
57.4.1 Non-DMA transaction . . . 2914
57.4.2 DMA transaction . . . 2917
57.4.3 ADMA transactions . . . 2920
57.4.4 Abort transaction (sync and async) . . . 2922
57.4.5 Boot operation (normal and alternate) . . . 2924
57.5 Timing . . . 2927
57.5.1 Timing diagram . . . 2927

58 OctoSPI interface (OCTOSPI) . . . 2930
58.1 Introduction . . . 2930
58.2 OCTOSPI main features . . . 2930
58.3 OCTOSPI functional description . . . 2931
58.3.1 OCTOSPI regular-command mode . . . 2932
58.3.2 OCTOSPI regular-command mode signal interface . . . 2936
58.3.3 HyperBusTM mode . . . 2939
58.3.4 Common functionality between the regular-command mode and HyperBusTM . . . 2943
58.4 OCTOSPI operating modes . . . 2944
58.4.1 OCTOSPI indirect mode . . . 2944
58.4.2 OCTOSPI status flag polling mode . . . 2946
58.4.3 OCTOSPI memory-mapped mode . . . 2947
58.5 OCTOSPI configuration . . . 2947
58.5.1 OCTOSPI IP configuration . . . 2948
58.5.2 OCTOSPI device configuration . . . 2948
58.5.3 OCTOSPI regular-command mode configuration . . . 2949
58.5.4 OCTOSPI HyperBusTM mode configuration . . . 2951
58.5.5 OCTOSPI error management . . . 2953

58.5.6 OCTOSPI busy bit and abort functionality 2953
58.5.7 NCS behavior 2953
58.6 OCTOSPI interrupts 2955
58.7 OCTOSPI memory map and registers 2955
58.7.1 Memory map 2955
58.7.2 Registers definition 2957

59 Reset Generation Module (MC_RGM) 2989
59.1 Introduction 2989
59.1.1 Overview 2989
59.1.2 Features 2990
59.1.3 Reset sources 2991
59.2 External signal description 2992
59.3 Memory map and register definition 2992
59.3.1 Register descriptions 2993
59.4 Functional description 3043
59.4.1 Reset state machine 3043
59.4.2 ‘Destructive’ resets 3047
59.4.3 External reset 3048
59.4.4 ‘Functional’ resets 3048
59.4.5 Alternate event generation 3049
59.4.6 ‘Functional’ reset escalation 3049
59.4.7 ‘Destructive’ reset escalation 3050
59.4.8 Individual peripheral resets 3050

60 Boot Assist Flash (BAF) 3051
60.1 Introduction 3051
60.2 Memory map 3051
60.2.1 BAF image header 3051
60.3 Functional description 3052
60.3.1 Boot modes 3053
60.3.2 Device initialization 3053
60.3.3 Flow of control 3053
60.3.4 Optionally wait for HSM 3054
60.3.5 Initialization of BAF DCF clients 3054
60.3.6 Production disable activation protocol and implementation 3061

60.3.7 TDM Diary Operation . . . 3063
60.3.8 Optionally perform a serial boot . . . 3064
60.3.9 Serial boot configuration . . . 3068
60.4 Resources accessed by BAF code execution . . . 3071

61 System Status and Configuration Module (SSCM) . . . 3072
61.1 Introduction . . . 3072
61.1.1 Overview . . . 3072
61.1.2 Features . . . 3072
61.1.3 Modes of operation . . . 3072
61.2 Memory map and register definition . . . 3072
61.2.1 Register descriptions . . . 3073
61.3 Functional description . . . 3081
61.3.1 DCF mechanism . . . 3081
61.3.2 ECC error monitoring . . . 3083
61.3.3 Boot mode functionality . . . 3083
61.3.4 BAF configuration . . . 3083
61.3.5 User code boot sector search . . . 3084
61.3.6 HSM boot header search . . . 3086
61.3.7 Life Cycle . . . 3086
61.4 Initialization and application information . . . 3087
61.4.1 Reset . . . 3087
61.5 Additional safety measures . . . 3088
61.5.1 Spurious reset protection . . . 3088

62 Power management controller digital interface (PMC_Dig) . . . 3089
62.1 Introduction . . . 3089
62.2 Main features . . . 3091
62.2.1 Standard features . . . 3091
62.3 IPS bus interface . . . 3091
62.4 Memory map/register definition . . . 3091
62.5 Registers description . . . 3095
62.5.1 Event Pending Register (EPR_LV0) . . . 3095
62.5.2 Reset Event Enable Register (REE_LV0) . . . 3096
62.5.3 Reset Event Select Register (RES_LV0) . . . 3097
62.5.4 Interrupt Enable (IE_LV0) . . . 3098

62.5.5 FCCU Event Enable Register (FEE_LV0) 3099
62.5.6 Event Pending Register (EPR_LV1) 3100
62.5.7 Reset Event Enable Register (REE_LV1) 3101
62.5.8 Reset Event Select Register (RES_LV1) 3102
62.5.9 Interrupt Enable (IE_LV1) 3102
62.5.10 FCCU Event Enable Register (FEE_LV1) 3103
62.5.11 Event Pending Register (EPR_HV0) 3104
62.5.12 Reset Event Enable Register (REE_HV0) 3106
62.5.13 Reset Event Select Register (RES_HV0) 3107
62.5.14 Interrupt Enable (IE_HV0) 3109
62.5.15 FCCU Event Enable Register (FEE_HV0) 3110
62.5.16 Event Pending Register (EPR_HV1) 3112
62.5.17 Reset Event Enable Register (REE_HV1) 3114
62.5.18 Reset Event Select Register (RES_HV1) 3115
62.5.19 Interrupt Enable Register (IE_HV1) 3117
62.5.20 FCCU Event Enable Register (FEE_HV1) 3119
62.5.21 Supply Gauge Status Register (GR_S) 3121
62.5.22 Pending Gauge Status Register (GR_P) 3125
62.5.23 Global Interrupt Enable Register (IE_G) 3127
62.5.24 Voltage selection of IO (VSIO) 3129
62.5.25 PMOS/NMOS Regulator Status Register (PNREG_S) 3130
62.5.26 HPREG SELECT STATUS (HPREG_SEL_S) 3131
62.5.27 Miscellaneous CTRL REG (MISC_CTRL_REG) 3131
62.5.28 SSWU CTRL Register (SSWU_CTRL_REG) 3132
62.5.29 Event Pending Register (EPR_TD) 3132
62.5.30 Reset Event Enable Register (REE_TD) 3133
62.5.31 Reset Event Select Register (RES_TD) 3134
62.5.32 Temperature Sensor Configuration Register (CTL_TD) 3135
62.5.33 Temperature Sensor FCCU Event Enable Register (FEE_TD) 3137
62.5.34 ESR0 Configuration Register (ESR0_CFG) 3138
62.5.35 BIST Mask Status register (BIST_MASK_STATUS) 3138
62.5.36 User BIST Flags Phase1 register (BIST_FLAGS_PHASE1) 3140
62.5.37 User BIST Flags Phase2 register (BIST_FLAGS_PHASE2) 3141
62.5.38 User BIST Control register (BIST_CTRL) 3142
62.5.39 User BIST Time1 and Time0 register (BIST_TIME10) 3143
62.5.40 User BIST Time3 and Time2 register (BIST_TIME32) 3144
62.5.41 User BIST Time6 and Time5 register (BIST_TIME65) 3144

62.5.42 User BIST VD Under Test Monitor register (BIST_DEBUG) 3145
62.6 Standby entry/exit 3146
62.7 Temperature Sensor Interface Logic 3146
62.8 Power On Reset (MC_RGM Phase Gates) 3147
62.9 Flash interface (DCF client usage) 3147
62.10 Voltage monitor BIST programming 3148

63 Power Control Unit (MC_PCU) 3151
63.1 Introduction 3151
63.1.1 Overview 3151
63.1.2 Features 3152
63.2 External Signal Description 3152
63.3 Memory Map and Register Definition 3153
63.3.1 Memory Map 3153
63.3.2 Register descriptions 3153
63.4 Functional description 3157
63.4.1 General 3157
63.4.2 Reset / Power-On Reset 3157
63.4.3 MC_PCU configuration 3157
63.4.4 Mode transitions 3157
63.5 Application information 3159
63.5.1 STANDBY mode considerations 3159

64 Mode Entry Module (MC_ME) 3160
64.1 Introduction 3160
64.1.1 Overview 3160
64.1.2 Features 3162
64.1.3 Modes of operation 3162
64.2 External signal description 3163
64.3 Memory map and register definition 3163
64.3.1 Memory map 3164
64.3.2 Register description 3169
64.4 Functional description 3215
64.4.1 Mode transition request 3215
64.4.2 Modes details 3216
64.4.3 Mode transition process 3221

64.4.4 Protection of Mode Configuration Registers 3230
64.4.5 Mode Transition Interrupts 3230
64.4.6 Peripheral Clock Gating 3232
64.4.7 Application Example 3233

65 e200z4256 Core Debug Support 3235

65.1 Overview 3235
65.1.1 Software debug facilities 3235
65.1.2 Additional debug facilities 3236
65.1.3 Hardware debug facilities 3236
65.1.4 Sharing debug resources by software/hardware 3237
65.2 Software debug events and exceptions 3238
65.2.1 Instruction Address Compare event 3239
65.2.2 Data Address Compare event 3240
65.2.3 Linked Instruction Address Compare and Data Address Compare events 3248
65.2.4 Trap debug event 3249
65.2.5 Branch Taken debug event 3249
65.2.6 Instruction Complete debug event 3249
65.2.7 Interrupt Taken debug event 3250
65.2.8 Critical Interrupt Taken debug event 3250
65.2.9 Return debug event 3250
65.2.10 Critical Return Debug Event 3250
65.2.11 External debug event 3250
65.2.12 Unconditional debug event 3251
65.2.13 Performance Monitor Interrupt debug event 3251
65.3 Debug registers 3251
65.3.1 Debug Address and Value registers 3251
65.3.2 Debug Control and Status registers 3252
65.3.3 External Debug Resource Allocation Control (EDBRAC0) register . . 3273
65.3.4 Debug Event Select register (DEVENT) register 3281
65.3.5 Debug Data Acquisition Message (DDAM) register 3281
65.4 Using debug resources for stack limit checking 3282
65.5 External debug support 3284
65.5.1 External debug registers 3285
65.5.2 OnCE introduction 3290
65.5.3 JTAG/OnCE pins 3293

65.5.4 OnCE internal interface signals . . . 3293
65.5.5 OnCE interface signals . . . 3294
65.5.6 OnCE controller and serial interface . . . 3296
65.5.7 Access to debug resources . . . 3303
65.5.8 Methods of entering Debug mode . . . 3305
65.5.9 CPU Status and Control Scan Chain Register (CPUSCR) . . . 3306
65.5.10 Reserved registers (Reserved) . . . 3312
65.6 Watchpoint support . . . 3312
65.7 MPU operation during debug . . . 3315
65.8 Cache array access during debug . . . 3315
65.9 Basic steps for enabling, using, and exiting External Debug mode . . . 3316

66 Debug and Calibration Interface (DCI) . . . 3318
66.1 Introduction . . . 3318
66.1.1 Features . . . 3318
66.1.2 Overview . . . 3318
66.1.3 Operating modes . . . 3320
66.2 External signal description . . . 3327
66.3 Register description . . . 3327
66.3.1 DCI control register (DCI_CR) . . . 3327

67 JTAG Controller (JTAGC) . . . 3329
67.1 Introduction . . . 3329
67.1.1 Block Diagram . . . 3329
67.1.2 Features . . . 3330
67.1.3 Modes of operation . . . 3330
67.2 External signal description . . . 3331
67.2.1 TCK—Test clock input . . . 3331
67.2.2 TDI—Test data input . . . 3331
67.2.3 TDO—Test data output . . . 3331
67.2.4 TMS—Test mode select . . . 3331
67.2.5 JCOMP—JTAG compliancy . . . 3331
67.3 Register description . . . 3332
67.3.1 Instruction register . . . 3332
67.3.2 Bypass register . . . 3332
67.3.3 Device identification register . . . 3332

67.3.4 JTAG_PASSWORD register . . . 3333
67.3.5 Boundary scan register . . . 3334
67.4 Functional description . . . 3334
67.4.1 JTAGC reset configuration . . . 3334
67.4.2 IEEE 1149.1-2001 (JTAG) Test Access Port . . . 3334
67.4.3 TAP controller state machine . . . 3335
67.4.4 JTAGC block instructions . . . 3337
67.4.5 Boundary scan . . . 3340
67.5 Initialization/Application information . . . 3340

68 IEEE 1149.7 Compact JTAG Test Access Port Controller (CJTAG) . . . 3342
68.1 References . . . 3342
68.2 Introduction . . . 3342
68.2.1 Types of operation . . . 3342
68.2.2 Deployment by class . . . 3343
68.2.3 1149.7 TAP signals . . . 3343
68.2.4 TAP.7 architecture . . . 3344
68.2.5 Protocols . . . 3344
68.3 Operating models . . . 3346
68.4 CJTAG implementation summary . . . 3346
68.4.1 T0 Functions . . . 3346
68.4.2 T1 functions . . . 3346
68.4.3 T2 functions . . . 3346
68.4.4 T3 functions . . . 3347
68.4.5 T4 functions . . . 3347
68.5 Ancillary services . . . 3347
68.5.1 Overview . . . 3347
68.5.2 Resets . . . 3347
68.5.3 Start-up Options . . . 3350
68.5.4 RSU operation . . . 3351
68.5.5 TAPC State Machine . . . 3352
68.6 EPU (Extended Protocol Unit) Operation . . . 3353
68.6.1 EPU Operation . . . 3353
68.6.2 EPU Registers . . . 3355
68.6.3 EPU Commands . . . 3365

68.6.4 EPU operating states . . . 3372
68.6.5 System and EPU Paths . . . 3373
68.7 APU (Advanced Protocol Unit) Operation . . . 3374
68.7.1 Overview . . . 3374
68.7.2 Operation . . . 3376
68.7.3 Escape sequences . . . 3377
68.7.4 Signal behaviors . . . 3377
68.7.5 APU Functions . . . 3378
68.7.6 Configuration Change Packets (CP) . . . 3385
68.7.7 Scan Packet . . . 3385
68.7.8 SP Format . . . 3385
68.8 Functional Description . . . 3391
68.8.1 Switching from Standard Protocol to Advanced Protocol . . . 3391

69 JTAG Data Communication (JDC) . . . 3392
69.1 Introduction . . . 3392
69.2 Overview . . . 3392
69.3 Register definition . . . 3393
69.3.1 Register descriptions . . . 3393
69.3.2 Non-Memory mapped register definition . . . 3395
69.4 Functional description . . . 3396
69.4.1 IPS register access . . . 3397
69.4.2 JTAG register access . . . 3397
69.5 Use case example . . . 3397

70 Sequence Processing Unit (SPU) . . . 3399
70.1 Introduction . . . 3399
70.1.1 SPU block diagram . . . 3399
70.1.2 Overview . . . 3400
70.1.3 Features . . . 3401
70.2 SPU actions . . . 3402
70.3 Operation mode . . . 3403
70.3.1 SPU enable/disable . . . 3403
70.4 SPU module interface . . . 3403
70.5 Register definition . . . 3403
70.5.1 Registers description . . . 3408

70.6 Functional description 3449
70.6.1 Input Mux unit 3449
70.6.2 Processor exception vector encoding 3451
70.6.3 State logic unit (SLU) 3452
70.6.4 Sequence formation 3453
70.6.5 Performance counters/timers unit 3456
70.6.6 Action unit 3458
70.6.7 Optional trace group 3458
70.6.8 Format for CKSRC & CKDATA Values 3458

71 JTAG Master (JTAGM) 3460
71.1 Introduction 3460
71.1.1 Overview 3460
71.1.2 Feature description 3461
71.2 Functional description 3461
71.2.1 Module architecture 3461
71.2.2 JTAGM Ready signal 3462
71.2.3 EVTO and EVTI signals 3462
71.2.4 JTAGM configuration and status monitoring 3463
71.2.5 JTAGM to DCI serial interface 3463
71.2.6 Software interface 3463
71.3 Modes of operation 3463
71.4 Memory map and register definition 3463
71.4.1 Register descriptions 3464

72 Development Trigger Semaphore (DTS) 3471
72.1 Introduction 3471
72.2 Overview 3471
72.3 DTS device connections 3472
72.3.1 DTS register access 3473
72.4 Memory map and register definition 3474
72.4.1 Register descriptions 3474
72.5 Example application 3477

73 Nexus Port Controller (NPC) 3479
73.1 Information specific to this device 3479

73.1.1 Parameter values . . . 3479
73.2 Introduction . . . 3479
73.2.1 Overview . . . 3480
73.2.2 Features . . . 3480
73.2.3 Modes of operation . . . 3480
73.3 External signal description . . . 3481
73.3.1 Overview . . . 3481
73.3.2 Detailed signal descriptions . . . 3482
73.4 Register definition . . . 3483
73.4.1 Register descriptions . . . 3483
73.5 Functional description . . . 3487
73.5.1 NPC reset configuration . . . 3487
73.5.2 Auxiliary output port . . . 3487
73.5.3 IEEE 1149.1-2001 (JTAG) TAP . . . 3490
73.5.4 Nexus JTAG port sharing . . . 3494
73.5.5 MCKO and ipg_sync_mcko . . . 3494
73.5.6 EVTO sharing . . . 3494
73.6 Initialization/Application information . . . 3495
73.6.1 Accessing NPC tool-mapped registers . . . 3495

74 Nexus handshake module (NPC_HNDSHK) . . . 3496
74.1 Entry into STOP/STANDBY from RUN modes . . . 3496
74.2 Exit from STOP/STANDBY into RUN modes . . . 3496

75 e200z4256 Nexus 3 module . . . 3498
75.1 Introduction . . . 3498
75.1.1 General description . . . 3498
75.1.2 Terms and definitions . . . 3498
75.1.3 Feature list . . . 3499
75.1.4 Functional block diagram . . . 3501
75.2 Enabling Nexus 3 operation . . . 3501
75.2.1 Interaction with Low Power Modes . . . 3502
75.3 TCODEs supported . . . 3502
75.4 Nexus 3 Programmer’s Model . . . 3508
75.4.1 Client Select Control (CSC) register . . . 3510
75.4.2 Port Configuration Register (PCR) — reference only . . . 3510

75.4.3 Nexus Development Control Register 1 (DC1) . . . 3511
75.4.4 Nexus Development Control Registers 2 & 3 (DC2, DC3) . . . 3512
75.4.5 Nexus Development Control Register 4 (DC4) . . . 3517
75.4.6 Development Status Register (DS) . . . 3518
75.4.7 Watchpoint Trigger (WT, PTSTC, PTETC, DTSTC, DTETC) registers . . . 3519
75.4.8 Nexus Watchpoint Mask (WMSK) register . . . 3525
75.4.9 Nexus Overrun Control (OVCR) register . . . 3526
75.4.10 Data Trace Control (DTC) register . . . 3527
75.4.11 Data Trace Start Address Registers (DTSA1–4) . . . 3529
75.4.12 Data Trace End Address 1–4 (DTEA1–4) registers . . . 3530
75.4.13 Read/Write Access Control/Status (RWCS) register . . . 3531
75.4.14 Read/Write Access Data (RWD) register . . . 3532
75.4.15 Read/Write Access Address (RWA) . . . 3534
75.5 Nexus 3 Register Access via JTAG/OnCE . . . 3534
75.6 Nexus 3 Register Access via Software . . . 3535
75.7 Nexus Message Fields . . . 3535
75.7.1 TCODE Field . . . 3535
75.7.2 Source ID Field (SRC) . . . 3535
75.7.3 Relative Address Field (U-ADDR) . . . 3536
75.7.4 Full Address Field (F-ADDR) . . . 3536
75.7.5 Timestamp Field (TSTAMP) . . . 3537
75.8 Nexus Message Queues . . . 3537
75.8.1 Message Queue Overrun . . . 3537
75.8.2 CPU Stall . . . 3538
75.8.3 Message Suppression . . . 3538
75.8.4 Nexus Message Priority . . . 3538
75.8.5 Data Acquisition Message Priority Loss Response . . . 3539
75.8.6 Ownership Trace Message Priority Loss Response . . . 3539
75.8.7 Program Trace Message Priority Loss Response . . . 3540
75.8.8 Program Trace Sync Message Priority Loss Response . . . 3540
75.8.9 Data Trace Message Priority Loss Response . . . 3540
75.9 Debug Status messages . . . 3540
75.10 Error messages . . . 3540
75.11 Ownership trace . . . 3541
75.11.1 Overview . . . 3541

75.11.2 Ownership Trace Messaging (OTM) . . . 3541
75.12 Program Trace . . . 3542
75.12.1 Branch Trace Messaging types . . . 3542
75.12.2 BTM Message For mats . . . 3544
75.12.3 Program Trace Message Fields . . . 3545
75.12.4 Resource Full Messages . . . 3546
75.12.5 Program Correlation Messages . . . 3547
75.12.6 Program Trace Overflow Error messages . . . 3548
75.12.7 Program Trace Synchronization messages . . . 3548
75.12.8 Program Trace Direct/Indirect Branch with Sync messages . . . 3550
75.12.9 Enabling Program Trace . . . 3551
75.12.10 Program Trace Timing Diagrams (2 MDO / 1 MSEO configuration) . . . 3551
75.13 Data Trace . . . 3552
75.13.1 Data Trace Messaging (DTM) . . . 3553
75.13.2 DTM Message formats . . . 3553
75.13.3 DTM operation . . . 3555
75.13.4 Data Trace Timing Diagrams (8 MDO / 2 MSEO configuration) . . . 3557
75.14 Data Acquisition messaging . . . 3557
75.14.1 Data Acquisition ID Tag field . . . 3557
75.14.2 Data Acquisition Data field . . . 3557
75.14.3 Data Acquisition Trace event . . . 3558
75.15 Watchpoint Trace messaging . . . 3558
75.15.1 Watchpoint Timing Diagram (2 MDO / 1 MSEO configuration) . . . 3560
75.16 External Hardware Trigger Controls . . . 3560
75.17 Nexus 3 Read/Write access to memory-mapped resources . . . 3561
75.17.1 Single write access . . . 3562
75.17.2 Block write access . . . 3562
75.17.3 Single read access . . . 3563
75.17.4 Block read access . . . 3563
75.17.5 Error handling . . . 3564
75.17.6 Read/Write access error message . . . 3565
75.18 Nexus 3 pin interface . . . 3565
75.18.1 Pins implemented . . . 3565
75.18.2 Pin protocol . . . 3567
75.19 Rules for output messages . . . 3569

75.20 Examples . . . 3570
75.21 Electrical characteristics . . . 3572
75.22 IEEE 1149.1 (JTAG) RD/WR sequences . . . 3572
75.22.1 JTAG sequence for accessing internal Nexus registers . . . 3573
75.22.2 JTAG sequence for read access of memory-mapped resources . . . 3573
75.22.3 JTAG sequence for write access of memory-mapped resources . . . 3574

76 Nexus Crossbar Multi-Master Client (NXMC) . . . 3575
76.1 Introduction . . . 3575
76.1.1 Features . . . 3575
76.2 External signal description . . . 3575
76.3 Supported messages and TCODEs . . . 3576
76.4 Register description . . . 3579
76.4.1 Register definitions . . . 3580
76.5 Programming considerations (RESET) . . . 3588
76.5.1 IEEE 1149.1 (JTAG) Test Access Port . . . 3588
76.5.2 Enabling NXMC operation . . . 3588
76.5.3 Enabling NXMC TAP controller . . . 3588
76.5.4 NXMC register access via JTAG . . . 3588
76.6 Functional description . . . 3589
76.6.1 Data trace . . . 3589
76.6.2 Watchpoint support . . . 3594
76.6.3 Peripheral interface . . . 3595
76.6.4 Timestamping feature . . . 3596

77 Cyclic Redundancy Check (CRC) Unit . . . 3598
77.1 Introduction . . . 3598
77.2 Main features . . . 3598
77.2.1 Standard features . . . 3598
77.3 Block diagram . . . 3598
77.4 Signal description . . . 3599
77.4.1 Peripheral bus interface . . . 3599
77.5 Memory map and registers . . . 3599
77.5.1 Register description . . . 3599
77.6 Functional description . . . 3603

77.7 Use cases . . . 3605
77.7.1 Programming example . . . 3605
77.7.2 Register programming . . . 3607

78 Memory Error Management Unit (MEMU) . . . 3608
78.1 Introduction . . . 3608
78.2 Features . . . 3609
78.3 Block diagram . . . 3609
78.4 Design overview . . . 3610
78.5 External signal description . . . 3613
78.6 Memory map and register definition . . . 3613
78.6.1 Memory map . . . 3613
78.6.2 Register descriptions . . . 3615
78.7 Functional description . . . 3630
78.7.1 Initializing MEMU . . . 3630
78.7.2 Reading the reporting table . . . 3631
78.7.3 Handling overflows (Multiple error reporting) . . . 3632

79 Indirect Memory Access (IMA) . . . 3633
79.1 Introduction . . . 3633
79.2 Accessing memory via CPU End2End ECC test . . . 3633
79.2.1 Accessing I-cache and D-cache memory via processor core . . . 3633
79.2.2 Accessing non I-cache or D-cache memory via processor core . . . 3635
79.3 Accessing memory via the IMA module . . . 3637
79.3.1 Features . . . 3638
79.3.2 Block diagram . . . 3638
79.3.3 IMA Module Memory Map and Registers . . . 3639
79.3.4 IMA module functional description . . . 3646
79.3.5 Application information . . . 3648

80 Fault Collection and Control Unit (FCCU) . . . 3649
80.1 Introduction . . . 3649
80.2 Features . . . 3649
80.2.1 Standard features . . . 3650
80.3 Block diagram . . . 3650
80.4 Signal description . . . 3651

80.4.1 Pinout . . . 3651
80.4.2 IPS bus interface . . . 3652
80.5 Functional description . . . 3652
80.5.1 Definitions . . . 3652
80.5.2 FSM description . . . 3653
80.5.3 Reset interface . . . 3654
80.5.4 Fault priority scheme and nesting . . . 3655
80.5.5 Fault recovery . . . 3656
80.5.6 NMI/WKPU interface . . . 3658
80.5.7 FAULT interface . . . 3659
80.5.8 STCU interface . . . 3660
80.5.9 EOUT interface . . . 3661
80.5.10 Error signal flow for RF case . . . 3666
80.6 Register description . . . 3668
80.6.1 FCCU Control Register (FCCU_CTRL) . . . 3670
80.6.2 FCCU CTRL Key Register (FCCU_CTRLK) . . . 3673
80.6.3 FCCU Configuration Register (FCCU_CFG) . . . 3674
80.6.4 FCCU RF Configuration Register n (FCCU_RF_CFGn) . . . 3676
80.6.5 FCCU RFS Configuration Register n (FCCU_RFS_CFGn) . . . 3677
80.6.6 FCCU RF Status register n (FCCU_RF_Sn) . . . 3679
80.6.7 FCCU RF Key register (FCCU_RFK) . . . 3680
80.6.8 FCCU RF Enable Register n (FCCU_RF_En) . . . 3681
80.6.9 FCCU RF Timeout Enable Register n (FCCU_RF_TOEn) . . . 3682
80.6.10 FCCU RF Timeout Register (FCCU_RF_TO) . . . 3683
80.6.11 FCCU CFG Timeout Register (FCCU_CFG_TO) . . . 3684
80.6.12 FCCU IO Control Register (FCCU_EINOUT) . . . 3685
80.6.13 FCCU Status Register (FCCU_STAT) . . . 3686
80.6.14 FCCU NA Freeze Status Register (N2AF_STATUS) . . . 3688
80.6.15 FCCU AF Freeze Status Register (A2FF_STATUS) . . . 3688
80.6.16 FCCU NF Freeze Status Register (N2FF_STATUS) . . . 3689
80.6.17 FCCU FA Freeze Status Register (F2A_STATUS) . . . 3690
80.6.18 FCCU RF Fake Register (FCCU_RFF) . . . 3691
80.6.19 FCCU IRQ Status Register (FCCU_IRQ_STAT) . . . 3692
80.6.20 FCCU IRQ Enable Register (FCCU_IRQ_EN) . . . 3693
80.6.21 FCCU XTMR Register (FCCU_XTMR) . . . 3694
80.6.22 FCCU MCS Register (FCCU_MCS) . . . 3695
80.6.23 FCCU Transient Register (FCCU_TRANS_LOCK) . . . 3698

80.6.24 FCCU Permanent Lock Register (FCCU_PERMNT_LOCK) 3698
80.6.25 FCCU Delta T Register (FCCU_DELTA_T) 3699
80.6.26 FCCU IRQ Alarm Enable register n (FCCU_IRQ_ALARM_ENn) . . . 3699
80.6.27 FCCU NMI Enable registers n (FCCU_NMI_ENn) 3700
80.6.28 FCCU EOUT Signaling Enable registers n (FCCU_EOUT_SIG_ENn) 3701
80.7 FCCU Output Supervision Unit 3702
80.8 Use cases and limitations 3704
80.8.1 Mis-configurations 3704
80.8.2 Recommendations to configure FCCU 3705

81 Self-Test Control Unit (STCU2) 3706
81.1 Introduction 3706
81.2 Main features 3706
81.3 Block diagram 3707
81.3.1 IPS bus interface 3709
81.4 Functional description 3710
81.4.1 FSM description 3710
81.4.2 Reset management 3710
81.4.3 LBIST and MBIST scheduling 3711
81.4.4 ABORT management 3711
81.4.5 PLL interface 3711
81.4.6 Interrupt interface 3712
81.4.7 FCCU interface 3712
81.4.8 Watchdogs 3712
81.4.9 CRC 3713
81.4.10 SSCM interface 3713
81.5 Register description 3714
81.5.1 STCU2 Run Register (STCU_RUN) 3715
81.5.2 STCU2 Run Software Register (STCU_RUNSW) 3716
81.5.3 STCU2 SK Code Register (STCU_SKC) 3718
81.5.4 STCU2 Configuration Register (STCU_CFG) 3719
81.5.5 STCU2 PLL Configuration Register (STCU_PLL_CFG) 3721
81.5.6 STCU2 Watchdog Register Granularity (STCU_WDG) 3722
81.5.7 STCU2 Interrupt Flag Register (STCU_INT_FLG) 3723
81.5.8 STCU2 CRC Expected Status Register (STCU_CRCE) 3724
81.5.9 STCU2 CRC Read Status Register (STCU_CRCR) 3725

81.5.10 STCU2 Error Register (STCU_ERR_STAT) 3726
81.5.11 STCU2 Error FM Register (STCU_ERR_FM) 3729
81.5.12 STCU2 Offline LBIST Status Register (STCU_LBS) 3730
81.5.13 STCU2 Offline LBIST End Flag Register (STCU_LBE) 3730
81.5.14 STCU2 Online LBIST Status Register (STCU_LBSSW) 3731
81.5.15 STCU2 Online LBIST End Flag Register (STCU_LBESW) 3731
81.5.16 STCU2 Online LBIST Reset Management (STCU_LBRMSW) 3732
81.5.17 STCU2 LBIST Unrecoverable FM Register (STCU_LBUFM) 3733
81.5.18 STCU2 Offline MBIST 1 Status Register (STCU_MBS1) 3734
81.5.19 STCU2 Offline MBIST 2 Status Register (STCU_MBS2) 3735
81.5.20 STCU2 Offline MBIST 3 Status Register (STCU_MBS3) 3736
81.5.21 STCU2 Offline MBIST 4 Status Register (STCU_MBS4) 3736
81.5.22 STCU2 Offline MBIST 1 End Flag Register (STCU_MBE1) 3737
81.5.23 STCU2 Offline MBIST 2 End Flag Register (STCU_MBE2) 3738
81.5.24 STCU2 Offline MBIST 3 End Flag Register (STCU_MBE3) 3739
81.5.25 STCU2 Offline MBIST 4 End Flag Register (STCU_MBE4) 3740
81.5.26 STCU2 Online MBIST 1 Status Register (STCU_MBS1SW) 3741
81.5.27 STCU2 Online MBIST 2 Status Register (STCU_MBS2SW) 3742
81.5.28 STCU2 Online MBIST 3 Status Register (STCU_MBS3SW) 3743
81.5.29 STCU2 Online MBIST 4 Status Register (STCU_MBS4SW) 3744
81.5.30 STCU2 Online MBIST 1 End Flag Register (STCU_MBE1SW) 3745
81.5.31 STCU2 Online MBIST 2 End Flag Register (STCU_MBE2SW) 3746
81.5.32 STCU2 Online MBIST 3 End Flag Register (STCU_MBE3SW) 3747
81.5.33 STCU2 Online MBIST 4 End Flag Register (STCU_MBE4SW) 3748
81.5.34 STCU2 MBIST 1 Unrecoverable FM Register (STCU_MBUFM1) . . . 3749
81.5.35 STCU2 MBIST 2 Unrecoverable FM Register (STCU_MBUFM2) . . . 3750
81.5.36 STCU2 MBIST 3 Unrecoverable FM Register (STCU_MBUFM3) . . . 3751
81.5.37 STCU2 MBIST 4 Unrecoverable FM Register (STCU_MBUFM4) . . . 3752
81.5.38 STCU2 LBIST Control n Register (STCU_LB_CTRLn) 3753
81.5.39 STCU2 LBIST PC Stop n Register (STCU_LB_PCSn) 3755
81.5.40 STCU2 LBIST PRPG Low n Register (STCU_LB_PRPGLn) 3756
81.5.41 STCU2 LBIST PRPG High n Register (STCU_LB_PRPGHn) 3757
81.5.42 STCU2 Offline LBIST MISR Expected Low n Register (STCU_LB_MISRELn) 3757
81.5.43 STCU2 Offline LBIST MISR Expected High n Register (STCU_LB_MISREHn) 3758
81.5.44 STCU2 Offline LBIST MISR Read Low n Register (STCU_LB_MISRRLn) 3759

81.5.45 STCU2 Offline LBIST MISR Read High n Register (STCU_LB_MISRRHn) . . . 3759
81.5.46 STCU2 Online LBIST MISR Expected Low n Register (STCU_LB_MISRELSWn) . . . 3760
81.5.47 STCU2 Online LBIST MISR Expected High n Register (STCU_LB_MISREHSWn) . . . 3761
81.5.48 STCU2 Online LBIST MISR Read Low n Register (STCU_LB_MISRRLSWn) . . . 3762
81.5.49 STCU2 Online LBIST MISR Read High n Register (STCU_LB_MISRRHSWn) . . . 3763
81.5.50 STCU2 MBIST Control k Register (STCU_MB_CTRLk) . . . 3764
81.6 Use cases and limitations . . . 3765
81.6.1 Offline self-test sequence . . . 3766
81.6.2 Online self-test Sequence . . . 3767
81.6.3 Bypass USER Mode . . . 3769
81.6.4 Design implementation information . . . 3769

82 Register Protection (REG_PROT) . . . 3770
82.1 Introduction . . . 3770
82.1.1 Overview . . . 3770
82.1.2 Features . . . 3770
82.1.3 Modes of operation . . . 3771
82.2 External signal description . . . 3771
82.3 Memory map and register definition . . . 3771
82.3.1 Memory map . . . 3772
82.3.2 Register descriptions . . . 3773
82.4 Functional description . . . 3775
82.4.1 General . . . 3776
82.4.2 Change lock settings . . . 3776
82.4.3 Access errors . . . 3779
82.5 Initialization/application information . . . 3780
82.5.1 Reset . . . 3780

83 Password and Device Security Module (PASS) . . . 3781
83.1 Introduction . . . 3781
83.1.1 Overview . . . 3781
83.1.2 Features . . . 3781
83.1.3 Modes of operation . . . 3781

83.2 External signal description . . . 3782
83.3 Memory map and register definition . . . 3782
83.3.1 Register descriptions . . . 3784
83.4 DCF clients . . . 3794
83.4.1 Censorship . . . 3794
83.4.2 Production Disable . . . 3795
83.4.3 Fuse Bypass DCF Client . . . 3796
83.4.4 Password Slot Access . . . 3797
83.5 Functional description . . . 3798
83.5.1 Censorship . . . 3798
83.5.2 Debug Interface Access . . . 3798
83.5.3 Flash Memory Read Protection . . . 3799
83.5.4 UTEST protection . . . 3800
83.5.5 Production Disable . . . 3800
83.5.6 Fuse Bypass . . . 3802
83.6 Initialization/application information . . . 3803
83.6.1 Reset . . . 3803
83.6.2 Setting lock bits in a password group . . . 3804
83.6.3 Censoring and uncensoring the device . . . 3805

84 Tamper Detection Module (TDM) . . . 3806
84.1 Overview . . . 3806
84.2 Features . . . 3807
84.3 External signal description . . . 3807
84.4 DCF client . . . 3807
84.4.1 Diary Base Address (DBA) DCF client . . . 3808
84.4.2 Tamper Region Override (TO) DCF client . . . 3808
84.4.3 One Time Programmable Enable (OTPEN0) DCF client . . . 3809
84.4.4 One Time Programmable Enable (OTPEN1) DCF client . . . 3810
84.4.5 One Time Programmable Enable (OTPEN2) DCF client . . . 3811
84.4.6 One Time Programmable Enable (OTPEN3) DCF client . . . 3811
84.4.7 Tamper Region Assignment DCF client (TDRn_LOCK0) . . . 3812
84.4.8 Tamper Region Assignment DCF client (TDRn _LOCK1) . . . 3813
84.4.9 Tamper Region Assignment DCF client (TDRn_LOCK2) . . . 3814
84.4.10 Tamper Region Assignment DCF client (TDRn_LOCK3) . . . 3814
84.5 Memory Map and Registers . . . 3815

84.5.1 TDR Status Register (TDM_TDRSR) . . . 3815
84.5.2 Last Flash Programmed Address Register (TDM_LFPAR) . . . 3817
84.5.3 Diary Base Address (TDM_DBA) . . . 3818
84.5.4 Software Tamper Override Key Region (TDM_STO_KEYn) . . . 3818
84.6 Functional description . . . 3819
84.6.1 Flash erase counter and tamper detection . . . 3819
84.6.2 Assigning blocks to Tamper Detect Regions (TDR) . . . 3820
84.6.3 Diary . . . 3821
84.6.4 Specifying the diary base address . . . 3821
84.6.5 Diary Base Address Verification . . . 3822
84.6.6 One Time Programmable (OTP) . . . 3823

85 Wakeup unit (WKPU) . . . 3824
85.1 Introduction . . . 3824
85.1.1 Overview . . . 3824
85.1.2 Features . . . 3825
85.2 External signal description . . . 3825
85.3 Memory map and register description . . . 3825
85.3.1 Memory map . . . 3825
85.3.2 Register descriptions . . . 3826
85.4 Functional description . . . 3852
85.4.1 General . . . 3852
85.4.2 Non-maskable interrupts . . . 3852
85.4.3 External wakeups/interrupts . . . 3852
85.4.4 On-Chip wakeups . . . 3854

86 Real Time Clock / Autonomous Periodic Interrupt (RTC/API) . . . 3856
86.1 Overview . . . 3856
86.2 Features . . . 3856
86.3 Modes of operation . . . 3858
86.3.1 Functional mode . . . 3858
86.3.2 Debug mode . . . 3858
86.4 Register descriptions . . . 3858
86.4.1 RTC Supervisor Control Register (RTCSUPV) . . . 3859
86.4.2 RTC Control Register (RTCC) . . . 3859
86.4.3 RTC Status Register (RTCS) . . . 3861

86.4.4 RTC Counter Register (RTCCNT) 3863
86.4.5 API Compare Value Register (RTC_APIVAL) 3863
86.4.6 RTC Compare Value Register (RTC_RTCVAL) 3864
86.5 RTC functional description 3864
86.6 API functional description 3865

Appendix A Acronyms and abbreviations 3866

Revision history 3872

1 Preface

1.1 Document organization

This document includes chapters that are divided into parts:

- Part I includes chapters that describe the device as a whole or provide device-specific information.
- Part II includes chapters that describe the functionality of the individual modules on the device.

1.2 Register conventions

Figure 1 and *Table 1* provide the register conventions used throughout this manual.




Figure 1. Key to register fields

Table 1. Register conventions

Convention	Description
	Depending on its placement in the read or write row, indicates that the bit is not readable or not writable.
FIELDNAME	Identifies the field. Its presence in the read or write row indicates that it can be read or written.
Register field types	
R	Read only. Writing this bit has no effect.
W	Write only
R/W	Standard read/write bit. Only software can change the bit's value (other than a hardware reset).
rwm	A read/write bit that may be modified by a hardware in some fashion other than by a reset.
w1c	Write one to clear. A status bit that can be read, and is cleared by writing a one.
slfclr	Self-clearing bit. Writing a one has some effect on the module, but it always reads as zero.
Reset values	
0	Resets to zero
1	Resets to one
—	Undefined at reset

1.3 Acronyms and abbreviations

Appendix A: Acronyms and abbreviations lists acronyms and abbreviations used in this document.

1.4 Reference documents

In addition to this reference manual, the following documents provide additional information on the operation of the SPC58xHx:

- IEEE-ISTO 5001™-2012 Standard for a Global Embedded Processor Interface (Nexus)
- IEEE 1149.1-2001 standard - IEEE Standard Test Access Port and Boundary-Scan Architecture

Information about Power ISA™ Book is available at Power Architecture web site.

2 Introduction

2.1 SPC58xHx microcontroller

The SPC58xHx MCU is the top featured microcontroller in a new family of devices superseding the SPC5x family. SPC58xHx builds on the legacy of the SPC5x family, while introducing new features coupled with higher throughput to provide substantial reduction of cost per feature and significant power and performance improvement (MIPS per mW). On the SPC58xHx microcontroller there are up to three e200z425 processor cores, one checker and one e200z0 core embedded in the Hardware Security Module.

Table 2. Processor Cores

Core	Type
Processing shell	
Main Core_0	e200z4256
Main Core_2	e200z4256
Checker Core_2s	e200z4246
Streaming shell	
Main Core_1	e200z4256
Hardware Security Module	
e200z0 Core	

2.1.1 Overall architecture

The architecture is split into two computing shells as shown in *Table 2*. The processing shell consists of one pair of CPU in lock-step for safety, one CPU without lock-step, a DMA move engine, fast local memories inside the CPUs and fast system memory, a Hardware Security Module (HSM) and all peripherals connected through a crossbar switch (XBAR_1).

The streaming shell consists of one CPU (no lock-step), a DMA move engine, fast local memories inside the CPU, fast system memories, and all the other peripherals connected through a crossbar switch (XBAR_0).

2.1.2 Core features

The processing shell consists of dual e200z4256n3 CPUs operating up to 200 MHz, one core being paired with a safety checker core in delayed lock-step mode.

The streaming shell includes a e200z4256n3 CPU operating upto 200 MHz.

All cores from processing shell and streaming shell have the same feature set including enhancements to implement Digital Signal Processing (DSP) algorithms, called “LSP” (Lightway Signal Processing block).

The fifth programmable CPU is a e200z0 running up to 100 MHz and is embedded in the HSM.

All CPUs are compatible with the Power Architecture VLE instruction set, that supports code size reduction. The Power Architecture has enhancements that improve the architecture's fit in embedded applications.

Note: The e200z0 core is embedded in the Hardware Security Module.

2.1.3 Core_2

The Core_2 is one of five processor cores on the SPC58xHx device as shown in *Table 2*. In general, the intended use of the Core_2 is to initially configure the machine and then control various peripheral elements of the device. However, the Core_2 is not limited to any particular duty.

The data and the instruction bus structures of the Core_2, which consist of a 64-bit data bus and a 32-bit address bus, are connected to a Crossbar Switch XBAR_1 which operates at 200 MHz.

The Core_2 is automatically started during the boot-up sequence after the release of RESET. This process is fully described in *Chapter 8: Reset and Boot*.

The Core_2 is placed in the SPC58xHx architecture in such a way that enables it to access many of the peripheral elements without affecting the processing speed of Core_0 and Core_1. On the SPC58xHx device there are several A/D channels taking data which must be analyzed for various spectral components.

This specificity associated with its integrated DSP processor which has special hardware to execute multiply and accumulate functions makes of this core the most avantageous one to manage a system of analog-to-digital converters and fetch the digital data that is generated. The integrated DSP unit uses a signal processing algorithm to digest the incoming data. The results of this signal processing algorithm are used in other engine control algorithms. Using the Core_2 to manage the A/D converters and do the initial signal processing of the data allows the two other cores to focus on other compute intensive applications instead of managing relatively slow peripheral elements.

2.1.4 Memory hierarchy

The SPC58xHx processing and streaming shells have three levels of memory hierarchy. At the top level is a combination of Instruction Cache, Data Cache, Local Instruction RAM and Local Data RAM, depending on the specific CPU. The local RAM arrays are embedded into the CPU's pipeline to provide the fastest possible access time. The second level of memory is system RAM and flash. These are connected via a 200 MHz, 64-bit wide crossbar. The third level of memory system is the I/O subsystem. All the I/O peripherals are connected together via a 200 MHz 64-bit wide crossbar switch, while peripherals are connected at either 200 MHz or 50 MHz depending on their need. The reduced speed for the peripherals helps to reduce power consumption.

2.1.5 Features

On-chip modules within SPC58xHx include the following features:

- Three main CPUs, dual issue, 32-bit CPU core complexes (e200z4), one of them having a checker core in lock-step
  - Power Architecture embedded specification compliance
  - Instruction set enhancement allowing variable length encoding (VLE), encoding a mix of 16-bit and 32-bit instructions, for code size footprint reduction
  - Single-precision floating point operations
  - Lightweight signal processing auxiliary processing unit (LSP APU) instruction support for digital signal processing (DSP) on Core_0, Core_1, Core_2
  - 32 KB local instruction RAM and 64 KB local data RAM for Core_0, Core_1 and Core_2
  - 16 KB I-Cache and 8 KB D-Cache for Core_0, Core_1 and Core_2
  - 10 MB on-chip Flash
  - Supports read during program and erase operations, and multiple blocks allowing EEPROM emulation
  - Supports read while read between the two code Flash partitions.
- 1088 KB on-chip general-purpose SRAM (+ 192 KB data RAM and 96 KB instruction RAM included in the CPUs)
- 224 KB HSM dedicated flash memory (192 KB code + 32 KB data)
- Multi channel direct memory access controllers (eDMA)
  - One eDMA with 64 channels
  - One eDMA with 16 channels
- One interrupt controller (INTC) in lock-step
- Dual phase-locked loops with stable clock domain for peripherals and FM modulation domain for processing and streaming shell
- Dual crossbar switch architecture for concurrent access to peripherals, Flash, or RAM from multiple bus masters with end-to-end ECC
- Hardware security module (HSM) compliant with EVITA full
- System integration unit lite (SIUL)
- Boot assist Flash (BAF) supports factory programming using a serial bootload through the asynchronous CAN or LIN/UART.
- Enhanced analog-to-digital converter system with
  - One supervisor 12-bit SAR analog converter
  - Four separate fast 12-bit SAR analog converters
  - One separate 10-bit SAR analog converter for standby mode
- Eleven deserial serial peripheral interface (DSPI) modules, one working even in low power mode
- Twenty four LIN and UART communication interface (LINFlexD) modules
  - LINFlexD_0 is a Master/Slave
  - All others are Masters
- Sixteen modular controller area network (MCAN) modules all supporting flexible data rate (CAN-FD)
- Dual-channel FlexRay controller

- On Ethernet controller 10/100 Mbps (Ethernet 0)
  - 10/100Mbps, Full/Half duplex ove MII or RMII
  - AVB:IEEE 802.1AS-2011 and 802.1-Qav-2009
  - x2 Queue TX transaction layer with 4KB shared FIFO, Q0=Generic, Q1=AVB, WRR/SP/CBS scheduling algorithms
  - x2 Queue RX transaction layer with 8KB shared FIFO. WRR/WSP/SP arbitration algorithms
  - x2 DMA channels in both TX and RX
  - Fixed Rx Filters: x32 L2 Filters, x16 VLAN filters, x1 L3-L4 filter with programmable DMA channel select per filter
  - TCP/IP Offloading: Checksum offload, TCP Segmentation, Split header, IPv4 ARP offload
  - Packet Duplication: Multicast packet steering to multiple RX DMA channels
  - IEEE1588 PTP: IEEE 1588-2002/2008, One-step timestamping, 80-bit Internal or 64-bit External Timebase, TB capture on selectable system events, flexible PPS output to trigger system events
  - Low Power Management: AMD Magic Packets, x4 Remote Wakeup Packet Filters, IEEE 802.3az-2010 EEE
  - Network statistics with RMON or MIB Counters
  - MAC: Double VLAN Processing. Per packet TX VLAN and TX SA control,Queue/channel based TX VLAN control
  - Safety: ECC on all memories, Datapath parity, FSM parity and timeout protection, AHB interface timeout protection
- One Ethernet controller 10/100/1000 Mbps (Ethernet 1)
  - 10/100/1000Mbps, Full duplex only over MII(10/100Mbps) or RMII(10/100Mbps) or RGMII(10/100/1000Mbps)
  - AVB:IEEE 802.1AS-2011 and 802.1-Qav-2009
  - TSN Support: IEEE 802.1Qbv-2015, 802.1Qbu-2016, and 802.1AS-Rev D5.0
  - x3 Queue TX transaction layer with 16KB shared FIFO, Q0=Generic, Q1 and Q2=AVB. WRR/SP/CBS/EST/TBS scheduling algorithms
  - x3 Queue RX transaction layer with 16KB shared FIFO. WRR/WSP/SP arbitration algorithms.
  - x3 DMA channels in both TX and RX
  - Fixed Rx Filters: x32 L2 Filters, x16 VLAN filters, x1 L3-L4 filter with programmable DMA channel select per filter
  - Flexible Rx Filter: Filtering and steering RX packets by executing Parsing instructions (256 max) on the first 128bits of frame. Each instruction can operate on 32-bits of bit-maskable data.
  - TCP/IP Offloading: Checksum offload, TCP Segmentation, Split header, IPv4 ARP offload
  - IEEE1588 PTP: IEEE 1588-2002/2008, One-step timestamping, 80-bit Internal or 64-bit External Timebase, TB capture on selectable system events, flexible PPS output to trigger system events
  - Low Power Management: AMD Magic Packets, x4 Remote Wakeup Packet Filters, IEEE 802.3az-2010 EEE
  - Network statistics with RMON or MIB Counters

  - MAC: Double VLAN Processing. Per packet TX VLAN and TX SA control,Queue/channel based TX VLAN control
  - Safety: ECC on all memories, Datapath parity, FSM parity and timeout protection, AHB interface timeout protection

- SD/SDIO/MMC host interface that supports:
  - eMMC - MultiMedia Card Specification v4.51
    - 1-bit, 4-bit, 8-bit interface
    - Full backward compatibility with legacy MMC cards (0-25 MHz), 25MB/s
    - Full High Speed SDR bus mode (0-50 MHz), 50MB/s
    - Full High Speed DDR bus mode (0-50 MHz), 100MB/s
    - 3.3 V IO voltage
  - SD Card Specification v3.01
    - Full support for Default Speed mode (0-25 MHz), 12.5MB/s
    - Full support for High Speed (0-50 MHz) mode, 25MB/s
    - 1-bit, 4-bit interface
    - 3.3 V IO voltage
  - SDIO Specification v3.0
    - Full support for Default Speed mode (0-25 MHz) mode, 12.5MB/s
    - Full support for High Speed (0-50 MHz) mode, 25MB/s
    - 1-bit or 4-bit interface
    - 3.3 V IO voltage

  The current version supports only one SD3.01/SDIO3.0/MMC4.51 card at any one time.
- OctalSPI host interface that supports:
  - SPI mode
    - 1-bit, 4-bit, 8-bit interface
    - SDR for 1 bit interface only (SPI mode)
    - SDR and DDR for 4 and 8 bits interface (quad and Octal SPI mode)
    - 3.3 V IO voltage
    - Clock up to 100MHz
    - SPI NOR device with DQS mode compliant
  - Hyperbus$^{(TM)}$ bus mode
    - Compliant with “HyperBus™ Specification Low Signal Count, High Performance DDR Bus”, June 2017, revision F
    - DDR for 8-bit interface
    - 3.3 V IO voltage

  - Single-ended clock up to 100MHz

  The current version supports up to two devices at any one time, which means it has to Chip selects sharing one 8 bits data bus.
- Low Power Supply options:
  - External Regulators (1.2V core, 3.3V–5V IO)
  - Single internal Linear Regulator with external ballast
- Nexus development interface (NDI) per IEEE-ISTO 5001-2003 standard, with some support for 2010 standard.
- Device and board test support per Joint Test Action Group (JTAG) (IEEE 1149.1)
- Standby power domain with smart wake-up sequence

2.1.6 Feature list

Table 3 lists a summary of major features for the SPC58xHx device. The feature column represents a combination of module names and capabilities of certain modules. A detailed description of the functionality provided by each on-chip module is given later in this document.

Table 3. Features list

Feature	Description
SPC58 family	40 nm
Processing shell	
Number of Cores	2
Number of checker cores	1
Local RAM	32 KB Instruction
	64 KB Data
Single Precision Floating Point	Yes
SIMD (LSP)	Yes
VLE	Yes
Cache	16 KB Instruction
	8 KB Data
Streaming shell	
Number of Cores	1
Number of checker cores	0
Local RAM	32 KB Instruction
	64 KB Data
Single Precision Floating Point	Yes
SIMD (LSP)	Yes
VLE	Yes

Table 3. Features list (continued)

Feature	Description
Cache	16 KB Instruction
	8 KB Data
Other	
Security (HSM Module)	up to 1
MPU	Core MPU: 24 per CPU
	System MPU: 24 per XBAR
Semaphores	Yes
CRC Channels	3 x 4
Software Watchdog Timer (SWT)	4
Core Nexus Class	3+
Event Processor	4 x SCU
	4 x PMC
Run control Module	Yes
System SRAM	1088 KB (including 256 KB of standby RAM)
User Flash	up to 10240 KB code / 256 KB data
Security Flash	up to 192 KB code / 32 KB data
Flash fetch accelerator	2 x 2 x 4 x 256-bit
DMA channels	80
DMA Nexus Class	3
LINFlexD	24
M_CAN supporting CAN-FD according to ISO 11898-1 2015	16
DSPI	11
I2C	4
PSI5 / PSI5-S bus	2 / 1
FlexRay	1 x Dual channel
Ethernet	2 MAC with Time stamping, AVB and VLAN support
System Timers	8 PIT channels
	4 AUTOSAR® (STM)
	RTC/API
eMIOS	3 x 32 channels
OctalSPI	1 (2 Chip select)
SDMMC	1
GST	1
BCTU	96 channels

Table 3. Features list (continued)

Feature	Description
Interrupt controller	> 710 sources
ADC (SAR)	Five 12-bit (4+1 Supervisor); One 10-bit
Temp. sensor	Yes
Self Test Controller	Yes
PLL	Dual PLL with FM
External Power Supplies	1.2 V - 3.3 V - 5 V
Integrated linear voltage regulator	Yes
Low Power Modes	Stop Mode
	Halt Mode
	Smart Standby with output controller, analog and digital inputs
	Standby Mode

2.1.7 Packages

The SPC58xHx is available in these production packages: eLQFP176, eTQFP144, FPBGA302 and FPBGA386.

2.1.8 Software debug

The device includes many features to facilitate software development. These features include:

- Nexus code execution trace on all CPUs
- Nexus data trace on all bus masters (DMA, Interprocessor bus, CPUs, and so on.)
- Performance monitors for each CPU
- Sequence Processing Unit for complex trace triggering

2.1.9 Block diagram

The figures below show the top-level block diagrams.

Figure 2. Block diagram





Figure 3. Periphery allocation



3 Embedded memories

3.1 Overview

Features include:

- Onboard SRAM, including system SRAM, local instruction and data memory for each processor core
- Onboard system error correction code (ECC) Flash memory
- End-to-end ECC (e2eECC) error detection and correction
- Built-in Flash memory security features including censorship and a programmable Hardware Security Module (HSM)
- Embedded memories in the peripherals[a]:
  - CAN
  - eDMA
  - Ethernet
  - FlexRay

3.2 SRAM

3.2.1 System SRAM

SPC58xHx device includes 1088 KB of general-purpose on-chip ECC SRAM, including 256 KB standby RAM.

- Refer to *Chapter 34: Platform RAM controller AHB (PRAMC_AHB)* for details on configuring the SRAM controller.
- Refer to the Memory Map chapter for the SPC58xHx SRAM map.

3.2.2 Standby SRAM regulator

A total of 256 KB of the system SRAM on the device can remain powered when the rest of the device is powered down. Refer to *Chapter 10: Power management* for details.

3.2.3 Processor core local RAM

SPC58xHx devices include local instruction and data RAM (I-MEM and D-MEM) for each processor core to provide enhanced performance.

Refer to the Introduction chapter for processor cores local RAM sizes.

The core RAM supports zero wait-state, single-cycle latency on processor local accesses.


Each area of core RAM is accessible by other processor cores and bus mastering peripheral devices. Refer to the Memory Map chapter for the SPC58xHx SRAM map.

a. Refer to the respective module chapter for details.

3.3 Embedded Flash memory

Flash memory on SPC58xHx device consists of two Flash memory controllers and a Flash memory array module. The Flash controller provides Flash configuration and control functions and manages the interface between the Flash memory array and the device crossbar switch. *Figure 4* shows the memory architecture.

Figure 4. SPC58xHx Flash memory block diagram



The remaining sections give the functional details of the Flash controller and Flash array, followed by the memory maps.

3.3.1 Flash memory controller

The SPC58xHx Flash memory controllers act as an interface between the system bus and the Flash memory array.

The Flash memory controller contains a four-entry, two-way set-associative mini-cache that delivers Flash read data with a zero-wait state response on lines that reside in the cache. Each entry contains one Flash read page, a 256-bit (32-byte) memory value. Read requests that miss the cache generate the needed Flash memory array access.

The Flash memory controller contains configuration registers that manage Flash functionality such as read buffering in the mini-cache, access control, and read wait state management of the Flash memory.

Refer to the Flash memory controller chapter for details.

3.3.2 Flash memory array

SPC58xHx device includes two Flash memory arrays, one with 4 MB and one with 6 MB, referred to as “main space,” plus an independent 16 KB block of one-time-programmable (OTP) Flash memory included to support systems that require non-volatile memory for security features or system initialization information. The independent 16 KB block is referred to as “UTEST space.”

For code Flash sectors, reads of the embedded Flash memory return a 256-bit page of data that may be buffered in the mini-cache in the Flash memory controller. Programming of the Flash may be done by double word (64-bits), page (256-bits), or quad-page (1024-bits). Flash memory is erased on a block by block basis.

3.3.2.1 Features

- Flash segmentation
  - 16 KB, 32 KB, 64 KB, 128 KB, and 256 KB blocks provided for code or data
  - Four 64 KB blocks provided for EEPROM emulation
  - One 16 KB block and two 64 KB blocks provided for secure code
  - Two 16 KB blocks provided for secure data
  - Support for reading-while-writing when the accesses are to different partitions
- Flash memory protection: write protection and OTP function available for each block
- Test and initialization data stored in a non-volatile 16 KB OTP UTEST block
- ECC with triple bit detection, double and single bit correction
- Erase suspend, program suspend, and erase-suspended program all supported

3.3.2.2 Flash organization

The embedded Flash memory consists of six address spaces in four groupings:

- 16 KB, 32 KB and 64 KB low address spaces
- 16 KB mid address space
- 64 KB high address space
- 256 KB address space


Address space group (low-, mid- or high-address space) determines which registers/fields are used to select blocks for modify operations or lock them from modify operations. Each address space is independent.

The Flash module is further divided into eight partitions that determine locations for valid Read While Write (RWW) operations. While the embedded Flash memory is performing a “write” (program or erase) to a given partition, it can simultaneously read from any other partition.

- For program operations, only the address specified by an interlock write determines the partition being written (block locking and block select registers do not determine the RWW partitions being written).
- For erase operations, only blocks that are selected and unlocked determine the RWW partitions being written.
- For read operation two independent read accesses can be done through both PFlash controller to two Read While Read (RWR) partitions.

Figure 5 shows the Flash block segmentation and Read While Write partitioning for SPC58xHx devices.

Figure 5. Flash memory segmentation and Read While Write partitioning



Note: Refer to the Memory Map chapter for the SPC58xHx Flash memory map.

3.3.2.3 UTEST memory space

Devices in the SPC58xHx family contain a 16 KB area of one-time-programmable (OTP) Flash memory for storing test information and device configuration data. *Refer to the Memory Map chapter* for the SPC58xHx UTEST Flash memory map.

3.3.2.4 Chip-specific C40FMC Flash register information

Refer to *Chapter 36: Embedded Flash Memory* for chip-specific layouts of the on-chip Flash memory control registers that contain bits used to lock individual Flash blocks from accidental erase or select individual Flash blocks for operations.

3.4 End-to-end Error Correction Code (e2eECC)

To support market requirements related to improved functional and transient fault detection capabilities, this family of automotive microcontrollers includes end-to-end ECC (e2eECC) support. This e2eECC is structurally different to traditional “ECC at memory” functionality because it provides robust error detection capabilities from one endpoint of an information transfer to another endpoint, with temporary information storage in one or more intermediate components.

Memory protected by ECC/EDC traditionally generates and checks additional error parity information local to the memory unit to detect or correct errors that have occurred on data stored in the memory, or both. On the other hand, e2eECC generates error protection codes at the source of data generation. It sends the encoded data and error protection codes to intermediate storage when a memory write is initiated by a bus master and performs a data integrity check using the previously stored error protection codes at a data memory when a read of stored information is requested by a bus master. The intermediate storage may transform the generated error protection codes into another format for storage and then regenerate the codes for provision when a request is made to read the stored information or it may simply store the original protection codes unaltered, depending on the particular unit.

Additionally, the error protection codes are generated on the basis of more than just the data associated with a storage location to protect additional information associated with an access. In particular, address information corresponding to the access location of the stored information is combined with the stored data at the data source to generate error protection codes that cover certain types of addressing errors in the system interconnect or in the memory unit. The error protection codes may be checked at the memory unit on a store to ensure that no address information or data has been corrupted while the request has transitioned through the device from the bus master source. The error protection codes may also be checked to ensure that address decoding within the storage memory was performed properly (although not all address decoding errors can be detected this way) or it may simply store the received data and protection codes at the address it receives.

On a read request from a bus master, the memory unit retrieves the data information and error protection codes corresponding to the received address from the storage location or locations and supplies the data along with the error protection codes to the requesting device. The requesting device uses a locally stored address value corresponding to the read request to check the returning data and error protection codes to ensure that no errors have occurred in either addressing the memory or in the retrieved data. This ensures that the address sent for the request was not corrupted, the addressed location was actually accessed (to the extent it is possible to ensure) and the stored data was error free, to the extent the ECC coding scheme is able to detect. As a result, the fault coverage provided by

the end-to-end check is considerably more robust than the previous implementation of locally generated and checked/corrected error protection at each memory unit.

A comparison of the traditional and e2eECC approaches is shown in *Table 4*.

Table 4. ECC comparison of data write-then-read sequence

Traditional ECC	End-to-End ECC (e2eECC)
Bus master initiates data write	Bus master initiates data write and generates ECC checkbits based on 29-bit address and 64-bit data fields
Data write transfer routed from bus master to appropriate bus slave	Data write transfer (including checkbits) routed from bus master to appropriate bus slave
For a bus memory slave, generate the ECC checkbits based on the data value and store data + checkbits into the memory	For a bus memory slave, store data and checkbits into the memory
Bus master initiates data read of previously written memory location	Bus master initiates data read of previously written memory location
Data read transfer routed from bus master to appropriate bus slave	Data read transfer routed from bus master to appropriate bus slave
For a bus memory slave, the memory array is accessed, the controller performs the ECC checkbit decode and syndrome generation, performs any needed single-bit correction and drives the read data onto the system bus interconnect	For a bus memory slave, the memory array is accessed, and the controller passes the read data and associated checkbits onto the system bus interconnection
The bus master captures the read data and continues	The bus master captures the read data and associated checkbits, performs the ECC checkbit decode and syndrome generation, performs any needed single-bit correction and continues

The scope of differences in the operations “covered” by the ECC checks is readily apparent with the e2eECC concept providing improved fault detection capabilities in two important aspects:

- The entire data transaction; from the initiating bus master, through the entire platform crossbar steering mechanism, to the destination slave target is covered during write accesses. Likewise, a read is checked from the initiating bus master, through the crossbar steering mechanism, through the actual memory read and transmission of the data plus checkbits back to the bus master, where the integrity and correctness of the entire transaction is checked.
- The selected ECC provides protection of both the address field as well as the data field, again for improved fault coverage.

Additionally, this particular structure also provides a significant implementation improvement. The traditional ECC at the memory approach places the checkbit decode and error syndrome generation with the error/no_error state, affecting whether the system bus transfer must be stalled (to correct a single or double bit error or report a noncorrectable event) or is allowed to complete (for error-free transfers) in a critical timing arc which often sets the upper limit of the operating frequency of the microcontroller. With the e2eECC scheme, the checkbit decode and error syndrome logic is located in the requesting bus master where there are generally more degrees of implementation freedom and the

error/no_error state determination is removed from the system bus cycle termination logic; producing an improved timing arc and generally higher operating speeds.

Errors that occur within the system interconnect are typically manifested as an incorrect address, incorrect write data, or incorrect read data to be presented to the slave or back to the master. Errors occurring within the storage typically manifest themselves eventually in corrupted read data or checkbits being returned to a requester. While not all possible errors can be detected this way, this approach provides a substantial improvement versus traditional methods. Additional on-line diagnostics, or additional hardware, or both should be able to catch a majority of the errors not covered directly by the e2eECC scheme.

3.5 Security features

The SPC58xHx architecture implements a security framework that makes it possible to protect the micro-controller resources from potential attacks.

Note: Detailed information on the SPC58xHx security architecture is published in a separate document and is available on a limited basis to customers who have a non-disclosure agreement (NDA) with STMicroelectronics.

4 Signal Description

4.1 Production packages

The following production packages are for the SPC58xHx device:

- eLQFP176 Exposed Pad
- eTQFP144
- FPBGA302
- FPBGA386

The BGA packages are a superset of the smaller devices. They add only:

- Additional GPIO
- More analog inputs
- New high speed interfaces like SDMMC, Hyperbus, 1Gbps Ethernet RGMII compliant

All but the biggest FPBGA386 packages have been designed to be 100% pin to pin compatible with counterpart packages of the SPC58xCx family. Same alternate functions on same pads type, same ball/pin built up with same technology M40. These features ease the upgrading of existing applications with enriched automotive MCU. Moreover SPC58xHx family shows a high level of compatibility with the SPC58xGx MCU family.

Case number and outline drawings for each package are provided in the *SPC58xHx Microcontroller Data Sheet*.

4.2 Package pinouts and ballouts

The SPC58xHx pin package pinouts and ballouts are contained in the Microsoft Excel® workbook file attached to the IO_Definition document.

5 Memory Map

Table 5 details the device memory map for the SPC58xHx.

All addresses on the SPC58xHx, including those that are reserved, are identified. The addresses represent the physical addresses assigned to each region or module name. A memory access, either read or write, to any region marked as 'Reserved' will result in a Transfer Error. This error can generate an interrupt request in the CPU.

Table 5. Overview Memory Map

Start Address	End Address	Description
0x00000000	0x003FFFFF	Reserved
0x00400000	0x0FFFFFFF	Flash memory controller (refer to *Table 6*)
0x10000000	0x3FFFFFFF	Reserved
0x40000000	0x407FFFFF	System RAM (refer to *Table 7*)
0x40800000	0x4FFFFFFF	Reserved
0x50000000	0x5FFFFFFF	Processor local RAM (refer to *Table 8*)
0x60000000	0x8000200B	OctalSPI (refer to *Table 9*)
0x8000200C	0x90FFFFFF	Reserved
0x91000000	0x91000233	SDMMC (refer to *Table 10*)
0x91000234	0xF3FFFFFF	Reserved
0xF4000000	0xF7FFFFFF	Peripheral bridge 2 (refer to *Table 11*)
0xF8000000	0xFBFFFFFF	Peripheral bridge 1 (refer to *Table 12*)
0xFC000000	0xFFFFFFFF	Peripheral bridge 0 (refer to *Table 13*)

5.1 Flash memory

Table 6 details the flash memory map for the SPC58xHx.

Table 6. Flash memory map

Start address	End address	Description	2 RWR partition
			RWW Partition ID(1)
0x00000000	0x003FFFFF	Reserved	
Test & BAF Flash Blocks			
0x00400000	0x00403FFF	16 KB UTEST NVM block0 Space(2)	0 - 0
0x00404000	0x00407FFF	16 KB BAF block1	0 - 0
0x00408000	0x00607FFF	Reserved	

Table 6. Flash memory map (continued)

Start address	End address	Description	2 RWR partition
			RWW Partition ID(1)
Security Code Flash Blocks			
0x00608000	0x0060FFFF	32 KB HSM code block3	0 - 0
0x00610000	0x0061FFFF	64 KB HSM code block4	0 - 0
0x00620000	0x00637FFF	96 KB HSM code block5	0 - 0
0x00638000	0x0067FFFF	Reserved	
Security Data Flash Blocks			
0x00680000	0x00683FFF	16 KB HSM data block0	0 - 3
0x00684000	0x00687FFF	16 KB HSM data blocks1	0 - 3
0x00688000	0x007FFFFF	Reserved	
Data Flash Blocks			
0x00800000	0x0080FFFF	64 KB EEPROM Block0	0 - 2
0x00810000	0x0081FFFF	64 KB EEPROM Block1	0 - 2
0x00820000	0x0082FFFF	64 KB EEPROM Block2	0 - 2
0x00830000	0x0083FFFF	64 KB EEPROM Block3	0 - 2
0x00840000	0x00FBFFFF	Reserved	
Low & Mid Flash Blocks			
0x00FC0000	0x00FC3FFF	16 KB Code Flash block0	0 - 1
0x00FC4000	0x00FC7FFF	16 KB Code Flash block1	0 - 1
0x00FC8000	0x00FCBFFF	16 KB Code Flash block2	0 - 1
0x00FCC000	0x00FCFFFF	16 KB Code Flash block3	0 - 1
0x00FD0000	0x00FD7FFF	32 KB Code Flash block4	0 - 1
0x00FD8000	0x00FDFFFF	32 KB Code Flash block5	0 - 1
0x00FE0000	0x00FEFFFF	64 KB Code Flash block6	0 - 1
0x00FF0000	0x00FFFFFF	64 KB Code Flash block7	0 - 1
Large Flash Blocks			
0x01000000	0x0101FFFF	128 KB Code Flash block8	0 - 1
0x01020000	0x0103FFFF	128 KB Code Flash block9	0 - 1
0x01040000	0x0107FFFF	256 KB Code Flash block10	0 - 1
0x01080000	0x010BFFFF	256 KB Code Flash block11	0 - 1
0x010C0000	0x010FFFFF	256 KB Code Flash block12	0 - 1
0x01100000	0x0113FFFF	256 KB Code Flash block13	0 - 1
0x01140000	0x0117FFFF	256 KB Code Flash block14	0 - 1

Table 6. Flash memory map (continued)

Start address	End address	Description	2 RWR partition
			RWW Partition ID(1)
0x01180000	0x011BFFFF	256 KB Code Flash block15	0 - 1
0x011C0000	0x011FFFFF	256 KB Code Flash block0	0 - 4
0x01200000	0x0123FFFF	256 KB Code Flash block1	0 - 4
0x01240000	0x0127FFFF	256 KB Code Flash block2	0 - 4
0x01280000	0x012BFFFF	256 KB Code Flash block3	0 - 4
0x012C0000	0x012FFFFF	256 KB Code Flash block4	0 - 4
0x01300000	0x0133FFFF	256 KB Code Flash block5	0 - 4
0x01340000	0x0137FFFF	256 KB Code Flash block6	0 - 4
0x01380000	0x013BFFFF	256 KB Code Flash block7	0 - 4
0x013C0000	0x013FFFFF	256 KB Code Flash block0	1 - 5
0x01400000	0x0143FFFF	256 KB Code Flash block1	1 - 5
0x01440000	0x0147FFFF	256 KB Code Flash block2	1 - 5
0x01480000	0x014BFFFF	256 KB Code Flash block3	1 - 5
0x014C0000	0x014FFFFF	256 KB Code Flash block4	1 - 5
0x01500000	0x0153FFFF	256 KB Code Flash block5	1 - 5
0x01540000	0x0157FFFF	256 KB Code Flash block6	1 - 5
0x01580000	0x015BFFFF	256 KB Code Flash block7	1 - 5
0x015C0000	0x015FFFFF	256 KB Code Flash block0	0 - 6
0x01600000	0x0163FFFF	256 KB Code Flash block1	0 - 6
0x01640000	0x0167FFFF	256 KB Code Flash block2	0 - 6
0x01680000	0x016BFFFF	256 KB Code Flash block3	0 - 6
0x016C0000	0x016FFFFF	256 KB Code Flash block4	0 - 6
0x01700000	0x0173FFFF	256 KB Code Flash block5	0 - 6
0x01740000	0x0177FFFF	256 KB Code Flash block6	0 - 6
0x01780000	0x017BFFFF	256 KB Code Flash block7	0 - 6
0x017C0000	0x017FFFFF	256 KB Code Flash block0	1 - 7
0x01800000	0x0183FFFF	256 KB Code Flash block1	1 - 7
0x01840000	0x0187FFFF	256 KB Code Flash block2	1 - 7
0x01880000	0x018BFFFF	256 KB Code Flash block3	1 - 7
0x018C0000	0x018FFFFF	256 KB Code Flash block4	1 - 7
0x01900000	0x0193FFFF	256 KB Code Flash block5	1 - 7
0x01940000	0x0197FFFF	256 KB Code Flash block6	1 - 7

Table 6. Flash memory map (continued)

Start address	End address	Description	2 RWR partition
			RWW Partition ID(1)
0x01980000	0x019BFFFF	256 KB Code Flash block7	1 - 7
0x019C0000	0x0FFFFFFF	Reserved	

1. The first number refers to the index of the RWR partition, and the second number refers to the index of the RWW partition. for example, the RWR partition 0 - depicts that this block of memory belongs to the RWR partition 0 and to the RWW partition 1.
2. Refer to *Section 5.7: UTest memory* for additional details about how the UTest Flash Block is organized.

5.2 System memory

The following table details the system and stand-by RAM memory map.

Table 7. System and stand-by RAM memory map

Start offset	End offset	Assigned XBAR slave port	Description	Size
0x40000000	0x40017FFF	Reserved		
0x40028000	0x40067FFF	PRAMC_0	System RAM 0	256 KB
0x40068000	0x400A7FFF	PRAMC_1	System RAM 1	256 KB
0x400A8000	0x400A9FFF	PRAMC_2	System RAM 2 (Standby RAM)	8 KB
0x400AA000	0x400C7FFF		System RAM 2 (Standby RAM)	120 KB
0x400C8000	0x400E7FFF		System RAM 2 (Standby RAM)	128 KB
0x400E8000	0x400F7FFF	PRAMC_3(1)	System RAM 3	320 KB
0x400F8000	0x40137FBF			
0x40137FC0	0x40137FE3	HSM	HSM emulated registers(2)	
0x40137FE4	0x40137FFF	PRAMC_3(1)	System RAM 3	
0x40138000	0x407FFFFF	Reserved		

1. For RAM availability, refer to RAM options tables in the datasheet.
2. The SHE FW developed by ST implements some HSM emulated registers in the PRAMC_3. Refer to the related User Manual for details. If the user doesn't utilize this SHE FW, they can use this RAM area as a normal system RAM.

5.3 Local memory

Table 8 details the memory map for local RAM processor.

Table 8. Processor local RAM memory map

Start offset	End offset	Description	Used size
0x50000000	0x50007FFF	I-MEM CPU_0	32KB
0x50008000	0x507FFFFF	Reserved	

Table 8. Processor local RAM memory map (continued)

Start offset	End offset	Description	Used size
0x50800000	0x5080FFFF	D-MEM CPU_0	64 KB
0x50810000	0x50FFFFFF	Reserved	
0x51000000	0x51007FFF	I-MEM CPU_1	32KB
0x51008000	0x517FFFFF	Reserved	
0x51800000	0x5180FFFF	D-MEM CPU_1	64 KB
0x51810000	0x51FFFFFF	Reserved	
0x52000000	0x52007FFF	I-MEM CPU_2	32KB
0x52008000	0x527FFFFF	Reserved	
0x52800000	0x5280FFFF	D-MEM CPU_2 (1)	64 KB
0x52810000	0x5FFFFFFF	Reserved	

1. Refer to *Table 1933: BAF memory organization* for the “BAF data area and stack” which uses a range of D-MEM CPU_2.

5.4 OctalSPI memory

Table 9 details the memory map for OctalSPI.

Table 9. OctalSPI memory map

Start offset	End offset	Description
0x60000000	0x6FFF_FFFF	CS2 OctalSPI 2 memory mapped
0x70000000	0x7FFF_FFFF	CS1 OctalSPI 1 memory mapped
0x80000000	0x8000_03FF	OctalSPI 1 registers
0x80000400	0x8000_0407	Delay Block1 for OctalSPI 1 register
0x80000408	0x80000FFF	Reserved
0x80001000	0x800013FF	OctalSPI 2 registers
0x80001400	0x80001407	Delay Block1 for OctalSPI 2 register
0x80001408	0x80001FFF	Reserved
0x80002000	0x8000200B	IO Manager Module(1) (2)

1. There is only one register in this module at address 0x80002000, which should be programmed with value 0x00000001 for dual-CSN operation.
2. No exception/error response is generated on access to the reserved space of OctalSPI.

5.5 SDMMC memory

Table 10 details the memory map for SDMMC.

Table 10. SDMMC register map

Start offset	End offset	Description
0x91000000	0x910000FF	SDMMC IP registers
0x91000100	0x910001FF	Reserved(1)
0x91000200	0x91000233	SDMMC wrapper registers

1. No exception/error response is generated on access to this reserved space of SDMMC.

5.6 Peripheral memory

Table 11 and *Table 12* list the memory map of the peripheral region. This region is sub-divided into 16 KB byte regions or 'slots'. A peripheral occupies 1 or more slots.

Within a 16 KB byte peripheral slot, it is normal for the peripheral registers to only occupy part of that 16 KB byte slot - normally from the lowest address upwards. The individual chapters for each block, define all the registers within that contiguous group of registers.

Table 11. Peripheral memory map (PBRIDGE 2)

Start Address	End Address	Peripheral	ON Platform Peripheral Slot(1)	OFF Platform Peripheral Slot(2)	Size(3) [Byte]
0xF4000000	0xF4003FFF	PBRIDGE_2	0		16384
0xF4004000	0xF4007FFF	Backdoor_XBAR	1		16384
0xF4008000	0xF400BFFF	XBAR_1	2		16384
0xF400C000	0xF4013FFF	Reserved			
0xF400C000	0xF400FFFF	XBIC_Backdoor_XBAR	3		16384
0xF4014000	0xF4017FFF	SMPU_1	5		16384
0xF4018000	0xF401BFFF	SMPU_3	6		16384
0xF401C000	0xF401FFFF	XBIC_1 (for XBAR_1)	7		16384
0xF4020000	0xF4027FFF	Reserved			
0xF4028000	0xF402BFFF	PCM_0	10		16384
0xF402C000	0xF4033FFF	Reserved			
0xF4034000	0xF4037FFF	PFLASH_1	13		16384
0xF4038000	0xF403BFFF	Reserved			
0xF403C000	0xF403FFFF	SEMA42	15		16384
0xF4040000	0xF4043FFF	Reserved			
0xF4044000	0xF4047FFF	INTC_1	17		16384
0xF4048000	0xF404FFFF	Reserved			
0xF4050000	0xF4053FFF	SWT_0 (core 0)	20		16384

Table 11. Peripheral memory map (PBRIDGE 2) (continued)

Start Address	End Address	Peripheral	ON Platform Peripheral Slot(1)	OFF Platform Peripheral Slot(2)	Size(3) [Byte]
0xF4054000	0xF4057FFF	Reserved			
0xF4058000	0xF405BFFF	SWT_2 (core 2)	22		16384
0xF405C000	0xF405FFFF	SWT_3 (security)	23		16384
0xF4060000	0xF4067FFF	Reserved			
0xF4068000	0xF406BFFF	STM_0 (core 0)	26		16384
0xF406C000	0xF406FFFF	Reserved			
0xF4070000	0xF4073FFF	STM_2 (core 2)	28		16384
0xF4074000	0xF40A3FFF	Reserved			
0xF40A4000	0xF40A7FFF	eDMA_1	41		16384
0xF40A8000	0xF40ABFFF	PRAM_2	42		16384
0xF40AC000	0xF40AFFFF	PRAM_3	43		16384
0xF40B0000	0xF40E3FFF	Reserved			
0xF40E4000	0xF40E7FFF	TDM_0	57		16384
0xF40E8000	0xF7C13FFF	Reserved			
0xF7C14000	0xF7C17FFF	OCTALSPI_XBIC		250	16384
0xF7C18000	0xF7C2FFFF	Reserved			
0xF7C30000	0xF7C33FFF	BCTU_0		243	16384
0xF7C34000	0xF7C37FFF	STDBY_CTU_0		242	16384
0xF7C38000	0xF7C3BFFF	eMIOS_0		241	16384
0xF7C3C000	0xF7C4FFFF	Reserved			
0xF7D50000	0xF7D53FFF	GST_0		171	16384
0xF7D54000	0xF7DFFFFF	Reserved			
0xF7E00000	0xF7E03FFF	SAR_ADC_12bit_0		127	16384
0xF7E04000	0xF7E07FFF	SAR_ADC_12bit_2		126	16384
0xF7E08000	0xF7E33FFF	Reserved			
0xF7E34000	0xF7E37FFF	SAR_ADC_10bit_STDBY		114	16384
0xF7E38000	0xF7E3BFFF	Reserved			
0xF7E3C000	0xF7E3FFFF	SAR_ADC_12bit_B0 (Supervisor)		112	16384
0xF7E40000	0xF7E43FFF	PSI5_0		111	16384
0xF7E44000	0xF7E4FFFF	Reserved			
0xF7E50000	0xF7E53FFF	FLEXRAY_0		107	16384
0xF7E54000	0xF7E67FFF	Reserved			

Table 11. Peripheral memory map (PBRIDGE 2) (continued)

Start Address	End Address	Peripheral	ON Platform Peripheral Slot(1)	OFF Platform Peripheral Slot(2)	Size(3) [Byte]
0xF7E68000	0xF7E6BFFF	IIC_0		101	16384
0xF7E6C000	0xF7E6FFFF	IIC_2		100	16384
0xF7E70000	0xF7E6FFFF	Reserved			
0xF7E70000	0xF7E73FFF	DSPI_0		99	16384
0xF7E74000	0xF7E77FFF	DSPI_2		98	16384
0xF7E78000	0xF7E7BFFF	DSPI_4		97	16384
0xF7E7C000	0xF7E7FFFF	DSPI_6		96	16384
0xF7E80000	0xF7E83FFF	DSPI_8		95	16384
0xF7E84000	0xF7E8BFFF	Reserved			
0xF7E8C000	0xF7E8FFFF	LINFlexD_0		92	16384
0xF7E90000	0xF7E93FFF	LINFlexD_2		91	16384
0xF7E94000	0xF7E97FFF	LINFlexD_4		90	16384
0xF7E98000	0xF7E9BFFF	LINFlexD_6		89	16384
0xF7E9C000	0xF7E9FFFF	LINFlexD_8		88	16384
0xF7EA0000	0xF7EA3FFF	LINFlexD_10		87	16384
0xF7EA4000	0xF7EA7FFF	LINFlexD_12		86	16384
0xF7EA8000	0xF7EABFFF	LINFlexD_14		85	16384
0xF7EAC000	0xF7EAFFFF	LINFlexD_16		84	16384
0xF7EB0000	0xF7EB3FFF	LINFlexD_18		83	16384
0xF7EB4000	0xF7EB7FFF	LINFlexD_20		82	16384
0xF7EB8000	0xF7EBBFFF	LINFlexD_22		81	16384
0xF7EBC000	0xF7ED3FFF	Reserved			
0xF7ED4000	0xF7ED7FFF	CAN_SUB_0_MESSAGE_RAM		74	16384
0xF7ED8000	0xF7EDBFFF	Reserved			
0xF7EDC000	0xF7EDFFFF	CAN_SUB_0_M_CAN_0		72	16384
0xF7EE0000	0xF7EE7FFF	Reserved			
0xF7EE8000	0xF7EEBFFF	CAN_SUB_0_M_CAN_1		69	16384
0xF7EEC000	0xF7EEFFFF	CAN_SUB_0_M_CAN_2		68	16384
0xF7EF0000	0xF7EF3FFF	CAN_SUB_0_M_CAN_3		67	16384
0xF7EF4000	0xF7F2FFFF	Reserved			
0xF7F30000	0xF7F33FFF	HSM Host I/F		51	16384
0xF7F34000	0xF7F37FFF	Reserved			

Table 11. Peripheral memory map (PBRIDGE 2) (continued)

Start Address	End Address	Peripheral	ON Platform Peripheral Slot(1)	OFF Platform Peripheral Slot(2)	Size(3) [Byte]
0xF7F38000	0xF7F3BFFF	DTS		49	16384
0xF7F3C000	0xF7F3FFFF	JDC		48	16384
0xF7F40000	0xF7F43FFF	Reserved			
0xF7F44000	0xF7F47FFF	STCU2		46	16384
0xF7F48000	0xF7F4BFFF	JTAGM		45	16384
0xF7F4C000	0xF7F4FFFF	Reserved			
0xF7F50000	0xF7F53FFF	MEMU		43	16384
0xF7F54000	0xF7F57FFF	IMA		42	16384
0xF7F58000	0xF7F63FFF	Reserved			
0xF7F64000	0xF7F67FFF	CRC_0		38	16384
0xF7F68000	0xF7F6BFFF	Reserved			
0xF7F6C000	0xF7F6C1FF	DMAMUX_0		36	512
0xF7F6C200	0xF7F6C3FF	DMAMUX_2			512
0xF7F6C400	0xF7F77FF	Reserved			
0xF7F78000	0xF7F7BFFF	PSI5_S		33	16384
0xF7F7C000	0xF7F83FFF	Reserved			
0xF7F84000	0xF7F87FFF	PIT_0		30	16384
0xF7F88000	0xF7F93FFF	Reserved			
0xF7F94000	0xF7F97FFF	RTC/API		26	16384
0xF7F98000	0xF7F9BFFF	WKPU_0		25	16384
0xF7F9C000	0xF7F9FFFF	Reserved			
0xF7FA0000	0xF7FA03FF	MC_PCU		23	1024
0xF7FA0400	0xF7FA3FFF	PMC_DIG			15360
0xF7FA4000	0xF7FA7FFF	Reserved			
0xF7FA8000	0xF7FABFFF	MC_RGM		21	16384
0xF7FAC000	0xF7FAFFFF	Reserved			

Table 11. Peripheral memory map (PBRIDGE 2) (continued)

Start Address	End Address	Peripheral	ON Platform Peripheral Slot(1)	OFF Platform Peripheral Slot(2)	Size(3) [Byte]
0xF7FB0000	0xF7FB003F	RC16M_DIG		19	64
0xF7FB0040	0xF7FB007F	RC1024K_DIG			64
0xF7FB0080	0xF7FB00BF	OSC40M_DIG			64
0xF7FB00C0	0xF7FB00FF	OSC32K_DIG (4)			64
0xF7FB0100	0xF7FB013F	PLL_DIG			64
0xF7FB0140	0xF7FB017F	PLL_DIG_ETH			64
0xF7FB0180	0xF7FB01FF	Reserved			
0xF7FB0200	0xF7FB023F	CMU_0 (PLL0, XOSC, IRCOSC)			64
0xF7FB0240	0xF7FB05FF	Reserved			
0xF7FB0600	0xF7FB3FFF	MC_CGM			14848
0xF7FB4000	0xF7FB7FFF	Reserved			
0xF7FB8000	0xF7FBBFFF	MC_ME		17	16384
0xF7FBC000	0xF7FBFFFF	Reserved			
0xF7FC0000	0xF7FC3FFF	SIUL2		15	16384
0xF7FC4000	0xF7FDFFFF	Reserved			
0xF7FE0000	0xF7FE3FFF	FLASH_0		7	16384
0xF7FE4000	0xF7FE7FFF	FLASH_ALT_0		6	16384
0xF7FE8000	0xF7FF3FFF	Reserved			
0xF7FF4000	0xF7FF7FFF	PASS		2	16384
0xF7FF8000	0xF7FFBFFF	SSCM		1	16384
0xF7FFC000	0xF7FFFFFF	BAR		0	16384

1. Refer to PACR registers in the Peripheral Bridge chapter
2. Refer to OPACR registers in the Peripheral Bridge chapter
3. This number indicates the assigned address range for the peripheral module on the peripheral bridge. The implemented memory size or the number of implemented peripheral registers might be smaller. Refer to the dedicated peripheral chapter or device configuration chapter for more details.
4. It will eventually be removed based on the results from Superset device validation

Table 12. Peripheral memory map (PBRIDGE 1)

Start Address	End Address	Peripheral	ON Platform Peripheral Slot(1)	OFF Platform Peripheral Slot(2)	Size(3) [Byte]
0xF8000000	0xF8003FFF	PBRIDGE_1	0		16384
0xF8004000	0xFBC37FFF	Reserved			
0xFBC38000	0xFBC3BFFF	eMIOS_1		241	16384
0xFBC3C000	0xFBDFFFFF	Reserved			
0xFBE00000	0xFBE03FFF	SAR_ADC_12bit_1		127	16384
0xFBE04000	0xFBE07FFF	SAR_ADC_12bit_3		126	16384
0xFBE08000	0xFBE3FFFF	Reserved			
0xFBE40000	0xFBE43FFF	PSI5_1		111	16384
0xFBE44000	0xFBE67FFF	Reserved			
0xFBE68000	0xFBE6BFFF	IIC_1		101	16384
0xFBE6C000	0xFBE6FFFF	IIC_3		100	16384
0xFBE70000	0xFBE73FFF	DSPI_1		99	16384
0xFBE74000	0xFBE77FFF	DSPI_3		98	16384
0xFBE78000	0xFBE7BFFF	DSPI_5		97	16384
0xFBE7C000	0xFBE7FFFF	DSPI_7		96	16384
0xFBE80000	0xFBE83FFF	DSPI_9		95	16384
0xFBE84000	0xFBE8BFFF	Reserved			
0xFBE8C000	0xFBE8FFFF	LINFlexD_1		92	16384
0xFBE90000	0xFBE93FFF	LINFlexD_3		91	16384
0xFBE94000	0xFBE97FFF	LINFlexD_5		90	16384
0xFBE98000	0xFBE9BFFF	LINFlexD_7		89	16384
0xFBE9C000	0xFBE9FFFF	LINFlexD_9		88	16384
0xFBEA0000	0xFBEA3FFF	LINFlexD_11		87	16384
0xFBEA4000	0xFBEA7FFF	LINFlexD_13		86	16384
0xFBEA8000	0xFBEABFFF	LINFlexD_15		85	16384
0xFBEAC000	0xFBEAFFFF	LINFlexD_17		84	16384
0xFBEB0000	0xFBEB3FFF	LINFlexD_19		83	16384
0xFBEB4000	0xFBEB7FFF	LINFlexD_21		82	16384
0xFBEB8000	0xFBEBBFFF	LINFlexD_23		81	16384
0xFBEBC000	0xFBED3FFF	Reserved			
0xFBED4000	0xFBED7FFF	CAN_SUB_1_MESSAGE_RAM		74	16384
0xFBED8000	0xFBEE3FFF	Reserved			

Table 12. Peripheral memory map (PBRIDGE 1) (continued)

Start Address	End Address	Peripheral	ON Platform Peripheral Slot(1)	OFF Platform Peripheral Slot(2)	Size(3) [Byte]
0xFBEE4000	0xFBEE7FFF	CAN_SUB_1_M_CAN_1		70	16384
0xFBEE8000	0xFBEEBFFF	CAN_SUB_1_M_CAN_2		69	16384
0xFBEEC000	0xFBEEFFFF	CAN_SUB_1_M_CAN_3		68	16384
0xFBEF0000	0xFBEF3FFF	CAN_SUB_1_M_CAN_4		67	16384
0xFBEF4000	0xFBF57FFF	Reserved			
0xFBF58000	0xFBF5BFFF	FCCU		41	16384
0xFBF5C000	0xFBF63FFF	Reserved			
0xFBF64000	0xFBF67FFF	CRC_1		38	16384
0xFBF68000	0xFBF6BFFF	Reserved			
0xFBF6C000	0xFBF6C1FF	DMAMUX_1		36	512
0xFBF6C200	0xFBF6C3FF	DMAMUX_3			512
0xFBF6C400	0xFBF83FFF	Reserved			
0xFBF84000	0xFBF87FFF	PIT_1		30	16384
0xFBF88000	0xFBF97FFF	Reserved			
0xFBF98000	0xFBF9BFFF	WKPU_1		25	16384
0xFBF9C000	0xFBFB01FF	Reserved			

Table 12. Peripheral memory map (PBRIDGE 1) (continued)

Start Address	End Address	Peripheral	ON Platform Peripheral Slot(1)	OFF Platform Peripheral Slot(2)	Size(3) [Byte]
0xFBFB0200	0xFBFB023F	CMU_1 (CORE, XBAR)		19	64
0xFBFB0240	0xFBFB027F	CMU_2 (HPBM)			64
0xFBFB0280	0xFBFB02BF	CMU_3 (PBRIDGE)			64
0xFBFB02C0	0xFBFB033F	Reserved			
0xFBFB0340	0xFBFB037F	CMU_6 (SARADC)			64
0xFBFB0380	0xFBFB03BF	Reserved			
0xFBFB03C0	0xFBFB03FF	CMU_8 (PSI5 F189)			64
0xFBFB0400	0xFBFB043F	CMU_9 (PSI5 F125)			64
0xFBFB0440	0xFBFB047F	CMU_10 (PSI5 1µs)			64
0xFBFB0480	0xFBFB04BF	CMU_11 (FBRIDGE)			64
0xFBFB04C0	0xFBFB04FF	CMU_12 (EMIOS)			64
0xFBFB0500	0xFBFB053F	CMU_14 (PFBRIDGE)			64
0xFBFB0540	0xFBFB057F	CMU_15 (SDMMC)			64
0xFBFB0580	0xFBFB05BF	CMU_16 (OctalSPI)			64
0xFBFB05C0	0xFBFB05FF	CMU_17 (PER1)			64
0xFBFB0600	0xFBFB063F	CMU_18 (ETH)			64
0xFBFB0640	0xFBFCFFFF 0xFBFFFFFF	Reserved			

1. Refer to PACR registers in the Peripheral Bridge chapter
2. Refer to OPACR registers in the Peripheral Bridge chapter
3. This number indicates the assigned address range for the peripheral module on the peripheral bridge. The implemented memory size or the number of implemented peripheral registers might be smaller. Refer to the dedicated peripheral chapter or device configuration chapter for more details.

Table 13. Peripheral memory map (PBRIDGE 0)

Start Address	End Address	Peripheral	ON Platform Peripheral Slot(1)	OFF Platform Peripheral Slot(2)	Size(3) [Byte]
0xFC000000	0xFC003FFF	PBRIDGE_0	0		16384
0xFC004000	0xFC007FFF	XBAR_0	1		16384
0xFC008000	0xFC00BFFF	XBAR_2	2		16384
0xFC00C000	0xFC00FFFF	XBIC_Concentrator_0	3		16384
0xFC010000	0xFC013FFF	SMPU_0	4		16384

Table 13. Peripheral memory map (PBRIDGE 0) (continued)

Start Address	End Address	Peripheral	ON Platform Peripheral Slot(1)	OFF Platform Peripheral Slot(2)	Size(3) [Byte]
0xFC014000	0xFC017FFF	SMPU_2	5		16384
0xFC018000	0xFC01BFFF	XBIC_0 (for XBAR_0)	6		16384
0xFC01C000	0xFC01FFFF	Reserved			
0xFC020000	0xFC023FFF	PRAM_0	8		16384
0xFC024000	0xFC027FFF	PRAM_1	9		16384
0xFC028000	0xFC02FFFF	Reserved			
0xFC030000	0xFC033FFF	PFLASH_0	12		16384
0xFC034000	0xFC053FFF	Reserved			
0xFC054000	0xFC057FFF	SWT_1 (core 1)	21		16384
0xFC058000	0xFC06BFFF	Reserved			
0xFC06C000	0xFC06FFFF	STM_1 (core 1)	27		16384
0xFC070000	0xFC09FFFF	Reserved			
0xFC0A0000	0xFC0A3FFF	eDMA_0	40		16384
0xFC0A4000	0xFC0A7FFF	Reserved			
0xFC0B0000	0xFC0B3FFF	XBIC_2 (for XBAR_2)	44		16384
0xFC0B4000	0xFFC37FFF	Reserved			
0xFFC38000	0xFFC3BFFF	eMIOS_2		241	16384
0xFFC3C000	0xFFC53FFF	Reserved			
0xFFC54000	0xFFC57FFF	ETHERNET_0		234	16384
0xFFC58000	0xFFC5BFFF	ETHERNET_1		233	16384
0xFFC5C000	0xFFE6FFFF	Reserved			
0xFFE70000	0xFFE73FFF	DSPI_LP		99	16384
0xFFE74000	0xFFE77FFF	PCM_1		98	16384
0xFFE78000	0xFFED3FFF	Reserved			
0xFFED4000	0xFFED7FFF	CAN_SUB_2_MESSAGE_RAM		74	16384
0xFFED8000	0xFFEDBFFF	CAN_SUB_3_MESSAGE_RAM		73	16384
0xFFED8000	0xFFEE3FFF	Reserved			
0xFFEE4000	0xFFEE7FFF	CAN_SUB_2_M_CAN_1		70	16384
0xFFEE8000	0xFFEEBFFF	CAN_SUB_2_M_CAN_2		69	16384
0xFFEEC000	0xFFEEFFFF	CAN_SUB_2_M_CAN_3		68	16384
0xFFEF0000	0xFFEF3FFF	CAN_SUB_2_M_CAN_4		67	16384
0xFFEF4000	0xFFEF7FFF	CAN_SUB_3_M_CAN_1		66	16384

Table 13. Peripheral memory map (PBRIDGE 0) (continued)

Start Address	End Address	Peripheral	ON Platform Peripheral Slot(1)	OFF Platform Peripheral Slot(2)	Size(3) [Byte]
0xFFEF8000	0xFFEFBFFF	CAN_SUB_3_M_CAN_2		65	16384
0xFFEFC000	0xFFEFFFFF	CAN_SUB_3_M_CAN_3		64	16384
0xFFF00000	0xFFF03FFF	CAN_SUB_3_M_CAN_4		63	16384
0xFFE04000	0xFFF63FFF	Reserved			
0xFFF64000	0xFFF67FFF	CRC_2		38	16384
0xFFF68000	0xFFF6BFFF	Reserved			
0xFFF6C000	0xFFF6C1FF	DMAMUX_4		36	16384
0xFFF6C200	0xFFFFFFFF	Reserved			

1. Refer to PACR registers in the Peripheral Bridge chapter
2. Refer to OPACR registers in the Peripheral Bridge chapter
3. This number indicates the assigned address range for the peripheral module on the peripheral bridge. The implemented memory size or the number of implemented peripheral registers might be smaller. Refer to the dedicated peripheral chapter or device configuration chapter for more details.

5.7 UTest memory

Table 14. UTest memory map

Start offset	End offset	Description
0x0000	0x0007	Temperature sensor calibration
0x0008	0x001F	Reserved
0x0020	0x002F	Factory Erase Diary Location
0x0030	0x003F	Test Mode Disable Override Passcode (1)
0x0040	0x004F	Test Mode Disable Seal (1)
0x0050	0x005F	Test Mode Disable Group A
0x0060	0x006F	Test Mode Disable Group B
0x00A0	0x00BF	UID
0x00C0	0x00CF	SW-DCF Start address(1)
0x00D0	0x00FF	Reserved
0x0100	0x011F	eFuse Bypass Password (2)
0x0120	0x013F	JTAG Password (3)
0x0140	0x015F	PASS password - Group 0 (3)
0x0160	0x017F	PASS password - Group 1 (3)
0x0180	0x019F	PASS password - Group 2 (3)
0x01A0	0x01BF	PASS password - Group 3 (3)

Table 14. UTest memory map (continued)

Start offset	End offset	Description
0x01C0	0x01DF	Reserved
0x01E0	0x01FF	Life Cycle slot 0 - ST Production
0x0200	0x021F	Life Cycle slot 1 - Customer Delivery
0x0220	0x023F	Life Cycle slot 2 - OEM Production
0x0240	0x025F	Life Cycle slot 3 - In Field
0x0260	0x027F	Life Cycle slot 4 - Failure Analysis
0x0280	0x029F	Customer Single Bit Correction area (4)
0x02A0	0x02BF	Customer Double Bit Correction area (5)
0x02C0	0x02DF	Customer Triple Bit Detection area (6)
0x02E0	0x02FF	Customer Programmable Detection Area
0x0300	0x0307	DCF Start Record(7)
0x0308	0x036F	Reserved
0x0370	0x0FFF	UTEST DCF Records(8)
0x1000	0x1FFF	Customer OTP data

1. The effective data is 4 bytes, but because of the new DEC ECC scheme, 16 bytes are still reserved.
2. Used to enable the Flash Test Mode when the eFuse protection is not active.
3. Access to this location is conditioned by the Life Cycle.
4. This area is written by ST during production phase with a specific content aimed to generate single bit errors, on behalf of diagnostic at application level of the ECC error correction path.
5. This area is written by ST during production phase with a specific content aimed to generate double bit errors, on behalf of diagnostic at application level of the ECC error detection path.
6. This area is written by ST during production phase with a specific content aimed to generate triple bit errors, on behalf of diagnostic at application level of the ECC error correction path.
7. The SSCM “SHD_DCF_OFFSET” parameter shall be aligned to the start of this area. Note that the UTest Flash block is seen by the SSCM at the following address: 0x0080_0000. The SSCM START RECORD DCF (refer to DCF start record in *Chapter 9: Device Configuration Format (DCF) Records*) must always be programmed at the beginning of this area. Because of the new DEC ECC scheme, the 64b following the START DCF record shall still be programmed in order to let the SSCM complete the DCF parsing (otherwise it would stop when a virgin record is found).
8. Factory can program some UTest DCF records during production test. Consider that the first free location may change. Refer to Sales to retrieve the information for the first free location or directly read the UTest to find it.

6 Functional safety

6.1 Introduction

The SPC58xHx offers a set of features to support applications that need to fulfill functional safety requirements as defined by automotive safety integrity level ASIL D of ISO 26262. This chapter gives an overview of the safety implementation for the SPC58xHx, and discusses the operation of the safety mechanisms.

6.2 Safety overview

The SPC58xHx has been designed for automotive applications executing safety-relevant tasks that require a fail-silent or fail-indicate MCU. The SPC58xHx supports a Fault Tolerant Time Interval (FTTI) of at least 10 ms. Shorter intervals are possible depending on the actual combination of failure detection and signaling mechanisms but the SPC58xHx generally supports an FTTI of 10 ms.

6.3 Module categorization

The definition of the SPC58xHx safety concept and its validation (particularly the computation of Probabilistic Metric for Random Hardware Failures (PMHF)) has been done by splitting system modules into four categories as shown in *Table 15*.

Table 15. PMHF module categories

Module category	Category abbreviation	Description
Vital system modules	ViMo	All modules that can directly influence the correct operation of the software execution (by influence of the correct function of CPU, RAM, Flash, and the bus interconnect). Examples of ViMo are the core, the cache, the crossbar, and the interrupt controller (INTC), as well as clock or power generation.
Peripheral modules	PeMo	All microcontroller modules involved in I/O operation, specifically including the I/O bridge.
Non-safety modules	NoSaMo	Modules not used to implement any safety related functionality (for example, debug modules), modules which are functionally similar to modules in the categories above but do not provide any embedded safety provisions by default or are not used for safety in a use case scenario. In case they are used in a safety-relevant way, application measures are necessary to ensure their safe operation. Notice that interference-freedom is guaranteed in both cases.
Other support modules	SuMo	These are modules that, although safety-relevant and in principle potential members of the ViMo category, cannot lead to a violation of the safety goal on their own. Typically, these will only have multiple point faults, but not single point faults. Example SuMo's are the RCCU and Clock Monitoring Unit (CMU).

Table 16 shows module classifications for the SPC58xHx.

Table 16. Module classification

Classification	Modules
ViMos	Core_0 with controllers for I-Cache, D-Cache and local memories, I-Cache, D-Cache, I-Mem and D-Mem arrays, DSMC, Core_1 with controllers for I-Cache, D-Cache and local memories, I-Cache, D-Cache, I-Mem and D-Mem arrays, DSMC, Core_2 with controllers for I-Cache, D-Cache and local memories, I-Cache, D-Cache, I-Mem and D-Mem arrays, DSMC, eDMA, DMACHMUX, INTC, XBAR_1, SRAM controller (PRAMC), System RAM array, Flash memory controller, Flash memory array, System timer, MC_RGM, Dual PLL Digital, XOSC, MC_CGM, MC_ME, Voltage regulator, MC_PCU, SSCM, PMC_DIG GST, XBAR_0, PBRIDGEn, IAHBG, PLLDIG_ETH, IRCOSC,
PeMos	SAR ADC, PSI5, LINFlexD, DSPI, M_CAN, FlexRay, Ethernet, SIUL2, Concentrator Ethernet, FlexRay, BCTU, eMIOS

Table 16. Module classification (continued)

Classification	Modules
NoSaMos	External memory interface, HSM, Nexus/Debug, JTAG, Concentrator HSM, I2C, SEMA42, WKPU, SPU, STANDBY SAR ADC, DSPI_LP, RTC, SSWU, LPRC, OSC32K, DCI, PASS, TDM
SuMos	RCCU, Checker Safety Core, System RAM/local memory controllers of Checker Safety Core (overall 4), Checker Safety Core D-Cache controller, Checker Safety Core I-Cache controller, CRC units, Temperature Sensors, CMUs, HVDs, Bandgap reference, IMA, REG_PROT, SWT, FCCU, MEMU, STCU2, XBIC, SMPU

The SPC58xHx implements no specific protection of NoSaMos against Common Cause Failures between them.

6.4 System implementation

6.4.1 General concept


In general, safety integrity is achieved in the following ways:

- For the Cores, Interrupt Controllers, and their closely related periphery, safety is ensured by a delayed lockstep approach (refer to *Section 6.4.2*).
- The safety of storage and of the data path to storage and periphery is ensured by End-to-End ECC (E2E ECC) with address encoding and selected additional measures for individual modules. For the periphery, end-to-end ends at the I/O bridges (refer to *Section 6.4.1.1: End-to-End protection on data path*).
- Clock and power, generation and distribution, are supervised by dedicated monitors (refer to *Section 6.4.1.2: Clock and power monitoring*).
- The safety of the periphery is ensured by application-level measures (such as connecting one sensor to different I/O modules, sensor validation by sensor fusion, and so on). Hardware supports this application-level redundancy by providing redundant I/O modules connected to different peripheral bridges (PBRIDGE) to maximize the independence between the monitored and monitoring resources (refer to *Section 6.4.1.3: I/O peripherals*, and *Section 6.4.1.4: Communication controllers*).
- MBIST is provided to avoid the accumulation of latent faults in the functional logic as well as the safety integrity mechanisms (refer to *Section 6.4.1.5: Built-In Self-Tests (BIST)*). Dedicated mechanisms are provided to check the availability of safety mechanisms and the functionality of each error reaction path (such as by fake fault injection).
- The Fault Collection and Control Unit (refer to “Fault Collection and Control Unit (FCCU)” chapter for FCCU details) is responsible for collecting and reacting to failure notifications (refer to *Section 6.4.1.7: FCCU and failure monitoring*). MEMU (refer to *Section 6.4.4.4: Memory Error Management Unit (MEMU)*) is responsible for the collection and reporting (to the FCCU) of error events in system memories, and Flash memory, as well as E2E ECC errors caused by the XBAR, or RAM or Flash memory controllers. Error events include ECC corrections and detections as well as faults detected by memory BISTs.
- Common Cause Failures (CCF) are dealt with by a set of measures for both control and avoidance of CCFs spanning system-level approaches (such as temperature and nonfunctional signal monitoring) and back-end techniques (such as isolated silicon areas and routing constraints) (refer to *Section 6.4.3: Common Cause Failure measures*).

6.4.1.1 End-to-End protection on data path

Connections between XBAR masters and slaves (clients) are denoted as data paths. Data corruption on all data paths between the Safety Core and any client is detected with at least 99% coverage via two main safety mechanisms: data from the replicated cores is encoded using Error Correcting Code (ECC), which is implemented with a single-error correction, double-error detection (SECDED) code with a Hamming distance of 4 and includes coverage of addressing information; control signals and address decoding are monitored to verify the data reaches all of the intended clients, from all possible connections to these clients and the intended operation is performed on the target address. *Figure 6* shows a general view of ECC schema.

Figure 6. Simplified view of E2E ECC



Note: Specific implementation for the SPC58xHx varies depending on the special requirements of RAM and Flash memory concerning ECC handling.

ECC bits are generated on writes by XBAR masters (including, but not limited to the Safety Core) and checked on reads. The ECC correction bits are stored alongside the data in Flash memory and RAM so, in principle, no ECC logic is necessary at the memories themselves. For this reason the ECC schema is referred to as End-to-End ECC (E2E ECC) in the following sections. For XBAR slaves, apart from memories, new ECC logic is added as these clients cannot store or produce the ECC correction bits. This resolves the problem where ECC needs to be calculated in real time before entering or exiting the ECC-protected data path. This setup leaves the data path downstream of the ECC units (for example, starting at, and downstream of, the peripheral bridges) unprotected by ECC. To detect corruptions introduced on those unprotected data paths, the PBRIDGEs and peripherals can be used redundantly (refer to *Section 6.4.1.3: I/O peripherals*), or other mechanisms may be used to validate peripheral operation.

The E2E ECC schema provides high detection capabilities against failures affecting the data content of the transaction. The inclusion of the target address in the computation of the redundancy bits (8 ECC bits) does allow the partial detection of addressing faults as well. To reach the desired integrity level, additional dedicated safety mechanisms are implemented in the data path particularly to:

- Improve the detection capability over addressing failures (no/multiple/wrong address selected), considering faults affecting address transmission (from master to client) as well as the decoding of the address.
- Provide coverage for control failures affecting, for example, the type (read vs. write) or size of a transaction.

Though safety mechanisms protecting the XBAR, the RAM controller, or the Flash memory controller are different, they are all based on the feedback of address and control information from the target to the source of the transaction, which is responsible for checking for consistency with respect to the intended transaction. Depending on the portion of the data path covered by the specific safety mechanism, the source can be an XBAR master port rather than the XBAR interface of the RAM or Flash controllers; the target is respectively an XBAR slave port, the RAM array, or the Flash module (refer to “Crossbar Switch (XBAR)”, “Flash memory controller”, and “RAM controller (PRAM)” chapters).

6.4.1.2 Clock and power monitoring

6.4.1.2.1 Clock

Clocks in the SPC58xHx are supervised by Clock Monitor Units (CMUs). The CMUs are driven by the IRCOSC (16 MHz internal oscillator) for independent operation from the monitored clocks. CMUs flag errors associated with conditions due to loss of lock, clock out of a programmable bound (over and under frequency), and loss of reference. If a supervised clock leaves the specified range for the device, a signal is sent to the FCCU.

6.4.1.2.2 Power

There are four types of voltage supervisors on the SPC58xHx, Low Voltage Detect (LVD), High Voltage Detect (HVD), Upper Voltage Detector (UVD) and Minimum Voltage Detector (MVD) monitors. Safety-relevant voltages are supervised for voltages that are out of these ranges. Since safety relevant voltages have the potential to disable the failure indication mechanisms of the MCU (such as FCCU, pads, and so on) the indication of these errors can be used to cause a direct transition of the MCU into the safe state (reset assertion) (refer to “Power management” and “Power Control Unit (MC_PCU)” chapters for details on power monitoring).

6.4.1.3 I/O peripherals

To allow a safety application to make redundant use of all I/O peripherals, each peripheral has at least two instances, and each instance is connected to a different PBRIDGE. This means, for example, that if DSPI is provided by the MCU, two DSPI modules (DSPI*n*, DSPI*m*) are included and connected externally through different pins. Internally, DSPI*n* would then be connected to PBRIDGE_2 and DSPI*m* to PBRIDGE_1 and be accessible via different addresses.

The arrangement of I/O peripherals onto three PBRIDGEs, as well as further CCF prevention measures, allow redundant use of peripherals while limiting possible causes of CCFs. Redundant usage includes usage of equivalent peripherals in a replicated way as well as usage of functionally different peripherals in, for example, feedback measurement loops. Comparison of redundant operation is under the responsibility of the application software, and not the safety hardware mechanism.

6.4.1.4 Communication controllers

Communication controllers provide the ability to exchange information with external components and therefore fall under the same safety reasoning as I/O peripherals. Yet we assume that for high bandwidth communication controllers additional software measures are employed that do not require redundant communication peripherals.

The following communication controllers do not contain special safety mechanisms (above what is included in them by their protocol specifications) nor are they duplicated or spread over the PBRIDGE (in contrast to other I/Os, refer to *Section 6.4.1.3: I/O peripherals*):

- FlexRay
- Ethernet
- M_CAN
- OctalSPI
- SDMMC

Typically, software measures for the communication controllers (also called fault-tolerant communication layer) could contain E2E CRC data protection, sender identification, sequence numbering, and an acknowledgement mechanism.

PSI5 represents an exception to the replication of low bandwidth communications controllers. The module itself is replicated, but the two PSI5 modules share a single synchronization bit needed for staggered sync mode. This single bit is a single source of failures for both PSI5 modules if it triggers spurious synchronizations. The failure mode has to be covered by application level countermeasures, which are in any case needed to cover the single transceiver used in such a configuration.

6.4.1.4.1 Disabling of communication controllers

In the event of a dangerous failure, the MCU offers the capability of disabling transmission of individual channels of communication controllers (such as CAN modules and FlexRay). This prevents the transmission of erroneous messages while preserving the capability of communicating over the diagnostic bus. Disabling outputs is controlled by resetting the SIUL2_MSCR*n*[SMC] for the pins that are associated with communication controllers where this feature is needed (refer to the “System Integration Unit Lite2 (SIUL2)” chapter for details on disabling communication signals).

FCCU can drive a fault state on FI[0] with either one of the following two mechanisms:

- Error pin reaction due to a fault
- Software writing FCCU_CFG[FCCU_SET_CLEAR] = 01b

When the FCCU drives FI[0] to a fault state, the SIUL2 disables the output drivers of all pins whose SIUL2_MSCR*n*[SMC] = 0. This disables the possible transmission of erroneous messages. As long as the FCCU drives FI[0] to faulty state, the communication controllers’ Tx pins are disabled and internal pull-up are enabled. As soon as FI[0] is driven to non-faulty state, the communication controllers’ Tx pins are automatically enabled and state of internal pull-up/down restored.

The application should configure SIUL2_MSCR*n*[SMC] for pins that have active mapping of CAN modules (M_CAN) or FlexRay functionality and ensure that pin does not stay in undriven state.

Note: The FCCU uses an internal signal to disable the communication controller transmission, so transmission is disabled even when the FCCU cannot drive the FI[0] pin because the pin is configured as GPIO. Also, if FI[0] is used as error input, externally pulling it down will disable the communication controller transmission if this event drives FCCU to a fault state.

Disabling of communication controllers occurs on the Tx pins of the communication controller (for example, M_TTCAN, M_CAN, FlexRay) of the MCU even while the communication controller continues operating. Failed transmissions, when detected by the communication controller, may lead to additional error events.

6.4.1.5 Built-In Self-Tests (BIST)

The term BIST indicates the set of built-in hardware mechanisms that can be used (typically at startup) to avoid the accumulation of latent faults. BIST is a mechanism that permits a device to test itself. On the SPC58xHx, BIST is the principal means of meeting the requirement on latent faults as defined by the ISO 26262 standard.

Different types of BIST are implemented in the SPC58xHx:

- BIST for memories and logic: managed by the Self-Test Control Unit
- BIST for analog peripherals: requires software intervention

Refer to “Self-Test Control Unit (STCU2)” chapter for further details.

6.4.1.5.1 BIST during boot (off-line)

A device BIST is performed every time the device boots. BIST is performed transparently for the application while the device is still under reset. BIST failure will hold the device in reset, but the BIST will continue running where possible, and inform the system of the failure. Application software can start executing when the BIST finishes successfully without detecting a fault.

The boot time BIST, configured by DCF, comprises:

- Memory BIST (MBIST) for all RAMs and ROM.
- Logic BIST (LBIST) for safety critical digital logic.

6.4.1.6 Redundancy Control and Checker Units (RCCUs)

The RCCU compares a set of equivalent input signals provided by different sources and issues an alarm in case of a mismatch. For example, an RCCU compares the output of the checker core against the output of the main core and issues an alarm if they do not match. Signals are arranged in comparison groups, such as, all signals in one group are compared in one RCCU. In case of a compare mismatch the fault stays stable until clearing the FCCU channel status.

6.4.1.7 FCCU and failure monitoring

The FCCU offers a hardware mechanism to aggregate error notifications and a configurable means to bring the device to a safe state. No CPU intervention is required for collection and control operation. Error indications are passed from the individual hardware components to the FCCU where the appropriate action is decided (according to the FCCU configuration).

6.4.1.7.1 External error indication

Failure of the MCU is signaled to one or two pins, FI[0] (ERROR0) and FI[1] (ERROR1). FI[0] can also serve as an error input mechanism (refer to “Fault Collection and Control Unit (FCCU)” chapter, and “FCCU configuration” section of the “Device configuration” chapter, for details on the fault output signals). Both pins can be multiplexed with other functions with different defaults.

The error indication on pins FI[0] and FI[1] is controlled by SIUL2 and FCCU. The mapping of the FCCU output signals on the relevant pins and the associated electrical characteristics are enabled by the SIUL2_MSCR[*n*] register (refer to table “SIUL2_MSCR0 - SIUL2_MSCR511 field description” in the “System Integration Unit Lite2 (SIUL2)” chapter for signal mapping details). Once the FCCU is mapped onto the pin, the logic level is driven by the FCCU.

FI[0] is controlled by the FCCU at startup by default, but the state of FI[1] is like other I/O signals (refer to table “Pin startup and reset states” in chapter “Signal Description” for default states of FI[0] and FI[1]).

Since it is possible to reset FCCU and SIUL2 independently, the behavior of FI[0] and FI[1] is the result of the combined state of SIUL2_MSCR[*n*] and the FCCU. (refer to section “Reset interface” in chapter “Fault Collection and Control Unit (FCCU)” for FCCU reset details, and chapter “Reset and Boot” for the state of the FCCU relative to the system during different reset phases).

During functional reset, the application shall consider only the PAD PB[11] as FCCU error out. The FCCU EOUT1, that is PC[2], is not enabled during functional reset.

The FCCU_STAT[ESTAT] error status flag can be read to show whether the FCCU is in an error state. This flag can be written by software to either a 1 (fault) or 0 (operational) when the FCCU is in operational state.

FCCU_EINOUT(EINO): The value of this register depends on the state of the pad. If the IBE functionality of the SIUL is enabled, the register bit reflects the physical status of the pin as seen by the input buffer. In case the protocol selected for EOUT interface is a toggling one (Dual rail or Time switching), this may not be true due to synchronization in the safety clock domain.

The register reflects the physical status of the pin from application point of view (external status).

FCCU_STAT(PhysicalErrorPin): This register field indicates the actual status of the Error pin as driven by FCCU to the pad based on different FCCU configurations and state of the failure input channels. The value reported in the FCCU_STAT (PhysicalErrorPin) could be different from what is seen at the pad.

6.4.1.7.2 Failure handling

The FCCU is an autonomous module that is responsible for reacting to failure indicators. A different reaction can be configured for each failure source. Overall failure reaction time requires time for detecting, processing, and indicating the error. During this time, the SPC58xHx could provide wrong results to the system.

Failure sources include:

- All failure indication signals from modules within the MCU.
- Control logic and signals monitored by the FCCU itself (refer to chapter “Fault Collection and Control Unit (FCCU)”).
- Software-initiated failure indications. For example, software signals the FCCU that it has evidence of a failure. Keep in mind that software can also directly influence the state of the F*n* pins.
- External failure input.

Available failure reactions are:

- Assertion of an interrupt (maskable or non-maskable)
- Resetting the MCU
- Changing the state of the failure indication pins, ERROR*n*
- Disabling the transmission capabilities of communication controllers (FlexRay, CAN, Ethernet. Note that, it is only possible in conjunction with changing the state of the failure indication pins
- No reaction

Software can read the failure source that caused a fault, either before or after a functional reset (the condition indicators are not volatile). Software can also reset the failure, but the external failure indication will stay in failure mode for a configurable minimum time. If necessary, software can also reset the MCU.

6.4.1.7.3 FCCU failure inputs from other modules

Table 17 shows the different failure input signals of the FCCU, how they can be tested, and their default configuration after reset[b].

Table 17. FCCU failure inputs

FCCU channel	Source	Failure	Failure description	HW failure behaviour
0	PMC DIG	TEMP_ERROR	Temperature out of range from TSENS detector	Pulse signal. No SW intervention needed to clear it.
1	PMC DIG	LVD_ERROR	Voltage out of range from LVDs (non-destructive reset)	Pulse signal. No SW intervention needed to clear it.
2	PMC DIG	HVD_ERROR	Voltage out of range from HVDs (non-destructive reset)	Pulse signal. No SW intervention needed to clear it.
3	PMC DIG	DPMC_DCF_SAFETY_ERR	Digital PMC initialization error during DCF data load	Persistent till error negation
4	PMC DIG	DPMC_VD_BIST	Digital PMC voltage detector BIST error	Clear status through FCCU
5	SSCM/ FLASH 0	SSCM_XFER_FLASH_ERR	SSCM transfer error (during the SSCM and STCU DCF loading) or Flash memory initialization error	SSCM gets cleared by SW. fatal error pulse no SW needed. Memory DCF part is persistent till error negation.

b. All of these faults require a long functional reset.

Table 17. FCCU failure inputs (continued)

FCCU channel	Source	Failure	Failure description	HW failure behaviour
6	STCU	STCU_UF	BIST result - wrong signature (STCU Unrecoverable Fault)	Clear status through FCCU
7	STCU	STCU_RF	BIST result - wrong signature (STCU Recoverable Fault)	Clear status through FCCU
8	STCU	STCU_LMBIST_USR_ERR	Online self-test is unintentionally active during user application	Clear status through FCCU
9	GLUE LOGIC	SPURIOUS_DEBUG_SSCM_ACTIVATION	JTAG or NPC not in reset or activation of dangerous debug functionality. Spurious activation of SSCM.	Clear status through FCCU
10	PLATFORM	XBAR2_FREQGSKT	Frequency error from XBAR2 to XBAR0 interaction(1)	Clear status through FCCU
11	PLATFORM / RCCU	RCCU_Core 2_ALARM	Indication of lockstep out of sync due to a fault for Core_2 or associated DSMC	Clear status through FCCU
12	PLATFORM / RCCU	RCCU_INTC 1_ALARM	Indication of lockstep out of sync due to a fault for INTC_1	Clear status through FCCU
13	PLATFORM	XBAR2 to PRAM0_FREQGSKT	Frequency error XBAR2 to PRAM0 interaction	Clear status through FCCU
14	PLATFORM	XBAR2 to PRAM1_FREQGSKT	Frequency error XBAR2 to PRAM1 interaction	Clear status through FCCU
15	PLATFORM / RCCU	SWT3_ResetReq	Software watchdog timer3 Reset Request (after a functional reset)	Cleared by reset only
16	PLATFORM / RCCU	SWT2_ResetReq	Software watchdog timer2 Reset Request (after a functional reset)	Cleared by reset only
17	PLATFORM / RCCU	SWT1_ResetReq	Software watchdog timer1 Reset Request (after a functional reset)	Cleared by reset only
18	PLATFORM / RCCU	SWT0_ResetReq	Software watchdog timer0 Reset Request (after a functional reset)	Cleared by reset only

Table 17. FCCU failure inputs (continued)

FCCU channel	Source	Failure	Failure description	HW failure behaviour
19	MEMU	MEMU_RAM_CE	MEMU SysRAM correctable error	Clear status in MEMU
20	MEMU	MEMU_RAM_UCE	MEMU SysRAM uncorrectable error	Clear status in MEMU
21	MEMU	MEMU_RAM_OV	MEMU SysRAM overflow(2)	Clear status in MEMU
22	MEMU	MEMU_PER_CE	MEMU Peripheral correctable error	Clear status in MEMU
23	MEMU	MEMU_PER_UCE	MEMU Peripheral uncorrectable error	Clear status in MEMU
24	MEMU	MEMU_PER_OV	MEMU Peripheral overflow(3)	Clear status in MEMU
25	MEMU	MEMU_FLS_CE	MEMU Flash correctable error	Clear status in MEMU
26	MEMU	MEMU_FLS_UCE	MEMU Flash uncorrectable error	Clear status in MEMU
27	MEMU	MEMU_FLS_OV	MEMU Flash overflow	Clear status in MEMU
28	PLATFORM	IMA SoC	IMA SoC Active The fault is cleared by disabling IMA (IMA.SLCT.R = 0x0), followed by clearing the FCCU channel status, FCCU_RF_Sn[RFSm].	Persistent till error negation
29	PLATFORM / SMPU	SMPU XBAR 0	SMPU XBAR 0 Monitor incorrectly refuses an access	Pulse signal. No SW intervention needed to clear it.
30	PLATFORM / SMPU	SMPU XBAR 1	SMPU XBAR 1 Monitor incorrectly refuses an access	Pulse signal. No SW intervention needed to clear it.
31	PLATFORM / SMPU	SMPU XBAR 0	SMPU XBAR 0 refuses an access correctly	Pulse signal. No SW intervention needed to clear it.
32	PLATFORM / SMPU	SMPU XBAR 1	SMPU XBAR 1 refuses an access correctly	Pulse signal. No SW intervention needed to clear it.
33	PLATFORM / CORE	CORE 0 I-MEM address ERR	Indication of an addressing error (address, CS and WE feedback) inside dedicated memories of Core_0 I-MEM	Clear status through FCCU

Table 17. FCCU failure inputs (continued)

FCCU channel	Source	Failure	Failure description	HW failure behaviour
34	PLATFORM / CORE	CORE 0 D-MEM address ERR	Indication of an addressing error (address, CS and WE feedback) inside dedicated memories of Core_0 D-MEM	Clear status through FCCU
35	PLATFORM / CORE	CORE 0 I-Cache address ERR	Indication of an addressing error (address, CS and WE feedback) inside dedicated memories of Core_0 I-Cache	Clear status through FCCU
36	PLATFORM / CORE	CORE 0 D-Cache address ERR	Indication of an addressing error (address, CS and WE feedback) inside dedicated memories of Core_0 D-Cache	Clear status through FCCU
37	PLATFORM / CORE	CORE 1 I-MEM address ERR	Indication of an addressing error (address, CS and WE feedback) inside dedicated memories of Core_1 I-MEM	Clear status through FCCU
38	PLATFORM / CORE	CORE 1 D-MEM address ERR	Indication of an addressing error (address, CS and WE feedback) inside dedicated memories of Core_1 D-MEM	Clear status through FCCU
39	PLATFORM / CORE	CORE 1 I-Cache address ERR	Indication of an addressing error (address, CS and WE feedback) inside dedicated memories of Core_1 I-Cache	Clear status through FCCU
40	PLATFORM / CORE	CORE 1 D-Cache address ERR	Indication of an addressing error (address, CS and WE feedback) inside dedicated memories of Core_1 D-Cache	Clear status through FCCU
41	PLATFORM / CORE	CORE 2 I-MEM address ERR	Indication of an addressing error (address, CS and WE feedback) inside dedicated memories of Core_2 I-MEM	Clear status through FCCU
42	PLATFORM / CORE	CORE 2 D-MEM address ERR	Indication of an addressing error (address, CS and WE feedback) inside dedicated memories of Core_2 D-MEM	Clear status through FCCU
43	PLATFORM / CORE	CORE 2 I-Cache address ERR	Indication of an addressing error (address, CS and WE feedback) inside dedicated memories of Core_2 I-Cache	Clear status through FCCU

Table 17. FCCU failure inputs (continued)

FCCU channel	Source	Failure	Failure description	HW failure behaviour
44	PLATFORM / CORE	CORE 2 D-Cache address ERR	Indication of an addressing error (address, CS and WE feedback) inside dedicated memories of Core_2 D-Cache	Clear status through FCCU
45	PLATFORM / CORE	DMA 0 TCD address ERR	Error while reading a DMA 0 TCD	Clear status through FCCU
46	PLATFORM / CORE	DMA 1 TCD address ERR	Error while reading a DMA 1 TCD	Clear status through FCCU
47	PLL DIG	FM_PLL_0	PLL0 Loss of Lock (Interrupt)	SW clear required in PLLDIG
48	PLL DIG	FM_PLL_1	PLL1 Loss of Lock (Interrupt)	SW clear required in PLLDIG
49	CMU	CMU_0_XOSC	XOSC less than IRC, XTAL Pin Floating, EXTAL Pin Floating(4)	Clear status in CMU
50	CMU	CMU_0_PLL	Sysclk frequency out of range(5)	Clear status in CMU
51	CMU	CMU_Platform	Monitoring internal clocks of comp_subsys(6)	Clear status in CMU
52	CMU	CMU_other	Monitoring internal clocks of other clocks(7)	Clear status in CMU
53	PLATFORM	ETHERNET1	EDC after ECC error from Ethernet1	Clear status through FCCU
54	PLATFORM / XBAR 0	XBAR 0 XBIC	Crossbar integrity error signaled by XBIC	Clear status through FCCU
55	PLATFORM / XBAR 1	XBAR 1 XBIC	Crossbar integrity error signaled by XBIC	Clear status through FCCU
56	PLATFORM / FLASH 0	EDC_ECC_FLASH 0	EDC after ECC for FLASH array. Indication of a hardware fault in the ECC of the Flash memory resulting in corrupted ECC detection/correction.	Clear status through FCCU
57	PLATFORM / FLASH 0	EDC_ECC_FLASH_C 0	EDC after ECC for FLASH controller. Indication of a hardware fault in the ECC of the Flash memory controller resulting in corrupted ECC detection/correction.	Clear status through FCCU

Table 17. FCCU failure inputs (continued)

FCCU channel	Source	Failure	Failure description	HW failure behaviour
58	PLATFORM / FLASH 0	ENC_ERR_FLASH 0	Flash Encoding Error. Indication of hardware fault resulting in corrupted flash memory access.	Clear status through FCCU
59	PLATFORM / FLASH 0	ADDR_FDBK_ERR_FLASH _C 0	PFlashC Address Feedback Error. Alarm indicating the flash controller detected a transaction monitor mismatch when compared to the flash safety feedback outputs.	Clear status through FCCU
60	PLATFORM	FlexRAY	EDC after ECC error from Flexray	Clear status through FCCU
61	PLATFORM / FLASH 0	FLASH_REF_ERR	FLASH read reference error	Clear status through FCCU
62	PLATFORM / FLASH 1	EDC_ECC_FLASH 1	EDC after ECC for FLASH array. Indication of a hardware fault in the ECC of the Flash memory resulting in corrupted ECC detection/correction.	Clear status through FCCU
63	PLATFORM / FLASH 1	EDC_ECC_FLASH_C 1	EDC after ECC for FLASH controller. Indication of a hardware fault in the ECC of the Flash memory controller resulting in corrupted ECC detection/correction.	Clear status through FCCU
64	PLATFORM / FLASH 1	ENC_ERR_FLASH 1	Flash Encoding Error. Indication of hardware fault resulting in corrupted flash memory access.	Clear status through FCCU
65	PLATFORM / FLASH 1	ADDR_FDBK_ERR_ FLASH_C 1	PFlashC Address Feedback Error. Alarm indicating the flash controller detected a transaction monitor mismatch when compared to the flash safety feedback outputs.	Clear status through FCCU
66	PLATFORM	XBAR2 XBIC	Crossbar Integrity error signaled by XBIC corresponding to XBAR2 and XBIC corresponding to OctalSPI XBAR	Clear status through FCCU

Table 17. FCCU failure inputs (continued)

FCCU channel	Source	Failure	Failure description	HW failure behaviour
67	PLATFORM	OTA for PFLASH1	Wrong context activation signal from SSCM	Clear status through FCCU
68	PLATFORM / PRAM 0	ADDR_FDBK_ERR_PRAM 0 or RAM_LWB_ERR or EDC_ERR_PRAM0	System RAM Address Feedback or RAM Late-Write Buffer mismatch. Indication of an addressing error in system RAM or a write error in the RAM controller resulting in corrupted RAM access. EDC after ECC for RAM (Read Modify Write ECC) Indication of a fault in the controller PRAM of the system RAM resulting in a potentially corrupted RAM word during RMW access or stale word during read.	Clear status through FCCU
69	PLATFORM	OTA for PFLASH0	Wrong context activation signal from SSCM	Clear status through FCCU
70	PLATFORM / PRAM 1	ADDR_FDBK_ERR_PRAM 1 or RAM_LWB_ERR or EDC_ERR_PRAM1	System RAM Address Feedback or RAM Late-Write Buffer mismatch. Indication of an addressing error in system RAM or a write error in the RAM controller resulting in corrupted RAM access. EDC after ECC for RAM (Read Modify Write ECC) Indication of a fault in the controller PRAM of the system RAM resulting in a potentially corrupted RAM word during RMW access or stale word during read.	Clear status through FCCU
71	PLATFORM	Core 0 DMC	Indication of an hardware fault affecting the control signals of the DSMC associated to the core	Clear status through FCCU

Table 17. FCCU failure inputs (continued)

FCCU channel	Source	Failure	Failure description	HW failure behaviour
72	PLATFORM / PRAM 2	ADDR_FDBK_ERR_PRAM 2 or RAM_LWB_ERR or EDC_ERR_PRAM2	System RAM Address Feedback or RAM Late-Write Buffer mismatch. Indication of an addressing error in system RAM or a write error in the RAM controller resulting in corrupted RAM access. EDC after ECC for RAM (Read Modify Write ECC) Indication of a fault in the controller PRAM of the system RAM resulting in a potentially corrupted RAM word during RMW access or stale word during read.	Clear status through FCCU
73	PLATFORM	Core 1 DMC	Indication of an hardware fault affecting the control signals of the DSMC associated to the core	Clear status through FCCU
74	PLATFORM / PRAM 3	ADDR_FDBK_ERR_PRAM 3 or RAM_LWB_ERR or EDC_ERR_PRAM3	System RAM Address Feedback or RAM Late-Write Buffer mismatch. Indication of an addressing error in system RAM or a write error in the RAM controller resulting in corrupted RAM access. EDC after ECC for RAM (Read Modify Write ECC) Indication of a fault in the controller PRAM of the system RAM resulting in a potentially corrupted RAM word during RMW access or stale word during read.	Clear status through FCCU
75	PLATFORM	Core 0 FREQGSKT	Error in the frequency signaled by the gasket between the DMSC for the core 0 and the XBAR 1	Clear status through FCCU
76	DFT	Test circuitry Group x activation	Test circuitry unit activation	Persistent till reset

Table 17. FCCU failure inputs (continued)

FCCU channel	Source	Failure	Failure description	HW failure behaviour
77	PLATFORM	Core 0 FREQGSKT	Error in the frequency signaled by the gasket between the instruction bus of the core 0 and the XBAR 1	Clear status through FCCU
78	PLATFORM	Core 1 FREQGSKT	Error in the frequency signaled by the gasket between the DMSC for the core 1 and the XBAR 0	Clear status through FCCU
79	PLATFORM	Core 1 FREQGSKT	Error in the frequency signaled by the gasket between the instruction bus of the core 1 and the XBAR 0	Clear status through FCCU
80	PLATFORM / CORE	Core 0 Exception	Core Machine check exception indication	Pulse signal. No SW intervention needed to clear it.
81	PLATFORM / CORE	Core 1 Exception	Core Machine check exception indication	Pulse signal. No SW intervention needed to clear it.
82	PLATFORM / CORE	Core 2 Exception	Core Machine check exception indication	Pulse signal. No SW intervention needed to clear it.
83	PLATFORM	DMA0	EDC after ECC error for DMA0	Clear status through FCCU
84	PLATFORM / AIPS	AIPS 0 FREQGSKT	Error in the frequency signaled by the gasket between the XBAR 0 and the AIPS 0	Pulse signal. No SW intervention needed to clear it.
85	PLATFORM / AIPS	AIPS0_e2eEDC_ERR	Error detected in the e2eEDC when performing a write transition through the AIPS	
86	PLATFORM / AIPS	AIPS 1 FREQGSKT	Error in the frequency signaled by the gasket between the XBAR 1 and the AIPS 1	Pulse signal. No SW intervention needed to clear it.
87	PLATFORM / AIPS	AIPS 1_e2eEDC_ERR	Error detected in the e2eEDC when performing a write transition through the AIPS	

Table 17. FCCU failure inputs (continued)

FCCU channel	Source	Failure	Failure description	HW failure behaviour
88	PLATFORM / AIPS	AIPS 2 FREQGSKT or AIC2 alarm	Error in the frequency signaled by the gasket between the XBAR 1 and the AIPS 2 or AIC2 alarm	Pulse signal. No SW intervention needed to clear it.
89	PLATFORM / AIPS	AIPS 2_e2eEDC_ERR	Error detected in the e2eEDC when performing a write transition through the AIPS	
90	PLATFORM	XBIC_Concentrator0_ Alarm	Internal crossbar integrity error signaled by its internal XBIC	Clear status through FCCU
91	PLATFORM	DMA1	EDC after ECC error for DMA1	Clear status through FCCU
92	MC_RGM	Safe Mode(8)	Safe mode entry request from RGM	Persistent till system remains in Safe mode
93	COMPENSATION CELLS	Compensation Disable	Indication of undesired deactivation of pad compensation. Fault may affect a distorted transmissions on I/Os associated. The indication is cleared by clearing the FCCU channel status, FCCU_RF_Sn[RFSm].(9)	Persistent till error negation from HW
94	GLUE LOGIC	EIN_ERR	Error input pin (from the external world)	Persistent till error negation from HW
95	PLATFORM	Core 1 Master ID monitor	Master ID monitor for Core Data bus	Clear status through FCCU
96	PLATFORM	Core 1 Master ID monitor	Master ID monitor for Core Instruction bus	Clear status through FCCU
97	PLATFORM	ETHERNET0	EDC after ECC error for Ethernet 0	Clear status through FCCU
98	PLATFORM	SMPU backdoor XBAR	SMPU backdoor XBAR monitor correctly refuses an access	
99	PLATFORM	SMPU backdoor XBAR	SMPU backdoor XBAR monitor incorrectly refuses an access	

Table 17. FCCU failure inputs (continued)

FCCU channel	Source	Failure	Failure description	HW failure behaviour
100	PLATFORM	SWT3_first_timeout	First Timeout event which is also mapped to INTC	
101	PLATFORM	SWT2_first_timeout	First Timeout event which is also mapped to INTC	
102	PLATFORM	SWT1_first_timeout	First Timeout event which is also mapped to INTC	
103	PLATFORM	SWT0_first_timeout	First Timeout event which is also mapped to INTC	
104	—	—	—	—
105	PLATFORM	Octal SPI Slave port	EDC after ECC error	Clear status through FCCU
106	PLATFORM	eMMC Master or Slave	EDC after ECC error	Clear status through FCCU
107	PLATFORM	SMPU XBAR2	SMPU XBAR 2 Monitor correctly refuses an access	Clear status through FCCU
108	PLATFORM	SMPU XBAR2	SMPU XBAR 2 Monitor incorrectly refuses an access	Clear status through FCCU
109	SSCM	OTA error	Error while doing OTA signature scanning	Clear status through FCCU
110	PLATFORM	Concentrator HSM	Concentrator HSM EDC after ECC error	Clear status through FCCU
111	PLATFORM	Core 2 Lockstep	Indication of disablement of lockstep mode	Clear status through FCCU
112	PLATFORM	INTC Lockstep	Indication of disablement of lockstep mode	Clear status through FCCU
113	—	—	—	—
114	—	—	—	—

Table 17. FCCU failure inputs (continued)

FCCU channel	Source	Failure	Failure description	HW failure behaviour
115	FLASH	Flash Reset error	The pin/flag signals the following unrecoverable errors: – ECC errors on flash internal reads during configuration loading (startup) – ECC errors on flash internal reads during fw copy (startup) – Double ECC errors on KRAM during internal self-check routine (always running)	Clear status through FCCU
116	PLATFORM	Core 0 Master ID monitor	Master ID monitor for Core Data bus	
117	PLATFORM	Core 0 Master ID monitor	Master ID monitor for Core Instruction bus	
118	PLATFORM	IAHBG - Frequency Gasket	Error in the frequency signaled by the gasket between the Core 0 backdoor and the backdoor XBAR	
119	PLATFORM	IAHBG - Frequency Gasket	Error in the frequency signaled by the gasket between the Core 2 backdoor and the backdoor XBAR	
120	PLATFORM	IAHBG - Frequency Gasket	Error in the frequency signaled by the gasket between the Concentrator 0 and the XBAR 0	
121	PLATFORM	IAHBG - Frequency Gasket	Error in the frequency signaled by the gasket between the Concentrator 1 and the XBAR 1	
122	PLATFORM	IAHBG - Frequency Gasket	Error in the frequency signaled by the gasket between the PRAMC 0 P0 and the XBAR 0	

Table 17. FCCU failure inputs (continued)

FCCU channel	Source	Failure	Failure description	HW failure behaviour
123	PLATFORM	IAHBG - Frequency Gasket	Error in the frequency signaled by the gasket between the PRAMC 1 P0 and the XBAR 0	
124	PLATFORM	IAHBG - Frequency Gasket	Error in the frequency signaled by the gasket between the PRAMC 2 P0 and the XBAR 1	
125	PLATFORM	IAHBG - Frequency Gasket	Error in the frequency signaled by the gasket between the PRAMC 3 P0 and the XBAR 1	
126	PLATFORM	IAHBG - Frequency Gasket	Error in the frequency signaled by the gasket between the Core 1 backdoor and the backdoor XBAR 0	
127	PLATFORM	IAHBG - Frequency Gasket	Error in the frequency signaled by the gasket between the XBAR 2 and the XBAR 0(10)	

1. Monitor error of frequency in the path MasterXBAR2 -> SlaveXBAR2 -> MasterXBAR0 -> SlaveXBAR0.
2. Aggregate of RAM Correctable Error overflow flag, RAM Uncorrectable Error overflow flag, RAM Error buffer Overflow Flag.
3. Aggregate of Peripheral RAM Correctable Error overflow flag, Peripheral RAM Uncorrectable Error overflow flag, Peripheral RAM Error Buffer Overflow Flag.
4. CMU_0_PLL0_XOSC_IRCOSC OLR event + XTAL pin floating + EXTAL Pin Floating.
5. CMU_0_PLL0_XOSC_IRCOSC FLL and FHH events.
6. CMU_1_CORE_XBAR, CMU_2_HPBM, CMU_3_PBRIDGE FLL and FHH events, CMU_11_FBRIDGE FLL and FHH events, CMU_14_PFBRIDGE.
7. CMU_6_SARADC, CMU_12_EMIOS, CMU_8, CMU_9, CMU_10.
8. In the event of spurious activation of this fault source, RF[79] is activated together with RF[94]. In scenarios where safe mode trigger from RGM is a valid functional use case, the RF[94] should be disabled.
9. Compensation cell reduces the spread of some circuit parameters (slew rate of the output signal and the output impedance) in the IO buffers over temperature, process and voltage. Compensation cell might remain disabled until supplies have reached LVD290 threshold.
10. Monitor error of frequency in the path MasterXBAR0 -> SlaveXBAR0 -> MasterXBAR2 -> SlaveXBAR2.

6.4.1.8 Operational interference protection

Being a multi-master system, SPC58xHx provides safety mechanisms to prevent non-safety masters from interfering with the operation of the Safety Core, as well as mechanisms to

handle the concurrent execution of software with different (lower) ASIL. Interference freedom is guaranteed via a hierarchical memory protection schema including:

- MPUs
- PBRIDGEs
- Register protection

There are two Memory Protection Unit levels included in the SPC58xHx. The Core Memory Protection Unit (CMPU) is a mechanism included in each core to protect address ranges against access by software developed according to lower ASIL. The CMPU is typically used by the operating system to ensure inter-task interference protection.

The second MPU level is provided by the System MPUs (SMPU) located in each XBAR. The MPUs prevent access of different bus masters to address ranges and are typically used by the safety application to prevent NoSaMos (such as the Performance Core) to access the application's safety-relevant resources.

Furthermore, the PBRIDGE can restrict read and write access to individual I/O modules based on the origin of the access and its state (user mode/supervisor mode).

Finally, the register protection included allows individual register to be locked against any manipulation without unlocking.

These safety mechanisms are further described in the chapters System Memory Protection Unit (SMPU), Peripheral Bridge (PBRIDGE) and Registers Protection (REG_PROT).

6.4.1.9 FCCU supervision (FOSU)

As the FCCU is a central component in reacting to errors, it is itself supervised even though an error in it can only cause a latent failure. This supervision is provided by the FCCU Output Supervision Unit (FOSU). The FOSU receives failure indications at the same time as the FCCU. Unless the respective failure is switched off, the FOSU will observe the outputs of the FCCU (IRQ, RESET, F*n*). If the FCCU does not react within a predefined interval as specified in the "FCCU configuration" section of the "Device configuration" chapter, on one of those outputs to the incoming failure indication, the FOSU assumes the FCCU has failed, and causes a destructive reset.

The FOSU does not require any configuration by software.

6.4.2 Dual-core lockstep

The SPC58xHx duplicates its safety-relevant processing elements and compares their operation in Lockstep mode (LSM).

The safety core and its strictly connected modules are replicated.

Note: As software is concerned, they behave as one core.

Each replicated processing channels contains:

- Core
- Cache control
- Local memory control
- Core MPU
- Core System Bus Interface, including e2eECC logic

Other module which is replicated is:

- INTC

Together each set of replicated elements forms a channel (for example, the Main channel and the Checker channel).

Elements that are not replicated are:

- Cache and local memory arrays
- Interconnect (XBAR)
- RAM controller
- Flash memory controller
- eDMA controller


Note: This is not a complete list of all non-replicated elements.

Equivalent operation of replicated resources is supervised by comparators on all functional signals leaving the channels for the rest of the MCU. Any operational deviations between the supervised signals will cause the FCCU to be notified of the discrepancy.

The Checker Core does not have a direct connection to the XBAR. All of the outputs of Checker Core that target the XBAR (as well as any other non-duplicated resource, like local memories) will end in an RCCU for verification, and all the inputs to Checker Core from the XBAR will be split off from the Main Core XBAR inputs.

An abstract view of the implementation including delays and RCCUs is shown in *Figure 7*, but does not show local memory.

Figure 7. Dual core concept



A delay of two clock cycles exists between the Main and Checker channel to reduce their susceptibility to CCFs caused by power and clock disturbances. Outputs of the Main Core (such as XBAR addresses) are registered and delayed before being forwarded to the RCCUs, while inputs signals (such as XBAR read data) are registered and delayed before being fed to the Checker channel.

LSM can be disabled during boot by reprogramming the Flash memory (UTEST Miscellaneous DCF Client). LSM is also automatically disabled when Main Core enters debug mode and automatically reenabled when it leaves it. If LSM is disabled, the RCCUs are disabled, and a signal is sent to the FCCU. Thus no user-initiated dynamic enabling of LSM is possible. If the cores are out of lock, a destructive or functional reset is needed to reestablish LSM. Also, no Decoupled Parallel Mode (DPM) is available (Main Core and Checker Core cannot operate as two independent cores running different software). Main Core is able to operate as an independent core if Checker Core is disabled. The status of LSM for the Safety core can be verified by checking the appropriate FCCU register.

6.4.3 Common Cause Failure measures

Various measures are included to prevent CCFs from endangering the effectiveness of the replication of the Safety Core or of the peripherals. These measures include physical separation of the components on the die, routing restrictions and supervision of clock, power, temperature, test and debug signals. In general these measures are independent from the software.

There are also configuration registers that, on change, can affect the execution of the MCU's safety function and, simultaneously, disable the respective safety mechanism. These are either protected against bit flips or those flips are detected by independent measures. These same registers are also protected against accidental software writes by employing the register protection described above.

6.4.4 ECC

Error correcting codes are used for end-to-end protection from cores to system storage as well as for individual protection of peripheral RAMs.

6.4.4.1 ECC for storage

All storage used in normal operation is protected by ECC with:

- SEC/DED (single bit error correction and double bit error detection) for core, local memory, peripheral RAM
- SEC/DEC/TED (single bit error correction, double bit error correction and triple error bit detection) for Flash memory

The following exceptions exist:

- The caches in the cores are protected by EDC (Error Detection Code), only detecting, but not correcting errors.
- SRAM is protected by SEC/DEC ECC in PRAM controller only during partial writes (RMW operations) otherwise it is protected by E2E-ECC mechanism
- FlexRay's schedule information RAM (lookup table RAM) is protected by EDC only.
- The HSM's AES program extension RAM are not protected by ECC.

A list showing the implementation of RAMs with ECC (including address protection) and for the SPC58xHx is shown in *Table 18*.

Table 18. ECC RAM implementations

Location	Memory	MEMU Classification	ECC	Address is ECC	Muxing Factor	Reacts to uncorrectable error
Core_0	I-MEM	System RAM	SEC/DED(1)	Y	8	Y
	D-MEM	System RAM	SEC/DED(1)	Y	16	Y
	I-Cache	System RAM	EDC	Y	4	Y
	D-Cache	System RAM	EDC	Y	4	Y
	ITAG	System RAM	SEC/DED	Y	4	Y
	DTAG	System RAM	SEC/DED	Y	4	Y

Table 18. ECC RAM implementations (continued)

Location	Memory	MEMU Classification	ECC	Address is ECC	Muxing Factor	Reacts to uncorrectable error
Core_1	I-MEM	System RAM	SEC/DED(1)	Y	8	Y
	D-MEM	System RAM	SEC/DED(1)	Y	16	Y
	I-Cache	System RAM	EDC	Y	4	Y
	D-Cache	System RAM	EDC	Y	4	Y
	ITAG	System RAM	SEC/DED	Y	4	Y
	DTAG	System RAM	SEC/DED	Y	4	Y
Core_2	I-MEM	System RAM	SEC/DED(1)	Y	8	Y
	D-MEM	System RAM	SEC/DED(1)	Y	16	Y
	I-Cache	System RAM	EDC	Y	4	Y
	D-Cache	System RAM	EDC	Y	4	Y
	ITAG	System RAM	SEC/DED	Y	4	Y
	DTAG	System RAM	SEC/DED	Y	4	Y
HSM	PRAM	Peripheral	SEC/DED	Y	8	N
	I-Cache	Peripheral	SEC/DED	Y	4	N
	ITAG	Peripheral	SEC/DED	Y	4	N
	MPAES	None	NO	N	4	N
	PKA	None	NO	N	4	N
FlexRay	DRAM	Peripheral	SEC/DED	N	4	Y
	LRAM	Peripheral	EDC	N	4	N
Ethernet	FIFO RX	Peripheral	SEC/DED	Y	4	Y
	FIFO TX	Peripheral	SEC/DED	Y	4	Y
	EST	Peripheral	SEC/DED	Y	4	Y
	FRP	Peripheral	DEC/DED	Y	4	Y
CAN	CAN	Peripheral	SEC/DED	N	8	Y
DMA	DMA	Peripheral	SEC/DED	Y	4	Y
Platform	SRAM	System RAM	E2E-ECC(2)	Y	8	Y

1. Only when accessed by its own core. During access from other cores it is protected by E2E-ECC.
2. SEC/DEC for partial write operation (RMW), refer to *Section 35.5.13: Safety considerations*.

As shown in *Table 18*, some memories, particularly system storage, use an ECC computed over data and address to detect data and addressing faults (no/wrong/multiple selection). In addition, these same memories include dedicated measures against addressing and control faults (such as address/control feedback). This is different for storage related to PeMos. PeMos, in general, use an ECC without address error protections and do not include additional measures to detect them. All ECC calculations for RAMs in PeMos are accomplished by logic outside of the RAM, not in the RAM block.

6.4.4.2 All-x words and ECC

There is a special case for valid ECC values in the SPC58xHx. Memory entries that are all zeros (All-0) or all ones (All-1), including the ECC parity bits, are not valid for memory that is checked by ECC. Memories that include addresses in the ECC calculation do not specifically protect against All-0 or All-1. This means that for some addresses All-0 or All-1 may be valid. The Flash memory allows All-1, corresponding to the status of an erase block, as a valid codeword.

Memories that include addresses in the ECC calculation do not specifically protect against All-0 or All-1. This means that for some addresses All-0 or All-1 may be valid.

In case of not valid codeword, All-0 and All-1 memory content is indicated in different ways. For memories that do not include address into the ECC calculation, All-0 and All-1 will be always uncorrectable errors. For all memories that include address into the ECC code-bit calculation, since the ECC checkbits depend on the address, it is not possible to generate an uncorrectable error indication for all the possible addresses. Therefore, a not valid All-x codeword may result in a correctable error.

Note: For Flash memory, additional dedicated safety mechanisms exist to detect failures that have the potential of leading to an All-1 word (refer to Chapter 36: Embedded Flash Memory, for more details on Flash memory safety mechanisms).

6.4.4.3 ECC failure handling

Single-bit and double-bit errors (correctable and uncorrectable errors) are signaled to the FCCU unless filtered by the MEMU. The MEMU (refer to *Section 6.4.4.4: Memory Error Management Unit (MEMU)*) may filter ECC error notification for known ECC error addresses with same (optional) syndrome (known permanent correctable errors). Actual implementation will signal errors, not to the FCCU, but to the MEMU, which filters and then forwards unfiltered notifications in an aggregated manner to the FCCU.

6.4.4.4 Memory Error Management Unit (MEMU)

The MEMU is responsible for the collection and reporting of error events generated by the ECC logic used to protect system RAMs (in this context they are those RAMs with “System RAM” memory classification as shown in *Table 18*), peripheral RAM, and Flash memory. In addition to storage errors, e2eECC errors caused by XBAR, RAM or flash memory controllers and memory related faults detected during MBIST are also routed to MEMU. When ECC error events occur, the MEMU receives an error signal that causes an event to be recorded, and possibly sets corresponding error flags that are reported to the FCCU.

Refer to the Device Configuration chapter for MEMU connections.

The MEMU stores the addresses of ECC errors that have occurred in a table as follows:

- Uniqueness of the addresses with same (optional) syndrome in the table is ensured. For example, if an address with same (optional) syndrome is already stored in the MEMU’s table, correctable errors at that address will no longer be reported to the FCCU
- Software can read and modify the MEMU table and remove individual entries (by marking them as invalid). For example, this allows software to invalidate a new entry in the MEMU table and wait for a repeat occurrence of the ECC error indicating a permanent error in memory
- If the MEMU table overflows, an additional signal (instead of the ECC error signal) is sent to the FCCU

As the MEMU aggregates address information from several sources, it might not be able to process all simultaneously arriving reports. This is called a simultaneous overflow and is signaled to the FCCU as a buffer overflow (refer to *Chapter 78: Memory Error Management Unit (MEMU)* for more information).

6.4.4.4.1 Interface to ECC units

The MEMU receives data according to the following interface per ECC unit connected:

- Whether the error is a Single-Bit-Error (SBE) or Uncorrectable Error (UCE) type
- Address of the memory where the error occurred
- The (optional) ECC-syndrome or MBIST bad-bit information in case of SBE
- A configuration specifying whether the ECC unit is attached to a peripheral RAM, to a System RAM or to Flash memory

Not all ECC units provide a syndrome. If an ECC unit does not provide the syndrome, 0xFF is stored in the MEMU error table instead of the syndrome. If an error is signaled, it is compared against all errors known for that storage:

- If no entry of that address with same (optional) syndrome is already in the buffer, it is to be added into the appropriate table depending on the SBE versus UCE indicator
- If there is no free entry left in that buffer, the overflow flag is set

Note: If a previously known error has been marked invalid by software, no comparison against the address will occur.

If a valid entry of that address is in the buffer, and if the entry indicates an SBE in that address, and the error indicated is uncorrectable, a new entry is added in the MEMU buffer. In case of the same error is reported by ECC which reports the syndrome and additionally by ECC which does not, the reporting order becomes important.

- If the entry indicates an SBE in that address, and the error indicated is uncorrectable, a new entry is added in the MEMU buffer. If ECC which provides the syndrome reports first, the second reporting without syndrome is discarded.
- If ECC which does not provide the syndrome reports first, a second entry with the syndrome is stored in the table.

7 Device configuration

7.1 Introduction

This chapter provides details on the individual modules of the microcontroller. It includes:

- Module block diagrams showing immediate connections within the device,
- Specific module-to-module interactions not necessarily discussed in the individual Module chapters, and
- Links for more information.

7.2 Core modules

The SPC58xHx cores are in the HSM module (described in the HSM chapter of the *SPC58xHx Microcontroller Security Reference Manual*) and in the main platform (described below).

The main platform has five separate cores that perform various computational and control functions:

- The processing shell consists of 2 processing channels (Main Core_0 and Main Core_2), both of which use an e200z4256 core.
- Only Main Core_2 uses one e200z4246 core (Checker Core_2) as lock step replica. The e200z4246 is a true subset of the e200z4256 core. When enabled, the checker core operates in lock step mode with the associated main core executing exactly the same instructions. Thus, the checker core insures that the main core is executing correctly.
- The streaming shell consists of 1 processing channel (Main Core_1) which uses an e200z4256 core.
- Core0, Core1 and Core2 are capable of locking their respective crossbar master ports using reservation instructions for data accesses. These cores are not capable of locking their crossbar master ports for instruction accesses using reservation instructions.

Note: Software should ensure that it does not execute from the memory which is being used for data accesses. The execution from the mentioned memories should be resumed only after the reservation has been released.

PowerISA 2.06 and implementation-specific SPRs for the e200z4256n3, and e200z4246 cores are listed in *Table 19*. All registers are 32 bits in size. Register bits are numbered from bit 0 to bit 31 (most-significant to least-significant). Shaded entries represent optional registers. An SPR register may be read or written with the **mfspr** and **mtspr** instructions. In the instruction syntax, compilers should recognize the mnemonic name given in *Table 19*.

Table 19. Special Purpose Registers (SPRs)

Mnemonic	Name	SPR Number	Access	Privileged	e200z Specific
XER	Integer Exception Register	1	R/W	No	No
LR	Link Register	8	R/W	No	No
CTR	Count Register	9	R/W	No	No

Table 19. Special Purpose Registers (SPRs) (continued)

Mnemonic	Name	SPR Number	Access	Privileged	e200z Specific
SRR0	Save/Restore Register 0	26	R/W	Yes	No
SRR1	Save/Restore Register 1	27	R/W	Yes	No
PID0	Process ID Register	48	R/W	Yes	No
CSRR0	Critical Save/Restore Register 0	58	R/W	Yes	No
CSRR1	Critical Save/Restore Register 1	59	R/W	Yes	No
DEAR	Data Exception Address Register	61	R/W	Yes	No
ESR	Exception Syndrome Register	62	R/W	Yes	No
IVPR	Interrupt Vector Prefix Register	63	R/W	Yes	No
SPRG0	SPR General 0	272	R/W	Yes	No
SPRG1	SPR General 1	273	R/W	Yes	No
SPRG2	SPR General 2	274	R/W	Yes	No
SPRG3	SPR General 3	275	R/W	Yes	No
PIR	Processor ID Register	286	R/W	Yes	No
PVR	Processor Version Register	287	Read-only	Yes	No
DBSR	Debug Status Register	304	Read/Clear (1)	Yes	No
DBCR0	Debug Control Register 0	308	R/W	Yes	No
DBCR1	Debug Control Register 1	309	R/W	Yes	No
DBCR2	Debug Control Register 2	310	R/W	Yes	No
IAC1	Instruction Address Compare 1	312	R/W	Yes	No
IAC2	Instruction Address Compare 2	313	R/W	Yes	No
IAC3	Instruction Address Compare 3	314	R/W	Yes	No
IAC4	Instruction Address Compare 4	315	R/W	Yes	No
DAC1	Data Address Compare 1	316	R/W	Yes	No
DAC2	Data Address Compare 2	317	R/W	Yes	No
DVC1	Data Value Compare 1(2)	318	R/W	Yes	No
DVC2	Data Value Compare 2(2)	319	R/W	Yes	No
SPEFSCR	LSP/EFP APU status and control register	512	R/W	No	No
L1CFG0	L1 cache config register 0	515	Read-only	No	Yes
L1CFG1	L1 cache config register 1	516	Read-only	No	Yes
NPIDR	Nexus 3 Process ID register	517	R/W	No	Yes
DBCR3	Debug control register 3	561	R/W	Yes	Yes
DBCNT	Debug Counter register	562	R/W	Yes	Yes
DBCR4	Debug control register 4	563	R/W	Yes	Yes

Table 19. Special Purpose Registers (SPRs) (continued)

Mnemonic	Name	SPR Number	Access	Privileged	e200z Specific
DBCR5	Debug control register 5	564	R/W	Yes	Yes
IAC5	Instruction Address Compare 5	565	R/W	Yes	Yes
IAC6	Instruction Address Compare 6	566	R/W	Yes	Yes
IAC7	Instruction Address Compare 7	567	R/W	Yes	Yes
IAC8	Instruction Address Compare 8	568	R/W	Yes	Yes
MCSRR0	Machine Check Save/Restore Register 0	570	R/W	Yes	Yes
MCSRR1	Machine Check Save/Restore Register 1	571	R/W	Yes	Yes
MCSR	Machine Check Syndrome Register	572	Read/Clear (3)	Yes	Yes
MCAR	Machine Check Address Register	573	R/W	Yes	Yes
DSRR0	Debug save/restore register 0	574	R/W	Yes	Yes
DSRR1	Debug save/restore register 1	575	R/W	Yes	Yes
DDAM	Debug Data Acquisition Messaging register	576	R/W	No	Yes
DAC3	Data Address Compare 3	592	R/W	Yes	Yes
DAC4	Data Address Compare 4	593	R/W	Yes	Yes
DBCR7	Debug control register 7	596	R/W	Yes	Yes
DBCR8	Debug control register 8	597	R/W	Yes	Yes
DDEAR	Debug Data Effective Address register	600	R/W	Yes	Yes
DVC1U(4)	Data Value Compare 1 Upper	601	R/W	Yes	No
DVC2U(4)	Data Value Compare 2 Upper	602	R/W	Yes	No
DBCR6	Debug control register 6	603	R/W	Yes	Yes
MAS0	MPU assist register 0	624	R/W	Yes	Yes
MAS1	MPU assist register 1	625	R/W	Yes	Yes
MAS2	MPU assist register 2	626	R/W	Yes	Yes
MAS3	MPU assist register 3	627	R/W	Yes	Yes
EDBRAC0	External debug resource allocation control register 0	638	Read only	Yes	Yes
MPU0CFG	MPU0 configuration register	692	Read-only	Yes	Yes
L1FINV1	L1 cache flush and invalidate control register 0	959	R/W	Yes	Yes
DEVENT	Debug Event register	975	R/W	No	Yes
HID0	Hardware implementation dependent reg 0	1008	R/W	Yes	Yes
HID1	Hardware implementation dependent reg 1	1009	R/W	Yes	Yes
L1CSR0	L1 cache control and status register 0	1010	R/W	Yes	Yes
L1CSR1	L1 cache control and status register 1	1011	R/W	Yes	Yes
BUCSR	Branch Unit Control and Status Register	1013	R/W	Yes	Yes

Table 19. Special Purpose Registers (SPRs) (continued)

Mnemonic	Name	SPR Number	Access	Privileged	e200z Specific
MPU0CSR0	MPU0 configuration register	1014	R/W	Yes	Yes
MMUCFG	MMU/MPU configuration register	1015	Read-only	Yes	Yes
L1FINV0	L1 cache flush and invalidate control register 0	1016	R/W	Yes	Yes
SVR	System Version Register	1023	Read-only	Yes	Yes

1. The Debug Status Register can be read using *mfspr RT,DBSR*. The Debug Status Register cannot be directly written to. Instead, bits in the Debug Status Register corresponding to '1' bits in GPR(RS) can be cleared using *mtspr DBSR,RS*.
2. Undefined on **POR** assertion, unchanged on **external PORESET** assertion.
3. The Machine Check Syndrome Register can be read using *mfspr RT,MCSR*. The Machine Check Syndrome Register cannot be directly written to. Instead, bits in the Machine Check Syndrome Register corresponding to '1' bits in GPR(RS) can be cleared using *mtspr MCSR,RS*.
4. The 64-bit DVC registers are accessed by using the DVC1,2 spr #s for the lower 32 bits, and the DVC1,2U spr #s for the upper 32 bits.

Table 20 shows the state of the *PowerISA 2.06* architected registers and other optional resources immediately following a system reset.

Table 20. Reset settings for e200z4 resources

Resource	System reset setting
Program Counter	p_rstbase[0:29] || 2'b00(1)
GPRs	Unaffected(2)
CR	Unaffected(2)
BUCSR	0x0000_0000
CSRR0	Unaffected(2)
CSRR1	Unaffected(2)
CTR	Unaffected(2)
DAC1	0x0000_0000(3)
DAC2	0x0000_0000(3)
DAC3	0x0000_0000(3)
DAC4	0x0000_0000(3)
DBCR0	0x0000_0000(3)
DBCR1	0x0000_0000(3)
DBCR2	0x0000_0000(3)
DBCR4	0x0000_0000(3)
DBCR5	0x0000_0000(3)
DBCR6	0x0000_0000(3)
DBCR7	0x0000_0000(3)
DBCR8	0x0000_0000(3)
DBSR	0x1000_0000(3)

Table 20. Reset settings for e200z4 resources (continued)

Resource	System reset setting
DDAM	0x0000_0000(3)
DDEAR	Unaffected(2)
DEAR	Unaffected(2)
DEVENT	0x0000_0000(3)
DSRR0	Unaffected(2)
DSRR1	Unaffected(2)
DVC1	Unaffected(2)
DVC2	Unaffected(2)
ESR	0x0000_0000
HID0	0x0000_0000
HID1	0x0000_0000
IAC1	0x0000_0000(3)
IAC2	0x0000_0000(3)
IAC3	0x0000_0000(3)
IAC4	0x0000_0000(3)
IAC5	0x0000_0000(3)
IAC6	0x0000_0000(3)
IAC7	0x0000_0000(3)
IAC8	0x0000_0000(3)
IVPR	Unaffected(2)
LR	Unaffected(2)
L1CFG0, L1CFG1(4)	—
L1CSR0, 1	0x0000_0000
L1FINV0, 1	0x0000_0000
MAS1	Unaffected(2)
MAS2	Unaffected(2)
MAS3	Unaffected(2)
MAS4	Unaffected(2)
MCAR	Unaffected(2)
MCSR	0x0000_0000
MCSRR0	Unaffected(2)
MCSRR1	Unaffected(2)
MMUCFG(4)	—
MPU0CSR0	0x0000_0000
MPU0CFG(4)	—

Table 20. Reset settings for e200z4 resources (continued)

Resource	System reset setting
MSR	0x0000_0000
NPIDR	0x0000_0000
PID0	0x0000_0000
PIR	0x0000_00 || p_cpuid[0:7]1
PVR(4)	—
SPEFSCR	0x0000_0000
SPRG0	Unaffected(2)
SPRG1	Unaffected(2)
SPRG2	Unaffected(2)
SPRG3	Unaffected(2)
SRR0	Unaffected(2)
SRR1	Unaffected(2)
SVR(4)	—
XER	0x0000_0000
IMEMCTL0	22'b0 || p_imem_rstcfg[0] || 4'b0 || p_imem_rstcfg[1:5](5)

1. The levels that determine these bits are set by the factory and may change between revisions of the device.
   Main_Core_0: p_cpuid[0:7] = 0x00
   Main_core_1: p_cpuid[0:7] = 0x01
   Peripheral_Core_2: p_cpuid[0:7] = 0x02
2. Undefined on **POR** assertion, unchanged on **external PORESET** assertion.
3. Reset by processor reset **external PORESET** if DBCR0[EDM]=0, as well as unconditionally by **POR**.
4. Read-only registers.
5. For all three cores (0, 1, 2) p_imem_rstcfg[0:5] = 0x0. Initialize IMEM memories before enabling the corresponding ECC checks in IMEMCTLx.

Table 21. Core configuration inputs

CPU ID	Inputs	Value	Affected registers
Core_0	p_dmem_rstcfg[0:8]	0x0DA	DMEMCTL0
	p_imem_rstcfg[0:5]	0x00	IMEMCTL0
	p_e2e_rstcfg[0:3]	0x5	E2ECTL0
Core_1	p_dmem_rstcfg[0:8]	0x0DA	DMEMCTL0
	p_imem_rstcfg[0:5]	0x00	IMEMCTL0
	p_e2e_rstcfg[0:3]	0x5	E2ECTL0
Core_2	p_dmem_rstcfg[0:8]	0x0DA	DMEMCTL0
	p_imem_rstcfg[0:5]	0x00	IMEMCTL0
	p_e2e_rstcfg[0:3]	0x5	E2ECTL0

7.3 System modules

7.3.1 SIUL2 configuration

The System Integration Unit Lite 2 (SIUL2) controls the MCU pad configuration, ports, general-purpose input and output (GPIO) signals and external interrupts with trigger event configuration.

For details, refer *Chapter 16: System Integration Unit Lite2 (SIUL2)*.

Note: All output pins, whose SIUL2_MSCRn[SMC] = 0, disable their output drivers when the device enters SAFE mode while the internal weak pull-up of GPIO is enabled automatically. Coherently, ME_SAFE_MC.PDO must be set to 1 (default value) when disabling the output buffer.
Each other configuration has no effect on output driver of pin, refer to Table 22.

Table 22. Output buffer configuration

ME_SAFE_MC [PDO]	SIUL2.MSCR_IOn[SMC]	DRUN Mode	SAFE Mode
0 (no safe gating of I/O)	0 (output buffer disabled)	Output buffer enabled	Output buffer enabled
0 (no safe gating of I/O)	1 (output buffer enabled)	Output buffer enabled	Output buffer enabled
1 (output buffer driver disabled in SAFE mode)	0 (output buffer disabled)	Output buffer enabled	Output buffer disabled, internal weak pull-up enabled
1 (output buffer driver disabled in SAFE mode)	1 (output buffer enabled)	Output buffer enabled	Output buffer enabled

7.3.2 Semaphores2 (SEMA42) configuration

The processing shell in platform includes a memory-mapped module (SEMA42) that provides


- Robust hardware support needed in multi-core systems for implementing semaphores
- A simple mechanism to achieve “lock/unlock” operations via a single write access

The hardware semaphores module is an architecture-neutral solution that provides sixteen hardware-enforced gates for SPC58xHx as well as other useful system functions related to the gating mechanisms. The capabilities provided by the hardware semaphore module are currently utilized in dual-core AUTOSAR® implementations and its use is expected to continue in future multi-core ports. The result is a second-generation module implementation known as Semaphores2 or SEMA42.

7.3.3 Crossbar switch

This device contains three crossbar switch modules. *Figure 8* illustrates that they are connected via a cross-lake, which is comprised of intelligent bridging bus gaskets. These bus gaskets handle the traffic which crosses between the shells and do not require any interaction with the user. This dual-crossbar architecture allows all masters to access all slaves across processing shell and streaming shell.

Figure 8. Crossbar switch diagram



The following sections explain how each crossbar switch is configured on this device.

7.3.3.1 Streaming shell crossbar switch (XBAR_0) configuration

This section summarizes how the module has been configured in the chip. For a comprehensive description of the module itself, see the chapter for that module.

Figure 9. Crossbar_0 switch integration




Table 23. Reference links to related information

Topic	Related module	Reference
Full description	Crossbar switch	*Chapter 17: Crossbar switch (XBAR)*
System memory map	—	*Chapter 5: Memory Map*
Clocking	—	*Chapter 26: Clocking*
Crossbar switch master	Cores	*Section 7.2: Core modules*
Crossbar switch slave	Flash memory controller	*Section 3.3.1: Flash memory controller*
Crossbar switch slave	Processor core local memory	*Section 3.2.3: Processor core local RAM*

Table 23. Reference links to related information (continued)

Topic	Related module	Reference
Crossbar switch slave	System RAM	*Section 3.2.1: System SRAM*
Crossbar switch master	Ethernet and FlexRay	*Section 7.8.1: Ethernet configuration*, *Section 7.8.4: FlexRay Configuration*

7.3.3.1.1 Crossbar_0 switch master assignments

This device contains seven masters connected to the computing shell 0 crossbar switch.

The master assignment is shown in *Table 24*.

Table 24. Crossbar_0 switch master assignments

Master module	Physical master port number
z4256n3_1 Instruction AHB	M0
z4256n3_1 Data Bus + Nexus AHB	M1
eDMA_0	M2
AHB Concentrator 0 (Flexray/Ethernet_0)	M3
Ethernet_1	M4
Cross-lake from XBAR_2:S5	M5
Cross-lake from processing shell crossbar XBAR_1:S7	M6

7.3.3.1.2 Crossbar_0 switch slave assignments

This device contains eight slaves connected to the computing shell 0 crossbar switch.

The slave assignment is shown in *Table 25*.

Table 25. Crossbar_0 switch slave assignments

Slave module	Physical slave port number
PFLASHC_0:p0	S0
PFLASHC_1:p1	S1
PRAMC_0 P0	S2
PRAMC_1 P0	S3
PBRIDGE_0	S4
Cross-lake to XBAR_2:M2	S5
Cross-lake to processing shell XBAR_1:M7	S6
Backdoor port to Core 1 local memory	S7

7.3.3.1.3 PRS register reset values

The streaming shell XBAR_0 PRS*n* registers reset to 0x76543210. Note that these registers are read-only.

7.3.3.1.4 MGPCR register reset values

The streaming shell XBAR_0 MGPCRn registers reset to 0x00000001.

7.3.3.2 Processing shell crossbar switch (XBAR_1) configuration

This section summarizes how the module has been configured in the chip. For a comprehensive description of the module itself, see the chapter for that module.

Figure 10. Crossbar_1 switch integration




Table 26. Reference links to related information

Topic	Related module	Reference
Full description	Crossbar switch	*Chapter 17: Crossbar switch (XBAR)*
System memory map	—	*Chapter 5: Memory Map*
Clocking	—	*Chapter 26: Clocking*
Crossbar switch master	Cores	*Section 7.2: Core modules*
Crossbar switch master	DMA and HSM	*Section 7.3.7: DMA controller configuration*
Crossbar switch slave	Processor core local memory	*Section 3.2.3: Processor core local RAM*
Crossbar switch slave	Peripheral bridge	*Chapter 19: Peripheral Bridge (PBRIDGE)*

7.3.3.2.1 Crossbar_1 switch master assignments

This device contains eight masters connected to the computing shell 1 crossbar switch.

The master assignment is shown in *Table 27*.

Table 27. Crossbar_1 switch master assignments

Master module	Physical master port number
z4256n3_2 Instruction AHB	M0
z4256n3_2 Data Bus + Nexus AHB	M1
eDMA_1	M2
z4256n3_0 Instruction AHB	M4
z4256n3_0 Data Bus + Nexus AHB	M5
HSM	M6
Cross lake from Streaming shell 0 XBAR_0:S6	M7

7.3.3.2.2 Crossbar_1 switch slave assignments

This device contains eight slaves connected to the computing shell 1 crossbar switch.

The slave assignment is shown in *Table 28*.

Table 28. Crossbar_1 switch slave assignments

Slave module	Physical slave port number
PFLASHC_1:p0	S0
PFLASHC_0:p1	S1
PRAMC_2	S2
PRAMC_3	S3
PBRIDGE_1	S4
PBRIDGE_2	S5

Table 28. Crossbar_1 switch slave assignments (continued)

Slave module	Physical slave port number
Backdoor XBAR for Core 0 and Core 2 local memory	S6
Cross lake to Streaming shell XBAR_0:M6	S7

7.3.3.2.3 PRS register reset values

The processing shell XBAR_1 PRS*n* registers reset to 0x76315420. Note that these registers are read-only.

7.3.3.2.4 MGPCR register reset values

The processing shell XBAR_1 MGPCRn registers reset to 0x00000001.

7.3.3.3 Streaming shell crossbar switch (XBAR_2) configuration

This section summarizes how the module has been configured in the chip. For a comprehensive description of the module itself, see the chapter for that module.

Figure 11. Crossbar_2 switch integration




Table 29. Reference links to related information

Topic	Related module	Reference
Full description	Crossbar switch	*Chapter 17: Crossbar switch (XBAR)*
System memory map	—	*Chapter 5: Memory Map*

7.3.3.3.1 Crossbar_2 switch master assignments

This device contains four masters connected to the computing shell 2 crossbar switch.

The master assignment is shown in *Table 30*.

Table 30. Crossbar_2 switch master assignments

Master module	Physical master port number
SDMMC	M1
Cross-lake from XBAR_0:S5	M2

7.3.3.3.2 Crossbar_2 switch slave assignments

This device contains six slaves connected to the computing shell 2 crossbar switch.

The slave assignment is shown in *Table 31*.

Table 31. Crossbar_2 switch slave assignments

Slave module	Physical slave port number
Octal SPI	S1
SDMMC Slave	S2
PRAMC_0 Port 1	S3
PRAMC_1 Port 1	S4
Cross-lake to XBAR_0:M5	S5

7.3.3.3.3 PRS register reset values

The processing shell XBAR_2 PRS*n* registers reset to 0x76543021. Note that these registers are read-only.

7.3.3.3.4 MGPCR register reset values

The processing shell XBAR_2 MGPCRn registers reset to 0x00000001.

7.3.3.4 OctalSPI crossbar switch configuration

This section summarizes how the module has been configured in the chip. For a comprehensive description of the module itself, see the chapter for that module.

7.3.3.4.1 OctalSPI crossbar switch master assignments

The master assignment is shown in *Table 32*.

Table 32. OctalSPI crossbar switch master assignments

Master module	Physical master port number
OctalSPI port S1 on Crossbar_2	M0

7.3.3.4.2 OctalSPI crossbar switch slave assignments

The slave assignment is shown in *Table 33*.

Table 33. OctalSPI crossbar switch slave assignments

Slave module	Physical slave port number
OctalSPI_1 register and memory map region	S0
OctalSPI_2 register and memory map region	S1
OctalSPI_1 delay block	S2
OctalSPI_2 delay block	S3
OctalSPI IO Manager	S4

7.3.3.5 AHB Master ID Assignments

Table 34. AHB Master ID Assignments

SMPU logical bus master number	Bus master
0	Core0 (z42560n3_0)
1	Core1 (z4256n3_1)
2	Core2 (z4256n3_2)
3	eDMA_0
4	Ethernet_0
5	FlexRay_0
6	SDMMC
8	Core0 Debug
9	Core1 Debug
10	Core2 Debug
11	eDMA_1
12	—
13	Ethernet_1
14	HSM
15	—

7.3.4 System Memory Protection Unit (SMPU) configuration

This chip contains four instances of the System Memory Protection Unit (SMPU):

- SMPU_0 for the streaming shell XBAR_0
- SMPU_1 for the processing shell
- SMPU_2 for the streaming shell XBAR_2
- SMPU_3 for the backdoor XBAR

The following sections explain how SMPU_0, SMPU_1, SMPU_2 and SMPU_3 are configured on this chip.


Table 35. Reference links to related information

Topic	Related module	Reference
Full description	System Memory Protection Unit (SMPU)	*Chapter 20: System Memory Protection Unit (SMPU)*
System memory map	—	*Chapter 5: Memory Map*
Clocking	—	*Chapter 26: Clocking*
Power management	—	*Chapter 10: Power management*

7.3.4.1 SMPU0 configuration

This section summarizes how the module instance has been configured in the chip. For a comprehensive description of the module itself, see the chapter for that module.

Figure 12. SMPU0 configuration



7.3.4.1.1 SMPU0 logical bus master assignments

The logical bus master assignments for the SMPU0 are present in *Chapter 7: Device configuration*, *Section 7.3.3.5: AHB Master ID Assignments*.

7.3.4.1.2 Number of region descriptors supported by SMPU0

This instance of the SMPU module supports a maximum of twenty-four region descriptors.

7.3.4.1.3 RGD_WORD2 formats supported by SMPU0

For RGD_WORD2, this instance of the SMPU module supports only the FMT0 format. The RGD_WORD3[FMT] field is read-only with a fixed value of 0 and only RGD_WORD2_FMT0 applies.


7.3.4.1.4 Master Access permissions for SMPU0

All masters are allowed to access the SMPU0 registers. It is also required that the core be in supervisor mode.

7.3.4.2 SMPU1 configuration

This section summarizes how the module instance has been configured in the chip. For a comprehensive description of the module itself, see the chapter for that module.

Figure 13. SMPU1 configuration



7.3.4.2.1 SMPU1 logical bus master assignments

The logical bus master assignments for the SMPU1 are present in *Chapter 7: Device configuration*, *Section 7.3.3.5: AHB Master ID Assignments*.

7.3.4.2.2 Number of region descriptors supported by SMPU1

This instance of the SMPU module supports a maximum of twenty-four region descriptors.

7.3.4.2.3 RGD_WORD2 formats supported by SMPU1

For RGD_WORD2, this instance of the SMPU module supports only the FMT0 format. The RGD_WORD3[FMT] field is read-only with a fixed value of 0 and only RGD_WORD2_FMT0 applies.


7.3.4.2.4 Master Access permissions for SMPU1

All masters are allowed to access the SMPU1 registers. It is also required that the core be in supervisor mode.

7.3.4.3 SMPU2 configuration

This section summarizes how the module instance has been configured in the chip. For a comprehensive description of the module itself, see the chapter for that module.

Figure 14. SMPU2 configuration



7.3.4.3.1 SMPU2 logical bus master assignments

The logical bus master assignments for the SMPU2 are present in *Chapter 7: Device configuration*, *Section 7.3.3.5: AHB Master ID Assignments*.

7.3.4.3.2 Number of region descriptors supported by SMPU2

This instance of the SMPU module supports a maximum of sixteen region descriptors.

7.3.4.3.3 RGD_WORD2 formats supported by SMPU2

For RGD_WORD2, this instance of the SMPU module supports only the FMT0 format. The RGD_WORD3[FMT] field is read-only with a fixed value of 0 and only RGD_WORD2_FMT0 applies.


7.3.4.3.4 Master Access permissions for SMPU2

All masters are allowed to access the SMPU2 registers. It is also required that the core be in supervisor mode.

7.3.4.4 SMPU3 configuration

This section summarizes how the module instance has been configured in the chip. For a comprehensive description of the module itself, see the chapter for that module.

Figure 15. SMPU3 configuration



7.3.4.4.1 SMPU3 logical bus master assignments

The logical bus master assignments for the SMPU3 are present in *Chapter 7: Device configuration*, *Section 7.3.3.5: AHB Master ID Assignments*.

7.3.4.4.2 Number of region descriptors supported by SMPU3

This instance of the SMPU module supports a maximum of four region descriptors.

7.3.4.4.3 RGD_WORD2 formats supported by SMPU3

For RGD_WORD2, this instance of the SMPU module supports only the FMT0 format. The RGD_WORD3[FMT] field is read-only with a fixed value of 0 and only RGD_WORD2_FMT0 applies.

7.3.4.4.4 Master Access permissions for SMPU3

All masters are allowed to access the SMPU3 registers. It is also required that the core be in supervisor mode.

7.3.5 Peripheral bridge configuration

This section summarizes how the module has been configured in the chip. For a comprehensive description of the module itself, see the module's dedicated chapter.

Figure 16. Peripheral bridge configuration




Table 36. Reference links to related information

Topic	Related module	Reference
Full description	Peripheral bridge	*Chapter 19: Peripheral Bridge (PBRIDGE)*
System memory map	—	*Chapter 5: Memory Map*
Clocking	—	*Chapter 26: Clocking*
Crossbar switch	Crossbar switch	*Section 7.3.3: Crossbar switch*

7.3.5.1 Peripheral bridge instantiation

This device contains three identical peripheral bridges.

7.3.5.2 Memory maps

The peripheral bridges are used to access the registers of most of the modules on this device. See *Chapter 5: Memory Map* for the memory slot assignment for each module.

7.3.5.3 MPR registers

Each of the three peripheral bridges supports up to sixteen crossbar switch masters, each assigned to a MPROT*n* field in the MPRA-B registers. However, fewer are supported on this device. See *Section 7.3.3: Crossbar switch* for details of the master port assignments for this device.

7.3.5.4 PACR/OPACR registers

The peripherals attached to the peripheral bridges each assigned to a PACR*n* or OPACR*n* field within the PACRA-H/OPACRA-AF registers. However, fewer peripherals are supported on this device. See *Chapter 5: Memory Map* for details of the peripheral slot assignments for this device. Unused PACR*n* fields are reserved.

7.3.6 Interrupt controller (INTC) configuration

7.3.6.1 INTC configurable parameters

The INTC on this chip supports three processors—the safety core, the processing core and the streaming core.

7.3.6.2 Interrupt channel map

Table 37 defines the interrupt sources for the INTC on this chip. All IRQ numbers not specifically listed are not used.

Table 37. Interrupt sources

Number	Description	Register bit
0	Software interrupt flag 0	INTC_SSCIR0_3[CLR0]
1	Software interrupt flag 1	INTC_SSCIR0_3[CLR1]
2	Software interrupt flag 2	INTC_SSCIR0_3[CLR2]
3	Software interrupt flag 3	INTC_SSCIR0_3[CLR3]

Table 37. Interrupt sources (continued)

Number	Description	Register bit
4	Software interrupt flag 4	INTC_SSCIR4_7[CLR4]
5	Software interrupt flag 5	INTC_SSCIR4_7[CLR5]
6	Software interrupt flag 6	INTC_SSCIR4_7[CLR6]
7	Software interrupt flag 7	INTC_SSCIR4_7[CLR7]
8	Software interrupt flag 8	INTC_SSCIR8_11[CLR8]
9	Software interrupt flag 9	INTC_SSCIR8_11[CLR9]
10	Software interrupt flag 10	INTC_SSCIR8_11[CLR10]
11	Software interrupt flag 11	INTC_SSCIR8_11[CLR11]
12	Software interrupt flag 12	INTC_SSCIR12_15[CLR12]
13	Software interrupt flag 13	INTC_SSCIR12_15[CLR13]
14	Software interrupt flag 14	INTC_SSCIR12_15[CLR14]
15	Software interrupt flag 15	INTC_SSCIR12_15[CLR15]
16	Software interrupt flag 16	INTC_SSCIR16_19[CLR16]
17	Software interrupt flag 17	INTC_SSCIR16_19[CLR17]
18	Software interrupt flag 18	INTC_SSCIR16_19[CLR18]
19	Software interrupt flag 19	INTC_SSCIR16_19[CLR19]
20	Software interrupt flag 20	INTC_SSCIR20_23[CLR20]
21	Software interrupt flag 21	INTC_SSCIR20_23[CLR21]
22	Software interrupt flag 22	INTC_SSCIR20_23[CLR22]
23	Software interrupt flag 23	INTC_SSCIR20_23[CLR23]
24	Software interrupt flag 24	INTC_SSCIR24_27[CLR24]
25	Software interrupt flag 25	INTC_SSCIR24_27[CLR25]
26	Software interrupt flag 26	INTC_SSCIR24_27[CLR26]
27	Software interrupt flag 27	INTC_SSCIR24_27[CLR27]
28	Software interrupt flag 28	INTC_SSCIR28_31[CLR28]
29	Software interrupt flag 29	INTC_SSCIR28_31[CLR29]
30	Software interrupt flag 30	INTC_SSCIR28_31[CLR30]
31	Software interrupt flag 31	INTC_SSCIR28_31[CLR31]
32	Watchdog timer 0 (SWT_0)	SWT_0_IR[TIF]
33	Watchdog timer 1 (SWT_1)	SWT_1_IR[TIF]
34	Watchdog timer 2 (SWT_2)	SWT_2_IR[TIF]
35	Watchdog timer 3 (SWT_3)	SWT_3_IR[TIF]

Table 37. Interrupt sources (continued)

Number	Description	Register bit
36	Platform periodic timer 0 (STM_0)	STM_0_CIR0[CIF]
37		STM_0_CIR1[CIF]
38		STM_0_CIR2[CIF]
39		STM_0_CIR3[CIF]
40	Platform periodic timer 1 (STM_1)	STM_1_CIR0[CIF]
41		STM_1_CIR1[CIF]
42		STM_1_CIR2[CIF]
43		STM_1_CIR3[CIF]
44	Platform periodic timer 2 (STM_2)	STM_2_CIR0[CIF]
45		STM_2_CIR1[CIF]
46		STM_2_CIR2[CIF]
47		STM_2_CIR3[CIF]
48–51	Reserved	—
52	eDMA Combined Channel Error Flags 0 - 95	DMA_1_ERRL[INT0 - INT31] :OR: DMA_1_ERRH[INT32 - INT63] :OR: DMA_0_ERRL[INT0 - INT31]
53	Enhanced Direct Memory Access 1 (eDMA_1)	DMA_1_INTL[INT0]
54		DMA_1_INTL[INT1]
55		DMA_1_INTL[INT2]
56		DMA_1_INTL[INT3]
57		DMA_1_INTL[INT4]
58		DMA_1_INTL[INT5]
59		DMA_1_INTL[INT6]
60		DMA_1_INTL[INT7]
61		DMA_1_INTL[INT8]
62		DMA_1_INTL[INT9]
63		DMA_1_INTL[INT10]
64		DMA_1_INTL[INT11]
65		DMA_1_INTL[INT12]
66		DMA_1_INTL[INT13]

Table 37. Interrupt sources (continued)

Number	Description	Register bit
67	Enhanced Direct Memory Access 1 (eDMA_1)	DMA_1_INTL[INT14]
68		DMA_1_INTL[INT15]
69		DMA_1_INTL[INT16]
70		DMA_1_INTL[INT17]
71		DMA_1_INTL[INT18]
72		DMA_1_INTL[INT19]
73		DMA_1_INTL[INT20]
74		DMA_1_INTL[INT21]
75		DMA_1_INTL[INT22]
76		DMA_1_INTL[INT23]
77		DMA_1_INTL[INT24]
78		DMA_1_INTL[INT25]
79		DMA_1_INTL[INT26]
80		DMA_1_INTL[INT27]
81		DMA_1_INTL[INT28]
82		DMA_1_INTL[INT29]
83		DMA_1_INTL[INT30]
84		DMA_1_INTL[INT31]
85		DMA_1_INTH[INT32]
86		DMA_1_INTH[INT33]
87		DMA_1_INTH[INT34]
88		DMA_1_INTH[INT35]
89		DMA_1_INTH[INT36]
90		DMA_1_INTH[INT37]
91		DMA_1_INTH[INT38]
92		DMA_1_INTH[INT39]
93		DMA_1_INTH[INT40]
94		DMA_1_INTH[INT41]
95		DMA_1_INTH[INT42]
96		DMA_1_INTH[INT43]
97		DMA_1_INTH[INT44]
98		DMA_1_INTH[INT45]
99		DMA_1_INTH[INT46]
100		DMA_1_INTH[INT47]

Table 37. Interrupt sources (continued)

Number	Description	Register bit
101	Enhanced Direct Memory Access 1 (eDMA_1)	DMA_1_INTH[INT48]
102		DMA_1_INTH[INT49]
103		DMA_1_INTH[INT50]
104		DMA_1_INTH[INT51]
105		DMA_1_INTH[INT52]
106		DMA_1_INTH[INT53]
107		DMA_1_INTH[INT54]
108		DMA_1_INTH[INT55]
109		DMA_1_INTH[INT56]
110		DMA_1_INTH[INT57]
111		DMA_1_INTH[INT58]
112		DMA_1_INTH[INT59]
113		DMA_1_INTH[INT60]
114		DMA_1_INTH[INT61]
115		DMA_1_INTH[INT62]
116		DMA_1_INTH[INT63]
117	Enhanced Direct Memory Access 0 (eDMA_0)	DMA_0_INTL[INT0]
118		DMA_0_INTL[INT1]
119		DMA_0_INTL[INT2]
120		DMA_0_INTL[INT3]
121		DMA_0_INTL[INT4]
122		DMA_0_INTL[INT5]
123		DMA_0_INTL[INT6]
124		DMA_0_INTL[INT7]
125		DMA_0_INTL[INT8]
126		DMA_0_INTL[INT9]
127		DMA_0_INTL[INT10]
128		DMA_0_INTL[INT11]
129		DMA_0_INTL[INT12]
130		DMA_0_INTL[INT13]
131		DMA_0_INTL[INT14]
132		DMA_0_INTL[INT15]
133–179	Reserved	—

Table 37. Interrupt sources (continued)

Number	Description	Register bit
180	GST	ARC_0_CMP_0
181		ARC_0_CMP_1
182		ARC_0_CMP_2
183		ARC_0_CMP_3
184		ARC_0_OV
185	Flash controller Prog/Erase/Suspend IRQ	MCR[DONE]
186	OctalSPI 1	IT_OSPI(1)
187		IT_TO
188		IT_SM
189		IT_FT
190		IT_TC
191		IT_TE
192	OctalSPI 2	IT_OSPI(1)
193		IT_TO
194		IT_SM
195		IT_FT
196		IT_TC
197		IT_TE
198–199	Reserved	—
200	Ethernet 1	CMU_18_ETH1_50M_125M
201		sbd_perch_tx_intr_o[0]
202		sbd_perch_tx_intr_o[1]
203		sbd_perch_tx_intr_o[2]
204		sbd_perch_rx_intr_o[0]
205		sbd_perch_rx_intr_o[1]
206		sbd_perch_rx_intr_o[2]
207	Reserved	—

Table 37. Interrupt sources (continued)

Number	Description	Register bit
208	Ethernet 0	sbd_perch_tx_intr_o[0]
209		sbd_perch_tx_intr_o[1]
210		sbd_perch_rx_intr_o[0]
211		sbd_perch_rx_intr_o[1]
212		sbd_intr_o combined interrupts from all EQOS sources
213		pmt_intr_o
214		lpi_intr_o
215		mdio_trans_intr
216		sbd_sfty_ce_intr_o
217		sbd_sfty_ue_intr_o
218	Ethernet 1	sbd_intr_o] combined interrupts from all EQOS sources
219		pmt_intr_o
220		lpi_intr_o
221		mdio_trans_intr
222		sbd_sfty_ce_intr_o
223		sbd_sfty_ue_intr_o
224	Real Time Counter (RTC/API)	RTC
225		API wakeup
226	Periodic Interrupt Timer 0 (PIT_0)	PIT_0_TFLG0[TIF]
227		PIT_0_TFLG1[TIF]
228		PIT_0_TFLG2[TIF]
229		PIT_0_TFLG3[TIF]
230		PIT_0_TFLG4[TIF]
231		PIT_0_TFLG5[TIF]
232		PIT_0_TFLG6[TIF]
233		PIT_0_TFLG7[TIF]
234–238	Reserved	—
239	Periodic Interrupt Timer 0 (PIT_0)	PIT_0_RTI_TFLG[TIF]
240	Periodic Interrupt Timer 1 (PIT_1)	PIT_1_TFLG0[TIF]
241		PIT_1_TFLG1[TIF]
242	XOSC counter	XOSC_CTL[I_OSC]
243	SIUL External Interrupt 0–7	SIUL2_DISR0[EIF0–EIF7] (EXT_INT 0 signal)
244	SIUL External Interrupt 8–15	SIUL2_DISR0[EIF8–EIF15] (EXT_INT 1 signal)

Table 37. Interrupt sources (continued)

Number	Description	Register bit
245	SIUL External Interrupt 16–23	SIUL2_DISR0[EIF16–EIF23] (EXT_INT 2 signal)
246	SIUL External Interrupt 24–31	SIUL2_DISR0[EIF24–EIF31] (EXT_INT 3 signal)
247	WakeUp unit 0 (WKPU)	WakeUp_IRQ_0
248		WakeUp_IRQ_1
249		WakeUp_IRQ_2
250		WakeUp_IRQ_3
251	Magic Carpet Module - ME 0	ME_IS[I_SAFE]
252	Magic Carpet Module - ME 1	ME_IS[I_MTC]
253	Magic Carpet Module - ME 2	ME_IS[I_IMODE]
254	Magic Carpet Module - ME 3	ME_IS[I_ICONF]
255	Magic Carpet Module - RGM 0	MC_RGM Functional and destructive reset alternate event interrupt
256–258	Reserved	—
259	Serial Peripheral Interface 0 (DSPI_0)	DSPI_0_SR[TFUF] :OR: DSPI_0_SR[RFOF] :OR: DSPI_0_SR[TFIWF]
260		DSPI_0_SR[EOQF]
261		DSPI_0_SR[TFFF]
262		DSPI_0_SR[TCF]
263		DSPI_0_SR[RFDF]
264		DSPI_0_SR[CMD_TCF]
265		DSPI_0_SR[CMDFFF]
266		DSPI_0_SR[SPEF]
267	Reserved	—
268	Serial Peripheral Interface 1 (DSPI_1)	DSPI_1_SR[TFUF] :OR: DSPI_1_SR[RFOF] :OR: DSPI_1_SR[TFIWF]
269		DSPI_1_SR[EOQF]
270		DSPI_1_SR[TFFF]
271		DSPI_1_SR[TCF]
272		DSPI_1_SR[RFDF]
273		DSPI_1_SR[CMD_TCF]
274		DSPI_1_SR[CMDFFF]
275		DSPI_1_SR[SPEF]
276	Reserved	—

Table 37. Interrupt sources (continued)

Number	Description	Register bit
277	Serial Peripheral Interface 2 (DSPI_2)	DSPI_2_SR[TFUF] :OR: DSPI_2_SR[RFOF] :OR: DSPI_2_SR[TFIWF]
278		DSPI_2_SR[EOQF]
279		DSPI_2_SR[TFFF]
280		DSPI_2_SR[TCF]
281		DSPI_2_SR[RFDF]
282		DSPI_2_SR[CMD_TCF]
283		DSPI_2_SR[CMDFFF]
284		DSPI_2_SR[SPEF]
285	Reserved	—
286	Serial Peripheral Interface 3 (DSPI_3)	DSPI_3_SR[TFUF] :OR: DSPI_3_SR[RFOF] :OR: DSPI_3_SR[TFIWF]
287		DSPI_3_SR[EOQF]
288		DSPI_3_SR[TFFF]
289		DSPI_3_SR[TCF]
290		DSPI_3_SR[RFDF]
291		DSPI_3_SR[CMD_TCF]
292		DSPI_3_SR[CMDFFF]
293		DSPI_3_SR[SPEF]
294	Reserved	—
295	Serial Peripheral Interface 4 (DSPI_4)	DSPI_4_SR[TFUF] :OR: DSPI_4_SR[RFOF] :OR: DSPI_4_SR[TFIWF]
296		DSPI_4_SR[EOQF]
297		DSPI_4_SR[TFFF]
298		DSPI_4_SR[TCF]
299		DSPI_4_SR[RFDF]
300		DSPI_4_SR[CMD_TCF]
301		DSPI_4_SR[CMDFFF]
302		DSPI_4_SR[SPEF]
303		DSPI_4_SR[DDIF]

Table 37. Interrupt sources (continued)

Number	Description	Register bit
304	Serial Peripheral Interface 5 (DSPI_5)	DSPI_5_SR[TFUF] :OR: DSPI_5_SR[RFOF] :OR: DSPI_5_SR[TFIWF]
305		DSPI_5_SR[EOQF]
306		DSPI_5_SR[TFFF]
307		DSPI_5_SR[TCF]
308		DSPI_5_SR[RFDF]
309		DSPI_5_SR[CMD_TCF]
310		DSPI_5_SR[CMDFFF]
311		DSPI_5_SR[SPEF]
312		DSPI_5_SR[DDIF]
313	Serial Peripheral Interface 6 (DSPI_6)	DSPI_6_SR[TFUF] :OR: DSPI_6_SR[RFOF] :OR: DSPI_6_SR[TFIWF]
314		DSPI_6_SR[EOQF]
315		DSPI_6_SR[TFFF]
316		DSPI_6_SR[TCF]
317		DSPI_6_SR[RFDF]
318		DSPI_6_SR[CMD_TCF]
319		DSPI_6_SR[CMDFFF]
320		DSPI_6_SR[SPEF]
321	Reserved	—
322	Serial Peripheral Interface 7 (DSPI_7)	DSPI_7_SR[TFUF] :OR: DSPI_7_SR[RFOF] :OR: DSPI_7_SR[TFIWF]
323		DSPI_7_SR[EOQF]
324		DSPI_7_SR[TFFF]
325		DSPI_7_SR[TCF]
326		DSPI_7_SR[RFDF]
327		DSPI_7_SR[CMD_TCF]
328		DSPI_7_SR[CMDFFF]
329		DSPI_7_SR[SPEF]
330	Reserved	—

Table 37. Interrupt sources (continued)

Number	Description	Register bit
331	Serial Peripheral Interface 8 (DSPI_8)	DSPI_8_SR[TFUF] :OR: DSPI_8_SR[RFOF] :OR: DSPI_8_SR[TFIWF]
332		DSPI_8_SR[EOQF]
333		DSPI_8_SR[TFFF]
334		DSPI_8_SR[TCF]
335		DSPI_8_SR[RFDF]
336		DSPI_8_SR[CMD_TCF]
337		DSPI_8_SR[CMDFFF]
338		DSPI_8_SR[SPEF]
339	Reserved	—
340	Serial Peripheral Interface 9 (DSPI_9)	DSPI_9_SR[TFUF] :OR: DSPI_9_SR[RFOF] :OR: DSPI_9_SR[TFIWF]
341		DSPI_9_SR[EOQF]
342		DSPI_9_SR[TFFF]
343		DSPI_9_SR[TCF]
344		DSPI_9_SR[RFDF]
345		DSPI_9_SR[CMD_TCF]
346		DSPI_9_SR[CMDFFF]
347		DSPI_9_SR[SPEF]
348	Reserved	—
349	Serial Peripheral Interface LP (DSPI_LP)	DSPI_LP_SR[TFUF] :OR: DSPI_LP_SR[RFOF] :OR: DSPI_LP_SR[TFIWF]
350		DSPI_LP_SR[EOQF]
351		DSPI_LP_SR[TFFF]
352		DSPI_LP_SR[TCF]
353		DSPI_LP_SR[RFDF]
354		DSPI_LP_SR[CMD_TCF]
355		DSPI_LP_SR[CMDFFF]
356		DSPI_LP_SR[SPEF]
357		DSPI_LP_SR[DDIF]
358–375	Reserved	—
376	UART/LIN 0 (LINFlexD_0)	LINFlexD_0_RX
377		LINFlexD_0_TX
378		LINFlexD_0_ERR

Table 37. Interrupt sources (continued)

Number	Description	Register bit
379	Reserved	—
380	UART/LIN 1 (LINFlexD_1)	LINFlexD_1_RX
381		LINFlexD_1_TX
382		LINFlexD_1_ERR
383	Reserved	—
384	UART/LIN 2 (LINFlexD_2)	LINFlexD_2_RX
385		LINFlexD_2_TXI
386		LINFlexD_2_ERR
387	Reserved	—
388	UART/LIN 3 (LINFlexD_3)	LINFlexD_3_RX
389		LINFlexD_3_TX
390		LINFlexD_3_ERR
391	Reserved	—
392	UART/LIN 4 (LINFlexD_4)	LINFlexD_4_RX
393		LINFlexD_4_TX
394		LINFlexD_4_ERR
395	Reserved	—
396	UART/LIN 5 (LINFlexD_5)	LINFlexD_5_RX
397		LINFlexD_5_TX
398		LINFlexD_5_ERR
399	Reserved	—
400	UART/LIN 6 (LINFlexD_6)	LINFlexD_6_RX
401		LINFlexD_6_TX
402		LINFlexD_6_ERR
403	Reserved	—
404	UART/LIN 7 (LINFlexD_7)	LINFlexD_7_RX
405		LINFlexD_7_TX
406		LINFlexD_7_ERR
407	Reserved	—
408	UART/LIN 8 (LINFlexD_8)	LINFlexD_8_RX
409		LINFlexD_8_TX
410		LINFlexD_8_ERR
411	Reserved	—

Table 37. Interrupt sources (continued)

Number	Description	Register bit
412	UART/LIN 9 (LINFlexD_9)	LINFlexD_9_RX
413		LINFlexD_9_TX
414		LINFlexD_9_ERR
415	Reserved	—
416	UART/LIN 10 (LINFlexD_10)	LINFlexD_10_RX
417		LINFlexD_10_TX
418		LINFlexD_10_ERR
419	Reserved	—
420	UART/LIN 11 (LINFlexD_11)	LINFlexD_11_RX
421		LINFlexD_11_TX
422		LINFlexD_11_ERR
423	Reserved	—
424	UART/LIN 12 (LINFlexD_12)	LINFlexD_12_RX
425		LINFlexD_12_TXI
426		LINFlexD_12_ERR
427	Reserved	—
428	UART/LIN 13 (LINFlexD_13)	LINFlexD_13_RX
429		LINFlexD_13_TX
430		LINFlexD_13_ERR
431	Reserved	—
432	UART/LIN 14 (LINFlexD_14)	LINFlexD_14_RX
433		LINFlexD_14_TX
434		LINFlexD_14_ERR
435	Reserved	—
436	UART/LIN 15 (LINFlexD_15)	LINFlexD_15_RX
437		LINFlexD_15_TX
438		LINFlexD_15_ERR
439	Reserved	—
440	UART/LIN 16 (LINFlexD_16)	LINFlexD_16_RX
441		LINFlexD_16_TX
442		LINFlexD_16_ERR
443	Reserved	—
444	UART/LIN 17 (LINFlexD_17)	LINFlexD_17_RX
445		LINFlexD_17_TX
446		LINFlexD_17_ERR

Table 37. Interrupt sources (continued)

Number	Description	Register bit
447	Reserved	—
448	I2C_0	I2C0_SR[IBAL] :OR: I2C0_SR[TCF] :OR: I2C0_SR[IAAS]
449	I2C_1	I2C1_SR[IBAL] :OR: I2C1_SR[TCF] :OR: I2C1_SR[IAAS]
450	I2C_2	I2C2_SR[IBAL] :OR: I2C2_SR[TCF] :OR: I2C2_SR[IAAS]
451	I2C_3	I2C3_SR[IBAL] :OR: I2C3_SR[TCF] :OR: I2C3_SR[IAAS]
452	Reserved	—
453	FlexRay_0	FR_0_LRNEIF :OR: FR_0_DNREIF
454		FR_0_LRCEIF :OR: FR_0_DRCEIF
455		FR_0_FNEAIF
456		FR_0_FNEBIF
457		FR_0_WUPIF
458		FR_0_PRIF
459		FR_0_CHIF
460		FR_0_TBIF
461		FR_0_RBIF
462		FR_0_MIF
463	WakeUp unit 1	WakeUp_IRQ_0
464		WakeUp_IRQ_1
465		WakeUp_IRQ_2
466		WakeUp_IRQ_3
467–476	Reserved	—
477	Power Monitor Unit	OR-ed GR_S voltage detector flags
478	Power management Unit (temperature sensor)	OR-ed EPR_TD temperature detector flags
479	XOSC32k counter	counter expired
480–487	Reserved	—
488	FCCU	FCCU_IRQ_STAT[ALRM_STAT]
489		FCCU_IRQ_STAT[CFG_TO_STAT]
490–493	Reserved	—
494	STCU	STCU_RUNSW[LBIE]
495		STCU_RUNSW[MBIE]

Table 37. Interrupt sources (continued)

Number	Description	Register bit
496	HSM	HSM2HTIE[0]
497		HSM2HTIE[1]
498		HSM2HTIE[2]
499		HSM2HTIE[3]
500		HSM2HTIE[4]
501		HSM2HTIE[5]
502		HSM2HTIE[6]
503		HSM2HTIE[7]
504		HSM2HTIE[8]
505		HSM2HTIE[9]
506		HSM2HTIE[10]
507		HSM2HTIE[11]
508		HSM2HTIE[12]
509		HSM2HTIE[13]
510		HSM2HTIE[14]
511		HSM2HTIE[15]
512		HSM2HTIE[16]
513		HSM2HTIE[17]
514		HSM2HTIE[18]
515		HSM2HTIE[19]
516		HSM2HTIE[20]
517		HSM2HTIE[21]
518		HSM2HTIE[22]
519		HSM2HTIE[23]
520		HSM2HTIE[24]
521		HSM2HTIE[25]
522		HSM2HTIE[26]
523		HSM2HTIE[27]
524		HSM2HTIE[28]
525		HSM2HTIE[29]
526		HSM2HTIE[30]
527		HSM2HTIE[31]

Table 37. Interrupt sources (continued)

Number	Description	Register bit
528	SAR_ADC_12bit_0	combined interrupt signal: SARADC12_0 [NEOC] :OR: SARADC12_0 [NECH] :OR: SARADC12_0 [JEOC] :OR: SARADC12_0 [JECH]:OR: SARADC12_0 [WDGxL] :OR: SARADC12_0 [WDGxH]
529	SAR_ADC_12bit_1	combined interrupt signal: SARADC12_1 [NEOC] :OR: SARADC12_1 [NECH] :OR: SARADC12_1 [JEOC] :OR: SARADC12_1 [JECH]:OR: SARADC12_1 [WDGxL] :OR: SARADC12_1 [WDGxH]
530	SAR_ADC_12bit_2	combined interrupt signal: SARADC12_2 [NEOC] :OR: SARADC12_2 [NECH] :OR: SARADC12_2 [JEOC] :OR: SARADC12_2 [JECH]:OR: SARADC12_2 [WDGxL] :OR: SARADC12_2 [WDGxH]
531	SAR_ADC_12bit_3	combined interrupt signal: SARADC12_3 [NEOC] :OR: SARADC12_3 [NECH] :OR: SARADC12_3 [JEOC] :OR: SARADC12_3 [JECH]:OR: SARADC12_3 [WDGxL] :OR: SARADC12_3 [WDGxH]
532–542	Reserved	—
543	SAR_ADC_12bit_SUPERVISOR	combined interrupt signal: SARADC12_SV [NEOC] :OR: SARADC12_SV [NECH] :OR: SARADC12_SV [JEOC] :OR: SARADC12_SV [JECH]:OR: SARADC12_SV [EOCTU] :OR: SARADC12_SV [WDGxL] :OR: SARADC12_SV [WDGxH]
544–556	Reserved	—
557	SAR_ADC_10bit_STDBY	combined interrupt signal: SARADC10_SB [NEOC] :OR: SARADC10_SB [NECH] :OR: SARADC10_SB [JEOC] :OR: SARADC10_SB [JECH]:OR: SARADC10_SB [WDGxL] :OR: SARADC10_SB [WDGxH]
558–673	Reserved	—
674	JTAGM	JTAGM_SR[SPU_INT] :OR: JTAGM_SR[IDLE]

Table 37. Interrupt sources (continued)

Number	Description	Register bit
675	JDC	JDC_MSR[JIN_INT] :OR: JDC_MSR[JOUT_INT]
676–685	Reserved	—
686	CAN_SUB_0_M_CAN_0	Line 0 combined interrupt CAN_SUBSYSTEM_0: (M_CAN_0_IR[0] & ~M_CAN_0_ILS[0]):OR: ... :OR: (M_CAN_0_IR[11] & ~M_CAN_0_ILS[11]) :OR: (M_CAN_0_IR[13] & ~M_CAN_0_ILS[13]) :OR: … :OR: (M_CAN_0_IR[31] & ~M_CAN_0_ILS[31])
687		Line 1 combined interrupt CAN_SUBSYSTEM_0: (M_CAN_0_IR[0] & M_CAN_0_ILS[0]):OR: ... :OR: (M_CAN_0_IR[11] & M_CAN_0_ILS[11]) :OR: (M_CAN_0_IR[13] & M_CAN_0_ILS[13]) :OR: … :OR: (M_CAN_0_IR[31] & M_CAN_0_ILS[31])
688	CAN_SUB_0_M_CAN_1	Line 0 combined interrupt CAN_SUBSYSTEM_0: (M_CAN_1_IR[0] & ~M_CAN_1_ILS[0]):OR: ... :OR: (M_CAN_1_IR[11] & ~M_CAN_1_ILS[11]) :OR: (M_CAN_1_IR[13] & ~M_CAN_1_ILS[13]) :OR: … :OR: (M_CAN_1_IR[31] & ~M_CAN_1_ILS[31])
689		Line 1 combined interrupt CAN_SUBSYSTEM_0: (M_CAN_1_IR[0] & M_CAN_1_ILS[0]):OR: ... :OR: (M_CAN_1_IR[11] & M_CAN_1_ILS[11]) :OR: (M_CAN_1_IR[13] & M_CAN_1_ILS[13]) :OR: … :OR: (M_CAN_1_IR[31] & M_CAN_1_ILS[31])

Table 37. Interrupt sources (continued)

Number	Description	Register bit
690	CAN_SUB_0_M_CAN_2	Line 0 combined interrupt CAN_SUBSYSTEM_0: (M_CAN_2_IR[0] & ~M_CAN_2_ILS[0]):OR: ... :OR: (M_CAN_2_IR[11] & ~M_CAN_2_ILS[11]) :OR: (M_CAN_2_IR[13] & ~M_CAN_2_ILS[13]) :OR: … :OR: (M_CAN_2_IR[31] & ~M_CAN_2_ILS[31])
691		Line 1 combined interrupt CAN_SUBSYSTEM_0: (M_CAN_2_IR[0] & M_CAN_2_ILS[0]):OR: ... :OR: (M_CAN_2_IR[11] & M_CAN_2_ILS[11]) :OR: (M_CAN_2_IR[13] & M_CAN_2_ILS[13]) :OR: … :OR: (M_CAN_2_IR[31] & M_CAN_2_ILS[31])
692	CAN_SUB_0_M_CAN_3	Line 0 combined interrupt CAN_SUBSYSTEM_0: (M_CAN_3_IR[0] & ~M_CAN_3_ILS[0]):OR: ... :OR: (M_CAN_3_IR[11] & ~M_CAN_3_ILS[11]) :OR: (M_CAN_3_IR[13] & ~M_CAN_3_ILS[13]) :OR: … :OR: (M_CAN_3_IR[31] & ~M_CAN_3_ILS[31])
693		Line 1 combined interrupt CAN_SUBSYSTEM_0: (M_CAN_3_IR[0] & M_CAN_3_ILS[0]):OR: ... :OR: (M_CAN_3_IR[11] & M_CAN_3_ILS[11]) :OR: (M_CAN_3_IR[13] & M_CAN_3_ILS[13]) :OR: … :OR: (M_CAN_3_IR[31] & M_CAN_3_ILS[31])
694	CAN_SUB_1_M_CAN_1	Line 0 combined interrupt CAN_SUBSYSTEM_1: (M_CAN_1_IR[0] & ~M_CAN_1_ILS[0]):OR: ... :OR: (M_CAN_1_IR[11] & ~M_CAN_1_ILS[11]) :OR: (M_CAN_1_IR[13] & ~M_CAN_1_ILS[13]) :OR: … :OR: (M_CAN_1_IR[31] & ~M_CAN_1_ILS[31])
695		Line 1 combined interrupt CAN_SUBSYSTEM_1: (M_CAN_1_IR[0] & M_CAN_1_ILS[0]):OR: ... :OR: (M_CAN_1_IR[11] & M_CAN_1_ILS[11]) :OR: (M_CAN_1_IR[13] & M_CAN_1_ILS[13]) :OR: … :OR: (M_CAN_1_IR[31] & M_CAN_1_ILS[31])

Table 37. Interrupt sources (continued)

Number	Description	Register bit
696	CAN_SUB_1_M_CAN_2	Line 0 combined interrupt CAN_SUBSYSTEM_1: (M_CAN_2_IR[0] & ~M_CAN_2_ILS[0]):OR: ... :OR: (M_CAN_2_IR[11] & ~M_CAN_2_ILS[11]) :OR: (M_CAN_2_IR[13] & ~M_CAN_2_ILS[13]) :OR: … :OR: (M_CAN_2_IR[31] & ~M_CAN_2_ILS[31])
697		Line 1 combined interrupt CAN_SUBSYSTEM_1: (M_CAN_2_IR[0] & M_CAN_2_ILS[0]):OR: ... :OR: (M_CAN_2_IR[11] & M_CAN_2_ILS[11]) :OR: (M_CAN_2_IR[13] & M_CAN_2_ILS[13]) :OR: … :OR: (M_CAN_2_IR[31] & M_CAN_2_ILS[31])
698	CAN_SUB_1_M_CAN_3	Line 0 combined interrupt CAN_SUBSYSTEM_1: (M_CAN_3_IR[0] & ~M_CAN_3_ILS[0]):OR: ... :OR: (M_CAN_3_IR[11] & ~M_CAN_3_ILS[11]) :OR: (M_CAN_3_IR[13] & ~M_CAN_3_ILS[13]) :OR: … :OR: (M_CAN_3_IR[31] & ~M_CAN_3_ILS[31])
699		Line 1 combined interrupt CAN_SUBSYSTEM_1: (M_CAN_3_IR[0] & M_CAN_3_ILS[0]):OR: ... :OR: (M_CAN_3_IR[11] & M_CAN_3_ILS[11]) :OR: (M_CAN_3_IR[13] & M_CAN_3_ILS[13]) :OR: … :OR: (M_CAN_3_IR[31] & M_CAN_3_ILS[31])
700	CAN_SUB_1_M_CAN_4	Line 0 combined interrupt CAN_SUBSYSTEM_1: (M_CAN_4_IR[0] & ~M_CAN_4_ILS[0]):OR: ... :OR: (M_CAN_4_IR[11] & ~M_CAN_4_ILS[11]) :OR: (M_CAN_4_IR[13] & ~M_CAN_4_ILS[13]) :OR: … :OR: (M_CAN_4_IR[31] & ~M_CAN_4_ILS[31])
701		Line 1 combined interrupt CAN_SUBSYSTEM_1: (M_CAN_4_IR[0] & M_CAN_4_ILS[0]):OR: ... :OR: (M_CAN_4_IR[11] & M_CAN_4_ILS[11]) :OR: (M_CAN_4_IR[13] & M_CAN_4_ILS[13]) :OR: … :OR: (M_CAN_4_IR[31] & M_CAN_4_ILS[31])

Table 37. Interrupt sources (continued)

Number	Description	Register bit
702	CAN_SUB_2_M_CAN_1	Line 0 combined interrupt CAN_SUBSYSTEM_2: (M_CAN_1_IR[0] & ~M_CAN_1_ILS[0]):OR: ... :OR: (M_CAN_1_IR[11] & ~M_CAN_1_ILS[11]) :OR: (M_CAN_1_IR[13] & ~M_CAN_1_ILS[13]) :OR: … :OR: (M_CAN_1_IR[31] & ~M_CAN_1_ILS[31])
703		Line 1 combined interrupt CAN_SUBSYSTEM_2: (M_CAN_1_IR[0] & M_CAN_1_ILS[0]):OR: ... :OR: (M_CAN_1_IR[11] & M_CAN_1_ILS[11]) :OR: (M_CAN_1_IR[13] & M_CAN_1_ILS[13]) :OR: … :OR: (M_CAN_1_IR[31] & M_CAN_1_ILS[31])
704	CAN_SUB_2_M_CAN_2	Line 0 combined interrupt CAN_SUBSYSTEM_2: (M_CAN_2_IR[0] & ~M_CAN_2_ILS[0]):OR: ... :OR: (M_CAN_2_IR[11] & ~M_CAN_2_ILS[11]) :OR: (M_CAN_2_IR[13] & ~M_CAN_2_ILS[13]) :OR: … :OR: (M_CAN_2_IR[31] & ~M_CAN_2_ILS[31])
705		Line 1 combined interrupt CAN_SUBSYSTEM_2: (M_CAN_2_IR[0] & M_CAN_2_ILS[0]):OR: ... :OR: (M_CAN_2_IR[11] & M_CAN_2_ILS[11]) :OR: (M_CAN_2_IR[13] & M_CAN_2_ILS[13]) :OR: … :OR: (M_CAN_2_IR[31] & M_CAN_2_ILS[31])
706	CAN_SUB_2_M_CAN_3	Line 0 combined interrupt CAN_SUBSYSTEM_2: (M_CAN_3_IR[0] & ~M_CAN_3_ILS[0]):OR: ... :OR: (M_CAN_3_IR[11] & ~M_CAN_3_ILS[11]) :OR: (M_CAN_3_IR[13] & ~M_CAN_3_ILS[13]) :OR: … :OR: (M_CAN_3_IR[31] & ~M_CAN_3_ILS[31])
707		Line 1 combined interrupt CAN_SUBSYSTEM_2: (M_CAN_3_IR[0] & M_CAN_3_ILS[0]):OR: ... :OR: (M_CAN_3_IR[11] & M_CAN_3_ILS[11]) :OR: (M_CAN_3_IR[13] & M_CAN_3_ILS[13]) :OR: … :OR: (M_CAN_3_IR[31] & M_CAN_3_ILS[31])

Table 37. Interrupt sources (continued)

Number	Description	Register bit
708	CAN_SUB_2_M_CAN_4	Line 0 combined interrupt CAN_SUBSYSTEM_2: (M_CAN_4_IR[0] & ~M_CAN_4_ILS[0]):OR: ... :OR: (M_CAN_4_IR[11] & ~M_CAN_4_ILS[11]) :OR: (M_CAN_4_IR[13] & ~M_CAN_4_ILS[13]) :OR: … :OR: (M_CAN_4_IR[31] & ~M_CAN_4_ILS[31])
709		Line 1 combined interrupt CAN_SUBSYSTEM_2: (M_CAN_4_IR[0] & M_CAN_4_ILS[0]):OR: ... :OR: (M_CAN_4_IR[11] & M_CAN_4_ILS[11]) :OR: (M_CAN_4_IR[13] & M_CAN_4_ILS[13]) :OR: … :OR: (M_CAN_4_IR[31] & M_CAN_4_ILS[31])
710	CAN_SUB_3_M_CAN_1	Line 0 combined interrupt CAN_SUBSYSTEM_3: (M_CAN_1_IR[0] & ~M_CAN_1_ILS[0]):OR: ... :OR: (M_CAN_1_IR[11] & ~M_CAN_1_ILS[11]) :OR: (M_CAN_1_IR[13] & ~M_CAN_1_ILS[13]) :OR: … :OR: (M_CAN_1_IR[31] & ~M_CAN_1_ILS[31])
711		Line 1 combined interrupt CAN_SUBSYSTEM_3: (M_CAN_1_IR[0] & M_CAN_1_ILS[0]):OR: ... :OR: (M_CAN_1_IR[11] & M_CAN_1_ILS[11]) :OR: (M_CAN_1_IR[13] & M_CAN_1_ILS[13]) :OR: … :OR: (M_CAN_1_IR[31] & M_CAN_1_ILS[31])
712	CAN_SUB_3_M_CAN_2	Line 0 combined interrupt CAN_SUBSYSTEM_3: (M_CAN_2_IR[0] & ~M_CAN_2_ILS[0]):OR: ... :OR: (M_CAN_2_IR[11] & ~M_CAN_2_ILS[11]) :OR: (M_CAN_2_IR[13] & ~M_CAN_2_ILS[13]) :OR: … :OR: (M_CAN_2_IR[31] & ~M_CAN_2_ILS[31])
713		Line 1 combined interrupt CAN_SUBSYSTEM_3: (M_CAN_2_IR[0] & M_CAN_2_ILS[0]):OR: ... :OR: (M_CAN_2_IR[11] & M_CAN_2_ILS[11]) :OR: (M_CAN_2_IR[13] & M_CAN_2_ILS[13]) :OR: … :OR: (M_CAN_2_IR[31] & M_CAN_2_ILS[31])

Table 37. Interrupt sources (continued)

Number	Description	Register bit
714	CAN_SUB_3_M_CAN_3	Line 0 combined interrupt CAN_SUBSYSTEM_3: (M_CAN_3_IR[0] & ~M_CAN_3_ILS[0]):OR: ... :OR: (M_CAN_3_IR[11] & ~M_CAN_3_ILS[11]) :OR: (M_CAN_3_IR[13] & ~M_CAN_3_ILS[13]) :OR: … :OR: (M_CAN_3_IR[31] & ~M_CAN_3_ILS[31])
715		Line 1 combined interrupt CAN_SUBSYSTEM_3: (M_CAN_3_IR[0] & M_CAN_3_ILS[0]):OR: ... :OR: (M_CAN_3_IR[11] & M_CAN_3_ILS[11]) :OR: (M_CAN_3_IR[13] & M_CAN_3_ILS[13]) :OR: … :OR: (M_CAN_3_IR[31] & M_CAN_3_ILS[31])
716	UART/LIN 18 (LINFlex_18)	LINFlex_18_RX
717		LINFlex_18_TX
718		LINFlex_18_ERR
719	Reserved	—
720	UART/LIN 19 (LINFlex_19)	LINFlex_19_RX
721		LINFlex_19_TX
722		LINFlex_19_ERR
723	Reserved	—
724	UART/LIN 20 (LINFlex_20)	LINFlex_20_RX
725		LINFlex_20_TX
726		LINFlex_20_ERR
727	Reserved	—
728	UART/LIN 21 (LINFlex_21)	LINFlex_21_RX
729		LINFlex_21_TX
730		LINFlex_21_ERR
731	Reserved	—
732	UART/LIN 22 (LINFlex_22)	LINFlex_22_RX
733		LINFlex_22_TX
734		LINFlex_22_ERR
735	Reserved	—
736	UART/LIN 23 (LINFlex_23)	LINFlex_23_RX
737		LINFlex_23_TX
738		LINFlex_23_ERR

Table 37. Interrupt sources (continued)

Number	Description	Register bit
739	Reserved	—
740	PSI5_0 CH_0	Channel 0 DMA combined interrupt: PSI5_0_CH_0_DSR[IS_DMA_TF_PM_DS] :OR: PSI5_0_CH_0_DSR[IS_DMA_TF_SF] :OR: PSI5_0_CH_0_DSR[IS_DMA_PM_DS_FIFO_FULL] :OR: PSI5_0_CH_0_DSR[IS_DMA_SFUF] :OR: PSI5_0_CH_0_DSR[IS_DMA_PM_DS_UF]
741		Channel 0 combined general interrupt: PSI5_0_CH_0_GISR[IS_CESM[6:1]] :OR: PSI5_0_CH_0_GISR[IS_STS] :OR: PSI5_0_CH_0_GISR[IS_DTS] :OR: PSI5_0_CH_0_GISR[IS_DSROW] :OR: PSI5_0_CH_0_GISR[IS_BROW] :OR: PSI5_0_CH_0_GISR[DSR_RDY] :OR: PSI5_0_CH_0_GISR[DBR_RDY] :OR: PSI5_0_CH_0_GISR[DPR_RDY] :OR: PSI5_0_CH_0_GISR[IS_OWSM[6:1]] :OR: PSI5_0_CH_0_GISR[IS_NVSM[6:1]]
742		Channel 0 new message combined interrupt: PSI5_0_CH_0_NDSR[NDS31] :OR: PSI5_0_CH_0_NDSR[NDS30] :OR: … :OR: PSI5_0_CH_0_NDSR[NDS1] :OR: PSI5_0_CH_0_NDSR[NDS0]
743		Channel 0 message overwrite: PSI5_0_CH_0_OWSR[NDS31] :OR: PSI5_0_CH_0_OWSR[NDS30] :OR: … :OR: PSI5_0_CH_0_OWSR[NDS1] :OR: PSI5_0_CH_0_OWSR[NDS0]
744		Channel 0 error combined interrupt: PSI5_0_CH_0_EISR[NDS31] :OR: PSI5_0_CH_0_EISR[NDS30] :OR: … :OR: PSI5_0_CH_0_EISR[NDS1] :OR: PSI5_0_CH_0_EISR[NDS0]
745		Channel 0 global interrupt: PSI5_0_CH_0_DSR[*] :OR: PSI5_0_CH_0_GISR[*] :OR: PSI5_0_CH_0_NDSR[31:0] :OR: PSI5_0_CH_0_OWSR[31:0] :OR: PSI5_0_CH_0_EISR[31:0]

Table 37. Interrupt sources (continued)

Number	Description	Register bit
746	CAN_SUB_3_M_CAN_4	Line 0 combined interrupt CAN_SUBSYSTEM_3: (M_CAN_4_IR[0] & ~M_CAN_4_ILS[0]):OR: ... :OR: (M_CAN_4_IR[11] & ~M_CAN_4_ILS[11]) :OR: (M_CAN_4_IR[13] & ~M_CAN_4_ILS[13]) :OR: … :OR: (M_CAN_4_IR[31] & ~M_CAN_4_ILS[31])
747		Line 1 combined interrupt CAN_SUBSYSTEM_3: (M_CAN_4_IR[0] & M_CAN_4_ILS[0]):OR: ... :OR: (M_CAN_4_IR[11] & M_CAN_4_ILS[11]) :OR: (M_CAN_4_IR[13] & M_CAN_4_ILS[13]) :OR: … :OR: (M_CAN_4_IR[31] & M_CAN_4_ILS[31])
748 - 749	Reserved	—

Table 37. Interrupt sources (continued)

Number	Description	Register bit
750	PSI5_1 CH_0	Channel 0 DMA combined interrupt: PSI5_1_CH_0_DSR[IS_DMA_TF_PM_DS] :OR: PSI5_1_CH_0_DSR[IS_DMA_TF_SF] :OR: PSI5_1_CH_0_DSR[IS_DMA_PM_DS_FIFO_FULL] :OR: PSI5_1_CH_0_DSR[IS_DMA_SFUF] :OR: PSI5_1_CH_0_DSR[IS_DMA_PM_DS_UF]
751		Channel 0 combined general interrupt: PSI5_1_CH_0_GISR[IS_CESM[6:1]] :OR: PSI5_1_CH_0_GISR[IS_STS] :OR: PSI5_1_CH_0_GISR[IS_DTS] :OR: PSI5_1_CH_0_GISR[[IS_DSROW] :OR: PSI5_1_CH_0_GISR[IS_BROW] :OR: PSI5_1_CH_0_GISR[[DSR_RDY] :OR: PSI5_1_CH_0_GISR[DBR_RDY] :OR: PSI5_1_CH_0_GISR[DPR_RDY] :OR: PSI5_1_CH_0_GISR[IS_OWSM[6:1]] :OR: PSI5_1_CH_0_GISR[IS_NVSM[6:1]]
752		Channel 0 new message combined interrupt: PSI5_1_CH_0_NDSR[NDS31] :OR: PSI5_1_CH_0_NDSR[NDS30] :OR: … :OR: PSI5_1_CH_0_NDSR[NDS1] :OR: PSI5_1_CH_0_NDSR[NDS0]
753		Channel 0 message overwrite: PSI5_1_CH_0_OWSR[NDS31] :OR: PSI5_1_CH_0_OWSR[NDS30] :OR: … :OR: PSI5_1_CH_0_OWSR[NDS1] :OR: PSI5_1_CH_0_OWSR[NDS0]
754		Channel 0 error combined interrupt: PSI5_1_CH_0_EISR[NDS31] :OR: PSI5_1_CH_0_EISR[NDS30] :OR: … :OR: PSI5_1_CH_0_EISR[NDS1] :OR: PSI5_1_CH_0_EISR[NDS0]
755		Channel 0 global interrupt: PSI5_1_CH_0_DSR[*] :OR: PSI5_1_CH_0_GISR[*] :OR: PSI5_1_CH_0_NDSR[31:0] :OR: PSI5_1_CH_0_OWSR[31:0] :OR: PSI5_1_CH_0_EISR[31:0]
756—779	Reserved	—

Table 37. Interrupt sources (continued)

Number	Description	Register bit
780	PSI5-S_0	PS_MBOX_SR_IRQ[0] PS_ERR_SR_IRQ[0]
781		PS_MBOX_SR_IRQ[1] PS_ERR_SR_IRQ[1]
782		PS_MBOX_SR_IRQ[2] PS_ERR_SR_IRQ[2]
783		PS_MBOX_SR_IRQ[3] PS_ERR_SR_IRQ[3]
784		PS_MBOX_SR_IRQ[4] PS_ERR_SR_IRQ[4]
785		PS_MBOX_SR_IRQ[5] PS_ERR_SR_IRQ[5]
786		PS_MBOX_SR_IRQ[6] PS_ERR_SR_IRQ[6]
787		PS_MBOX_SR_IRQ[7] PS_ERR_SR_IRQ[7]
788		PSI5_E2SSR[1]
789		PSI5_E2SSR[2]
790		PSI5_E2SSR[3]
791		PSI5_E2SSR[4]
792		PSI5_E2SSR[5]
793		PSI5_E2SSR[6]
794		PSI5_E2SSR[7]
795		PS_GLSR
796		PSI5_S_0_UART_RX
797		PSI5_S_0_UART_TX
798		PSI5_S_0_UART_ERR
799–818	Reserved	—
819	SDMMC	SDHC_WKUP
820		AHB_INTR
821–899	Reserved	—

Table 37. Interrupt sources (continued)

Number	Description	Register bit
900	eMIOS_0	EMIOS_GFR[F0,F1]
901		EMIOS_GFR[F2,F3]
902		EMIOS_GFR[F4,F5]
903		EMIOS_GFR[F6,F7]
904		EMIOS_GFR[F8,F9]
905		EMIOS_GFR[F10,F11]
906		EMIOS_GFR[F12,F13]
907		EMIOS_GFR[F14,F15]
908		EMIOS_GFR[F16,F17]
909		EMIOS_GFR[F18,F19]
910		EMIOS_GFR[F20,F21]
911		EMIOS_GFR[F22,F23]
912		EMIOS_GFR[F24,F25]
913		EMIOS_GFR[F26,F27]
914		EMIOS_GFR[F28,F29]
915		EMIOS_GFR[F30,F31]
916	eMIOS_1	EMIOS_GFR[F0,F1]
917		EMIOS_GFR[F2,F3]
918		EMIOS_GFR[F4,F5]
919		EMIOS_GFR[F6,F7]
920		EMIOS_GFR[F8,F9]
921		EMIOS_GFR[F10,F11]
922		EMIOS_GFR[F12,F13]
923		EMIOS_GFR[F14,F15]
924		EMIOS_GFR[F16,F17]
925		EMIOS_GFR[F18,F19]
926		EMIOS_GFR[F20,F21]
927		EMIOS_GFR[F22,F23]
928		EMIOS_GFR[F24,F25]
929		EMIOS_GFR[F26,F27]
930		EMIOS_GFR[F28,F29]
931		EMIOS_GFR[F30,F31]
932–935	Reserved	—

Table 37. Interrupt sources (continued)

Number	Description	Register bit
936	eMIOS_2	EMIOS_GFR[F0,F1]
937		EMIOS_GFR[F2,F3]
938		EMIOS_GFR[F4,F5]
939		EMIOS_GFR[F6,F7]
940		EMIOS_GFR[F8,F9]
941		EMIOS_GFR[F10,F11]
942		EMIOS_GFR[F12,F13]
943		EMIOS_GFR[F14,F15]
944		EMIOS_GFR[F16,F17]
945		EMIOS_GFR[F18,F19]
946		EMIOS_GFR[F20,F21]
947		EMIOS_GFR[F22,F23]
948		EMIOS_GFR[F24,F25]
949		EMIOS_GFR[F26,F27]
950		EMIOS_GFR[F28,F29]
951		EMIOS_GFR[F30,F31]

1. This general interrupt vector handles the 5 interrupts below.

7.3.6.3 Interrupt latency

The Interrupt system is designed to provide a very short latency between the assertion of an interrupt request from a peripheral and the first instruction of the Interrupt Service Routine.

The latency time is difficult to define exactly because it depends on what interrupts the INTC is processing and what the CPU is doing.


In general, the latency time is divided into three subsections:

- INTC Latency
  - 3 clock cycles (INTC clock domain[c]) from the assertion of the interrupt request from the peripheral to assertion of the interrupt request to the CPU
- CPU Latency
  - 4 clock cycles (CPU clock domain[d]) from the assertion of the interrupt request from the INTC to the execution of the first instruction
- Software Latency
  - 7 clock cycles (CPU clock domain[d]) to execute the three instructions needed to save essential registers and enable interrupts

c. 100 MHz

d. 200 MHz

Figure 17. Interrupt timing



7.3.6.4 INTC (hsm_z0_platform) configuration

For interrupts specific to the Hardware Security Module (HSM) refer to the SPC58xHx Microcontroller Security Reference Manual.

7.3.7 DMA controller configuration

This section summarizes how the module has been configured in the chip. For a comprehensive description of the module itself, see the module's dedicated chapter.

Figure 18. DMA controllers configuration




Table 38. Reference links to related information

Topic	Related module	Reference
Full description	DMA Controller 0/1	*Chapter 24: Enhanced Direct Memory Access (eDMA)*
Full description	DMACHMUX 0/1/2/3/4	*Chapter 25: DMA channel multiplexer (DMACHMUX)*
System memory map	—	*Chapter 5: Memory Map*
Register access	Peripheral bridge 0/1/2	*Chapter 19: Peripheral Bridge (PBRIDGE)*
Clocking	—	*Chapter 26: Clocking*
Transfers	Crossbar switch 0/1	*Chapter 17: Crossbar switch (XBAR)*

7.3.7.1 DMA implemented registers

Table 39 shows the registers implemented for each DMA instance on the SPC58xHx chip.

Table 39. DMA register comparison map

Register description	eDMA_0 Address offset (hex)	eDMA_1 Address offset (hex)
eDMA Control Register (eDMA_CR)	0x0000	0x0000
eDMA Error Status (eDMA_ES)	0x0004	0x0004
eDMA Enable Request High (eDMA_ERQH, Channels 63-32)	—	0x0008
eDMA Enable Request Low (eDMA_ERQL, Channels 31-00)	0x000C	0x000C
eDMA Enable Error Interrupt High (eDMA_EEIH, Channels 63-32)	0x0010	0x0010
eDMA Enable Error Interrupt Low (eDMA_EEIL, Channels 31-00)	0x0014	0x0014

Table 39. DMA register comparison map (continued)

Register description				eDMA_0 Address offset (hex)	eDMA_1 Address offset (hex)
eDMA Set Enable Request (eDMA_SERQ)	eDMA Clear Error (eDMA_CERR)	eDMA Set Enable Error Interrupt (eDMA_SEEI)	eDMA Clear Enable Error Interrupt (eDMA_CEEI)	0x0018	0x0018
eDMA Clear Interrupt Request (eDMA_CINT)	eDMA Clear Error (eDMA_CERR)	eDMA Set Start Bit (eDMA_SSRT)	eDMA Clear Done Status Bit (eDMA_CDNE)	0x001C	0x001C
eDMA Interrupt Request High (eDMA_INTH, Channels 63-32)				—	0x0020
eDMA Interrupt Request Low (eDMA_INTL, Channels 31-00)				0x0024	0x0024
eDMA Error High (eDMA_ERRH, Channels 63-32)				—	0x0028
eDMA Error Low (eDMA_ERRL, Channels 31-00)				0x002C	0x002C
eDMA Hardware Request Status High (eDMA_HRSH, Channels 63-32)				—	0x0030
eDMA Hardware Request Status Low (eDMA_HRSL, Channels 31-00)				0x0034	0x0034
Reserved				0x0038–0x00FF	0x0038–0x00FF
eDMA Channel 0 Priority (eDMA_DCHPRI0)	eDMA Channel 1 Priority (eDMA_DCHPRI1)	eDMA Channel 2 Priority (eDMA_DCHPRI2)	eDMA Channel 3 Priority (eDMA_DCHPRI3)	0x0100	0x0100
eDMA Channel 4 Priority (eDMA_DCHPRI4)	eDMA Channel 5 Priority (eDMA_DCHPRI5)	eDMA Channel 6 Priority (eDMA_DCHPRI6)	eDMA Channel 7 Priority (eDMA_DCHPRI7)	0x0104	0x0104
eDMA Channel 8 Priority (eDMA_DCHPRI8)	eDMA Channel 9 Priority (eDMA_DCHPRI9)	eDMA Channel 10 Priority (eDMA_DCHPRI10)	eDMA Channel 11 Priority (eDMA_DCHPRI11)	0x0108	0x0108
eDMA Channel 12 Priority (eDMA_DCHPRI12)	eDMA Channel 13 Priority (eDMA_DCHPRI13)	eDMA Channel 14 Priority (eDMA_DCHPRI14)	eDMA Channel 15 Priority (eDMA_DCHPRI15)	0x010C	0x010C
eDMA Channel 16 Priority (eDMA_DCHPRI16)	eDMA Channel 17 Priority (eDMA_DCHPRI17)	eDMA Channel 18 Priority (eDMA_DCHPRI18)	eDMA Channel 19 Priority (eDMA_DCHPRI9)	—	0x0110
eDMA Channel 20 Priority (eDMA_DCHPRI20)	eDMA Channel 21 Priority (eDMA_DCHPRI21)	eDMA Channel 22 Priority (eDMA_DCHPRI22)	eDMA Channel 23 Priority (eDMA_DCHPRI23)	—	0x0114
eDMA Channel 24 Priority (eDMA_DCHPRI24)	eDMA Channel 25 Priority (eDMA_DCHPRI25)	eDMA Channel 26 Priority (eDMA_DCHPRI26)	eDMA Channel 27 Priority (eDMA_DCHPRI27)	—	0x0118

Table 39. DMA register comparison map (continued)

Register description				eDMA_0 Address offset (hex)	eDMA_1 Address offset (hex)
eDMA Channel 28 Priority (eDMA_DCHPRI28)	eDMA Channel 29 Priority (eDMA_DCHPRI29)	eDMA Channel 30 Priority (eDMA_DCHPRI30)	eDMA Channel 31 Priority (eDMA_DCHPRI31)	—	0x011C
eDMA Channel 32 Priority (eDMA_DCHPRI32)	eDMA Channel 33 Priority (eDMA_DCHPRI33)	eDMA Channel 34 Priority (eDMA_DCHPRI34)	eDMA Channel 35 Priority (eDMA_DCHPRI35)	—	0x0120
eDMA Channel 36 Priority (eDMA_DCHPRI36)	eDMA Channel 37 Priority (eDMA_DCHPRI37)	eDMA Channel 38 Priority (eDMA_DCHPRI38)	eDMA Channel 39 Priority (eDMA_DCHPRI39)	—	0x0124
eDMA Channel 40 Priority (eDMA_DCHPRI40)	eDMA Channel 41 Priority (eDMA_DCHPRI41)	eDMA Channel 42 Priority (eDMA_DCHPRI42)	eDMA Channel 43 Priority (eDMA_DCHPRI43)	—	0x0128
eDMA Channel 44 Priority (eDMA_DCHPRI44)	eDMA Channel 45 Priority (eDMA_DCHPRI45)	eDMA Channel 46 Priority (eDMA_DCHPRI46)	eDMA Channel 47 Priority (eDMA_DCHPRI47)	—	0x012C
eDMA Channel 48 Priority (eDMA_DCHPRI48)	eDMA Channel 49 Priority (eDMA_DCHPRI49)	eDMA Channel 50 Priority (eDMA_DCHPRI50)	eDMA Channel 51 Priority (eDMA_DCHPRI51)	—	0x0130
eDMA Channel 52 Priority (eDMA_DCHPRI52)	eDMA Channel 53 Priority (eDMA_DCHPRI53)	eDMA Channel 54 Priority (eDMA_DCHPRI54)	eDMA Channel 55 Priority (eDMA_DCHPRI55)	—	0x0134
eDMA Channel 56 Priority (eDMA_DCHPRI56)	eDMA Channel 57 Priority (eDMA_DCHPRI57)	eDMA Channel 58 Priority (eDMA_DCHPRI58)	eDMA Channel 59 Priority (eDMA_DCHPRI59)	—	0x0138
eDMA Channel 60 Priority (eDMA_DCHPRI60)	eDMA Channel 61 Priority (eDMA_DCHPRI61)	eDMA Channel 62 Priority (eDMA_DCHPRI62)	eDMA Channel 63 Priority (eDMA_DCHPRI63)	—	0x013C
Reserved				0x0140-0x0FFC	0x0140-0x0FFC
TCD00-TCD15				0x1000-0x11FC	0x1000-0x11FC
TCD16-TCD31				—	0x1200-0x13FC
TCD32-TCD47				—	0x1400-0x15FC
TCD48-TCD63				—	0x1600-0x17FC

7.3.8 DMACHMUX configuration

The peripheral DMA requests are serviced by a DMA controller. A static multiplexing scheme allows the support of more peripheral requests than available DMA channels.

7.3.8.1 DMACHMUX parameters

SPC58xHx has six DMA channel multiplexers.

Each DMACHMUX includes 16 channels.

Table 40 lists the number of DMA channels, always slots and DMA triggers.

Table 40. DMACHMUX controller generics

Signal name Description	Description	DMACHMUX_0	DMACHMUX_1	DMACHMUX_2	DMACHMUX_3	DMACHMUX_4
NUMBER_OF_DMA_CHANNELS	Number of DMA channels	16	16	16	16	16
NUMBER_OF_ALWAYS_SLOTS	Module-internal slots which will always do a request	2	2	2	2	2
NUMBER_OF_DMA_TRIGGERS	Number of DMA channels which will be gated with a trigger pulse	3	3	3	3	3

7.3.8.2 DMA channel assignment

Table 41 lists which channels apply to each multiplexer.


Table 41. SPC58xHx multiplexer and channel list

DMACHMUX instance	DMA channel	
	eDMA_0 channel	eDMA_1 channel
0	–	0-15
1	–	16-31
2	–	32-47
3	–	48-63
4	64-79	–

7.3.8.3 DMA channel multiplexing block diagram

The connections of the DMA channel multiplexers to the eDMA are shown in *Figure 19*. One DMACHMUX is instantiated for every sixteen DMA channels.

Figure 19. DMA channel multiplexing



7.3.8.4 DMA request mapping

The mapping of the peripheral DMA requests to the DMACHMUX input sources is shown in *Table 42*.

Table 42. DMAMUX Map

	DMA_1 (64 channels)				DMA_0 (16 channels)
	DMACHMUX_0 (16 DMA channels) source name	**DMACHMUX_1 (16 DMA channels) source name**	**DMACHMUX_2 (16 DMA channels) source name**	**DMACHMUX_3 (16 DMA channels) source name**	**DMACHMUX_4 (16 DMA channels) source name**
0	not available	not available	not available	not available	not available
1	ADC_SAR_12bit_ SUPERVISOR EOC	ADC_SAR_12bit_1 EOC	DSPI 7 RX	ADC SAR 12bit 3 EOC	—
2	ADC_SAR_12bit_0 EOC	ADC SAR 10bit STBY EOC	DSPI 7 TX	LINFlex 13 RX	ADC SAR 12bit 0 EOC

Table 42. DMAMUX Map (continued)

	DMA_1 (64 channels)				DMA_0 (16 channels)
	DMACHMUX_0 (16 DMA channels) source name	DMACHMUX_1 (16 DMA channels) source name	DMACHMUX_2 (16 DMA channels) source name	DMACHMUX_3 (16 DMA channels) source name	DMACHMUX_4 (16 DMA channels) source name
3	DSPI_0 RX	DSPI 4 RX	DSPI_7 CMD	LINFlex 13 TX	—
4	DSPI_0 TX	DSPI 4 TX	LINFlex 11 RX	LINFlex 14 RX	—
5	DSPI_0 CMD	DSPI 4 CMD	LINFlex 11 TX	LINFlex 14 TX	MCAN 1 (sys 3)
6	DSPI 1 RX	DSPI 5 RX	LINFlex 12 RX	LINFlex 17 RX	MCAN 2 (sys 3)
7	DSPI 1 TX	DSPI 5 TX	LINFlex 12 TX	LINFlex 17 TX	MCAN 3 (sys 3)
8	DSPI 1 CMD	DSPI 5 CMD	LINFlex 16 RX	SIUL2 DMA 6	MCAN 4 (sys 3)
9	DSPI 2 RX	DSPI 6 RX	LINFlex 16 TX	SIUL2 DMA 7	—
10	DSPI 2 TX	DSPI 6 TX	SIUL2 DMA 4	DSPI 4 RX	—
11	DSPI 2 CMD	DSPI 6CMD	SIUL2 DMA 5	DSPI 4 TX	—
12	DSPI 3 RX	LINFlex 3 RX	DSPI 0 RX	DSPI 4 CMD	—
13	DSPI 3 TX	LINFlex 3 TX	DSPI 0 TX	DSPI 5 RX	—
14	DSPI 3 CMD	LINFlex 4 RX	DSPI 0 CMD	DSPI 5 TX	—
15	LINFlex 0 RX	LINFlex 4 TX	DSPI 1 RX	DSPI 5 CMD	LINFlex 18 RX
16	LINFlex 0 TX	LINFlex 5 RX	DSPI 1 TX	DSPI 6 RX	LINFlex 18 TX
17	LINFlex 1 RX	LINFlex 5 TX	DSPI 1 CMD	DSPI 6 TX	LINFlex 19 RX
18	LINFlex 1 TX	LINFlex 6 RX	DSPI 2 RX	DSPI 6 CMD	LINFlex 19 TX
19	LINFlex 2 RX	LINFlex 6 TX	DSPI 2 TX	LINFlex 3 RX	LINFlex 20 RX
20	LINFlex 2 TX	LINFlex 8 RX	DSPI 2 CMD	LINFlex 3 TX	LINFlex 20 TX
21	LINFlex 7 RX	LINFlex 8 TX	DSPI 3 RX	LINFlex 4 RX	LINFlex 21 RX
22	LINFlex 7 TX	LINFlex 9 RX	DSPI 3 TX	LINFlex 4 TX	LINFlex 21 TX
23	LINFlex 10 RX	LINFlex 9 TX	DSPI 3 CMD	LINFlex 5 RX	LINFlex 22 RX
24	LINFlex 10 TX	eMIOS 1CH 0	LINFlex 0 RX	LINFlex 5 TX	LINFlex 22 TX
25	LINFlex 15 RX	eMIOS 1 CH 9	LINFlex 0 TX	LINFlex 6 RX	LINFlex 23 RX
26	LINFlex 15 TX	eMIOS 1 CH 17	LINFlex 1 RX	LINFlex 6 TX	LINFlex 23 TX
27	I2C 0 RX	eMIOS 1 CH 18	LINFlex 1 TX	LINFlex 8 RX	—
28	I2C 0 TX	eMIOS 1 CH 25	LINFlex 2 RX	LINFlex 8 TX	—
29	MCAN 1 (sys 0)	eMIOS 1 CH 26	LINFlex 2 TX	eMIOS 1 CH 0	—
30	MCAN 2 (sys 0)	I2C 0 RX	LINFlex 7 RX	eMIOS 1 CH 9	—
31	SIUL2 DMA 0	I2C 0 TX	LINFlex 7 TX	eMIOS 1 CH 17	OctalSPI 1
32	SIUL2 DMA 1	MCAN 1 (sys 0)	LINFlex 10 RX	eMIOS 1 CH 18	OctalSPI 2
33	SIUL2 DMA 2	MCAN 2 (sys 0)	LINFlex 10 TX	eMIOS 1 CH 25	—
34	SIUL2 DMA 3	SIUL2 DMA 0	LINFlex 15 RX	eMIOS 1 CH 26	—
35	eMIOS 0 CH 0	SIUL2 DMA 1	LINFlex 15 TX	DSPI 7 RX	eMIOS 2 CH 0
36	eMIOS 0 CH 1	SIUL2 DMA 2	eMIOS 0 CH 18	DSPI 7 TX	eMIOS 2 CH 9

Table 42. DMAMUX Map (continued)

	DMA_1 (64 channels)				DMA_0 (16 channels)
	DMACHMUX_0 (16 DMA channels) source name	DMACHMUX_1 (16 DMA channels) source name	DMACHMUX_2 (16 DMA channels) source name	DMACHMUX_3 (16 DMA channels) source name	DMACHMUX_4 (16 DMA channels) source name
37	eMIOS 0 CH 9	SIUL2 DMA 3	eMIOS 0 CH 25	DSPI 7 CMD	eMIOS 2 CH 17
38	eMIOS 0 CH 18	eMIOS 0 CH 0	eMIOS 0 CH 26	LINFlex 11 RX	eMIOS 2 CH 18
39	eMIOS 0 CH 25	eMIOS 0 CH 1	ADC SAR 12bit 2 EOC	LINFlex 11 TX	eMIOS 2 CH 25
40	eMIOS 0 CH 26	eMIOS 0 CH 9	PSI5 0 CH 0 RX PSI5	LINFlex 12 RX	eMIOS 2 CH 26
41	—	—	PSI5 0 CH0 RX SMC	LINFlex 12 TX	DSPI LP RX
42	—	—	PSI5 1CH0 RX PSI5	LINFlex 16 RX	DSPI LP TX
43	DSPI 8 RX	—	PSI5 1CH0 RX SMC	LINFlex 16 TX	DSPI LP CMD
44	DSPI 8 TX	—	DSPI 9 RX	PSI5-S RX	—
45	DSPI 8 CMD	LINFlex 20 RX	DSPI 9 TX	PSI5-S TX	—
46	LINFlex 18 RX	LINFlex 20 TX	DSPI 9 CMD	PSI5-S PS	—
47	LINFlex 18 TX	LINFlex 21 RX	LINFlex 22 RX	LINFlex 23 RX	—
48	LINFlex 19 RX	LINFlex 21 TX	LINFlex 22 TX	LINFlex 23TX	—
49	LINFlex 19 TX	—	—	—	I2C 1 RX
50	—	—	—	—	I2C 1 TX
51	—	—	—	—	I2C 2 RX
52	—	—	—	—	I2C 2 TX
53	—	—	—	—	I2C 3 RX
54	—	—	—	—	I2C 3 TX
55	—	—	—	—	—
56	—	—	—	—	—
57	—	—	—	—	—
58	—	—	—	—	—
59	—	—	—	—	—
60	—	—	—	—	—
61	—	—	—	—	—
62	Always on	Always on	Always on	Always on	Always on
63	Always on	Always on	Always on	Always on	Always on
Trigger	PIT 0 CH 0	PIT 0 CH 0	PIT 1 CH 0	PIT 1 CH 0	PIT 0 CH 0
	PIT 0 CH 1	PIT 0 CH 1	PIT 1 CH 1	PIT 1 CH 1	PIT 0 CH 1
	—	—	—	—	—

Note: Some sources are double mapped to increase the flexibility but only one source shall be selected at one time.

Just as multiple CHCFG registers within the same instance must not select the same source value, CHCFG registers among multiple instances must not select the same source value.

SIUL2 DMA requests shown in table above are clubbing of 32 DMA requests from SIUL2, 8 groups of 4 each.

- *SIUL2 DMA1= SIUL2 DMA request 0-3*
- *SIUL2 DMA7 = SIUL2 DMA request 28-31*

The mapping of the PIT periodic triggers to the DMA channel sources is shown in *Table 43*.

Table 43. PIT_0 periodic trigger to DMA channel mapping

PIT_0 periodic trigger	DMA channel
0	0, 16, 64
1	1, 17, 65

Table 44. PIT_1 periodic trigger to DMA channel mapping

PIT_1 periodic trigger	DMA channel
0	32, 48
1	33, 49

7.3.8.5 DMACHMUX Memory map

The 5 instances of DMACHMUX (0–4) are distributed on two PBRIDGE slots. For the DMACHMUX instances addresses, refer to *Chapter 5: Memory Map*.

The DMACHMUX address offsets are shown in *Table 45*.

Table 45. DMACHMUX register comparison map

Channel Configuration register description	DMACHMUX_0 address offset	DMACHMUX_1 address offset	DMACHMUX_2 address offset	DMACHMUX_3 address offset	DMACHMUX_4 address offset
CHCFG0	0x0000	0x0000	0x0000	0x0000	0x0000
CHCFG1	0x0001	0x0001	0x0001	0x0001	0x0001
CHCFG2	0x0002	0x0002	0x0002	0x0002	0x0002
CHCFG3	0x0003	0x0003	0x0003	0x0003	0x0003
CHCFG4	0x0004	0x0004	0x0004	0x0004	0x0004
CHCFG5	0x0005	0x0005	0x0005	0x0005	0x0005
CHCFG6	0x0006	0x0006	0x0006	0x0006	0x0006
CHCFG7	0x0007	0x0007	0x0007	0x0007	0x0007
CHCFG8	0x0008	0x0008	0x0008	0x0008	0x0008

Table 45. DMACHMUX register comparison map (continued)

Channel Configuration register description	DMACHMUX_0 address offset	DMACHMUX_1 address offset	DMACHMUX_2 address offset	DMACHMUX_3 address offset	DMACHMUX_4 address offset
CHCFG9	0x0009	0x0009	0x0009	0x0009	0x0009
CHCFG10	0x000A	0x000A	0x000A	0x000A	0x000A
CHCFG11	0x000B	0x000B	0x000B	0x000B	0x000B
CHCFG12	0x000C	0x000C	0x000C	0x000C	0x000C
CHCFG13	0x000D	0x000D	0x000D	0x000D	0x000D
CHCFG14	0x000E	0x000E	0x000E	0x000E	0x000E
CHCFG15	0x000F	0x000F	0x000F	0x000F	0x000F

Table 46. Reference links to related information

Topic	Related module	Reference
Full description	DMA Channel Multiplexer	*Chapter 25: DMA channel multiplexer (DMACHMUX)*
DMA controller description	DMA Controller	*Chapter 24: Enhanced Direct Memory Access (eDMA)*
System memory map	—	*Chapter 5: Memory Map*

7.3.9 Platform Configuration Module (PCM) configuration

The Platform Configuration Module 0 (PCM_0) contains four registers. These PCM_0 registers are used for controlling different aspects of the Platform functionality including the Frequency Gasket Configurations of the Intelligent Bus Bridging Gaskets.

The PCM_0 module is mapped to PBRIDGE_2 on platform slot 10. Its base address is 0xF4028000.

7.3.9.1 Platform Configuration Module 0 register (PCM0)

Offset: 0x0000 Access: Supervisor read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	PRE_GSKT_PROC_TO_STREAM	BRE_GSKT_PROC_TO_STREAM	BWE_GSKT_PROC_TO_STREAM	PRE_GSKT_DMA1	BRE_GSKT_DMA1	BWE_GSKT_DMA1	PRE_GSKT_BDXBAR_TO8ZXATCM
W																
Reset	0	1	1	0	1	1	0	1	1	0	1	1	0	1	1	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	BRE_GSKT_BDXBAR_TO_ZXATCM	BWE_GSKT_BDXBAR_TO_ZXATCM	PRE_GSKT_ZXA_IAHBG_TO_XBAR1	BRE_GSKT_ZXA_IAHBG_TO_XBAR1	BWE_GSKT_ZXA_IAHBG_TO_XBAR1	0	0	0	BYP_GSKT_XBAR1_TO_PRAMC3(1)	PRE_GSKT_XBAR1_TO_PRAMC3	BRE_GSKT_XBAR1_TO_PRAMC3	BWE_GSKT_XBAR1_TO_PRAMC3	BYP_GSKT_XBAR1_TO_PRAMC2(1)	PRE_GSKT_XBAR1_TO_PRAMC2	BRE_GSKT_XBAR1_TO_PRAMC2	BWE_GSKT_XBAR1_TO_PRAMC2
W																
Reset	1	1	0	1	1	0	0	0	0	0	1	1	0	0	1	1

Figure 20. Platform Configuration Module 0 register (PCM0)

1. The reset value of these bits has been kept as Gasket enabled. The granted device max frequency would reduce to half if these gaskets are programmed as bypassed.

Table 47. PCM0 field descriptions

Field	Description
9 PRE_GSKT_PROC_TO_STREAM	Pending read enable (PRE) used for controlling the burst parameter of frequency gasket. This bit controls the bus gasket's handling of pending read transactions. 0 Pending reads are disabled. 1 Pending reads are enabled.
10 BRE_GSKT_PROC_TO_STREAM	Burst read enable (BRE) used for controlling the burst parameter of frequency gasket. This bit controls the bus gasket's handling of burst read transactions. 0 Burst reads are converted into a series of single transactions on the slave side of the gasket. 1 Burst reads are optimized for best system performance.
11 BWE_GSKT_PROC_TO_STREAM	Burst write enable (BWE) used for controlling the burst parameter of frequency gasket. This bit controls the bus gasket's handling of burst write transactions. 0 Burst writes are converted into a series of single transactions on the slave side of the gasket. 1 Burst writes are optimized for best system performance.
12 PRE_GSKT_DMA1	Pending read enable (PRE) used for controlling the burst parameter of frequency gasket. This bit controls the bus gasket's handling of pending read transactions. 0 Pending reads are disabled. 1 Pending reads are enabled.
13 BRE_GSKT_DMA1	Burst read enable (BRE) used for controlling the burst parameter of frequency gasket. This bit controls the bus gasket's handling of burst read transactions. 0 Burst reads are converted into a series of single transactions on the slave side of the gasket. 1 Burst reads are optimized for best system performance.
14 BWE_GSKT_DMA1	Burst write enable (BWE) used for controlling the burst parameter of frequency gasket. This bit controls the bus gasket's handling of burst write transactions. 0 Burst writes are converted into a series of single transactions on the slave side of the gasket. 1 Burst writes are optimized for best system performance.
15 PRE_GSKT_BDXBAR_TO8ZXATCM	Pending read enable (PRE) used for controlling the burst parameter of frequency gasket. This bit controls the bus gasket's handling of pending read transactions. 0 Pending reads are disabled. 1 Pending reads are enabled.
16 BRE_GSKT_BDXBAR_TO_ZXATCM	Burst read enable (BRE) used for controlling the burst parameter of frequency gasket. This bit controls the bus gasket's handling of burst read transactions. 0 Burst reads are converted into a series of single transactions on the slave side of the gasket. 1 Burst reads are optimized for best system performance.

Table 47. PCM0 field descriptions (continued)

Field	Description
17 BWE_GSKT_BDXBAR_TO_ZXATCM	Burst write enable (BWE) used for controlling the burst parameter of frequency gasket. This bit controls the bus gasket's handling of burst write transactions. 0 Burst writes are converted into a series of single transactions on the slave side of the gasket. 1 Burst writes are optimized for best system performance.
18 PRE_GSKT_ZXA_IAHBG_TO_XBAR1	Pending read enable (PRE) used for controlling the burst parameter of frequency gasket. This bit controls the bus gasket's handling of pending read transactions. 0 Pending reads are disabled. 1 Pending reads are enabled.
19 BRE_GSKT_ZXA_IAHBG_TO_XBAR1	Burst read enable (BRE) used for controlling the burst parameter of frequency gasket. This bit controls the bus gasket's handling of burst read transactions. 0 Burst reads are converted into a series of single transactions on the slave side of the gasket. 1 Burst reads are optimized for best system performance.
20 BWE_GSKT_ZXA_IAHBG_TO_XBAR1	Burst write enable (BWE) used for controlling the burst parameter of frequency gasket. This bit controls the bus gasket's handling of burst write transactions. 0 Burst writes are converted into a series of single transactions on the slave side of the gasket. 1 Burst writes are optimized for best system performance.
24 BYP_GSKT_XBAR1_TO_PRAMC3	Programming bit to bypass the 1:1 gasket. 0 pipeline stage enabled. 1 pipeline stage bypassed.
25 PRE_GSKT_XBAR1_TO_PRAMC3	Pending read enable (PRE) used for controlling the burst parameter of frequency gasket. This bit controls the bus gasket's handling of pending read transactions. 0 Pending reads are disabled. 1 Pending reads are enabled.
26 BRE_GSKT_XBAR1_TO_PRAMC3	Burst read enable (BRE) used for controlling the burst parameter of frequency gasket. This bit controls the bus gasket's handling of burst read transactions. 0 Burst reads are converted into a series of single transactions on the slave side of the gasket. 1 Burst reads are optimized for best system performance.
27 BWE_GSKT_XBAR1_TO_PRAMC3	Burst write enable (BWE) used for controlling the burst parameter of frequency gasket. This bit controls the bus gasket's handling of burst write transactions. 0 Burst writes are converted into a series of single transactions on the slave side of the gasket. 1 Burst writes are optimized for best system performance.
28 BYP_GSKT_XBAR1_TO_PRAMC2	Programming bit to bypass the 1:1 gasket. 0 pipeline stage enabled. 1 pipeline stage bypassed.

Table 47. PCM0 field descriptions (continued)

Field	Description
29 PRE_GSKT_XBAR1_TO_PRAMC2	Pending read enable (PRE) used for controlling the burst parameter of frequency gasket. This bit controls the bus gasket's handling of pending read transactions. 0 Pending reads are disabled. 1 Pending reads are enabled.
30 BRE_GSKT_XBAR1_TO_PRAMC2	Burst read enable (BRE) used for controlling the burst parameter of frequency gasket. This bit controls the bus gasket's handling of burst read transactions. 0 Burst reads are converted into a series of single transactions on the slave side of the gasket. 1 Burst reads are optimized for best system performance.
31 BWE_GSKT_XBAR1_TO_PRAMC2	Burst write enable (BWE) used for controlling the burst parameter of frequency gasket. This bit controls the bus gasket's handling of burst write transactions. 0 Burst writes are converted into a series of single transactions on the slave side of the gasket. 1 Burst writes are optimized for best system performance.

7.3.9.2 Platform Configuration Module 1 register (PCM1)

Offset: 0x0004 Access: Supervisor read/write




Figure 21. Platform Configuration Module 1 register (PCM1)

Table 48. PCM1 field descriptions

Field	Description
0 PRE_GSKT_XBAR0_TO_ZXBTCM	Pending read enable (PRE) used for controlling the burst parameter of frequency gasket. This bit controls the bus gasket's handling of pending read transactions. 0 Pending reads are disabled. 1 Pending reads are enabled.
1 BRE_GSKT_XBAR0_TO_ZXBTCM	Burst read enable (BRE) used for controlling the burst parameter of frequency gasket. This bit controls the bus gasket's handling of burst read transactions. 0 Burst reads are converted into a series of single transactions on the slave side of the gasket. 1 Burst reads are optimized for best system performance.

Table 48. PCM1 field descriptions (continued)

Field	Description
2 BWE_GSKT_XBAR0_TO_ZXBTCM	Burst write enable (BWE) used for controlling the burst parameter of frequency gasket. This bit controls the bus gasket's handling of burst write transactions. 0 Burst writes are converted into a series of single transactions on the slave side of the gasket. 1 Burst writes are optimized for best system performance.
3 PRE_GSKT_HSM	Pending read enable (PRE) used for controlling the burst parameter of frequency gasket. This bit controls the bus gasket's handling of pending read transactions. 0 Pending reads are disabled. 1 Pending reads are enabled.
4 BRE_GSKT_HSM	Burst read enable (BRE) used for controlling the burst parameter of frequency gasket. This bit controls the bus gasket's handling of burst read transactions. 0 Burst reads are converted into a series of single transactions on the slave side of the gasket. 1 Burst reads are optimized for best system performance.
5 BWE_GSKT_HSM	Burst write enable (BWE) used for controlling the burst parameter of frequency gasket. This bit controls the bus gasket's handling of burst write transactions. 0 Burst writes are converted into a series of single transactions on the slave side of the gasket. 1 Burst writes are optimized for best system performance.
7 BYP_GSKT_ZXB	Programming bit to bypass the 1:1 gasket. 0 pipeline stage enabled. 1 pipeline stage bypassed.
8 EN_HSIZE_MUX_AIPS	DMC operations HSIZE control for PBRIDGE0, PBRIDGE1 and PBRIDGE2. Force HSIZE=32 bit for Decorated Memory operations on PBRIDGE as decorated operations compute write checkbits (ECC) on 32-bit word. 0 Any decorated write to peripherals will be done with native HSIZE of the instruction (8b/16b/32b). 1 Any decorated write to peripherals will be done with HSIZE=32bit.
9 BYP_GSKT_ZXA	Programming bit to bypass the 1:1 gasket. 0 pipeline stage enabled. 1 pipeline stage bypassed.
11 PRE_GSKT_XBAR1_TO_AIPS2	Pending read enable (PRE) used for controlling the burst parameter of frequency gasket. This bit controls the bus gasket's handling of pending read transactions. 0 Pending reads are disabled. 1 Pending reads are enabled.

Table 48. PCM1 field descriptions (continued)

Field	Description
12 BRE_GSKT_XBAR1_TO_AIPS2	Burst read enable (BRE) used for controlling the burst parameter of frequency gasket. This bit controls the bus gasket's handling of burst read transactions. 0 Burst reads are converted into a series of single transactions on the slave side of the gasket. 1 Burst reads are optimized for best system performance.
13 BWE_GSKT_XBAR1_TO_AIPS2	Burst write enable (BWE) used for controlling the burst parameter of frequency gasket. This bit controls the bus gasket's handling of burst write transactions. 0 Burst writes are converted into a series of single transactions on the slave side of the gasket. 1 Burst writes are optimized for best system performance.
14 PRE_GSKT_XBAR1_TO_AIPS1	Pending read enable (PRE) used for controlling the burst parameter of frequency gasket. This bit controls the bus gasket's handling of pending read transactions. 0 Pending reads are disabled. 1 Pending reads are enabled.
15 BRE_GSKT_XBAR1_TO_AIPS1	Burst read enable (BRE) used for controlling the burst parameter of frequency gasket. This bit controls the bus gasket's handling of burst read transactions. 0 Burst reads are converted into a series of single transactions on the slave side of the gasket. 1 Burst reads are optimized for best system performance.
16 BWE_GSKT_XBAR1_TO_AIPS1	Burst write enable (BWE) used for controlling the burst parameter of frequency gasket. This bit controls the bus gasket's handling of burst write transactions. 0 Burst writes are converted into a series of single transactions on the slave side of the gasket. 1 Burst writes are optimized for best system performance.
17 PRE_GSKT_BDXBAR_TO_ZXCTCM	Pending read enable (PRE) used for controlling the burst parameter of frequency gasket. This bit controls the bus gasket's handling of pending read transactions. 0 Pending reads are disabled. 1 Pending reads are enabled.
18 BRE_GSKT_BDXBAR_TO_ZXCTCM	Burst read enable (BRE) used for controlling the burst parameter of frequency gasket. This bit controls the bus gasket's handling of burst read transactions. 0 Burst reads are converted into a series of single transactions on the slave side of the gasket. 1 Burst reads are optimized for best system performance.

Table 48. PCM1 field descriptions (continued)

Field	Description
19 BWE_GSKT_BDXBAR_TO_ZXCTCM	Burst write enable (BWE) used for controlling the burst parameter of frequency gasket. This bit controls the bus gasket's handling of burst write transactions. 0 Burst writes are converted into a series of single transactions on the slave side of the gasket. 1 Burst writes are optimized for best system performance.
20 PRE_OCTASPI_SLV_SIZER	Pending read enable (PRE) used for controlling the burst parameter of frequency gasket. This bit controls the bus gasket's handling of pending read transactions. 0 Pending reads are disabled. 1 Pending reads are enabled.
21 BRE_OCTASPI_SLV_SIZER	Burst read enable (BRE) used for controlling the burst parameter of frequency gasket used for Concentrator 0. This bit controls the bus gasket's handling of burst read transactions. 0 Burst reads are converted into a series of single transactions on the slave side of the gasket. 1 Burst reads are optimized for best system performance.
22 BWE_OCTASPI_SLV_SIZER	Burst write enable (BWE) used for controlling the burst parameter of frequency gasket used for Concentrator 0. This bit controls the bus gasket's handling of burst write transactions. 0 Burst writes are converted into a series of single transactions on the slave side of the gasket. 1 Burst writes are optimized for best system performance.
23 PRE_EMMC_MSTR_SIZER	Pending read enable (PRE) used for controlling the burst parameter of frequency gasket. This bit controls the bus gasket's handling of pending read transactions. 0 Pending reads are disabled. 1 Pending reads are enabled.
24 BRE_EMMC_MSTR_SIZER	Burst read enable (BRE) used for controlling the burst parameter of frequency gasket used for Concentrator 0. This bit controls the bus gasket's handling of burst read transactions. 0 Burst reads are converted into a series of single transactions on the slave side of the gasket. 1 Burst reads are optimized for best system performance.
25 BWE_EMMC_MSTR_SIZER	Burst write enable (BWE) used for controlling the burst parameter of frequency gasket used for Concentrator 0. This bit controls the bus gasket's handling of burst write transactions. 0 Burst writes are converted into a series of single transactions on the slave side of the gasket. 1 Burst writes are optimized for best system performance.

Table 48. PCM1 field descriptions (continued)

Field	Description
26 PRE_GSKT_STREAM_TO_PROC	Pending read enable (PRE) used for controlling the burst parameter of frequency gasket. This bit controls the bus gasket's handling of pending read transactions. 0 Pending reads are disabled. 1 Pending reads are enabled.
27 BRE_GSKT_STREAM_TO_PROC	Burst read enable (BRE) used for controlling the burst parameter of frequency gasket. This bit controls the bus gasket's handling of burst read transactions. 0 Burst reads are converted into a series of single transactions on the slave side of the gasket. 1 Burst reads are optimized for best system performance.
28 BWE_GSKT_STREAM_TO_PROC	Burst write enable (BWE) used for controlling the burst parameter of frequency gasket. This bit controls the bus gasket's handling of burst write transactions. 0 Burst writes are converted into a series of single transactions on the slave side of the gasket. 1 Burst writes are optimized for best system performance.
29 PRE_GSKT_ZXA_DMC_TO_XBAR1	Pending read enable (PRE) used for controlling the burst parameter of frequency gasket. This bit controls the bus gasket's handling of pending read transactions. 0 Pending reads are disabled. 1 Pending reads are enabled.
30 BRE_GSKT_ZXA_DMC_TO_XBAR1	Burst read enable (BRE) used for controlling the burst parameter of frequency gasket. This bit controls the bus gasket's handling of burst read transactions. 0 Burst reads are converted into a series of single transactions on the slave side of the gasket. 1 Burst reads are optimized for best system performance.
31 BWE_GSKT_ZXA_DMC_TO_XBAR1	Burst write enable (BWE) used for controlling the burst parameter of frequency gasket. This bit controls the bus gasket's handling of burst write transactions. 0 Burst writes are converted into a series of single transactions on the slave side of the gasket. 1 Burst writes are optimized for best system performance.

7.3.9.3 Platform Configuration Module 2 register (PCM2)

Offset: 0x0008 Access: Supervisor read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	PRE_CONC0_ETHER0	BRE_CONC0_ETHER0	BWE_CONC0_ETHER0	PRE_CONC0_FRAY0	BRE_CONC0_FRAY0	BWE_CONC0_FRAY0	PRE_GSKT_DMA0	BRE_GSKT_DMA0	BWE_GSKT_DMA0	EN_HSIZE_MUX_PRAM	PRE_GSKT_ZXB_DMC_TO_XBAR0	BRE_GSKT_ZXB_DMC_TO_XBAR0	BWE_GSKT_ZXB_DMC_TO_XBAR0	PRE_GSKT_ZXB_IAHB_TO_XBAR0	BRE_GSKT_ZXB_IAHB_TO_XBAR0	BWE_GSKT_ZXB_IAHB_TO_XBAR0
Reset	0	1	1	0	1	1	0	1	1	1	0	1	1	0	1	1

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0															
W		PRE_GSKT_XBAR2_TO_PRAMC1P1	BRE_GSKT_XBAR2_TO_PRAMC1P1	BWE_GSKT_XBAR2_TO_PRAMC1P1	PRE_GSKT_XBAR2_TO_PRAMC0P1	BRE_GSKT_XBAR2_TO_PRAMC0P1	BWE_GSKT_XBAR2_TO_PRAMC0P1	PRE_GSKT_XBAR0_TO_XBAR2	BRE_GSKT_XBAR0_TO_XBAR2	BWE_GSKT_XBAR0_TO_XBAR2	PRE_GSKT_ETHER1	BRE_GSKT_ETHER1	BWE_GSKT_ETHER1	PRE_GSKT_CONC0_TO_XBAR0	BRE_GSKT_CONC0_TO_XBAR0	BWE_GSKT_CONC0_TO_XBAR0
Reset	0	0	1	1	0	1	1	0	1	1	0	1	1	0	1	1

Figure 22. Platform Configuration Module 2 register (PCM2)

Table 49. PCM2 field descriptions

Field	Description
0 PRE_CONC0_ETHER0	Pending read enable (PRE) used for controlling the burst parameter of frequency gasket. This bit controls the bus gasket's handling of pending read transactions. 0 Pending reads are disabled. 1 Pending reads are enabled.
1 BRE_CONC0_ETHER0	Burst read enable (BRE) used for controlling the burst parameter of frequency gasket. This bit controls the bus gasket's handling of burst read transactions. 0 Burst reads are converted into a series of single transactions on the slave side of the gasket. 1 Burst reads are optimized for best system performance

Table 49. PCM2 field descriptions (continued)

Field	Description
2 BWE_CONC0_ETHER0	Burst write enable (BWE) used for controlling the burst parameter of frequency gasket. This bit controls the bus gasket's handling of burst write transactions. 0 Burst writes are converted into a series of single transactions on the slave side of the gasket. 1 Burst writes are optimized for best system performance.
3 PRE_CONC0_FRAY0	Pending read enable (PRE) used for controlling the burst parameter of frequency gasket. This bit controls the bus gasket's handling of pending read transactions. 0 Pending reads are disabled. 1 Pending reads are enabled.
4 BRE_CONC0_FRAY0	Burst read enable (BRE) used for controlling the burst parameter of frequency gasket. This bit controls the bus gasket's handling of burst read transactions. 0 Burst reads are converted into a series of single transactions on the slave side of the gasket. 1 Burst reads are optimized for best system performance
5 BWE_CONC0_FRAY0	Burst write enable (BWE) used for controlling the burst parameter of frequency gasket. This bit controls the bus gasket's handling of burst write transactions. 0 Burst writes are converted into a series of single transactions on the slave side of the gasket. 1 Burst writes are optimized for best system performance.
6 PRE_GSKT_DMA0	Pending read enable (PRE) used for controlling the burst parameter of frequency gasket. This bit controls the bus gasket's handling of pending read transactions. 0 Pending reads are disabled. 1 Pending reads are enabled.
7 BRE_GSKT_DMA0	Burst read enable (BRE) used for controlling the burst parameter of frequency gasket. This bit controls the bus gasket's handling of burst read transactions. 0 Burst reads are converted into a series of single transactions on the slave side of the gasket. 1 Burst reads are optimized for best system performance
8 BWE_GSKT_DMA0	Burst write enable (BWE) used for controlling the burst parameter of frequency gasket. This bit controls the bus gasket's handling of burst write transactions. 0 Burst writes are converted into a series of single transactions on the slave side of the gasket. 1 Burst writes are optimized for best system performance.
9 EN_HSIZE_MUX_PRAM	DMC operations HSIZE control for PRAM 0,1 ,2 and 3 Force HSIZE=32 bit for Decorated Memory operations on PRAM as decorated operations compute write checkbits (ECC) on 32-bit word. 0 Any decorated write to SRAM peripherals will be done with native HSIZE of the instruction (8b/16b/32b) 1 Any decorated write to SRAM peripherals will be done with HSIZE=32bit

Table 49. PCM2 field descriptions (continued)

Field	Description
10 PRE_GSKT_ZXB_DMC_TO_XBAR0	Pending read enable (PRE) used for controlling the burst parameter of frequency gasket. This bit controls the bus gasket's handling of pending read transactions. 0 Pending reads are disabled. 1 Pending reads are enabled.
11 BRE_GSKT_ZXB_DMC_TO_XBAR0	Burst read enable (BRE) used for controlling the burst parameter of frequency gasket. This bit controls the bus gasket's handling of burst read transactions. 0 Burst reads are converted into a series of single transactions on the slave side of the gasket. 1 Burst reads are optimized for best system performance
12 BWE_GSKT_ZXB_DMC_TO_XBAR0	Burst write enable (BWE) used for controlling the burst parameter of frequency gasket. This bit controls the bus gasket's handling of burst write transactions. 0 Burst writes are converted into a series of single transactions on the slave side of the gasket. 1 Burst writes are optimized for best system performance.
13 PRE_GSKT_ZXB_IAHB_TO_XBAR0	Pending read enable (PRE) used for controlling the burst parameter of frequency gasket. This bit controls the bus gasket's handling of pending read transactions. 0 Pending reads are disabled. 1 Pending reads are enabled.
14 BRE_GSKT_ZXB_IAHB_TO_XBAR0	Burst read enable (BRE) used for controlling the burst parameter of frequency gasket. This bit controls the bus gasket's handling of burst read transactions. 0 Burst reads are converted into a series of single transactions on the slave side of the gasket. 1 Burst reads are optimized for best system performance
15 BWE_GSKT_ZXB_IAHB_TO_XBAR0	Burst write enable (BWE) used for controlling the burst parameter of frequency gasket. This bit controls the bus gasket's handling of burst write transactions. 0 Burst writes are converted into a series of single transactions on the slave side of the gasket. 1 Burst writes are optimized for best system performance.
17 PRE_GSKT_XBAR2_TO_PRAMC1P1	Pending read enable (PRE) used for controlling the burst parameter of frequency gasket. This bit controls the bus gasket's handling of pending read transactions. 0 Pending reads are disabled. 1 Pending reads are enabled.
18 BRE_GSKT_XBAR2_TO_PRAMC1P1	Burst read enable (BRE) used for controlling the burst parameter of frequency gasket. This bit controls the bus gasket's handling of burst read transactions. 0 Burst reads are converted into a series of single transactions on the slave side of the gasket. 1 Burst reads are optimized for best system performance

Table 49. PCM2 field descriptions (continued)

Field	Description
19 BWE_GSKT_XBAR2_TO_PRAMC1P1	Burst write enable (BWE) used for controlling the burst parameter of frequency gasket. This bit controls the bus gasket's handling of burst write transactions. 0 Burst writes are converted into a series of single transactions on the slave side of the gasket. 1 Burst writes are optimized for best system performance.
20 PRE_GSKT_XBAR2_TO_PRAMC0P1	Pending read enable (PRE) used for controlling the burst parameter of frequency gasket. This bit controls the bus gasket's handling of pending read transactions. 0 Pending reads are disabled. 1 Pending reads are enabled.
21 BRE_GSKT_XBAR2_TO_PRAMC0P1	Burst read enable (BRE) used for controlling the burst parameter of frequency gasket. This bit controls the bus gasket's handling of burst read transactions. 0 Burst reads are converted into a series of single transactions on the slave side of the gasket. 1 Burst reads are optimized for best system performance
22 BWE_GSKT_XBAR2_TO_PRAMC0P1	Burst write enable (BWE) used for controlling the burst parameter of frequency gasket. This bit controls the bus gasket's handling of burst write transactions. 0 Burst writes are converted into a series of single transactions on the slave side of the gasket. 1 Burst writes are optimized for best system performance.
23 PRE_GSKT_XBAR0_TO_XBAR2	Pending read enable (PRE) used for controlling the burst parameter of frequency gasket. This bit controls the bus gasket's handling of pending read transactions. 0 Pending reads are disabled. 1 Pending reads are enabled.
24 BRE_GSKT_XBAR0_TO_XBAR2	Burst read enable (BRE) used for controlling the burst parameter of frequency gasket. This bit controls the bus gasket's handling of burst read transactions. 0 Burst reads are converted into a series of single transactions on the slave side of the gasket. 1 Burst reads are optimized for best system performance
25 BWE_GSKT_XBAR0_TO_XBAR2	Burst write enable (BWE) used for controlling the burst parameter of frequency gasket. This bit controls the bus gasket's handling of burst write transactions. 0 Burst writes are converted into a series of single transactions on the slave side of the gasket. 1 Burst writes are optimized for best system performance.
26 PRE_GSKT_ETHER1	Pending read enable (PRE) used for controlling the burst parameter of frequency gasket. This bit controls the bus gasket's handling of pending read transactions. 0 Pending reads are disabled. 1 Pending reads are enabled.

Table 49. PCM2 field descriptions (continued)

Field	Description
27 BRE_GSKT_ETHER1	Burst read enable (BRE) used for controlling the burst parameter of frequency gasket. This bit controls the bus gasket's handling of burst read transactions. 0 Burst reads are converted into a series of single transactions on the slave side of the gasket. 1 Burst reads are optimized for best system performance
28 BWE_GSKT_ETHER1	Burst write enable (BWE) used for controlling the burst parameter of frequency gasket. This bit controls the bus gasket's handling of burst write transactions. 0 Burst writes are converted into a series of single transactions on the slave side of the gasket. 1 Burst writes are optimized for best system performance.
29 PRE_GSKT_CONC0_TO_XBAR0	Pending read enable (PRE) used for controlling the burst parameter of frequency gasket. This bit controls the bus gasket's handling of pending read transactions. 0 Pending reads are disabled. 1 Pending reads are enabled.
30 BRE_GSKT_CONC0_TO_XBAR0	Burst read enable (BRE) used for controlling the burst parameter of frequency gasket. This bit controls the bus gasket's handling of burst read transactions. 0 Burst reads are converted into a series of single transactions on the slave side of the gasket. 1 Burst reads are optimized for best system performance
31 BWE_GSKT_CONC0_TO_XBAR0	Burst write enable (BWE) used for controlling the burst parameter of frequency gasket. This bit controls the bus gasket's handling of burst write transactions. 0 Burst writes are converted into a series of single transactions on the slave side of the gasket. 1 Burst writes are optimized for best system performance.

7.3.9.4 Platform Configuration Module 3 register (PCM3)

Offset: 0x000C Access: Supervisor read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	EMMC_MSTR_EN_BYTE_SWAP	EMMC_SLV_EN_BYTE_SWAP	EMMC_SLV_EN_UNALIGN_TO_ALIGN	OCTASPI_SLV_EN_BYTE_SWAP0	OCTASPI_SLV_EN_UNALIGN_TO_ALIGN	OCTASPI_SLV_EN_BYTE_SWAP1	NXMC_OVF_GSKT_DMA1	NXMC_OVF_GSKT_HSM	NXMC_OVF_GSKT_EMMC	0	NXMC_OVF_GSKT_ETHER1	NXMC_OVF_CONC0
W																
Reset	0	0	0	0	1	1	1	1	1	0	1	1	1	1	1	1

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	NXMC_OVF_GSKT_DMA0	Reserved(1)	PRE_GSKT_XBAR0_TO_AIPS0	BRE_GSKT_XBAR0_TO_AIPS0	BWE_GSKT_XBAR0_TO_AIPS0	BYP_GSKT_XBAR0_TO_PRAMC1P0(2)	PRE_GSKT_XBAR0_TO_PRAMC1P0	BRE_GSKT_XBAR0_TO_PRAMC1P0	BWE_GSKT_XBAR0_TO_PRAMC1P0	BYP_GSKT_XBAR0_TO_PRAMC0P0(2)	PRE_GSKT_XBAR0_TO_PRAMC0P0	BRE_GSKT_XBAR0_TO_PRAMC0P0	BWE_GSKT_XBAR0_TO_PRAMC0P0	PRE_GSKT_XBAR2_TO_XBAR0	BRE_GSKT_XBAR2_TO_XBAR0	BWE_GSKT_XBAR2_TO_XBAR0
W																
Reset	1	1	0	1	1	0	0	1	1	0	0	1	1	0	1	1

Figure 23. Platform Configuration Module 3 register (PCM3)

1. This bit must not be cleared.
2. The reset value of these bits has been kept as Gasket enabled. The granted device max frequency would reduce to half if these gaskets are programmed as bypassed.

Table 50. PCM3 field descriptions

Field	Description
4 EMMC_MSTR_EN_BYTE_SWAP	This bit enables the logic to swap the byte lanes for EMMC master based on transaction size. 0 No SWAP. 1 A word “ABCD” (A, B, C, D are the bytes) is converted to "DCBA" when transaction size is 32 bit and to "BADC" when transaction size is 16 bit.
5 EMMC_SLV_EN_BYTE_SWAP	This bit enables the logic to swap the byte lanes for EMMC slave based on transaction size. 0 No SWAP. 1 A word “ABCD” (A, B, C, D are the bytes) is converted to “DCBA” when transaction size is 32 bit and to “BADC” when transaction size is 16 bit.
6 EMMC_SLV_EN_UNALIGN_TO_ALIGN	This bit enables the logic to convert any unaligned AHB transaction for the EMMC slave to aligned AHB transaction.
7 OCTASPI_SLV_EN_BYTE_SWAP0	This bit enables the logic to swap the byte lanes for OCTASPI slave based on transaction size when access is made on the memory mapped region (0x8000_0000 - 0x8000200B) 0 No SWAP. 1 A word “ABCD” (A, B, C, D are the bytes) is converted to “DCBA” when transaction size is 32 bit and to “BADC” when transaction size is 16 bit.
8 OCTASPI_SLV_EN_UNALIGN_TO_ALIGN	This bit enables the logic to convert any unaligned AHB transaction for the OCTASPI slave to aligned AHB transaction.
9 OCTASPI_SLV_EN_BYTE_SWAP1	This bit enables the logic to swap the byte lanes for OCTASPI slave based on transaction size when access is made on the memory mapped region (0x6000_0000 - 0x7FFF_FFFF) 0 No SWAP. 1 A word “ABCD” (A, B, C, D are the bytes) is converted to “DCBA” when transaction size is 32 bit and to “BADC” when transaction size is 16 bit.
10 NXMC_OVF_GSKT_DMA1	This bit controls the stalling of Masters when trace buffer in NXMC is full. 0 Master is stalled when NXMC overflow occurs. 1 Master is NOT stalled when NXMC overflow occurs.
11 NXMC_OVF_GSKT_HSM	This bit controls the stalling of Masters when trace buffer in NXMC is full. 0 Master is stalled when NXMC overflow occurs. 1 Master is NOT stalled when NXMC overflow occurs.
12 NXMC_OVF_GSKT_EMMC	This bit controls the stalling of Masters when trace buffer in NXMC is full. 0 Master is stalled when NXMC overflow occurs. 1 Master is NOT stalled when NXMC overflow occurs.
14 NXMC_OVF_GSKT_ETHER1	This bit controls the stalling of Masters when trace buffer in NXMC is full. 0 Master is stalled when NXMC overflow occurs. 1 Master is NOT stalled when NXMC overflow occurs.

Table 50. PCM3 field descriptions (continued)

Field	Description
15 NXMC_OVF_CONC0	This bit controls the stalling of Masters when trace buffer in NXMC is full. 0 Master is stalled when NXMC overflow occurs. 1 Master is NOT stalled when NXMC overflow occurs.
16 NXMC_OVF_GSKT_DMA0	This bit controls the stalling of Masters when trace buffer in NXMC is full. 0 Master is stalled when NXMC overflow occurs. 1 Master is NOT stalled when NXMC overflow occurs.
18 PRE_GSKT_XBAR0_TO_AIPS0	Pending read enable (PRE) used for controlling the burst parameter of frequency gasket. This bit controls the bus gasket's handling of pending read transactions. 0 Pending reads are disabled. 1 Pending reads are enabled.
19 BRE_GSKT_XBAR0_TO_AIPS0	Burst read enable (BRE) used for controlling the burst parameter of frequency gasket. This bit controls the bus gasket's handling of burst read transactions. 0 Burst reads are converted into a series of single transactions on the slave side of the gasket. 1 Burst reads are optimized for best system performance.
20 BWE_GSKT_XBAR0_TO_AIPS0	Burst write enable (BWE) used for controlling the burst parameter of frequency gasket. This bit controls the bus gasket's handling of burst write transactions. 0 Burst writes are converted into a series of single transactions on the slave side of the gasket. 1 Burst writes are optimized for best system performance.
21 BYP_GSKT_XBAR0_TO_PRAMC1P0	Programming bit to bypass the 1:1 gasket 0 pipeline stage enabled. 1 pipeline stage bypassed.
22 PRE_GSKT_XBAR0_TO_PRAMC1P0	Pending read enable (PRE) used for controlling the burst parameter of frequency gasket. This bit controls the bus gasket's handling of pending read transactions. 0 Pending reads are disabled. 1 Pending reads are enabled.
23 BRE_GSKT_XBAR0_TO_PRAMC1P0	Burst read enable (BRE) used for controlling the burst parameter of frequency gasket. This bit controls the bus gasket's handling of burst read transactions. 0 Burst reads are converted into a series of single transactions on the slave side of the gasket. 1 Burst reads are optimized for best system performance.

Table 50. PCM3 field descriptions (continued)

Field	Description
24 BWE_GSKT_XBAR0_TO_PRAMC1P0	Burst write enable (BWE) used for controlling the burst parameter of frequency gasket. This bit controls the bus gasket's handling of burst write transactions. 0 Burst writes are converted into a series of single transactions on the slave side of the gasket. 1 Burst writes are optimized for best system performance.
25 BYP_GSKT_XBAR0_TO_PRAMC0P0	Programming bit to bypass the 1:1 gasket. 0 pipeline stage enabled. 1 pipeline stage bypassed.
26 PRE_GSKT_XBAR0_TO_PRAMC0P0	Pending read enable (PRE) used for controlling the burst parameter of frequency gasket. This bit controls the bus gasket's handling of pending read transactions. 0 Pending reads are disabled. 1 Pending reads are enabled.
27 BRE_GSKT_XBAR0_TO_PRAMC0P0	Burst read enable (BRE) used for controlling the burst parameter of frequency gasket. This bit controls the bus gasket's handling of burst read transactions. 0 Burst reads are converted into a series of single transactions on the slave side of the gasket. 1 Burst reads are optimized for best system performance.
28 BWE_GSKT_XBAR0_TO_PRAMC0P0	Burst write enable (BWE) used for controlling the burst parameter of frequency gasket. This bit controls the bus gasket's handling of burst write transactions. 0 Burst writes are converted into a series of single transactions on the slave side of the gasket. 1 Burst writes are optimized for best system performance.
29 PRE_GSKT_XBAR2_TO_XBAR0	Pending read enable (PRE) used for controlling the burst parameter of frequency gasket. This bit controls the bus gasket's handling of pending read transactions. 0 Pending reads are disabled. 1 Pending reads are enabled.
30 BRE_GSKT_XBAR2_TO_XBAR0	Burst read enable (BRE) used for controlling the burst parameter of frequency gasket. This bit controls the bus gasket's handling of burst read transactions. 0 Burst reads are converted into a series of single transactions on the slave side of the gasket. 1 Burst reads are optimized for best system performance.
31 BWE_GSKT_XBAR2_TO_XBAR0	Burst write enable (BWE) used for controlling the burst parameter of frequency gasket. This bit controls the bus gasket's handling of burst write transactions. 0 Burst writes are converted into a series of single transactions on the slave side of the gasket. 1 Burst writes are optimized for best system performance.

7.3.10 Wakeup unit (WKPU) configuration

Two Wakeup units support 59 external sources that can generate CPU exceptions or wakeup events and 2 external sources (only Wakeup_0), driven by PA[4] and PD[15], that can cause non-maskable interrupt requests or wakeup events.

The effect of the signals coming from PA[4] and PD[15] depends on the execution mode.


In any run mode, three signals (called CORE0_NMI, CORE1_NMI, and CORE2_NMI) are input to each core. Each of these signals is the output of one multiplexer, which makes it possible to select (via SIUL2 register) any of the following sources:

- PA[4]
- PD[15]
- Logical XOR'ed of PA[4] and PD[15]

In standby mode, the signals driven by PA[4] and PD[15] (called ESR1_NMISBY1 and NMISBY2 respectively) can be used to wake-up the system.

PD[15] can also be used to trigger a reset to the whole system.

Figure 24. NMI block diagram SPC58xHx



In *Figure 2484: Wakeup unit block diagram* of *Chapter 85: Wakeup unit (WKPU)*, it has to be noted that only one filter is implemented.

7.3.10.1 Features

The Wakeup unit supports these distinctive features:

- Non-maskable Interrupt support with:
  - 3 NMI source with bypassable glitch filter
  - Independent interrupt destination: non-maskable interrupt, critical interrupt, or machine check request
  - Edge detection
- External wakeup/interrupt support with:
  - 59 wakeup/interrupt sources
  - Analog glitch filter per each wakeup line
  - Independent interrupt mask
  - Edge detection
  - Configurable system wakeup triggering from all interrupt sources
  - Configurable padkeeper functionality
- On-chip wakeup support
  - 2 wakeup sources
  - Wakeup status mapped to same register as external wakeup/interrupt status
  - Independent interrupt mask
  - Configurable system wakeup triggering from all interrupt sources

7.3.10.2 Wakeup vector mapping

Table 51. WKPU_0 wakeup vector mapping

Wakeup number	Port	Port Input Function	WKPU IRQ to INTC	IRQ#	WISR	Register Bit position(1)
WKUP0	SSWU / API	Refer to SPC58xHx pinout Excel® file attached to the IO Definition document	WKPU_0_IRQ_0	Table 37: Interrupt sources	EISR0	31
WKUP1	RTC				EISR1	30
WKUP2	Refer to SPC58xHx pinout Excel® file attached to the IO Definition document				EISR2	29
WKUP3					Reserved	28
WKUP4					EISR4	27
WKUP5					EISR5	26
WKUP6					EISR6	25
WKUP7					EISR7	24
WKUP8			WKPU_0_IRQ_1	Table 37: Interrupt sources	EISR8	23
WKUP9					EISR9	22
WKUP10					EISR10	21
WKUP11					EISR11	20
WKUP12					EISR12	19
WKUP13					EISR13	18
WKUP14					EISR14	17
WKUP15					EISR15	16
WKUP16			WKPU_0_IRQ_2	Table 37: Interrupt sources	EISR16	15
WKUP17					EISR17	14
WKUP18					EISR18	13
WKUP19					EISR19	12
WKUP20					EISR20	11
WKUP21					EISR21	10
WKUP22					EISR22	9
WKUP23					EISR23	8
WKUP24			WKPU_0_IRQ_3	Table 37: Interrupt sources	EISR24	7
WKUP25					EISR25	6
WKUP26					EISR26	5
WKUP27					EISR27	4
WKUP28					EISR28	3
WKUP29					EISR29	2
WKUP30					EISR30	1
WKUP31					EISR31	0

1. Applicable for registers WISR, IRER, WRER, WIFEER, WIFEEF, WIFER, WPDR of WKPU_0 instance.

Table 52. WKPU_1 wakeup vector mapping

Wakeup number	Port	Port Input Function	WKPU IRQ to INTC	IRQ#	WISR	Register Bit position(1)
WKUP0	Refer to SPC58xHx pinout Excel® file attached to the IO Definition document	Refer to SPC58xHx pinout Excel® file attached to the IO Definition document	WKPU_1_IRQ_0	Table 37: Interrupt sources	EISR0	31
WKUP1					EISR1	30
WKUP2					EISR2	29
WKUP3					EISR3	28
WKUP4					EISR4	27
WKUP5					EISR5	26
WKUP6					EISR6	25
WKUP7					EISR7	24
WKUP8			WKPU_1_IRQ_1	Table 37: Interrupt sources	EISR8	23
WKUP9					EISR9	22
WKUP10					EISR10	21
WKUP11					EISR11	20
WKUP12					EISR12	19
WKUP13					EISR13	18
WKUP14					Reserved	17
WKUP15					EISR15	16
WKUP16			WKPU_1_IRQ_2	Table 37: Interrupt sources	EISR16	15
WKUP17					EISR17	14
WKUP18					EISR18	13
WKUP19					EISR19	12
WKUP20					EISR20	11
WKUP21					EISR21	10
WKUP22					EISR22	9
WKUP23					EISR23	8
WKUP24			WKPU_1_IRQ_3	Table 37: Interrupt sources	EISR24	7
WKUP25					EISR25	6
WKUP26					EISR26	5
WKUP27					EISR27	4
WKUP28					Reserved	3
WKUP29					EISR29	2
WKUP30					EISR30	1
WKUP31					EISR31	0

1. Applicable for registers WISR, IRER, WRER, WIFEER, WIFEEF, WIFER, WPDR of WKPU_1 instance.

7.3.11 Crossbar integrity checker (XBIC)

The device implements the following XBIC instances:

- XBIC_Concentrator_0
- XBIC_0
- XBIC_1
- XBIC_2
- XBIC_BDXBAR

Master and slave assignments are defined as follows:

- XBIC master definition follows the AHB master (see AHB Master ID assignments in *Section 7.3.4: System Memory Protection Unit (SMPU) configuration*).
- XBIC slave definition follows the XBAR slave numbering (see Crossbar_0 and Crossbar_1 switch slave assignments in *Section 7.3.3: Crossbar switch*).

7.3.12 Body Cross Triggering Unit (BCTU) configuration

This section summarizes the Body Cross Triggering Unit (BCTU) configuration in the SPC58xHx device. For a comprehensive description of the BCTU, please refer to the BCTU's dedicated chapter.

7.3.12.1 Module overview

One single BCTU instance (BCTU0) is implemented. It is interconnected to:

- ADC_SAR_B (12-bit Supervisor)
- eMIOS
- PIT

The Body Cross Triggering Unit is used to prioritize the trigger events from eMIOS/PIT.

The BCTU synchronizes the ADC conversion with PWM signal coming from eMIOS/PIT (refer to *Table 53*). When the event is programmed to be an ADC trigger, the 8-bit channel number is provided to ADC. This channel number is used to communicate which particular channel has to be converted (refer to *Table 54*).

The BCTU is also used to route the trigger events from eMIOS as a DMA request in case the event is not programmed to be a trigger to ADC.

The supported trigger sources are the following:

- 94 eMIOS channels
- 2 PIT channels

Figure 25. BCTU overview




Table 53. BCTU input triggers allocation

Body CTU trigger input	Trigger source	Connected signal
0–22	eMIOS0	eMIOS_0 CH0–CH22
23	PIT_RTI_0	PIT_0 CH1
24–31	eMIOS_0	eMIOS_0 CH24–CH31
32–54	eMIOS_1	eMIOS_1 CH0–CH22
55	PIT_RTI_1	PIT_1 CH1
56–63	eMIOS_1	eMIOS_1 CH24–CH31
64–95	eMIOS_2	eMIOS_2 CH0–CH31

Table 54. Channel value ADC mapping

SAR_ADC_B	BCTU channel number
Internal channels	
0	0x00
1	0x01
...	...
95	0x5F
External channels	
128	0x40
129	0x41
...	...
255	0xFF

7.3.13 SSWU configuration

7.3.13.1 ADC channel connections

Table 55. Stand-by ADC internal channel connection (Params[6] = 0)

Params[6]	Params[5:0]	SSWU ADC channel
0	0	ADC SAR 10b Internal Channel 70
	1	ADC SAR 10b Internal Channel 71
	2	ADC SAR 10b Internal Channel 72
	3	ADC SAR 10b Internal Channel 73
	4	ADC SAR 10b Internal Channel 74
	5	ADC SAR 10b Internal Channel 75
	6	ADC SAR 10b Internal Channel 76
	7	ADC SAR 10b Internal Channel 77
	8	ADC SAR 10b Internal Channel 78
	9	ADC SAR 10b Internal Channel 79
	10	ADC SAR 10b Internal Channel 80
	11	ADC SAR 10b Internal Channel 81
	12	ADC SAR 10b Internal Channel 82
	13	ADC SAR 10b Internal Channel 83
	14	ADC SAR 10b Internal Channel 84
	15	ADC SAR 10b Internal Channel 85
	16	ADC SAR 10b Internal Channel 86
	17	ADC SAR 10b Internal Channel 87
	18	ADC SAR 10b Internal Channel 88
	19	ADC SAR 10b Internal Channel 89
	20	ADC SAR 10b Internal Channel 90
	21	ADC SAR 10b Internal Channel 91
	22	ADC SAR 10b Internal Channel 92
	23	ADC SAR 10b Internal Channel 93

Table 55. Stand-by ADC internal channel connection (Params[6] = 0) (continued)

Params[6]	Params[5:0]	SSWU ADC channel
1	0	ADC SAR 10b External Channel 128
	1	ADC SAR 10b External Channel 129
	2	ADC SAR 10b External Channel 130
	3	ADC SAR 10b External Channel 131
	4	ADC SAR 10b External Channel 132
	5	ADC SAR 10b External Channel 133
	6	ADC SAR 10b External Channel 134
	7	ADC SAR 10b External Channel 135

7.4 Clocking

See *Chapter 26: Clocking* for a description of the architecture for the system level clocks including clock generation, the clock sources and the peripheral clocks. The chapter also provides configuration details for the Clock Monitor Unit (CMU).

7.5 Memories and memory interfaces

See the following chapters for detailed information on memories and memory interfaces.

Table 56. Reference links to related information

Topic	Related module	Reference
Embedded memories	—	*Chapter 3: Embedded memories*
System memory map	—	*Chapter 5: Memory Map*
Platform Flash	—	*Chapter 35: Flash memory controller*
Platform RAM controller	—	*Chapter 34: Platform RAM controller AHB (PRAMC_AHB)*
Embedded flash memory	—	*Chapter 36: Embedded Flash Memory*
Decorated Storage Memory Controller	—	*Chapter 38: Decorated Storage Memory Controller (DSMC)*

7.5.1 Flash memory controller (PFLASH) configuration

Two flash controllers and arrays are implemented. The flash controllers provide flash configuration and control functions and manage the interface between the flash memory array and the crossbar switch. The configuration and control functions are accessed via control registers, which are read/write accessible only in supervisor mode.

Three of the registers, PFCR1, PFCR2, and PFAPR, control the interaction of master modules with the flash array by enabling/disabling prefetch or by controlling access to the

flash array on a per-master basis. Use of the fields in these registers requires knowledge of the number assigned to each master. For example, the PFAPR[M2AP] field controls flash array access by master 2, the PFAPR[M3AP] field controls flash array access by master 3, and so on. See the crossbar switch configuration section for details. See the PFCR3 register details in the flash memory controller chapter for more details on configuring the flash controller.

Table 57. Reference links to related information

Topic	Related module	Reference
Full description	Flash Memory Controller (PFLASH)	*Chapter 35: Flash memory controller*
Flash memory architecture overview	Flash memory, Flash controller	*Section 3.3: Embedded Flash memory*
Flash memory	Flash memory	*Chapter 36: Embedded Flash Memory*
Flash port assignments	Crossbar switch	*Section 7.3.3: Crossbar switch*
System memory map	—	*Chapter 5: Memory Map*

The master assignments are shown in *Section 7.3.3.5: AHB Master ID Assignments*. Note that these are the same master assignments used elsewhere in the chip, for example, the SMPU.

7.5.2 Decorated Storage Memory Controller (DSMC)

The DSMC supports five store and three load operations, including:

- Bit field inserts
- Compare-and-store
- Bitwise AND, OR, and XOR operators
- Simple memory load
- Swap
- Load-and-set-1(bit)

As the DSMC generates the atomic read-modify-write bus transactions to the attached slave memory controller, the two transactions (read, write) are fully pipelined with no idle cycles introduced. During these transactions, the AHB hlock control signal is asserted to the slave during the entire read-modify-write.

The DSMC is instantiated multiple times within the core platform and physically resides between the CPU data AHB bus and the associated crossbar master port.

For SPC58xHx, the DSMC is instantiated four times: three times on every CPU's AHB data bus and one lock-step replica in the sphere of replication, on for each functional DSMC instance.

Due to this architecture choice, each DSMC can access the whole addressing space.

7.6 Analog modules

This section highlights the following analog modules that are implemented on SPC58xHx:

Table 58. Reference links to related information

Module or Subsystem	Device-specific information	Block details
Temperature sensor	*Section 7.6.1: Temperature sensor configuration*	*Chapter 41: Temperature Sensor*
ADC subsystem	*Section 39.1: ADC overview*	—
Successive Approximation Register Analog-to-Digital Converters (SARADCs)	*Section 7.6.2: SARADC*	*Chapter 40: Successive Approximation Register Analog-to-Digital Converter (SARADC)*

7.6.1 Temperature sensor configuration

The temperature sensor is used to measure the temperature of the SPC58xHx device. The temperature sensor has the following outputs:

- Two analog voltages
  - A voltage signal that is linearly increasing with internal junction temperature (PTAT that is proportional to absolute temperature)
  - A voltage signal that is linearly decreasing with internal junction temperature (CTAT that is complementary proportional to absolute temperature)
- Three digital outputs that signal under- or over-temperature operating conditions.

During production testing of the device, the output voltages of the temperature sensor are sampled by SARB input channel 120 and 121 of the onboard ADC module at a predefined high temperature and also at a predefined low temperature. These calibration parameters are stored during production test into UTEST Flash memory. See Section UTEST in Chapter Flash Memory.

By converting the two analog outputs of the temperature sensor through ADC, one can find out a constant reference code which does not change with temperature or the ADC reference values. It is also called 'Digital Bandgap Voltage'. See *Section 41.3.2: Equations for converting TSENS voltages into constant reference (Digital Bandgap Voltage)* in *Chapter 41: Temperature Sensor*.

For details, see *Chapter 41: Temperature Sensor*.

7.6.2 SARADC

The Successive Approximation Register Analog-to-Digital Converter (SARADC) digital interface block controls the on-chip SARADC analog block and holds control and status registers accessible for an application. The SARADC provides accurate and fast conversion data for a wide range of applications. Each SARADC analog block has a corresponding digital interface.

SPC58xHx includes five (5) independent 12-bit SARADCs and one (1) independent 10-bit SARADC. The 12-bit SARADC_B has access to all external analog input pins (except some of the SAR_ADC_12bit_2 analog inputs which are not shared with SAR_ADC_B), access to the external multiplexed inputs, and has special safety features.

For details, refer to the section Analog-to-Digital Converters (ADC) Configuration.

7.7 Timers

7.7.1 System Timer Module (STM) configuration

The System Timer Module (STM) is a 32-bit timer designed to support commonly required system and application software timing functions. The STM includes a 32-bit up counter and four 32-bit compare channels with a separate interrupt source for each channel. The counter is driven by the HPBM_CLK divided by an 8-bit prescale value (1 to 256).

SPC58xHx includes three STMs, one for each core, with four 32-bit compare channels in each STM.

Table 59. System Timer Module (STM) instances

Instance	Description	Number of channels	Number of registers (32-bit)
STM_0	Clocked by HPBM_CLK (Core_0)	4	14
STM_1	Clocked by HPBM_CLK (Core_1)	4	14
STM_2	Clocked by HPBM_CLK (Core_2)	4	14

7.7.2 Software Watchdog Timer (SWT) configuration

SPC58xHx includes four SWTs.

Table 60. Software Watchdog Timer (SWT) instances

Instance	Description
SWT0	Clocked by IRCOSC clock; using value of IAC8 register of Core 0 for instruction address compare feature
SWT1	Clocked by IRCOSC clock; using value of IAC8 register of Core 1 for instruction address compare feature
SWT2	Clocked by IRCOSC clock; using value of IAC8 register of Core 2 for instruction address compare feature
SWT3	Clocked by IRCOSC clock; not supporting the address compare feature

The SWT has the following features:

- 32-bit time-out register to set the time-out period
- Internal 16 MHz RC oscillator clock that is used for timer operation
- Programmable selection of window mode or regular servicing
- Programmable selection of reset or interrupt on an initial time-out
- Programmable selection of the servicing mode
- Master access protection
- Hard and soft configuration lock bits

7.7.2.1 IAC (Instruction Address Compare)

The IAC feature makes it possible to serve a SWT when the CPU executes an instruction at a specific address location. The purpose is to guarantee that the application regularly executes an instruction within some fundamental section of the code. If this address location is not executed regularly, it implies that a critical error has occurred and the device should be eventually reset.

Not all the SWT embeds the IAC feature: *Table 60* shows for which watchdog the IAC feature is enabled.

If the IAC feature is enabled for a specific SWT, the address to be executed is set by the Instruction Address Compare 8 (IAC8) register, whereas the IAC feature can be activated by the register field SWT_CR[SMD] to one of the following settings:

- 2'b10 for Fixed Address Execution; the IAC8 register cannot be updated while the watchdog is enabled. If the SWT is in 'Fixed Address Execution' mode, an SWT output signal tells the core; this 'freezes' changes to the IAC8 register when the SWT is enabled
- 2'b11 for Incremental Address Execution; the IAC8 register can be updated

7.7.2.2 Reset assertion

The SWT can assert a reset when the watchdog timer expires. See *Chapter 8: Reset and Boot* for details.

7.7.2.3 Default configuration

On SPC58xHx, the SWTs come out of reset with the default reset values summarized in *Table 61*. Minimum timeout value is 256 cycles for SWT0, SWT1, SWT2, and SWT3. For details, please refer to *Section 60.3.5: Initialization of BAF DCF clients*

Table 61. Register reset values

SWT instance	Register	Reset value
SWT0	SWT Control Register (SWT_CR)	0xFF00_010A
SWT0	SWT Time-out (SWT_TO)	0x0005_FCD0
SWT1	SWT Control Register (SWT_CR)	0xFF00_010A
SWT1	SWT Time-out (SWT_TO)	0x0005_FCD0
SWT2	SWT Control Register (SWT_CR)(1)	0xFF00_011B
SWT2	SWT Time-out (SWT_TO)	0x0003_FDE0
SWT3	SWT Control Register (SWT_CR)	0xFF00_010A
SWT3	SWT Time-out (SWT_TO)	0x0005_FCD0

1. The SWT can be disabled by accepting a DCI-driven signal to clear the SWT_CR[WEN] bit. For SWT2, the default reset value for that bit is ‘1’, but the DCI can override that default value by setting it to ‘0’. If the signal is de-asserted, there is no change to the SWT_CR[WEN] value. (The DCI can only disable the SWT; it cannot enable it.) For details refer to *Section 66.1.3: Operating modes*.

7.7.3 PIT configuration

This section summarizes how the module has been configured in the chip. For a comprehensive description of the module itself, see the module’s dedicated chapter.

Figure 26. PIT configuration




Table 62. Reference links to related information

Topic	Related module	Reference
Full description	PIT	*Chapter 45: Periodic Interrupt Timer (PIT)*
System memory map	—	*Chapter 5: Memory Map*
Clocking	—	*Chapter 26: Clocking*
Power management	—	*Chapter 10: Power management*
DMA channel assignments	Direct memory access channel multiplexer	*Chapter 25: DMA channel multiplexer (DMACHMUX)*

7.7.3.1 PIT instantiation

Table 63. PIT information

PIT module	PIT channels	Description
PIT_0	8 + RTI	The PIT has eight standard channels. All PIT registers are cleared by any reset.
PIT_1	2	PIT1 has chaining mode to implement a 64-bit timer and the timer value is unchanged by a functional reset.

7.7.3.2 PIT/DMA periodic trigger assignments

The PIT generates periodic trigger events to the DMACHMUX. To check the mapping of the PIT channel number with the corresponding DMA channel number, refer to the *Table 43: PIT_0 periodic trigger to DMA channel mapping*.

7.7.3.3 PIT Registers

The following tables show the implementation of PIT registers in this MCU.

Table 64. PIT_0 memory map

Absolute address (hex)	Register name
F7F8_4000	PIT Module Control Register (PIT0_MCR)(1)
F7F8_40E0 - F7F8_40E4	Reserved
F7F8_40F0 - F7F8_40FC	RTI Timer Channel Registers (PIT0_RTI_LDVAL, PIT0_RTI_CVAL, PIT0_RTI_TCTRL, PIT0_RTI_TFLG)
F7F8_4100 - F7F8_417C	Timer Channel [0:7] Registers (PIT0_LDVAL*n*, PIT0_CVAL*n*, PIT0_TCTRL*n*, PIT0_TFLG*n*)
F7F8_4180 - F7F8_7FFF	Reserved

1. The reset value of MCR is 0x06.

Table 65. PIT_1 memory map

Absolute address (hex)	Register name
FBF8_4000	PIT Module Control Register (PIT1_MCR)(1)
FBF8_40E0	PIT Upper Lifetime Timer Register (PIT1_LTMR64H)
FBF8_40E4	PIT Lower Lifetime Timer Register (PIT1_LTMR64L)
FBF8_40F0 - FBF8_40F8	Reserved
FBF8_4100 - FBF8_411C	Timer Channel [0:1] Registers (PIT1_LDVAL*n*, PIT1_CVAL*n*, PIT1_TCTRL*n*, PIT1_TFLG*n*)
F7F8_4120 - F7F8_7FFF	Reserved

1. The reset value of MCR is 0x02.

7.7.3.4 PIT clocking

The PIT_0 standard channels are clocked with the peripheral clock (PER_CLK).

The PIT_0_RTI channel clock source is selectable between XOSC and RCOSC via the auxiliary clock selector 9.

The PIT_1 channels are clocked with the peripheral clock (PER_CLK).

7.7.4 Global System Timer (GST) configuration

There is one instance of GST on SPC58xHx.

7.7.4.1 Clocking

The global GST counter clock source is connected to TIME_BASE_CLK output from the clock generation module. For more details refer to the Clocking chapter.

7.7.4.2 Interrupt

ARC module 0 gets assigned five IRQ sources, one for each compare channel and one for counter overflow/expire:

- ARC_0_CMP_0
- ARC_0_CMP_1
- ARC_0_CMP_2
- ARC_0_CMP_3
- ARC_0_OV

For details refer to the Interrupt Controller (INTC) configuration section.

7.7.4.3 DMA channels

There are no DMA channels required for this module.

7.7.4.4 Other signals

7.7.4.4.1 Auxiliary Input Signals for Event Generator Module

The external event inputs are connected as specified in *Table 66*.

Note: The GST destination ports (input) can be connected to the same pad.

Table 66. External event input assignment

GST input	Source Module	Source signal assignment	Comment
AUX_EVENT_OTC0	SIUL2	GPIO	—
AUX_EVENT_ARC0	SIUL2	GPIO	—

7.7.4.4.2 Application specific external time bus

The application specific time bus interface is connected as specified in *Table 67*.

Table 67. Application specific time bus interface

GST input	Source module
AUX_TS_BUS_0 [63:0]	Ethernet_0
AUX_TS_BUS_1 [63:0]	Ehternet_1

7.7.4.4.3 Time Base Unit output signals

There are several connections of time base bus from the TBU to different modules as specified in Table 68.

Table 68. Time Base Unit channel

Time Base channel	Connected modules	Resolution	Comment
TBU_0	Ethernet_0 Ethernet_1	64-bit	—
TBU_1	CAN_SUB_0_M_CAN_0 CAN_SUB_0_M_CAN_1 CAN_SUB_0_M_CAN_2 CAN_SUB_0_M_CAN_3 CAN_SUB_1_M_CAN_1 CAN_SUB_1_M_CAN_2 CAN_SUB_1_M_CAN_3 CAN_SUB_1_M_CAN_4 CAN_SUB_2_M_CAN_1 CAN_SUB_2_M_CAN_2 CAN_SUB_2_M_CAN_3 CAN_SUB_2_M_CAN_4 CAN_SUB_3_M_CAN_1 CAN_SUB_3_M_CAN_2 CAN_SUB_3_M_CAN_3 CAN_SUB_3_M_CAN_4	16-bit	—

7.7.4.4.4 Auto Reload Compare module output signal

Some ARC module channels have dedicated signal connections to other modules as specified in *Table 69*.

Table 69. ARC channel

ARC module	ARC channel	Interrupt function(1)	Trigger Function multiplexed in SIUL2	Special trigger connection
ARC_0	CMP_0	yes	See Microsoft Excel file (I/O signal table and input muxing table) attached to the IO_Definition document.	no
	CMP_1	yes		no
	CMP_2	yes		no
	CMP_3	yes		no
	OV/EXP	yes		no

1. See Interrupt sources table.

7.8 Communication interfaces

7.8.1 Ethernet configuration

7.8.1.1 Overview

There are two Ethernet instances of Ethernet module:

- ETHERNET_0 is 10/100 Mbps capable
- ETHERNET_1 is 10/100/1000 Mbps capable

Table 70 shows the features supported by each Ethernet instance.

Table 70. Ethernet features

Feature	Ethernet 100M	Ethernet 1G
General features		
Speed	10/100Mbps	10/100/1000 Mbps
Half Duplex Mode	Yes	No
Full Duplex Mode	Yes	Yes
Supported PHY interfaces		
MII IEEE802.3-2015	Yes	Yes
RMII v1.2 from RMII Consortium	Yes	Yes
RGMII v2.6 From HP/Marvell	No	Yes
Queues and DMA channels		
Number of Transmit Queues	2	3
Number of Transmit DMA Channels	2	3
Number of Receive Queues	2	3
Number of Receive DMA Channels	2	3
Programmable DMA Channel Select for each VLAN filter	Yes	Yes
Programmable control for routing Receive packets with Multicast/Broadcast destination address to a programmable Receive Queue	Yes	Yes
Routing of Untagged Receive packets to a programmable Receive Queue	Yes	Yes
Programmable control for routing VLAN tagged and untagged IEEE 1588 PTP over Ethernet Receive packets to a same or separate programmable Receive Queue	Yes	Yes
Programmable control for routing Unicast/Multicast Receive packets that fail the destination address filter to a separate programmable Receive Queues	Yes	Yes

Table 70. Ethernet features (continued)

Feature	Ethernet 100M	Ethernet 1G
L2 filtering and routing		
Number of L2 SA/DA filters	32	32
L2 match address per filter	SA or DA	SA or DA
L2 Unicast DA Match Type	ALL with No filter status (Promiscuous), ALL with filter status, PERFECT/GRP ONLY, HASH64Bit Only, PERFECT/GRP or HASH64BIT	ALL with No filter status (Promiscuous), ALL with filter status, PERFECT/GRP ONLY, HASH64Bit Only, PERFECT/GRP or HASH64BIT
L2 Multi-cast DA Match Type	ALL with No filter status (Promiscuous), ALL with filter status, PERFECT/GRP ONLY, HASH64Bit Only, PERFECT/GRP or HASH64BIT	ALL with No filter status (Promiscuous), ALL with filter status, PERFECT/GRP ONLY, HASH64Bit Only, PERFECT/GRP or HASH64BIT
L2 Broadcast DA Match Type	All, None	All, None
L2 Unicast/Multi-cast DA Inverse Filter	Yes	Yes
L2 Unicast SA Match Type	ALL, PERFECT/GRP Status Only, no packet drop, PERFECT/GRP with Packet drop	ALL, PERFECT/GRP Status Only, no packet drop, PERFECT/GRP with Packet drop
L2 Unicast SA Inverse Filter	Yes	Yes
Programmable DMA Channel Select by L2 MAC Address per filter	Yes	Yes
L2 VLAN filtering and routing		
Number of VLAN Filters	16	16
VLAN match tag per filter	Inner or Outer	Inner or outer
VLAN ID width for match per filter	12 or 16 bit	12 or 16 bit
VLAN Type comparison per filter	ALL or SVLAN or CVLAN	ALL or SVLAN or CVLAN
VLAN Inverse Filter (Global for all VLAN Filters)	Yes	Yes
Programmable DMA Channel Select by VLAN per filter	Yes	Yes
L3 AND L4 filtering and routing		
Number of L3_L4 Filters	1	1
L3 Filter Protocol	IPV4 or IPV6	IPV4 or IPV6
L3 match IP	Src and/or Dest	Src and/or Dest
L3 Source IP Match type	Perfect/Grp or Inverse	Perfect/Grp or Inverse

Table 70. Ethernet features (continued)

Feature	Ethernet 100M	Ethernet 1G
L3 Destination IP Match type	Perfect/Grp or Inverse	Perfect/Grp or Inverse
L4 Filter Protocol	TCP or UDP	TCP or UDP
L4 match ports	Src and/or Dest	Src and/or Dest
L4 Source port Match type	Perfect or Inverse	Perfect or Inverse
L4 Destination port Match type	Perfect or Inverse	Perfect or Inverse
Programmable DMA Channel Select by L3_L4 filter	Yes	Yes
Discard/Forward non-TCP and non-UDP over IP	Yes	Yes
Rx filtering using flexible receive parser (FRP)		
Programmable lookup table based flexible Parser for filtering and steering the Rx packets	No	Yes
Parser Buffer Size i.e. the number of frame bytes (from start after preamble) on which parsing is performed.	NA	128
Number of parsing instructions supported	NA	256
Out of order processing. Fields need not be processed in order by the parsing instructions	NA	Yes
Support for DMA channel selection when packet is accepted	NA	Yes
FRP DMA channel selection overrides MAC/MTL DMA channel select	NA	Yes
Routing of accepted frames to multiple DMA channels	NA	Yes
TCP/IP offloading features		
TCP/IP Checksum offload engine on transmit	Q0 only	Q0 only
TCP/IP Checksum offload engine on receive	Yes	Yes
TCP Segmentation Offload on transmit	On TX-DMA CH0 only	On TX-DMA CH0 only
Split header support to split the packet header (Layer 2, Layer 3, and Layer 4) in a different buffer and the payload in a different buffer	Yes	Yes
IPv4 ARP Offload feature. The IP can process the ARP request packet in the receive path and generate corresponding ARP response packet in the transmit path.	Yes	Yes
Time sensitive networking features		
IEEE 802.1Qbv-2015, Enhancements to Scheduling Traffic	No	Yes
IEEE802.1Qbu/802.3br, Frame preemption and Interspersing Express Traffic	No	Yes

Table 70. Ethernet features (continued)

Feature	Ethernet 100M	Ethernet 1G
Audio and video features		
Number of TX Queues for AV Data transfer	Queue-1 (100 Mbps only)	Queue-1 and 2 (100 or 1000 Mbps only)
Number of RX Queues for AV Data transfer	Queue-0 and 1 (100 Mbps only)	Queue-0,1 and 2 (100 or 1000 Mbps only)
IEEE 802.1-Qav specified credit-based shaper (CBS) algorithm for TX Queues	Yes	Yes
Programmable Slot Interval with range from 1µs to 4096µs and granularity of 1µs	Yes	Yes
AMBA APB slave interface features		
32-bit Access with no byte enable	Yes	Yes
AMBA AHB master interface features		
Bus width	64	64
AHB 1K boundary burst splitting	Yes	Yes
Split, Retry, and Error AHB responses	Yes	Yes
Software-selected type of AHB burst (fixed burst, indefinite burst, or mix of both)	Yes	Yes
Option to select address-aligned bursts from AHB master port	Yes	Yes
Wrap burst	No	No
Locked or Protected transfers	No	No
Monitoring, testing and debug features		
DMA states (Tx and Rx) as status bits	Yes	Yes
Debug status register that gives status of FSMs in Transmit and Receive data paths and FIFO fill-levels	Yes	Yes
Application Abort status bits	Yes	Yes
Network statistics with RMON or MIB Counters (RFC2819/RFC2665)	Yes	Yes
Current Tx or Rx Buffer pointer as status registers	Yes	Yes
Current Tx or Rx Descriptor pointer as status registers	Yes	Yes
Statistical counters to calculate the bandwidth served by each Transmit channel when AV is enabled	Yes	Yes
Memories accessible through Slave port for debug	Yes (through Queue0)	Yes (through Queue0)

Table 70. Ethernet features (continued)

Feature	Ethernet 100M	Ethernet 1G
MAC Tx and Rx features		
Half-duplex operation:	Yes	No
CSMA/CD Protocol support	Yes	NA
Flow control using backpressure support (based on implementation-specific white papers and UNH Ethernet Clause 4 MAC Test Suite - Annex D)	Yes	NA
Packet bursting and packet extension in 1000 Mbps half-duplex operation	NA	NA
Full-duplex flow control operations (IEEE 802.3x Pause packets and Priority flow control)	Yes	Yes
MDIO (Clause 22 and Clause 45) master interface for PHY device configuration and management	Yes	Yes
MAC Tx features		
Preamble and start of packet data (SFD) insertion	Yes	Yes
Separate 32-bit status for each packet transmitted from the application	Yes	Yes
Automatic CRC and pad generation controllable on a per-packet basis	Yes	Yes
Programmable packet length to support Standard or Jumbo Ethernet packets with up to 16 KB of size	Yes	Yes
Programmable Inter Packet Gap (40–96 bit times in steps of 8)	Yes	Yes
IEEE 802.3x Flow Control automatic transmission of zero-quanta Pause packet when flow control input transitions from assertion to de-assertion (in full-duplex mode)	Yes	Yes
Source Address field insertion or replacement, and VLAN insertion, replacement, and deletion in transmitted packets with per-packet or static-global control	Yes	Yes
Insertion, replacement, or deletion of up to two VLAN tags	Yes	Yes
Transmit packets with reduced preamble size in full-duplex mode	Yes	Yes
Insert, replace, or delete queue/channel-based VLAN tags	Yes	Yes
MAC Rx features		
Automatic Pad and CRC Stripping options	Yes	Yes
Option to disable Automatic CRC checking	Yes	Yes
Preamble and SFD deletion	Yes	Yes

Table 70. Ethernet features (continued)

Feature	Ethernet 100M	Ethernet 1G
Separate 112-bit or 128-bit status	Yes	Yes
Programmable watchdog timeout limit	Yes	Yes
Promiscuous mode to pass all packets without any filtering for network monitoring	Yes	Yes
Pass all incoming packets (as per filter) with a status report	Yes	Yes
IEEE 802.1Q VLAN tag detection and option to delete the VLAN tags in received packets	Yes	Yes
Forwarding of received Pause packets to the application (in full-duplex mode)	Yes	Yes
Stripping of up to two VLAN Tags and providing the tags in the status.	Yes	Yes
MTL Tx features		
Number of TX Queues	2	3
TX FIFO Memory Size common to all TX Queues	4 KB	16KB
Programmable queue size in multiples of 256bytes	Yes	Yes
Scheduling Algorithms among TX Queues	WRR/SP/CBS(AVQ)	WRR/SP/CBS(AVQ)/EST(TSN)/TBS(TSN)
Programmable operation mode towards MAC, cut-through or store-and-forward	Yes	Yes
Automatic retransmission of collision packets in half-duplex mode	Yes	NA
Discard packets on late collision, excessive collisions, excessive deferral, and under-run conditions with appropriate status	Yes	NA
Statistical counters for maintaining packets dropped (because of underflow in the Tx FIFO)	Yes	Yes
Statistics related to bandwidth consumption by each queue of up to 16 blocks over a 125 µs period	Yes	Yes
MTL Rx features		
Number of RX Queues	2	3
RX FIFO Memory Size common to all RX Queues	8 KB	16KB
Programmable queue size in multiples of 256bytes	Yes	Yes
Arbitration Scheme among receive queues	WRR/WSP/SP	WRR/WSP/SP
Programmable operation mode towards application, cut-through or store-and-forward	Yes	Yes
Programmable Rx queue threshold in cut-through mode	Yes (Default = 64 B)	Yes (Default=64B)

Table 70. Ethernet features (continued)

Feature	Ethernet 100M	Ethernet 1G
Programmable option to filter all error packets on reception and not forward them to the application in the store-and-forward mode	Yes	Yes
Programmable option to forward the undersized good packets	Yes	Yes
Statistical counters for maintaining packets dropped (because of overflow) in the Rx FIFO	Yes	Yes
Automatic generation of Pause packet control or backpressure signal to the MAC based on the Rx Queue fill level	Yes	Yes
Replication of received multicast packets for transfer by multiple Rx DMA channels	Yes	Yes
DMA features		
64-bit data transfers	Yes	Yes
Byte-aligned addressing for data buffer support	Yes	Yes
Dual-buffer (ring) descriptor support	Yes	Yes
Descriptor architecture to allow large blocks of data transfer with minimum CPU intervention (each descriptor can transfer up to 32 KB of data)	Yes	Yes
Individual programmable burst length for Tx DMA and Rx DMA engines for optimal host bus utilization	Yes	Yes
Round-robin or fixed-priority arbitration between the Receive and Transmit engines	Yes	Yes
Time-sensitive conditional packet fetching from system memory by comparing the Slot Time or IEEE 1588 time information provided in the descriptor (useful for AV applications)	Yes	Yes
Programmable control for Transmit Descriptor posted writes to improve the throughput	Yes	Yes
Low Power management features		
Detection of AMD magic packets	Yes	Yes
Detection of remote wake-up packets	Yes	Yes
Number of remote wake-up packet filters	4	4
IEEE 802.3az-2010 for Energy Efficient Ethernet in MII and Reduced Gigabit Media Independent Interface (RGMII) PHYs	Yes (MII)	Yes (MII/RGMII)
IEEE 1588 timestamp features		
Ethernet packet timestamping as described in IEEE 1588-2002 and IEEE 1588-2008 (64-bit timestamps given in the Tx or Rx status of PTP packet)	Yes	Yes
IEEE 1588 System Time Source	Both internal and external	Both internal and external

Table 70. Ethernet features (continued)

Feature	Ethernet 100M	Ethernet 1G
Number of IEEE 1588 Auxiliary Snapshot Inputs	2	2
FIFO Depth for IEEE 1588 Auxiliary Snapshots	4	4
Number of Flexible Pulse-Per-Second Output	1	1
Register to store the most significant 16 bits of the 48-bit seconds time register for IEEE 1588-2008 implementation	Yes	Yes
One-step timestamping in TX direction	Yes	Yes
Safety features		
Error correction code (ECC) protection for all memories	Yes	Yes
On-chip data path parity protection	Yes	Yes
FSM parity and timeout protection	Yes	Yes
AHB Master Interface timeout protection	Yes	Yes

7.8.1.2 System Interface

Figure 27 and *Figure 28* illustrate the system level interfaces of ETHERNET_0 instance and system level interfaces of ETHERNET_1 instance respectively. The following sections describe briefly each of the interface.

Figure 27. ETHERNET_0 (10/100Mbps) system block diagram





Figure 28. ETHERNET_1 (10/100/1000Mbps) system block diagram



7.8.1.3 Configuration (CFG)

Prior to using the modules, the PHY interface should be configured appropriately. *Table 71* captures the configuration for each Ethernet instance. After selecting the PHY interface type SW must program the IOMUX to connect the PHY interface to appropriate PADS. All PHY clocks should be available before resetting modules to latch the configuration. After configuration, it is mandatory to reset the Ethernet modules either using HW or SW reset.

Table 71. Ethernet PHY related configuration

CFG	ETHERNET_0 10/100 Mbps	ETHERNET_1 10/100/1000 Mbps
phy_interface_sel[2:0]	**SIUL2.SCR0[12:14]**	**SIUL2.SCR0[9:11]**
MII	000	000
RGMII	NA	001
RMII	100	100
rgmii_txclk_sel	**NA**	**SIUL2.SCR0[6]**
RGMII TXCLK derived from ETH_PLL	—	0
RGMII TXCLK derived from RGMII RXCLK	—	1(1)
rgmii_txclk_dos	**NA**	**SIUL2.SCR0[0]**
RGMII TXCLK is edge aligned	—	0(1)
RGMII TXCLK is center aligned	—	1(1)

1. Refer to the RGMII clocking.

ETHERNET_1 RGMII clocking should be configured correctly prior to its usage. The communication should be disabled before any change in clocking or interface speed.

7.8.1.4 PHY interfaces configuration

Ethernet module supports multiple PHY interfaces. *Table 72* and *Table 73* illustrate the supported PHY interfaces and their associated signals of each Ethernet instances. RGMII interface signals are valid for the Ethernet module supporting 1000 Mbps speed.

Table 72. PHY interface signals related to ETHERNET_0 (10/100 Mbps)

Ethernet IO	Ethernet 0 interface	
	MII	**RMII**
TXD0	OUT	OUT
TXD1	OUT	OUT
TXD2	OUT	—
TXD3	OUT	—
TXEN	OUT	OUT
TXER	OUT	—
TXCLK	IN - 2.5/25 M	IN - 50 M
RXD0	IN	IN
RXD1	IN	IN
RXD2	IN	—
RXD3	IN	—
RXDV	IN	IN

Table 72. PHY interface signals related to ETHERNET_0 (10/100 Mbps) (continued)

Ethernet IO	Ethernet 0 interface	
	MII	RMII
RXER	IN	—
RXCLK	IN - 2.5/25 M	—
CRS	IN	—
COL	IN	—
MDIO	INOUT	INOUT
MDC	OUT (max 12.5 M)	OUT (max 12.5 M)
PHY_INTR	IN	IN

Table 73. PHY interface signals related to ETHERNET_1 (10/100/1000 Mbps)

Ethernet IO	Ethernet 1 interface		
	MII	RMII	RGMII
TXD0	OUT	OUT	OUT
TXD1	OUT	OUT	OUT
TXD2	OUT	—	OUT
TXD3	OUT	—	OUT
TXEN	OUT	OUT	OUT
TXER	OUT	—	—
TXCLK	IN - 2.5/25 M	IN - 50 M	OUT - 2.5/25/125 M(1)
RXD0	IN	IN	IN
RXD1	IN	IN	IN
RXD2	IN	—	IN
RXD3	IN	—	IN
RXDV	IN	IN	IN
RXER	IN	—	—
RXCLK	IN - 2.5/25 M	—	IN - 2.5/25/125 M
CRS	IN	—	—
COL	IN	—	—
MDIO	INOUT	INOUT	INOUT
MDC	OUT (max 12.5 M)	OUT (max 12.5 M)	OUT (max 12.5 M)
PHY_INTR	IN	IN	IN

1. Output RGMII TXCLK can be sourced from either RXCLK or from PAD RGMII_125MOSC. For EEE compliance TXCLK should be sourced from RGMII_125MOSC.

Table 72 and *Table 73* capture the configuration of each Ethernet instance that should be done prior to using the Ethernet IP.

Figure 29 and *Figure 30* illustrate the various supported interfaces and the interface clock association of each Ethernet instance. RGMII is valid only if the ethernet module supports 1000 Mbps.

Figure 29. PHY interface related to ETHERNET_0 (10/100 Mbps)




Figure 30. PHY interface related to ETHERNET_1 (10/100/1000 Mbps)




Figure 31 and *Figure 32* illustrate the PHY control interface and the other misc signals associated with a PHY for each Ethernet instance.

Figure 31. SMA interface related to ETHERNET_0 (10/100 Mbps)





Figure 32. SMA interface related to ETHERNET_1 (10/100/1000 Mbps)



7.8.1.5 IEEE1588

Both instances support IEEE1588. The time base could be either internal or from an external source. Either of the internal time base can be used as a source for the Time Base Unit0 (TBU0) of Global System Timer (GST_0) module. Time Base Unit0 (TBU0) of Global System Timer (GST_0) module can be used as external time base source for both the instances.

To synchronize system events to the Ethernet PTP time base, both instances support snapshot feature to capture the Ethernet time base into a four-entry-deep FIFO. Each instance supports two triggers(ts_trig[1:0]). Refer to the respective System Block Diagram for the snapshot trigger sources.

The selection of the various trigger sources is done in the SIUL2 module by configuration of the corresponding MSCR registers.

Both Ethernet instances support a programmable time reference signal (pps_o) which can be used to trigger several system events. Refer to the respective System Block Diagram on the usage of the time reference to trigger system events.

7.8.1.6 Application RAM Buffers

Both instances can use either of the four PRAM interfaces for the descriptors and TX/RX data buffers. For optimal performance at 1000Mbps it is recommended to use PRAM_0 or PRAM_1 for ETHERNET_1 descriptors and TX/RX buffers.

7.8.1.7 Clocking

Refer to Ethernet clocking section of Clocking chapter.

7.8.1.8 Interrupts

Table 74 below captures the interrupts required by each instance of Ethernet and the corresponding interrupt number of the interrupt controller.

Table 74. Ethernet Interrupts

Interrupt Name	DESCRIPTION	ETHERNET_0 10/100Mbps	ETHERNET_1 10/100/1000Mbps
perch_tx_intr[0]	Channel0 Transmit Completion	INT_208	INT_201
perch_tx_intr[1]	Channel1 Transmit Completion	INT_209	INT_202
perch_tx_intr[2]	Channel2 Transmit Completion	NA	INT_203
perch_rx_intr[0]	Channel0 Receive Completion	INT_210	INT_204
perch_rx_intr[1]	Channel1 Receive Completion	INT_211	INT_205
perch_rx_intr[2]	Channel2 Receive Completion	NA	INT_206
all_intr	Primary interrupt asserted for all events module	INT_212	INT_218
pmt_intr	Non-maskable wakeup event from PMT module	INT_213	INT_219
lpi_intr	EEE module has exited LPI state	INT_214	INT_220
mdio_trans_intr	SMA operation is completed	INT_215	INT_221
sfty_ce_intr	Correctable error event reported from Safety module	INT_216	INT_222
sfty_ue_intr	Un-correctable error event reported from Safety module	INT_217	INT_223

7.8.1.9 External IO

For port mapping of both Ethernet instances, refer to the pinout Excel® file attached to the IO_Definition document.

7.8.2 CAN subsystem configuration

Four CAN subsystems are implemented:

- CAN subsystem 0 (M_CAN type)
- CAN subsystem 1 (M_CAN type)
- CAN subsystem 2 (M_CAN type)
- CAN subsystem 3 (M_CAN type)

Please refer to *Chapter 48: CAN Subsystem* for details.

7.8.2.1 CAN nodes

Table 75 lists the different CAN nodes for each CAN subsystem.

Note: All CAN instances are supporting ISO CAN FD mode.

Table 75. CAN bus controllers

Subsystem	Peripheral bridge instance	Shared message RAM size (words)	Type	Instance	ISO CAN FD supportup to 64 data byte(1)	Debug on CAN support
CAN subsystem 0	PBRIDGE_2	3968	M_CAN	CAN_SUB_0_M_CAN_0	Yes	No
				CAN_SUB_0_M_CAN_1	Yes	Yes
				CAN_SUB_0_M_CAN_2	Yes	Yes
				CAN_SUB_0_M_CAN_3	Yes	No
CAN subsystem 1	PBRIDGE_1	3968	M_CAN	CAN_SUB_1_M_CAN_1	Yes	No
				CAN_SUB_1_M_CAN_2	Yes	No
				CAN_SUB_1_M_CAN_3	Yes	No
				CAN_SUB_1_M_CAN_4	Yes	No
CAN subsystem 2	PBRIDGE_0	3968	M_CAN	CAN_SUB_2_M_CAN_1	Yes	No
				CAN_SUB_2_M_CAN_2	Yes	No
				CAN_SUB_2_M_CAN_3	Yes	No
				CAN_SUB_2_M_CAN_4	Yes	No
CAN subsystem 3	PBRIDGE_0	3968	M_CAN	CAN_SUB_2_M_CAN_1	Yes	No
				CAN_SUB_2_M_CAN_2	Yes	No
				CAN_SUB_2_M_CAN_3	Yes	No
				CAN_SUB_2_M_CAN_4	Yes	No

1. M_CAN revision 3.2.1

7.8.3 DSPI configuration

This section summarizes how the module is configured in the chip. For a comprehensive description, refer to the module's dedicated chapter.

Figure 33. DSPI configuration




Table 76. Reference links to related information

Topic	Related module	Reference
Full description	DSPI	*Chapter 55: Deserial Serial Peripheral Interface (DSPI)*
System memory map		*Chapter 5: Memory Map*
Clocking		*Chapter 26: Clocking*
Signal Multiplexing	Port control	*Chapter 4: Signal Description*
System Module	System Integration Unit Lite	*Chapter 16: System Integration Unit Lite2 (SIUL2)*
DMA Channel Assignments	Direct memory access multiplexer	*Chapter 25: DMA channel multiplexer (DMACHMUX)*

7.8.3.1 DSPI instantiation

This device contains eleven DSPI modules. *Table 77* shows the instantiation information for each module.

Table 77. DSPI instantiation

DSPI Module	CTARs	TX FIFO Depth	RX FIFO Depth	PCS Signals	LVDS Support	Data Serialization Support
DSPI_0	8	4	4	Refer to the SPC58xHx pinout Microsoft Excel file attached to the IO_Definition document.	Not Available	—
DSPI_1	8	4	4		Not Available	—
DSPI_2	8	4	4		Not Available	—
DSPI_3	8	4	4		Not Available	—
DSPI_4	8	4	4		Not Available	64
DSPI_5	8	4	4		Not Available	64
DSPI_6	8	4	4		Not Available	—
DSPI_7	8	4	4		Not Available	—
DSPI_8	8	4	4		Not Available	—
DSPI_9	8	4	4		Not Available	—
DSPI_LP	8	4	4		Not Available	—

7.8.3.2 DSPI half duplex operation

Half duplex operation is not supported within the DSPI module, but it is configured by connecting the SIN and SOUT together within the SIUL2 and operating the combined pad in open drain mode. Software must ensure that the SOUT signal is passive (high) during SIN reception. This can be done by reconfiguring the SIUL2 to disconnect the SOUT or by writing a data frame that is all '1's.

7.8.3.3 Serialized timed I/O

The timer sources and injection pin inputs to be DSPI serialized downstream outputs are selected though the SIUL2 and selected through the MSCR registers. Inversion of these signals is also handled in the SIUL2. Refer to *Chapter 16: System Integration Unit Lite2 (SIUL2)*, for details.

7.8.3.4 High Speed and MicroSecond Channel (MSC) Support

The baud rate generator in the DSPI is clocked from the peripheral clock. The DSPI module can operate at a baud rate of up to half the peripheral clock.

To support microsecond channel functionality, pairs of LVDS signals are implemented for the appropriate DSPI signals. See *Table 77: DSPI instantiation* for details. In addition, SIUL2 MSCR muxing is implemented to mux the SOUT and CLK onto these LVDS signals well as standard CMOS signals. Finally, in the SIUL2 MSCR pin muxing, some input pins can be routed to 64 possible serialization inputs, each selectable for a specific DSPI.

Details of these pin assignments can be found in the SPC58xHx I/O Signal Description and Input Multiplexing Tables (Excel file) attached to the IO_Definition document. Locate the paperclip symbol on the left side of the PDF window, and click it. Double-click on the Excel file to open it and select the Input Multiplexing Table tab.

MSC is supported in both TSB and ITSB modes.

7.8.3.5 DSPI HT external trigger

External hardware triggers are not supported.

7.8.3.6 DSPI ITSB mode

For the ITSB trigger, the internal DSPI trigger (TRGPRD in DSICR1) is used. Use of external trigger is not supported.

7.8.3.7 DSPI registers

The absolute addresses of DSPI module registers in this MCU are provided in *Chapter 5: Memory Map*.

7.8.4 FlexRay Configuration

The FlexRay communications system is designed to provide high-speed deterministic distributed control for advanced automotive applications. Its dual-channel architecture supporting data rates up to 10 Mbit/s per channel offers system-wide redundancy that supports the reliability requirements of safety system.

7.8.4.1 FlexRay signals pin assignment

This table lists the pin names for the FlexRay signals that are connected to pins on the boundary of the chip.

Table 78. Flexray pin names


Signal description	Pin name
FR_A_RX (Receive Data Channel A)	RXDA
FR_A_TX (Transmit Data Channel A)	CA_TX
$\overline{\text{FR_A_TX_EN}}$ (Transmit Enable Channel A)	CA_TR_EN
FR_B_RX (Receive Data Channel B)	RXDB
FR_B_TX (Transmit Data Channel B)	CB_TX
$\overline{\text{FR_B_TX_EN}}$ (Transmit Enable Channel B)	CB_TR_EN
FR_DBG[0] (Debug Strobe Signal 0)	DBG[0]
FR_DBG[1] (Debug Strobe Signal 1)	DBG[1]
FR_DBG[2] (Debug Strobe Signal 2)	DBG[2]
FR_DBG[3] (Debug Strobe Signal 3)	DBG[3]

7.8.4.2 Stopwatch timer input

Stopwatch timer input is routed to FlexRay module (selected by SIUL MSCR register) via:

- STM0_CMP0
- STM1_CMP0
- STM2_CMP0
- PIT1_CH0
- Ethernet_0 PTP_PPS_0

Figure 34. Stopwatch timer source muxing



7.8.5 PSI5 Controller Configuration

The PSI5 chapter has 2 instances. Parameters for the 2 instances are listed below:

Table 79. PSI5 controller generics

Signal name	Description	PSI5_0 value	PSI5_1 value
PSI5_NUM_CH	Number of channels	1	1
PSI5_PDIS_RST	Default State of the IP after reset	1	1

PSI5_0 and PSI5_1 have both a single channel (Channel0). PSI5_0 is a master instance here hence the PSI5_GCR register for this instance controls all the 2channels ; PSI5_0 (Channel 0) and PSI5_1 (Channel0) . PSI5_1 instance does not contain the PSI5_GCR register and hence the corresponding PSI5_GCR address location for PSI5_1 is reserved. Further, with respect to the PSI5 base address the unimplemented reserved locations for PSI5_0 extend from 0x01C8 to 0xFFFF and unimplemented reserved locations for PSI5_1 extend from 0x01C8 to 0xFFFF.

7.8.6 LinFlexD

7.8.6.1 LINFlexD – Configurations

SPC58xHx has 24 instances of LINFlexD. The table below lists the configuration for each instance.

Table 80. LINFlexD configurations

Description	LINFlexD_0	LINFlexD_1	LINFlexD_2	LINFlexD_3	LINFlexD_4	LINFlexD_5	LINFlexD_6	LINFlexD_7	LINFlexD_8	LINFlexD_9	LINFlexD_10	LINFlexD_11	LINFlexD_12	LINFlexD_13	LINFlexD_14	LINFlexD_15	LINFlexD_16	LINFlexD_17	LINFlexD_18	LINFlexD_19	LINFlexD_20	LINFlexD_21	LINFlexD_22	LINFlexD_23
Number of filters implemented	16	0																						
Number of Tx DMA channels	1 (TX_CH_NUM = 0)(1)																							
Number of Rx DMA channels	1 (RX_CH_NUM = 0)(2)																							
LIN operation mode	Master/Slave	Master (slave = 0)																						
Value of auto-synchronization	1	0																						

1. Number of TX DMA channels = 2**TX_CH_NUM where ** stands for exponentiation.
2. Number of RX DMA channels = 2**RX_CH_NUM where ** stands for exponentiation.

7.8.6.2 LINFlexD implemented registers

Table 81 shows the registers implemented for each LINFlexD instance on the SPC58xHx chip.

Table 81. LINFlexD register comparison map

Register description	Address offset (hex)																							
	LINFlexD_0	LINFlexD_1	LINFlexD_2	LINFlexD_3	LINFlexD_4	LINFlexD_5	LINFlexD_6	LINFlexD_7	LINFlexD_8	LINFlexD_9	LINFlexD_10	LINFlexD_11	LINFlexD_12	LINFlexD_13	LINFlexD_14	LINFlexD_15	LINFlexD_16	LINFlexD_17	LINFlexD_18	LINFlexD_19	LINFlexD_20	LINFlexD_21	LINFlexD_22	LINFlexD_23
LIN Control register 1 (LINCR1)	00	00																						
LIN Interrupt Enable register (LINIER)	04	04																						
LIN Status register (LINSR)	08	08																						
LIN Error Status register (LINESR)	0C	0C																						
UART Mode Control register (UARTCR)	10	10																						
UART Mode Status register (UARTSR)	14	14																						
LIN Timeout Control Status register (LINTCSR)	18	18																						
LIN Output Compare register (LINOCR)	1C	1C																						
LIN Timeout Control register (LINTOCR)	20	20																						

Table 81. LINFlexD register comparison map (continued)

Register description	Address offset (hex)																							
	LINFlexD_0	LINFlexD_1	LINFlexD_2	LINFlexD_3	LINFlexD_4	LINFlexD_5	LINFlexD_6	LINFlexD_7	LINFlexD_8	LINFlexD_9	LINFlexD_10	LINFlexD_11	LINFlexD_12	LINFlexD_13	LINFlexD_14	LINFlexD_15	LINFlexD_16	LINFlexD_17	LINFlexD_18	LINFlexD_19	LINFlexD_20	LINFlexD_21	LINFlexD_22	LINFlexD_23
LIN Fractional Baud Rate register (LINFBRR)	24	24																						
LIN Integer Baud Rate register (LINIBRR)	28	28																						
LIN Checksum Field register (LINCFR)	2C	2C																						
LIN Control register 2 (LINCR2)	30	30																						
Buffer Identifier register (BIDR)	34	34																						
Buffer Data Register Least Significant (BDRL)	38	38																						
Buffer Data Register Most Significant (BDRM)	3C	3C																						
Identifier Filter Enable register (IFER)	40	40																						

Table 81. LINFlexD register comparison map (continued)

Register description	Address offset (hex)																							
	LINFlexD_0	LINFlexD_1	LINFlexD_2	LINFlexD_3	LINFlexD_4	LINFlexD_5	LINFlexD_6	LINFlexD_7	LINFlexD_8	LINFlexD_9	LINFlexD_10	LINFlexD_11	LINFlexD_12	LINFlexD_13	LINFlexD_14	LINFlexD_15	LINFlexD_16	LINFlexD_17	LINFlexD_18	LINFlexD_19	LINFlexD_20	LINFlexD_21	LINFlexD_22	LINFlexD_23
Identifier Filter Match index (IFMI)	44	44																						
Identifier Filter Mode register (IFMR)	48	48																						
Identifier Filter Control registers (IFCR0)	4C	—																						
Identifier Filter Control registers (IFCR1)	50	—																						
Identifier Filter Control registers (IFCR2)	54	—																						
Identifier Filter Control registers (IFCR3)	58	—																						
Identifier Filter Control registers (IFCR4)	5C	—																						
Identifier Filter Control registers (IFCR5)	60	—																						

Table 81. LINFlexD register comparison map (continued)

Register description	Address offset (hex)	LINFlexD_0	LINFlexD_1	LINFlexD_2	LINFlexD_3	LINFlexD_4	LINFlexD_5	LINFlexD_6	LINFlexD_7	LINFlexD_8	LINFlexD_9	LINFlexD_10	LINFlexD_11	LINFlexD_12	LINFlexD_13	LINFlexD_14	LINFlexD_15	LINFlexD_16	LINFlexD_17	LINFlexD_18	LINFlexD_19	LINFlexD_20	LINFlexD_21	LINFlexD_22	LINFlexD_23
Identifier Filter Control registers (IFCR6)	64	—																							
Identifier Filter Control registers (IFCR7)	68	—																							
Identifier Filter Control registers (IFCR8)	6C	—																							
Identifier Filter Control registers (IFCR9)	70	—																							
Identifier Filter Control registers (IFCR10)	74	—																							
Identifier Filter Control registers (IFCR11)	78	—																							
Identifier Filter Control registers (IFCR12)	7C	—																							

Table 81. LINFlexD register comparison map (continued)

Register description	Address offset (hex)																							
	LINFlexD_0	LINFlexD_1	LINFlexD_2	LINFlexD_3	LINFlexD_4	LINFlexD_5	LINFlexD_6	LINFlexD_7	LINFlexD_8	LINFlexD_9	LINFlexD_10	LINFlexD_11	LINFlexD_12	LINFlexD_13	LINFlexD_14	LINFlexD_15	LINFlexD_16	LINFlexD_17	LINFlexD_18	LINFlexD_19	LINFlexD_20	LINFlexD_21	LINFlexD_22	LINFlexD_23
Identifier Filter Control registers (IFCR13)	80	—																						
Identifier Filter Control registers (IFCR14)	84	—																						
Identifier Filter Control registers (IFCR15)	88	—																						
Global Control register (GCR)	8C	8C																						
UART Preset Timeout register (UARTPTO)	90	90																						
UART Current Timeout register (UARTCTO)	94	94																						
DMA Tx Enable register (DMATXE)	98	98																						
DMA Rx Enable register (DMARXE)	9C	9C																						

7.9 Reset and boot modules

7.9.1 BAF configuration

7.9.1.1 Search boot header and boot options

Refer to *Section 8.3.12.2.3: SW boot record search (BAF search)* in the *Chapter 8: Reset and Boot*.

7.9.1.2 LINFlexD and MCAN pins configuration

Table 82 shows the device pin configurations for LINFlexD_0/2 and CAN_SUB_0_M_CAN_1/2 modules.

Table 82. LINFlexD and MCAN pin configuration

Pads	Initial Serial Boot Mode		Serial Boot Mode after a valid CAN message received	Serial Boot Mode after a valid LINFlexD message received
	Function	Pad Configuration	Function	Function
PA[10]	—	(1) Output: — Push/Pull medium drive no pull-up/pull-down	MCAN_2 Tx	LINFlexD_2 Tx
PA[11]	LINFlexD_2 Rx and MCAN_2 Rx	Input: — pull-up hysteresis TTL voltage level	MCAN_2 Rx	LINFlexD_2 Rx
PB[10]	—	(1) Output:— Push/Pull medium drive no pull-up/pull-down	MCAN_1 Tx	LINFlexD_0 Tx
PB[9]	LINFlexD_0 Rx and MCAN_1 Rx	Input: — pull-up hysteresis TTL voltage level	MCAN_1 Rx	LINFlexD_0 Rx

1. Pad is set to output configuration as described in the table. Output buffer is enabled for the whole duration of the BAF serial boot.

7.9.2 System Status and Configuration Module (SSCM) configuration

This section summarizes the System Status and Configuration Module (SSCM) configuration in the SPC58xHx device. For a comprehensive description of the SSCM, please refer to the SSCM's dedicated chapter.

7.9.2.1 SSCM instantiation

There is one SSCM instance in the SPC58xHx device. The SSCM is part of the reset and boot sub-system.

7.9.2.2 Device-specific features

The SSCM allows Boot Assist from Flash (BAF), and utilizes PASS security concept.

The device specific reset values for the SSCM_MEMCONFIG register are shown in *Table 83*.

Table 83. SSCM_MEMCONFIG reset values

Field	Field definition	Value
JPIN	JTAG Part ID	10'h110
MREV	Minor Revision	4'h0(1)

1. This value will change for each minor revision of the device.

Table 84 shows the address locations that the SSCM uses to search for startup information.

Table 84. SSCM startup information addresses

Description	Value
The location at which the SSCM will look for the UTEST DCF records (UTEST_OFFSET)	0x0040_0000
Location of the Boot Assist code in Flash (BAF)	0x0040_4000
Specifies the locations which are searched for a valid HSM boot header (starting from the lowest address)	0x60_8000 0x61_0000 0x62_0000

7.9.2.3 Memory map and register description

Table 85. Reference text to related information

Topic	Related module	Reference
Reset	Reset Generation Module (MC_RGM)	*Chapter 29: Clock Generation Module (MC_CGM)*
Reset/Boot	Reset and Boot	*Chapter 8: Reset and Boot*
Boot	Boot Assist from Flash (BAF)	*Chapter 60: Boot Assist Flash (BAF)*
Register Protection	Register Protection (REG_PROT)	*Chapter 82: Register Protection (REG_PROT)*
Serial Boot	LINFlexD	*Chapter 56: LINFlexD*
Security	PASS	*Chapter 83: Password and Device Security Module (PASS)*

7.10 Safety modules

7.10.1 CRC

Table 86 lists the number of contexts available for the current CRC computation of multiple data streams of CRC.


Table 86. CRC contexts

Signal name	Description	CRC_0	CRC_1	CRC_2
CRC_CNTX_NUM	Number of contexts available for the current CRC computation of multiple data streams.	4	4	4

7.10.2 MEMU configuration

7.10.2.1 MEMU system connections

Figure 35. MEMU system connections



7.10.2.2 MEMU error sources

Table 87 shows the MEMU error sources for each instance configured on this chip.

Table 87. MEMU error sources

Instance	Value
Number of system RAM unique error sources	128
Number of peripheral RAM unique error sources	38
Number of flash memory unique error sources	4

7.10.2.3 Reporting tables implementation

There are 3 categories of error reporting for the MEMU:

- Flash error reporting
- System RAM error reporting
- Peripheral RAM error reporting

Each category of error reporting has two tables associated with it, these are:

- Correctable Error Reporting Table
- Uncorrectable Error Reporting Table

Each entry in a reporting table corresponds to a unique error event. The number of entries supported by each table depends upon the error source.

The table below describes the number of entries in each reporting table for the different error sources.

Table 88. Number of entries in each reporting table

Error Source	Number of entries in correctable error reporting table	Number of entries in un-correctable error reporting table
Flash	100	1
System RAM	10	1
Peripheral RAM	5	1

7.10.2.4 Concurrent overflow register (OFLW) implementation

Errors are reported to the MEMU from one of the three categories, Flash, System RAMs or Peripheral RAMs. In an overflow condition, it is possible to identify the unique error source that caused the overflow. Corresponding error sources for the OFLW register details the corresponding error source to the respective bit-field in the Concurrent Overflow registers.

Note: z4a/b/c stand for Core_0/1/2 respectively in the following tables.

Table 89. Corresponding error sources for system RAM OFLW0 register

Source number	OFLW0 bit-field position (bit)(1)	Error sources	Reporting address range (hex)
0	31	z4a Data AHB + z4A DSMC	Refer to XBAR memory map
1	30	z4a Instruction AHB	Refer to XBAR memory map
2	29	z4a Data TCM (DMEM)	0x50800000–0x5080FFFF
3	28	z4a Instruction TCM (IMEM)	0x50000000–0x50007FFF
4	27	z4a Data Cache	0x4F010000–0x4F011FFF 0x4F030000–0x4F031FFF
5	26	z4a Instruction Cache	0x4F000000–0x4F003FFF 0x4F020000–0x4F0207FF
6	25	z4b Data AHB + z4b DSMC	Refer to XBAR memory map
7	24	z4b Instruction AHB	Refer to XBAR memory map
8	23	z4b Data TCM (DMEM)	0x51800000–0x51807FFF

Table 89. Corresponding error sources for system RAM OFLW0 register (continued)

Source number	OFLW0 bit-field position (bit)(1)	Error sources	Reporting address range (hex)
9	22	z4b Instruction TCM (IMEM)	0x51000000–0x51007FFF
10	21	z4b Data Cache	0x4F050000–0x4F051FFF 0x4F070000–0x4F071FFF
11	20	z4b Instruction Cache	0x4F040000–0x4F043FFF 0x4F060000–0x4F0607FF
12	19	z4c Instruction Cache	0x4F080000–0x4F083FFF 0x4F090000–0x4F0907FF
13	18	z4c Data AHB + z4c DSMC	Refer to XBAR memory map
14	17	z4c Instruction AHB	Refer to XBAR memory map
15	16	z4c Data TCM (DMEM)	0x52800000–0x52808FFF
16	15	z4c Instruction TCM (IMEM)	0x52000000–0x52007FFF
17	14	SRAM Memory 0 Port1	0x40028000–0x40067FFF
18	13	SRAM Memory 1 Port1	0x40068000–0x400A7FFF
19	12	SRAM Memory 2	0x400A8000–0x400E7FFF
20	11	SRAM Memory 3	0x400E8000–0x40137FFF
21	10	Concentrator /Gasket HSM	Refer to XBAR memory map
22	9	SDMMC	Refer to XBAR memory map
23	8	DMA 0	Refer to XBAR memory map
24	7	z4c Data Cache	0x4F200000–0x4F201FFF 0x4F210000–0x4F211FFF
25	6	Concentrator 0	Refer to XBAR memory map
26	5	Concentrator/Gasket ether	Refer to XBAR memory map
27	4	Reserved	
28	3	DMA 1	Refer to XBAR memory map
29	2	SRAM Memory 0 Port0	0x40028000–0x40067FFF
30	1	SRAM Memory 1 Port0	0x40068000–0x400A7FFF
31	0	Reserved	

1. Bit 0 in the table bit-field corresponds to bit 31 in target register.

Table 90. Corresponding error sources for system RAM OFLW1 register

Source number	OFLW1 bit-field position (bit)(1)	Error sources	Reporting address range (hex)
32	31	MBIST z4b Instruction TCM	0x51000000–0x51007FFF
33	30	MBIST z4b Data TCM Instance 1	0x51800000–0x5180FFFF
34	29	MBIST z4b Data TCM Instance 2	0x51800000–0x5180FFFF
35	28	MBIST z4b Instruction Cache Instance 1	0x4F040000–0x4F043FFF

Table 90. Corresponding error sources for system RAM OFLW1 register (continued)

Source number	OFLW1 bit-field position (bit)(1)	Error sources	Reporting address range (hex)
36	27	MBIST z4b Instruction Cache Instance 2	0x4F040000–0x4F043FFF
37	26	MBIST z4b Instruction Cache Instance 3	0x4F040000–0x4F043FFF
38	25	MBIST z4b Instruction Cache Instance 4	0x4F040000–0x4F043FFF
39	24	MBIST z4b Data Cache Instance 1	0x4F050000–0x4F051FFF
40	23	MBIST z4b Data Cache Instance 2	0x4F050000–0x4F051FFF
41	22	MBIST z4b Data Cache Instance 3	0x4F050000–0x4F051FFF
42	21	MBIST z4b Data Cache Instance 4	0x4F050000–0x4F051FFF
43	20	MBIST z4b Instruction Cache Tag	0x4F060000–0x4F0607FF
44	19	MBIST z4b Data Cache Tag	0x4F070000–0x4F0703FF
45	18	MBIST z4c Instruction TCM Instance 1	0x52000000–0x52007FFF
46	17	MBIST z4c Data TCM Instance 1	0x52800000–0x5280FFFF
47	16	MBIST z4c Data TCM Instance 2	0x52800000–0x5280FFFF
48	15	MBIST z4c Instruction Cache Instance 1	0x4F080000–0x4F083FFF
49	14	MBIST z4c Instruction Cache Instance 2	0x4F080000–0x4F083FFF
50	13	MBIST z4c Instruction Cache Instance 3	0x4F080000–0x4F083FFF
51	12	MBIST z4c Instruction Cache Instance 4	0x4F080000–0x4F083FFF
52	11	MBIST z4c Instruction Cache Tag	0x4F090000–0x4F0907FF
53	10	MBIST HSM RAM 0	0xA0008000–0xA000BFFF
54	9	MBIST HSM RAM 1 Instance 1	0xA0000000–0xA0003FFF
55	8	MBIST HSM RAM 1 Instance 2	0xA0004000–0xA0007FFF
56	7	MBIST HSM Instruction Cache Instance 1	0x4F0B0000–0x4F0B07FF
57	6	MBIST HSM Instruction Cache Instance 2	0x4F0B0800–0x4F0B0FFF
58	5	MBIST HSM Instruction Cache Tag Instance 1	0x4F0C0200–0x4F0C02FF
59	4	MBIST HSM Instruction Cache Tag Instance 2	0x4F0C0300–0x4F0C03FF
60	3	MBIST HSM Crypto Channel Controller (C3)	0xA3F80000–0xA3F801FF
61	2	MBIST DMA 0	0xFC0A1000–0xFC0A13FF
62	1	MBIST z4a Data Cache Instance 4	0x4F010000–0x4F011FFF
63	0	MBIST z4a Instruction Cache Tag	0x4F020000–0x4F0207FF

1. Bit 0 in the table bit-field corresponds to bit 31 in target register.

Table 91. Corresponding error sources for system RAM OFLW2 register

Source number	OFLW2 bit-field position (bit)[1]	Error sources	Reporting address range (hex)
64	31	MBIST z4a Data Cache Tag	0x4F030000–0x4F0303FF
65	30	MBIST z4c Data Cache Instance 1	0x4F200000–0x4F201FFF
66	29	MBIST z4c Data Cache Instance 2	0x4F200000–0x4F201FFF
67	28	MBIST z4c Data Cache Instance 3	0x4F200000–0x4F201FFF
68	27	MBIST z4c Data Cache Instance 4	0x4F200000–0x4F201FFF
69	26	MBIST z4c Data Cache Tag	0x4F210000–0x4F2103FF
70	25	MBIST PKA Mem Instance 1	0x4F0F0000–0x4F0F07FF
71	24	MBIST PKA Mem Instance 1	0x4F0F0800–0x4F0F0FFF
72	23	MBIST SRAM Instance 0_4	0x40048000–0x4004FFFF
73	22	MBIST SRAM Instance 0_5	0x40050000–0x40057FFF
74	21	MBIST SRAM Instance 0_6	0x40058000–0x4005FFFF
75	20	MBIST SRAM Instance 0_7	0x40060000–0x40067FFF
76	19	MBIST SRAM Instance 1_5	0x40090000–0x40097FFF
77	18	MBIST SRAM Instance 0_1	0x40030000–0x40037FFF
78	17	MBIST SRAM Instance 0_2	0x40038000–0x4003FFFF
79	16	Reserved	
80	15	Reserved	
81	14	Reserved	
82	13	Reserved	
83	12	Reserved	
84	11	MBIST SRAM Instance 1_6	0x40098000–0x4009FFFF
85	10	MBIST SRAM Instance 1_7	0x400A0000–0x400A7FFF
86	9	Reserved	
87	8	Reserved	
88	7	MBIST z4a Instruction TCM	0x50000000–0x5007FFF
89	6	MBIST z4a Data TCM Instance 1	0x50800000–0x5080FFFF
90	5	MBIST z4a Data TCM Instance 2	0x50800000–0x5080FFFF
91	4	MBIST z4a Instruction Cache Instance 1	0x4F000000–0x4F003FFF
92	3	MBIST z4a Instruction Cache Instance 2	0x4F000000–0x4F003FFF
93	2	MBIST MP Flash Krypton RAM	0x4F1F0000–0x4F1F3FFF
94	1	MBIST z4a Instruction Cache Instance 3	0x4F000000–0x4F003FFF
95	0	MBIST DMA 1	0xF40A5000–0xF40A57FF

1. Bit 0 in the table bit-field corresponds to bit 31 in target register.

Table 92. Corresponding error sources for system RAM OFLW3 register

Source number	OFLW3 bit-field position (bit)[1]	Error sources	Reporting address range (hex)
96	31	BIST SRAM Instance 3_4	0x40108000–0x4010FFFF
97	30	BIST SRAM Instance 3_5	0x40110000–0x40117FFF
98	29	BIST SRAM Instance 3_6	0x40118000–0x4011FFFF
99	28	BIST SRAM Instance 3_7	0x40120000–0x40127FFF
100	27	BIST SRAM Instance 3_8	0x40128000–0x4012FFFF
101	26	MBIST SRAM Instance 0_0	0x40020000–0x40027FFF
102	25	MBIST SRAM Instance 0_3	0x4004000–0x40047FFF
103	24	BIST SRAM Instance 3_9	0x40130000–0x40137FFF
104	23	MBIST SRAM Instance 1_0	0x40068000–0x4006FFFF
105	22	MBIST SRAM Instance 1_1	0x40070000–0x40077FFF
106	21	MBIST SRAM Instance 1_2	0x40078000–0x4007FFFF
107	20	MBIST SRAM Instance 1_3	0x40080000–0x40087FFF
108	19	MBIST SRAM Instance 1_4	0x40088000–0x4008FFFF
109	18	MBIST SRAM Instance 2_0_0	0x400A8000–0x400A9FFF
110	17	MBIST SRAM Instance 2_0_1	0x400AA000–0x400AFFFF
111	16	MBIST SRAM Instance 2_1	0x400B0000–0x400B7FFF
112	15	MBIST SRAM Instance 2_2	0x400B8000–0x400BFFFF
113	14	MBIST SRAM Instance 2_3	0x400C0000–0x400C7FFF
114	13	MBIST SRAM Instance 2_4	0x400C8000–0x400CFFFF
115	12	MBIST SRAM Instance 2_5	0x400D0000–0x400D7FFF
116	11	MBIST SRAM Instance 2_6	0x400D8000–0x400DFFFF
117	10	MBIST SRAM Instance 2_7	0x400E0000–0x400E7FFF
118	9	MBIST SRAM Instance 3_0	0x400E8000–0x400EFFFF
119	8	MBIST SRAM Instance 3_1	0x400F0000–0x400F7FFF
120	7	MBIST SRAM Instance 3_2	0x400F8000–0x400FFFFF
121	6	MBIST SRAM Instance 3_3	0x40100000–0x40107FFF
122	5	Reserved	
123	4	Reserved	
124	3	MBIST z4a Instruction Cache Instance 4	0x4F000000–0x4F003FFF
125	2	MBIST z4a Data Cache Instance 1	0x4F010000–0x4F011FFF
126	1	MBIST z4a Data Cache Instance 2	0x4F010000–0x4F011FFF
127	0	MBIST z4a Data Cache Instance 3	0x4F010000–0x4F011FFF

1. Bit 0 in the table bit-field corresponds to bit 31 in target register.

Table 93. Corresponding error sources for peripheral RAM OFLW0 register

Source number	OFLW0 bit-field position (bit)(1)	Error sources	Reporting address range (hex)
0	31	DMA 0 TCD	0xFC0A1000–0xFC0A17FF
1	30	CAN RAM 3	0xFFED8000–0xFFEDBFFF
2	29	Reserved	
3	28	CAN RAM 1	0xFBED4000–0xFBED7FFF
4	27	AIPS Bridge 0	0xFC000000–0xFC003FFF
5	26	AIPS Bridge 1	0xF8000000–0xF8003FFF
6	25	Reserved	
7	24	Reserved	
8	23	HSM Platform RAM	0xA0000000–0xA000BFFF
9	22	HSM Instruction Cache RAM	0x4F0B0000–0x4F0B0FFF 0x4F0C0000–0x4F0C0FF
10	21	Flexray Data RAM 0	0x4F0E0000–0x4F0E07FF
11	20	Flexray LUT RAM 0	0xF7E50800–0xF7E517FF
12	19	CAN RAM 0	0xF7ED4000–0xF7ED7FFF
13	18	MBIST DWC 0 TX EVEN	0x4F0A0000–0x4F0A07FF
14	17	MBIST DWC 0 TX ODD	0x4F0A1000–0x4F0A17FF
15	16	MBIST DWC 0 RX EVEN	0x4F0A4000–0x4F0A4FFF
16	15	MBIST DWC 0 RX ODD	0x4F0A6000–0x4F0A6FFF
17	14	MBIST DWC 1 TX EVEN	0x4F0A8000–0x4F0A9FFF
18	13	MBIST DWC 1 TX ODD	0x4F0AA000–0x4F0ABFFF
19	12	MBIST DWC 1 RX EVEN	0x4F0AC000–0x4F0ADFFF
20	11	MBIST DWC 1RX ODD	0x4F0AE000–0x4F0AEFFF
21	10	MBIST Controller Area Network 0	0xF7ED4000–0xF7ED7FFF
22	9	MBIST Controller Area Network 1	0xFBED4000–0xFBED7FFF
23	8	MBIST Controller Area Network 2	0xFFED4000–0xFFED7FFF
24	7	MBIST Controller Area Network 3	0xFFED8000–0xFFEDBFFF
25	6	DMA 1 TCD	0xF40A5000–0xF40A7FFF
26	5	CAN RAM 2	0xFFED4000–0xFFED7FFF
27	4	Reserved	
28	3	AIPS Bridge 2	0xF4000000–0xF4003FFF
29	2	MBIST DWC 1 FRP	0x4F0F8000–0x4F0F8FFF
30	1	MBIST Flexray 0 Data RAM	0x4F0E0000–0x4F0E00FF
31	0	MBIST Flexray 0 LUTRAM	0xF7E50800–0xF7E517FF

1. Bit 0 in the table bit-field corresponds to bit 31 in target register.

Table 94. Corresponding error sources for peripheral memory OFLW1 register

Source number	OFLW1 bit-field position (bit)(1)	Error sources	Reporting address range (hex)
32	31	Reserved	
33	30	Reserved	
34	29	Reserved	
35	28	Reserved	
36	27	Reserved	
37	26	MBIST DWC 1 EST	0x4F0A7000–0x4F0A73FF
38	25	Reserved	
39	24	Reserved	
40	23	Reserved	
41	22	Reserved	
42	21	Reserved	
43	20	Reserved	
44	19	Reserved	
45	18	Reserved	
46	17	Reserved	
47	16	Reserved	
48	15	Reserved	
49	14	Reserved	
50	13	Reserved	
51	12	Reserved	
52	11	Reserved	
53	10	Reserved	
54	9	Reserved	
55	8	Reserved	
56	7	Reserved	
57	6	Reserved	
58	5	Reserved	
59	4	Reserved	
60	3	Reserved	
61	2	Reserved	
62	1	Reserved	
63	0	Reserved	

1. Bit 0 in the table bit-field corresponds to bit 31 in target register.

Table 95. Corresponding error sources for flash memory OFLW0 register

Source number	OFLW0 bit-field position (bit)[1]	Error sources	Reporting address range (hex)
0	31	Flash 0 port 0	Refer to FLASH memory map
1	30	Flash 0 port 1	
2	29	Flash 1 port 0	
3	28	Flash 1 port 1	
4	27	Reserved	
5	26	Reserved	
6	25	Reserved	
7	24	Reserved	
8	23	Reserved	
9	22	Reserved	
10	21	Reserved	
11	20	Reserved	
12	19	Reserved	
13	18	Reserved	
14	17	Reserved	
15	16	Reserved	
16	15	Reserved	
17	14	Reserved	
18	13	Reserved	
19	12	Reserved	
20	11	Reserved	
21	10	Reserved	
22	9	Reserved	
23	8	Reserved	
24	7	Reserved	
25	6	Reserved	
26	5	Reserved	
27	4	Reserved	
28	3	Reserved	
29	2	Reserved	
30	1	Reserved	
31	0	Reserved	

1. Bit 0 in the table bit-field corresponds to bit 31 in target register.

7.10.2.5 MEMU registers

Table 96 shows the address offsets and implementation of the MEMU registers in this chip.

Table 96. MEMU registers

Offset	Register
0x0000	Control register (CTRL)
0x0004	Error flag register (ERR_FLAG)
0x000C	Debug register (DEBUG)
System RAM registers	
0x0020	System RAM correctable error reporting table status register (SYS_RAM_CERR_STS0)
0x0024	System RAM correctable error reporting table address register (SYS_RAM_CERR_ADDR0)
0x0028	System RAM correctable error reporting table status register (SYS_RAM_CERR_STS1)
0x002C	System RAM correctable error reporting table address register (SYS_RAM_CERR_ADDR1)
0x0030	System RAM correctable error reporting table status register (SYS_RAM_CERR_STS2)
0x0034	System RAM correctable error reporting table address register (SYS_RAM_CERR_ADDR2)
0x0038	System RAM correctable error reporting table status register (SYS_RAM_CERR_STS3)
0x003C	System RAM correctable error reporting table address register (SYS_RAM_CERR_ADDR3)
0x0040	System RAM correctable error reporting table status register (SYS_RAM_CERR_STS4)
0x0044	System RAM correctable error reporting table address register (SYS_RAM_CERR_ADDR4)
0x0048	System RAM correctable error reporting table status register (SYS_RAM_CERR_STS5)
0x004C	System RAM correctable error reporting table address register (SYS_RAM_CERR_ADDR5)
0x0050	System RAM correctable error reporting table status register (SYS_RAM_CERR_STS6)
0x0054	System RAM correctable error reporting table address register (SYS_RAM_CERR_ADDR6)
0x0058	System RAM correctable error reporting table status register (SYS_RAM_CERR_STS7)
0x005C	System RAM correctable error reporting table address register (SYS_RAM_CERR_ADDR7)
0x0060	System RAM correctable error reporting table status register (SYS_RAM_CERR_STS8)
0x0064	System RAM correctable error reporting table address register (SYS_RAM_CERR_ADDR8)
0x0068	System RAM correctable error reporting table status register (SYS_RAM_CERR_STS9)
0x006C	System RAM correctable error reporting table address register (SYS_RAM_CERR_ADDR9)
0x0070	System RAM uncorrectable error reporting table status register (SYS_RAM_UNCERR_STS)

Table 96. MEMU registers (continued)

Offset	Register
0x0074	System RAM uncorrectable error reporting table address register (SYS_RAM_UNCERR_ADDR)
0x0078	System RAM concurrent overflow register (SYS_RAM_OFLW0)
0x007C	System RAM concurrent overflow register (SYS_RAM_OFLW1)
0x0080	System RAM concurrent overflow register (SYS_RAM_OFLW2)
0x0084	System RAM concurrent overflow register (SYS_RAM_OFLW3)
Peripheral RAM registers	
0x0620	Peripheral RAM correctable error reporting table status register (PERIPH_RAM_CERR_STS0)
0x0624	Peripheral RAM correctable error reporting table address register (PERIPH_RAM_CERR_ADDR0)
0x0628	Peripheral RAM correctable error reporting table status register (PERIPH_RAM_CERR_STS1)
0x062C	Peripheral RAM correctable error reporting table address register (PERIPH_RAM_CERR_ADDR1)
0x0630	Peripheral RAM correctable error reporting table status register (PERIPH_RAM_CERR_STS2)
0x0634	Peripheral RAM correctable error reporting table address register (PERIPH_RAM_CERR_ADDR2)
0x0638	Peripheral RAM correctable error reporting table status register (PERIPH_RAM_CERR_STS3)
0x063C	Peripheral RAM correctable error reporting table address register (PERIPH_RAM_CERR_ADDR3)
0x0640	Peripheral RAM correctable error reporting table status register (PERIPH_RAM_CERR_STS4)
0x0644	Peripheral RAM correctable error reporting table address register (PERIPH_RAM_CERR_ADDR4)
0x0648	Peripheral RAM uncorrectable error reporting table status register (PERIPH_RAM_UNCERR_STS)
0x064C	Peripheral RAM uncorrectable error reporting table address register (PERIPH_RAM_UNCERR_ADDR)
0x0650	Peripheral RAM concurrent overflow register (PERIPH_RAM_OFLW0)
0x0654	Peripheral RAM concurrent overflow register (PERIPH_RAM_OFLW1)
Flash memory registers	
0x0C20	Flash memory correctable error reporting table status register (FLASH_CERR_STS0)
0x0C24	Flash memory correctable error reporting table address register (FLASH_CERR_ADDR0)
0x0C28	Flash memory correctable error reporting table status register (FLASH_CERR_STS1)

Table 96. MEMU registers (continued)

Offset	Register
0x0C2C	Flash memory correctable error reporting table address register (FLASH_CERR_ADDR1)
0x0C30	Flash memory correctable error reporting table status register (FLASH_CERR_STS2)
0x0C34	Flash memory correctable error reporting table address register (FLASH_CERR_ADDR2)
0x0C38	Flash memory correctable error reporting table status register (FLASH_CERR_STS3)
0x0C3C	Flash memory correctable error reporting table address register (FLASH_CERR_ADDR3)
0x0C40	Flash memory correctable error reporting table status register (FLASH_CERR_STS4)
0x0C44	Flash memory correctable error reporting table address register (FLASH_CERR_ADDR4)
0x0C48	Flash memory correctable error reporting table status register (FLASH_CERR_STS5)
0x0C4C	Flash memory correctable error reporting table address register (FLASH_CERR_ADDR5)
0x0C50	Flash memory correctable error reporting table status register (FLASH_CERR_STS6)
0x0C54	Flash memory correctable error reporting table address register (FLASH_CERR_ADDR6)
0x0C58	Flash memory correctable error reporting table status register (FLASH_CERR_STS7)
0x0C5C	Flash memory correctable error reporting table address register (FLASH_CERR_ADDR7)
0x0C60	Flash memory correctable error reporting table status register (FLASH_CERR_STS8)
0x0C64	Flash memory correctable error reporting table address register (FLASH_CERR_ADDR8)
0x0C68	Flash memory correctable error reporting table status register (FLASH_CERR_STS9)
0x0C6C	Flash memory correctable error reporting table address register (FLASH_CERR_ADDR9)
0x0C70	Flash memory correctable error reporting table status register (FLASH_CERR_STS10)
0x0C74	Flash memory correctable error reporting table address register (FLASH_CERR_ADDR10)
0x0C78	Flash memory correctable error reporting table status register (FLASH_CERR_STS11)
0x0C7C	Flash memory correctable error reporting table address register (FLASH_CERR_ADDR11)
0x0C80	Flash memory correctable error reporting table status register (FLASH_CERR_STS12)
0x0C84	Flash memory correctable error reporting table address register (FLASH_CERR_ADDR12)
0x0C88	Flash memory correctable error reporting table status register (FLASH_CERR_STS13)
0x0C8C	Flash memory correctable error reporting table address register (FLASH_CERR_ADDR13)
0x0C90	Flash memory correctable error reporting table status register (FLASH_CERR_STS14)

Table 96. MEMU registers (continued)

Offset	Register
0x0C94	Flash memory correctable error reporting table address register (FLASH_CERR_ADDR14)
0x0C98	Flash memory correctable error reporting table status register (FLASH_CERR_STS15)
0x0C9C	Flash memory correctable error reporting table address register (FLASH_CERR_ADDR15)
0x0CA0	Flash memory correctable error reporting table status register (FLASH_CERR_STS16)
0x0CA4	Flash memory correctable error reporting table address register (FLASH_CERR_ADDR16)
0x0CA8	Flash memory correctable error reporting table status register (FLASH_CERR_STS17)
0x0CAC	Flash memory correctable error reporting table address register (FLASH_CERR_ADDR17)
0x0CB0	Flash memory correctable error reporting table status register (FLASH_CERR_STS18)
0x0CB4	Flash memory correctable error reporting table address register (FLASH_CERR_ADDR18)
0x0CB8	Flash memory correctable error reporting table status register (FLASH_CERR_STS19)
0x0CBC	Flash memory correctable error reporting table address register (FLASH_CERR_ADDR19)
0x0CC0	Flash memory correctable error reporting table status register (FLASH_CERR_STS20)
0x0CC4	Flash memory correctable error reporting table address register (FLASH_CERR_ADDR20)
0x0CC8	Flash memory correctable error reporting table status register (FLASH_CERR_STS21)
0x0CCC	Flash memory correctable error reporting table address register (FLASH_CERR_ADDR21)
0x0CD0	Flash memory correctable error reporting table status register (FLASH_CERR_STS22)
0x0CD4	Flash memory correctable error reporting table address register (FLASH_CERR_ADDR22)
0x0CD8	Flash memory correctable error reporting table status register (FLASH_CERR_STS23)
0x0CDC	Flash memory correctable error reporting table address register (FLASH_CERR_ADDR23)
0x0CE0	Flash memory correctable error reporting table status register (FLASH_CERR_STS24)
0x0CE4	Flash memory correctable error reporting table address register (FLASH_CERR_ADDR24)
0x0CE8	Flash memory correctable error reporting table status register (FLASH_CERR_STS25)
0x0CEC	Flash memory correctable error reporting table address register (FLASH_CERR_ADDR25)
0x0CF0	Flash memory correctable error reporting table status register (FLASH_CERR_STS26)
0x0CF4	Flash memory correctable error reporting table address register (FLASH_CERR_ADDR26)
0x0CF8	Flash memory correctable error reporting table status register (FLASH_CERR_STS27)

Table 96. MEMU registers (continued)

Offset	Register
0x0CFC	Flash memory correctable error reporting table address register (FLASH_CERR_ADDR27)
0x0D00	Flash memory correctable error reporting table status register (FLASH_CERR_STS28)
0x0D04	Flash memory correctable error reporting table address register (FLASH_CERR_ADDR28)
0x0D08	Flash memory correctable error reporting table status register (FLASH_CERR_STS29)
0x0D0C	Flash memory correctable error reporting table address register (FLASH_CERR_ADDR29)
0x0D10	Flash memory correctable error reporting table status register (FLASH_CERR_STS30)
0x0D14	Flash memory correctable error reporting table address register (FLASH_CERR_ADDR30)
0x0D18	Flash memory correctable error reporting table status register (FLASH_CERR_STS31)
0x0D1C	Flash memory correctable error reporting table address register (FLASH_CERR_ADDR31)
0x0D20	Flash memory correctable error reporting table status register (FLASH_CERR_STS32)
0x0D24	Flash memory correctable error reporting table address register (FLASH_CERR_ADDR32)
0x0D28	Flash memory correctable error reporting table status register (FLASH_CERR_STS33)
0x0D2C	Flash memory correctable error reporting table address register (FLASH_CERR_ADDR33)
0x0D30	Flash memory correctable error reporting table status register (FLASH_CERR_STS34)
0x0D34	Flash memory correctable error reporting table address register (FLASH_CERR_ADDR34)
0x0D38	Flash memory correctable error reporting table status register (FLASH_CERR_STS35)
0x0D3C	Flash memory correctable error reporting table address register (FLASH_CERR_ADDR35)
0x0D40	Flash memory correctable error reporting table status register (FLASH_CERR_STS36)
0x0D44	Flash memory correctable error reporting table address register (FLASH_CERR_ADDR36)
0x0D48	Flash memory correctable error reporting table status register (FLASH_CERR_STS37)
0x0D4C	Flash memory correctable error reporting table address register (FLASH_CERR_ADDR37)
0x0D50	Flash memory correctable error reporting table status register (FLASH_CERR_STS38)
0x0D54	Flash memory correctable error reporting table address register (FLASH_CERR_ADDR38)
0x0D58	Flash memory correctable error reporting table status register (FLASH_CERR_STS39)
0x0D5C	Flash memory correctable error reporting table address register (FLASH_CERR_ADDR39)
0x0D60	Flash memory correctable error reporting table status register (FLASH_CERR_STS40)

Table 96. MEMU registers (continued)

Offset	Register
0x0D64	Flash memory correctable error reporting table address register (FLASH_CERR_ADDR40)
0x0D68	Flash memory correctable error reporting table status register (FLASH_CERR_STS41)
0x0D6C	Flash memory correctable error reporting table address register (FLASH_CERR_ADDR41)
0x0D70	Flash memory correctable error reporting table status register (FLASH_CERR_STS42)
0x0D74	Flash memory correctable error reporting table address register (FLASH_CERR_ADDR42)
0x0D78	Flash memory correctable error reporting table status register (FLASH_CERR_STS43)
0x0D7C	Flash memory correctable error reporting table address register (FLASH_CERR_ADDR43)
0x0D80	Flash memory correctable error reporting table status register (FLASH_CERR_STS44)
0x0D84	Flash memory correctable error reporting table address register (FLASH_CERR_ADDR44)
0x0D88	Flash memory correctable error reporting table status register (FLASH_CERR_STS45)
0x0D8C	Flash memory correctable error reporting table address register (FLASH_CERR_ADDR45)
0x0D90	Flash memory correctable error reporting table status register (FLASH_CERR_STS46)
0x0D94	Flash memory correctable error reporting table address register (FLASH_CERR_ADDR46)
0x0D98	Flash memory correctable error reporting table status register (FLASH_CERR_STS47)
0x0D9C	Flash memory correctable error reporting table address register (FLASH_CERR_ADDR47)
0x0DA0	Flash memory correctable error reporting table status register (FLASH_CERR_STS48)
0x0DA4	Flash memory correctable error reporting table address register (FLASH_CERR_ADDR48)
0x0DA8	Flash memory correctable error reporting table status register (FLASH_CERR_STS49)
0x0DAC	Flash memory correctable error reporting table address register (FLASH_CERR_ADDR49)
0x0DB0	Flash memory correctable error reporting table status register (FLASH_CERR_STS50)
0x0DB4	Flash memory correctable error reporting table address register (FLASH_CERR_ADDR50)
0x0DB8	Flash memory correctable error reporting table status register (FLASH_CERR_STS51)
0x0DBC	Flash memory correctable error reporting table address register (FLASH_CERR_ADDR51)
0x0DC0	Flash memory correctable error reporting table status register (FLASH_CERR_STS52)
0x0DC4	Flash memory correctable error reporting table address register (FLASH_CERR_ADDR52)
0x0DC8	Flash memory correctable error reporting table status register (FLASH_CERR_STS53)

Table 96. MEMU registers (continued)

Offset	Register
0x0DCC	Flash memory correctable error reporting table address register (FLASH_CERR_ADDR53)
0x0DD0	Flash memory correctable error reporting table status register (FLASH_CERR_STS54)
0x0DD4	Flash memory correctable error reporting table address register (FLASH_CERR_ADDR54)
0x0DD8	Flash memory correctable error reporting table status register (FLASH_CERR_STS55)
0x0DDC	Flash memory correctable error reporting table address register (FLASH_CERR_ADDR55)
0x0DE0	Flash memory correctable error reporting table status register (FLASH_CERR_STS56)
0x0DE4	Flash memory correctable error reporting table address register (FLASH_CERR_ADDR56)
0x0DE8	Flash memory correctable error reporting table status register (FLASH_CERR_STS57)
0x0DEC	Flash memory correctable error reporting table address register (FLASH_CERR_ADDR57)
0x0DF0	Flash memory correctable error reporting table status register (FLASH_CERR_STS58)
0x0DF4	Flash memory correctable error reporting table address register (FLASH_CERR_ADDR58)
0x0DF8	Flash memory correctable error reporting table status register (FLASH_CERR_STS59)
0x0DFC	Flash memory correctable error reporting table address register (FLASH_CERR_ADDR59)
0x0E00	Flash memory correctable error reporting table status register (FLASH_CERR_STS60)
0x0E04	Flash memory correctable error reporting table address register (FLASH_CERR_ADDR60)
0x0E08	Flash memory correctable error reporting table status register (FLASH_CERR_STS61)
0x0E0C	Flash memory correctable error reporting table address register (FLASH_CERR_ADDR61)
0x0E10	Flash memory correctable error reporting table status register (FLASH_CERR_STS62)
0x0E14	Flash memory correctable error reporting table address register (FLASH_CERR_ADDR62)
0x0E18	Flash memory correctable error reporting table status register (FLASH_CERR_STS63)
0x0E1C	Flash memory correctable error reporting table address register (FLASH_CERR_ADDR63)
0x0E20	Flash memory correctable error reporting table status register (FLASH_CERR_STS64)
0x0E24	Flash memory correctable error reporting table address register (FLASH_CERR_ADDR64)
0x0E28	Flash memory correctable error reporting table status register (FLASH_CERR_STS65)
0x0E2C	Flash memory correctable error reporting table address register (FLASH_CERR_ADDR65)
0x0E30	Flash memory correctable error reporting table status register (FLASH_CERR_STS66)

Table 96. MEMU registers (continued)

Offset	Register
0x0E34	Flash memory correctable error reporting table address register (FLASH_CERR_ADDR66)
0x0E38	Flash memory correctable error reporting table status register (FLASH_CERR_STS67)
0x0E3C	Flash memory correctable error reporting table address register (FLASH_CERR_ADDR67)
0x0E40	Flash memory correctable error reporting table status register (FLASH_CERR_STS68)
0x0E44	Flash memory correctable error reporting table address register (FLASH_CERR_ADDR68)
0x0E48	Flash memory correctable error reporting table status register (FLASH_CERR_STS69)
0x0E4C	Flash memory correctable error reporting table address register (FLASH_CERR_ADDR69)
0x0E50	Flash memory correctable error reporting table status register (FLASH_CERR_STS70)
0x0E54	Flash memory correctable error reporting table address register (FLASH_CERR_ADDR70)
0x0E58	Flash memory correctable error reporting table status register (FLASH_CERR_STS71)
0x0E5C	Flash memory correctable error reporting table address register (FLASH_CERR_ADDR71)
0x0E60	Flash memory correctable error reporting table status register (FLASH_CERR_STS72)
0x0E64	Flash memory correctable error reporting table address register (FLASH_CERR_ADDR72)
0x0E68	Flash memory correctable error reporting table status register (FLASH_CERR_STS73)
0x0E6C	Flash memory correctable error reporting table address register (FLASH_CERR_ADDR73)
0x0E70	Flash memory correctable error reporting table status register (FLASH_CERR_STS74)
0x0E74	Flash memory correctable error reporting table address register (FLASH_CERR_ADDR74)
0x0E78	Flash memory correctable error reporting table status register (FLASH_CERR_STS75)
0x0E7C	Flash memory correctable error reporting table address register (FLASH_CERR_ADDR75)
0x0E80	Flash memory correctable error reporting table status register (FLASH_CERR_STS76)
0x0E84	Flash memory correctable error reporting table address register (FLASH_CERR_ADDR76)
0x0E88	Flash memory correctable error reporting table status register (FLASH_CERR_STS77)
0x0E8C	Flash memory correctable error reporting table address register (FLASH_CERR_ADDR77)
0x0E90	Flash memory correctable error reporting table status register (FLASH_CERR_STS78)
0x0E94	Flash memory correctable error reporting table address register (FLASH_CERR_ADDR78)
0x0E98	Flash memory correctable error reporting table status register (FLASH_CERR_STS79)

Table 96. MEMU registers (continued)

Offset	Register
0x0E9C	Flash memory correctable error reporting table address register (FLASH_CERR_ADDR79)
0x0EA0	Flash memory correctable error reporting table status register (FLASH_CERR_STS80)
0x0EA4	Flash memory correctable error reporting table address register (FLASH_CERR_ADDR80)
0x0EA8	Flash memory correctable error reporting table status register (FLASH_CERR_STS81)
0x0EAC	Flash memory correctable error reporting table address register (FLASH_CERR_ADDR81)
0x0EB0	Flash memory correctable error reporting table status register (FLASH_CERR_STS82)
0x0EB4	Flash memory correctable error reporting table address register (FLASH_CERR_ADDR82)
0x0EB8	Flash memory correctable error reporting table status register (FLASH_CERR_STS83)
0x0EBC	Flash memory correctable error reporting table address register (FLASH_CERR_ADDR83)
0x0EC0	Flash memory correctable error reporting table status register (FLASH_CERR_STS84)
0x0EC4	Flash memory correctable error reporting table address register (FLASH_CERR_ADDR84)
0x0EC8	Flash memory correctable error reporting table status register (FLASH_CERR_STS85)
0x0ECC	Flash memory correctable error reporting table address register (FLASH_CERR_ADDR85)
0x0ED0	Flash memory correctable error reporting table status register (FLASH_CERR_STS86)
0x0ED4	Flash memory correctable error reporting table address register (FLASH_CERR_ADDR86)
0x0ED8	Flash memory correctable error reporting table status register (FLASH_CERR_STS87)
0x0EDC	Flash memory correctable error reporting table address register (FLASH_CERR_ADDR87)
0x0EE0	Flash memory correctable error reporting table status register (FLASH_CERR_STS88)
0x0EE4	Flash memory correctable error reporting table address register (FLASH_CERR_ADDR88)
0x0EE8	Flash memory correctable error reporting table status register (FLASH_CERR_STS89)
0x0EEC	Flash memory correctable error reporting table address register (FLASH_CERR_ADDR89)
0x0EF0	Flash memory correctable error reporting table status register (FLASH_CERR_STS90)
0x0EF4	Flash memory correctable error reporting table address register (FLASH_CERR_ADDR90)
0x0EF8	Flash memory correctable error reporting table status register (FLASH_CERR_STS91)
0x0EFC	Flash memory correctable error reporting table address register (FLASH_CERR_ADDR91)
0x0F00	Flash memory correctable error reporting table status register (FLASH_CERR_STS92)

Table 96. MEMU registers (continued)

Offset	Register
0x0F04	Flash memory correctable error reporting table address register (FLASH_CERR_ADDR92)
0x0F08	Flash memory correctable error reporting table status register (FLASH_CERR_STS93)
0x0F0C	Flash memory correctable error reporting table address register (FLASH_CERR_ADDR93)
0x0F10	Flash memory correctable error reporting table status register (FLASH_CERR_STS94)
0x0F14	Flash memory correctable error reporting table address register (FLASH_CERR_ADDR94)
0x0F18	Flash memory correctable error reporting table status register (FLASH_CERR_STS95)
0x0F1C	Flash memory correctable error reporting table address register (FLASH_CERR_ADDR95)
0x0F20	Flash memory correctable error reporting table status register (FLASH_CERR_STS96)
0x0F24	Flash memory correctable error reporting table address register (FLASH_CERR_ADDR96)
0x0F28	Flash memory correctable error reporting table status register (FLASH_CERR_STS97)
0x0F2C	Flash memory correctable error reporting table address register (FLASH_CERR_ADDR97)
0x0F30	Flash memory correctable error reporting table status register (FLASH_CERR_STS98)
0x0F34	Flash memory correctable error reporting table address register (FLASH_CERR_ADDR98)
0x0F38	Flash memory correctable error reporting table status register (FLASH_CERR_STS99)
0x0F3C	Flash memory correctable error reporting table address register (FLASH_CERR_ADDR99)
0x0F40	Flash memory uncorrectable error reporting table status register (FLASH_UNCERR_STS)
0x0F44	Flash memory uncorrectable error reporting table address register (FLASH_UNCERR_ADDR)
0x0F48	Flash memory concurrent overflow register (FLASH_OFLW0)

7.10.2.6 FlexRay lookup table (LUT) RAM alignment

Table 97. FlexRay LUT RAM alignment

IMA row select (decimal)	Peripheral RAM start address	Peripheral RAM end address	Peripheral register names	MEMU error reporting (PERIPH_RAM_*_ADDR)
0	F7E5_0800	F7E5_080C	FR_MBCCFR0 FR_MBFIDR0 FR_MBIDXR0 FR_MBCCFR1 FR_MBFIDR1 FR_MBIDXR1	F7E5_0802
1	F7E5_0810	F7E5_081C	FR_MBCCFR2 FR_MBFIDR2 FR_MBIDXR2 FR_MBCCFR3 FR_MBFIDR3 FR_MBIDXR3	F7E5_0812
2	F7E5_0820	F7E5_082C	FR_MBCCFR4 FR_MBFIDR4 FR_MBIDXR4 FR_MBCCFR5 FR_MBFIDR5 FR_MBIDXR5	F7E5_0822
3	F7E5_0830	F7E5_083C	FR_MBCCFR6 FR_MBFIDR6 FR_MBIDXR6 FR_MBCCFR7 FR_MBFIDR7 FR_MBIDXR7	F7E5_0832
4	F7E5_0840	F7E5_084C	FR_MBCCFR8 FR_MBFIDR8 FR_MBIDXR8 FR_MBCCFR9 FR_MBFIDR9 FR_MBIDXR9	F7E5_0842
5	F7E5_0850	F7E5_085C	FR_MBCCFR10 FR_MBFIDR10 FR_MBIDXR10 FR_MBCCFR11 FR_MBFIDR11 FR_MBIDXR11	F7E5_0852
6	F7E5_0860	F7E5_086C	FR_MBCCFR12 FR_MBFIDR12 FR_MBIDXR12 FR_MBCCFR13 FR_MBFIDR13 FR_MBIDXR13	F7E5_0862

Table 97. FlexRay LUT RAM alignment (continued)

IMA row select (decimal)	Peripheral RAM start address	Peripheral RAM end address	Peripheral register names	MEMU error reporting (PERIPH_RAM_*_ADDR)
7	F7E5_0870	F7E5_087C	FR_MBCCFR14 FR_MBFIDR14 FR_MBIDXR14 FR_MBCCFR15 FR_MBFIDR15 FR_MBIDXR15	F7E5_0872
8	F7E5_0880	F7E5_088C	FR_MBCCFR16 FR_MBFIDR16 FR_MBIDXR16 FR_MBCCFR17 FR_MBFIDR17 FR_MBIDXR17	F7E5_0882
9	F7E5_0890	F7E5_089C	FR_MBCCFR18 FR_MBFIDR18 FR_MBIDXR18 FR_MBCCFR19 FR_MBFIDR19 FR_MBIDXR19	F7E5_0892
...	...	...	...	...
62	F7E5_0BE0	F7E5_0BEC	FR_MBCCFR125 FR_MBFIDR125 FR_MBIDXR125 FR_MBCCFR124 FR_MBFIDR124 FR_MBIDXR124	F7E5_0BE2
63	F7E5_0BF0	F7E5_0BFC	FR_MBCCFR127 FR_MBFIDR127 FR_MBIDXR127 FR_MBCCFR126 FR_MBFIDR126 FR_MBIDXR126	F7E5_0BF2

7.10.2.7 FlexRay lookup table (LUT) RAM misalignment

Table 98. FlexRay LUT RAM misalignment

IMA row select (decimal)	Peripheral RAM start address	Peripheral RAM end address	Peripheral register names	MEMU error reporting (PERIPH_RAM_*_ADDR)
64	F7E5_1000	F7E5_100A	MBDOR0..5	F7E5_1000
65	F7E5_100C	F7E5_1016	MBDOR6..11	F7E5_1010
66	F7E5_1018	F7E5_1022	MBDOR12..17	F7E5_1020
67	F7E5_1024	F7E5_102E	MBDOR18..23	F7E5_1030
68	F7E5_1030	F7E5_103A	MBDOR24..29	F7E5_1040

Table 98. FlexRay LUT RAM misalignment (continued)

IMA row select (decimal)	Peripheral RAM start address	Peripheral RAM end address	Peripheral register names	MEMU error reporting (PERIPH_RAM_*_ADDR)
69	F7E5_103C	F7E5_1046	MBDOR30..35	F7E5_1050
70	F7E5_1048	F7E5_1052	MBDOR36..41	F7E5_1060
71	F7E5_1054	F7E5_105E	MBDOR42..47	F7E5_1070
72	F7E5_1060	F7E5_106A	MBDOR48..53	F7E5_1080
73	F7E5_106C	F7E5_1076	MBDOR54..59	F7E5_1090
74	F7E5_1078	F7E5_1082	MBDOR60..65	F7E5_10A0
75	F7E5_1084	F7E5_108E	MBDOR66..71	F7E5_10B0
76	F7E5_1090	F7E5_109A	MBDOR72..77	F7E5_10C0
77	F7E5_109C	F7E5_10A6	MBDOR78..83	F7E5_10D0
78	F7E5_10A8	F7E5_10B2	MBDOR84..89	F7E5_10E0
79	F7E5_10B4	F7E5_10BE	MBDOR90..95	F7E5_10F0
80	F7E5_10C0	F7E5_10CA	MBDOR96..101	F7E5_1100
81	F7E5_10CC	F7E5_10D6	MBDOR102..107	F7E5_1110
82	F7E5_10D8	F7E5_10E2	MBDOR108..113	F7E5_1120
83	F7E5_10E4	F7E5_10EE	MBDOR114..119	F7E5_1130
84	F7E5_10F0	F7E5_10FA	MBDOR120..125	F7E5_1140
85	F7E5_10FC	F7E5_1106	MBD0R126..131	F7E5_1150
86	F7E5_1108	F7E5_1112	LEETR0..5	F7E5_1160

7.10.3 Indirect Memory Access (IMA) configuration

The IMA refers to the alteration of memory data values during system development and test activities. This section provides details about what memory locations can be accessed—either via processor core access or via the IMA module—and how they are configured. For details on IMA see *Chapter 79: Indirect Memory Access (IMA)*.

Note: See the SPC58xHx Microcontroller Security Reference Manual for the HSM IMA details.

7.10.3.1 SRAM Arrays accessible by processor cores

All the SRAM arrays in *Table 99* can be accessed by all main Cores (Core_0, Core_1, Core_2).

Table 99. SRAM with processor Core access

Block	Function	SPC58xHx		
		Words	Bits	ECC Bits
Core_0	IMEM	4096	72	—
	DMEM	8192	40	—
		8192	40	—
	Icache	512	72	—
		512	72	—
		512	72	—
		512	72	—
	Dcache	256	80	—
		256	80	—
		256	80	—
		256	80	—
	ITAG	256	63	—
	DTAG	128	69	—
Core_1	IMEM	4096	72	—
	DMEM	8192	40	—
		8192	40	—
	Icache	512	72	—
		512	72	—
		512	72	—
		512	72	—
	Dcache	256	80	—
		256	80	—
		256	80	—
		256	80	—
	ITAG	256	63	—
	DTAG	128	69	—

Table 99. SRAM with processor Core access (continued)

Block	Function	SPC58xHx		
		Words	Bits	ECC Bits
Core_2	IMEM	2048	72	—
	DMEM	8192	40	—
		8192	40	—
	Icache	512	72	—
		512	72	—
		512	72	—
		512	72	—
	Dcache	256	72	—
		256	72	—
		256	72	—
		256	72	—
	ITAG	128	63	—
	DTAG	128	69	—
System RAM 0	System RAM	4096	72	—
		4096	72	—
		4096	72	—
		4096	72	—
		4096	72	—
		4096	72	—
		4096	72	—
		4096	72	—
System RAM 1	System RAM	4096	72	—
		4096	72	—
		4096	72	—
		4096	72	—
		4096	72	—
		4096	72	—
		4096	72	—
		4096	72	—

Table 99. SRAM with processor Core access (continued)

Block	Function	SPC58xHx		
		Words	Bits	ECC Bits
System RAM 2	System RAM	1024	72	—
		3072	72	—
		4096	72	—
		4096	72	—
		4096	72	—
		4096	72	—
		4096	72	—
		4096	72	—
		4096	72	—
System RAM 3	System RAM	4096	72	—
		4096	72	—
		4096	72	—
		4096	72	—
		4096	72	—
		4096	72	—
		4096	72	—
		4096	72	—
		4096	72	—
		4096	72	—

7.10.3.2 Memory accessible via the IMA module

The SRAM arrays in *Table 100* are accessible via the IMA Module.

Table 100. SRAM arrays accessible via IMA

IMA ARRAY SELECT	Block	Function	SPC58xHx		
			Words	Bits	ECC Bits
0	None	IMA Disabled	—	—	—
1	DMA	DMA_0	64	72	71–64
2		DMA_1	256	72	71–64
3	FlexRay	DRAM_0	128	26	25–16
4		Reserved	—	—	—
5		LRAM_0	192	126	125–96
6		—	—	—	—
7		—	—	—	—

Table 100. SRAM arrays accessible via IMA (continued)

IMA ARRAY SELECT	Block	Function	SPC58xHx		
			Words	Bits	ECC Bits
8	CAN Subsystem 2	Shared message RAM	3968	39	38–32
9	CAN Subsystem 0	Shared message RAM	3968	39	38–32
10	Ethernet_1	TX FIFO	1024	76	75–68
11					
12		RX FIFO	1024	76	75–68
13					
14		ETH1 EST	256	31	30–23
15	Reserved	—	—	—	—
16	CAN Subsystem 3	Shared message RAM	3968	39	38–32
17	Ethernet_1	ETH1_FRP	256	104	103–96
18	Reserved	—	—	—	—
19		—	—	—	—
20		—	—	—	—
21		—	—	—	—
22		—	—	—	—
23		—	—	—	—
24		—	—	—	—
25		—	—	—	—
26		—	—	—	—
27		—	—	—	—
28	Ethernet_0	TX FIFO	256	76	75–68
29					
30		RX FIFO	512	76	75–68
31					
32	CAN Subsystem 1	Shared message RAM	3968	39	38–32
33	Reserved	—	—	—	—
34		—	—	—	—
35		—	—	—	—
36		—	—	—	—

7.10.4 FCCU configuration

7.10.4.1 Available FCCU output signals

Table 101 shows the available FCCU output signals implemented on this chip.

Table 101. FCCU output signals

FCCU output signal name	Chip-top signal name
EOUT[0], FI[0], ERROR0	F0
EOUT[1], FI[1], ERROR1	F1

7.10.4.2 FCCU register reset values

Table 102 shows the reset values of selected FCCU registers.

Table 102. Reset values of selected FCCU registers

Register	Reset value
FCCU_RF_CFG0	0xFFFF_FFFF
FCCU_RF_CFG1	0xFFFF_FFFF
FCCU_RF_CFG2	0xFFFF_FFFF
FCCU_RF_CFG3	0x0000_00FF
FCCU_RFS_CFG0	0x0000_2000
FCCU_RFS_CFG1	0x0000_0020
FCCU_RFS_CFG2	0x0000_0000
FCCU_RFS_CFG3	0x0000_0000
FCCU_RFS_CFG4	0x0000_0000
FCCU_RFS_CFG5	0x0000_0000
FCCU_RFS_CFG6	0x0000_0000
FCCU_RFS_CFG7	0x0000_0000
FCCU_RF_S0	0x0000_0000
FCCU_RF_S1	0x0000_0000
FCCU_RF_S2	0x0000_0000
FCCU_RF_S3	0x0000_0000
FCCU_RF_E0	0x0001_0040
FCCU_RF_E1	0x0000_0000
FCCU_RF_E2	0x0000_0000
FCCU_RF_E3	0x0000_0000
FCCU_RF_TOE0	0x0000_0000
FCCU_RF_TOE1	0x0000_0000
FCCU_RF_TOE2	0x0000_0000
FCCU_RF_TOE3	0x0000_0000
FCCU_EOUT_SIG_EN0	0x0000_0000
FCCU_EOUT_SIG_EN1	0x0000_0000
FCCU_EOUT_SIG_EN2	0x0000_0000

Table 102. Reset values of selected FCCU registers (continued)

Register	Reset value
FCCU_EOUT_SIG_EN3	0x0000_0000
FCCU_CTRL	0x0000_00C0
FCCU_CTRLK	0x0000_0000
FCCU_CFG	0x0000_0000
FCCU_RFK	0x0000_0000
FCCU_RF_T0	0x0000_FFFF
FCCU_CFG_T0	0x0000_0006
FCCU_EINOUT	0x0000_0030
FCCU_STAT	0x0000_0010
FCCU_NAFS	0x0000_0000
FCCU_AFFS	0x0000_0000
FCCU_NFFS	0x0000_0000
FCCU_FAFS	0x0000_0000
FCCU_SCFS	0x0000_0000
FCCU_RFF	0x0000_0000
FCCU_IRQ_STAT	0x0000_0000
FCCU_IRQ_EN	0x0000_0000
FCCU_XTMR	0x0000_0000
FCCU_MCS	0x0080_8384
FCCU_TRANS_LOCK	0x0000_0000
FCCU_PERMNT_LOCK	0x0000_0000
FCCU_DELTA_T	0x0000_0000
FCCU_IRQ_ALARM_EN0	0x0000_0000
FCCU_IRQ_ALARM_EN1	0x0000_0000
FCCU_IRQ_ALARM_EN2	0x0000_0000
FCCU_IRQ_ALARM_EN3	0x0000_0000
FCCU_NMI_EN0	0x0000_0000
FCCU_NMI_EN1	0x0000_0000
FCCU_NMI_EN2	0x0000_0000
FCCU_NMI_EN3	0x0000_0000

7.10.4.3 FOSU parameters

The FOSU_COUNT, or FOSU timeout response time, is 1000 safe clock cycles.

7.10.5 Register protection (REG_PROT) configuration

Some modules on this device include a built-in register protection mechanism that can be used to override the normal write permissions associated with individual registers in the module. This mechanism is software-controlled and can be dynamically reconfigured at runtime or made effective until device reset. For a detailed explanation, see the *Chapter 82: Register Protection (REG_PROT)*.

Table 103. Reference links to related information

Topic	Related module	Reference
System memory map	—	*Chapter 5: Memory Map*
System Integration Unit Lite2 registers	SIUL2	*Chapter 16: System Integration Unit Lite2 (SIUL2)*
Clock monitor Unit registers	CMU_1 CMU_0	*Chapter 28: Clock Monitor Unit (CMU)*
PMC Digital Interface registers	PMC_DIG	*Chapter 62: Power management controller digital interface (PMC_Dig)*
PLL Digital Interface registers	PLL_DIG	*Chapter 27: Dual PLL digital interface (PLLDIG)*
Oscillator Digital Interface registers	OSC40M_DIG	*Chapter 30: OSC digital interface (XOSC)*
IRCOSC Digital Interface registers	RC16M_DIG	*Chapter 31: IRCOSC digital interface*
Memory Error Management Unit registers	MEMU	*Chapter 78: Memory Error Management Unit (MEMU)*
Mode Entry Module registers	MC_ME	*Chapter 64: Mode Entry Module (MC_ME)*
Clock Generation Module registers	MC_CGM	*Chapter 29: Clock Generation Module (MC_CGM)*
Reset Generation Module registers	MC_RGM	*Chapter 59: Reset Generation Module (MC_RGM)*
Power Control Unit registers	MC_PCU	*Chapter 63: Power Control Unit (MC_PCU)*
System Status and Configuration Module registers	SSCM	*Chapter 61: System Status and Configuration Module (SSCM)*
Indirect Memory Access registers	IMA	*Chapter 79: Indirect Memory Access (IMA)*
JTAG Master registers	JTAGM	*Chapter 71: JTAG Master (JTAGM)*

7.10.5.1 SIUL2 protected registers

Table 104 lists the SIUL2 registers that can be protected.

Table 104. Protected SIUL2 registers

Register	Register size (bits)	Offset from module base address	Protected size (bits)
DISR0	32	0x0010	32
DIRER0	32	0x0018	32
DIRSR0	32	0x0020	32
IREER0	32	0x0028	32
IFEER0	32	0x0030	32

Table 104. Protected SIUL2 registers (continued)

Register	Register size (bits)	Offset from module base address	Protected size (bits)
IFER0	32	0x0038	32
SCR0	32	0x0100	32
MSCR0–21	32	—(1)	32 (×22)
MSCR24–100	32	—(1)	32 (×77)
MSCR107–127	32	—(1)	32 (×21)
MSCR60–76	32	—(1)	32 (×17)
MSCR80–96	32	—(1)	32 (×17)
MSCR109–127	32	—(1)	32 (×19)
MSCR136–163	32	—(1)	32 (×28)
MSCR165	32	—(1)	32
MSCR172–214	32	—(1)	32 (×43)
MSCR216–295	32	—(1)	32 (×80)
MSCR507–508	32	—(1)	32 (×2)
MSCR512–517	32	—(1)	32 (×6)
MSCR520–575	32	—(1)	32 (×56)
MSCR600–611	32	—(1)	32 (×12)
MSCR624–627	32	—(1)	32 (×4)
MSCR638–639	32	—(1)	32 (×2)
MSCR656–751	32	—(1)	32 (×96)
MSCR757–760	32	—(1)	32 (×4)
MSCR764–774	32	—(1)	32 (×11)
MSCR778–799	32	—(1)	32 (×21)
MSCR584–585	32	—(1)	32 (×2)
MSCR803–804	32	—(1)	32 (×2)
MSCR808–812	32	—(1)	32 (×5)
MSCR816–819	32	—(1)	32 (×4)
MSCR821–824	32	—(1)	32 (×4)
MSCR843–846	32	—(1)	32 (×4)
MSCR848–871	32	—(1)	32 (×24)
MSCR880–909	32	—(1)	32 (×29)
MSCR911–920	32	—(1)	32 (×9)
MSCR922–978	32	—(1)	32 (×57)
MSCR980–981	32	—(1)	32 (×2)
MSCR986–1017	32	—(1)	32 (×32)

Table 104. Protected SIUL2 registers (continued)

Register	Register size (bits)	Offset from module base address	Protected size (bits)
GPDO0–21	8	—(1)	8 (×22)
GPDO24–100	8	—(1)	8 (×77)
GPDO107–127	8	—(1)	8 (×21)
GPDO136–165	8	—(1)	8 (×30)
GPDO172–183	8	—(1)	8(×12)
GPDO185–214	8	—(1)	8 (×30)
GPDO216–295	8	—(1)	8 (×80)
PGPDO0–18	16	—(1)	16 (×19)
MPGPDO0–18	32	—(1)	32 (×19)

1. See the module memory map in the SIUL2 chapter for address offset.

7.10.5.2 Core Clock Monitor Unit (CMU_1) protected registers

Table 105 lists the registers that can be protected for the fast crossbar CMU (CMU_1)

Table 105. Protected CMU_1 (CORE_XBAR) registers

Register	Register size (bits)	Offset from module base address	Protected size (bits)
CSR	32	0x0003	8
HFREFR	32	0x000A	16
LFREFR	32	0x000E	16
ISR	32	0x0013	8

7.10.5.3 I/O Processor Clock Monitor Unit (CMU_0) protected registers

Table 106 lists the registers that can be protected for PLL CMU (CMU_0)

Table 106. Protected CMU (PLL0_XOSC_IRCOSC) registers

Register	Register size (bits)	Offset from module base address	Protected size (bits)
CSR	32	0x0003	8
HFREFR	32	0x000A	16
LFREFR	32	0x000E	16
ISR	32	0x0013	8

7.10.5.4 PMC Digital Interface (PMC_DIG) protected registers

Table 107 lists the PMC_DIG registers that can be protected.

Table 107. Protected PMC_DIG registers

Register	Register size (bits)	Offset from module base address	Protected size (bits)
REE_LV0	32	0x0004	8
RES_LV0	32	0x0008	8
FEE_LV0	32	0x0010	8
REE_LV1	32	0x0025	8
RES_LV1	32	0x0029	8
FEE_LV1	32	0x0031	8
REE_HV0	32	0x0044	8
RES_HV0	32	0x0048	8
FEE_HV0	32	0x0050	8
REE_HV1	32	0x0064	32
RES_HV1	32	0x0068	32
FEE_HV1	32	0x0070	32
VSIO	32	0x0107	8
PNREG_S	32	0x0243	8
MISC_CTRL_REG	32	0x024B	8
REE_TD	32	0x0307	8
RES_TD	32	0x030B	8
CTL_TD	32	0x030C	32
FEE_TD	32	0x031B	8
BIST_CTRL	32	0x03D4	32

7.10.5.5 PLL Digital Interface (PLL_DIG) protected registers

Table 108 lists the PLL_DIG registers that can be protected.

Table 108. Protected PLL_DIG registers

Register	Register size (bits)	Offset from module base address	Protected size (bits)
PLL0_CR	32	0x0000	32
PLL0_SR	32	0x0004	32
PLL0_DIVR	32	0x0008	32
PLL1_CR	32	0x0020	32
PLL1_SR	32	0x0024	32
PLL1_DIVR	32	0x0028	32
PLL1_FMR	32	0x002C	32
PLL1_FDR	32	0x0030	32

7.10.5.6 Oscillator Digital Interface (OSC40M_DIG) protected registers

Table 109 lists the XOSC registers that can be protected.

Table 109. Protected OSC40M_DIG registers

Register	Register size (bits)	Offset from module base address	Protected size (bits)
CTL	32	0x0000	32

7.10.5.7 IRCOSC Digital interface (RC16M_DIG) protected registers

Table 110 lists the IRCOSC registers that can be protected.

Table 110. Protected RC16M_DIG registers

Register	Register size (bits)	Offset from module base address	Protected size (bits)
CTL	8	0x0001	8

7.10.5.8 Memory Error Management Unit (MEMU) protected registers

Table 111 lists the MEMU registers that can be protected.

Table 111. Protected MEMU registers

Register	Register size (bits)	Offset from module base address	Protected size (bits)
CTRL	32	0x0002	8
DEBUG	32	0x000C	32

7.10.5.9 Mode Entry (MC_ME) protected registers

Table 112 lists the MC_ME registers that can be protected.

Table 112. Protected MC_ME registers

Register	Register size (bits)	Offset from module base address	Protected size (bits)
MCTL	32	0x0004	32
ME	32	0x000A	16
IS	32	0x000F	8
IM	32	0x0013	8
IMTS	32	0x0017	8
SAFE_MC	32	0x0028	32
DRUN_MC	32	0x002C	32
RUN0–3_MC	32	0x0030–0x003C	32 (×4)
HALT0_MC	32	0x0040	32

Table 112. Protected MC_ME registers (continued)

Register	Register size (bits)	Offset from module base address	Protected size (bits)
STOP0_MC	32	0x0048	32
STANDBY0_MC	32	0x0054	32
RUN_PC0–7	32	0x0083–0x009F	8 (×8)
LP_PC0–7	32	0x00A2–0x00BE	8 (×8)
PCTL15	8	0x00CF	8
PCTL30	8	0x00DE	8
PCTL33	8	0x00E1	8
PCTL36	8	0x00E4	8
PCTL38	8	0x00E6	8
PCTL63–69	8	0x00FF–0x0105	8 (×7)
PCTL72–74	8	0x0108–0x010A	8 (×3)
PCTL77	8	0x010D	8
PCTL81–92	8	0x0111–0x011C	8 (×12)
PCTL95–101	8	0x011F–0x0125	8 (×7)
PCTL103-104	8	0x0127-0x0128	8 (×2)
PCTL107	8	0x012B	8
PCTL111–112	8	0x012F–0x0130	8 (×2)
PCTL114	8	0x0132	8
PCTL126–127	8	0x013E–0x013F	8 (×2)
PCTL129–130	8	0x0141–0x0142	8 (×2)
PCTL140–143	8	0x014C–0x014F	8 (×4)
PCTL158	8	0x015E	8
PCTL163–166	8	0x0163–0x0166	8 (×4)
PCTL171	8	0x016B	8
PCTL185–188	8	0x0179–0x017C	8 (×4)
PCTL192	8	0x0180	8
PCTL195–198	8	0x0183–0x0186	8 (×4)
PCTL202	8	0x018A	8
PCTL209–220	8	0x0191–0x019C	8 (×12)
PCTL223–229	8	0x019F–0x01A5	8 (×7)
PCTL233–234	8	0x01A9–0x01AA	8 (×2)
PCTL238–243	8	0x01AE–0x01B3	8 (×6)
PCTL254–255	8	0x01BE–0x01BF	8 (×2)
CCTL0–1	16	0x01C4–0x01C6	16 (×2)

Table 112. Protected MC_ME registers (continued)

Register	Register size (bits)	Offset from module base address	Protected size (bits)
CCTL3–4	16	0x01CA–0x01CC	16 (×2)
CADDR0–1	32	0x01E0–0x01E4	32 (×2)
CADDR3–4	32	0x01EC–0x01F0	32 (×2)

7.10.5.10 Indirect Memory Access (IMA) protected registers

Table 113 lists the IMA register that can be protected.

Table 113. Protected IMA registers

Register	Register size (bits)	Offset from module base address	Protected size (bits)
ENABLE	32	0x0004	32

7.10.5.11 Clock Generation Module (MC_CGM) protected registers

Table 114 lists the MC_CGM registers that can be protected.

Table 114. Protected MC_CGM registers

Register	Register size (bits)	Offset from module base address	Protected size (bits)
SC_DIV_RC	32	0x07D3	8
DIV_UPD_TYPE	32	0x07D4	32
DIV_UPD_TRIG	32	0x07D8	32
DIV_UPD_STAT	32	0x07DC	32
SC_DC0–4	32	0x07E8–0x07F8	16 (×5)
AC0_SC	32	0x0800	8
AC0_DC0	32	0x0808	16
AC0_DC1	32	0x080C	16
AC1_SC	32	0x0820	8
AC1_DC0	32	0x0828	16
AC2_SC	32	0x0840	8
AC2_DC0	32	0x0848	16
AC2_DC1	32	0x084C	32
AC3_SC	32	0x0860	8
AC4_SC	32	0x0880	8
AC5_DC0	32	0x08A8	32
AC5_DC1	32	0x08AC	16
AC5_DC2	32	0x08B0	16

Table 114. Protected MC_CGM registers (continued)

Register	Register size (bits)	Offset from module base address	Protected size (bits)
AC6_SC	32	0x08C0	8
AC6_DC0	32	0x08C8	16
AC8_SC	32	0x0900	8
AC8_DC0	32	0x0908	16
AC9_SC	32	0x0920	8
AC9_DC0	32	0x0928	16
AC11_SC	32	0x0960	8
AC11_DC0	32	0x0968	16
AC12_SC	32	0x0980	8
AC12_DC0	32	0x0988	32
AC12_DC1	32	0x098C	16
AC12_DC2	32	0x0990	16
AC12_DC3	32	0x0994	16
AC12_DC4	32	0x0998	16
AC13_SC	32	0x09A0	8
AC13_DC0	32	0x09A8	16
AC14_SC	32	0x09C0	8
AC14_DC0	32	0x09C8	16
AC14_DC1	32	0x09CC	16
AC15_SC	32	0x09E0	8
AC15_DC0	32	0x09E8	16

7.10.5.12 Reset Generation Module (MC_RGM) protected registers

Table 115 lists the MC_RGM registers that can be protected.

Table 115. Protected MC_RGM registers

Register	Register size (bits)	Offset from module base address	Protected size (bits)
DES	32	0x0000	32
DERD	32	0x0010	32
DEAR	32	0x0020	32
DBRE	32	0x0030	32
FES	32	0x0300	32
FERD	32	0x0310	32
FEAR	32	0x0320	32

Table 115. Protected MC_RGM registers (continued)

Register	Register size (bits)	Offset from module base address	Protected size (bits)
FBRE	32	0x0330	32
FESS	32	0x0340	32
FRET	32	0x0604	8
DRET	32	0x0608	8
PRST0–7	32	0x0610–0x062C	32 (×8)

7.10.5.13 Power Control Unit (MC_PCU) protected registers

Table 116 lists the MC_RGM registers that can be protected.

Table 116. Protected MC_PCU registers

Register	Register size (bits)	Offset from module base address	Protected size (bits)
PCONF0	32	0x0002	16
PCONF1	32	0x0006	16
PCONF2	32	0x000A	16
PCONF3	32	0x000E	16

7.10.5.14 System Status and Control Module (SSCM) protected registers

Table 117 lists the SSCM registers that can be protected.

Table 117. Protected SSCM registers

Register	Register size (bits)	Offset from module base address	Protected size (bits)
STATUS	16	0x0000	8
ERROR	16	0x0006	16

7.10.5.15 JTAG Master (JTAGM) protected registers

Table 118 lists the JTAGM registers that can be protected.

Table 118. Protected JTAGM registers

Register	Register size (bits)	Offset from module base address	Protected size (bits)
MCR	32	0x00	32

7.10.6 STCU2 configuration

Table 119. MBIST partition

M_BIST_i	Location	Partition	Addressable	Start_Address in MEMU	End_Address in MEMU
0	ROM	rom_bar	YES	NA	NA
1	ROM	rom_mpflash	NO	NA	NA
2	FLASH	ram_mpflash	NO	0x4F1F0000	0x4F1F3FFF
3	CORE_2	ram_zxc_imem	YES	0x52000000	0x52007FFF
4	CORE_2	ram_zxc_dmem_1	YES	0x52800000	0x5280FFFF
5	CORE_2	ram_zxc_dmem_0	YES	0x52800000	0x5280FFFF
6	CORE_2	ram_zxc_icache_3	NO	0x4F080000	0x4F083FFF
7	CORE_2	ram_zxc_icache_2	NO	0x4F080000	0x4F083FFF
8	CORE_2	ram_zxc_icache_1	NO	0x4F080000	0x4F083FFF
9	CORE_2	ram_zxc_icache_0	NO	0x4F080000	0x4F083FFF
10	CORE_2	ram_zxc_itag	NO	0x4F090000	0x4F0907FF
11	CORE_2	ram_zxc_dcache_3	NO	0x4F200000	0x4F201FFF
12	CORE_2	ram_zxc_dcache_2	NO	0x4F200000	0x4F201FFF
13	CORE_2	ram_zxc_dcache_1	NO	0x4F200000	0x4F201FFF
14	CORE_2	ram_zxc_dcache_0	NO	0x4F200000	0x4F201FFF
15	CORE_2	ram_zxc_dtag	NO	0x4F210000	0x4F2103FF
16	DMA	ram_dma_1	YES	0xF40A5000	0xF40A57FF
17	Platform	ram_sram_2_0_0	YES	0x400A8000	0x400A9FFF
18	Platform	ram_sram_2_0_1	YES	0x400AA000	0x400AFFFF
19	Platform	ram_sram_2_3	YES	0x400C0000	0x400C7FFF
20	Platform	ram_sram_2_2	YES	0x400B8000	0x400BFFFF
21	Platform	ram_sram_2_1	YES	0x400B0000	0x400B7FFF
22	CAN	ram_can_3	YES	0xFFED8000	0xFFEDBFFF
23	CAN	ram_can_2	YES	0xFFED4000	0xFFED7FFF
24	CAN	ram_can_1	YES	0xFBED4000	0xFBED7FFF
25	CAN	ram_can_0	YES	0xF7ED4000	0xF7ED7FFF
26	CORE_0	ram_zxa_imem	YES	0x50000000	0x50007FFF
27	CORE_0	ram_zxa_dmem_1	YES	0x50800000	0x5080FFFF
28	CORE_0	ram_zxa_dmem_0	YES	0x50800000	0x5080FFFF
29	CORE_0	ram_zxa_icache_3	NO	0x4F000000	0x4F003FFF
30	CORE_0	ram_zxa_icache_2	NO	0x4F000000	0x4F003FFF
31	CORE_0	ram_zxa_icache_1	NO	0x4F000000	0x4F003FFF
32	CORE_0	ram_zxa_icache_0	NO	0x4F000000	0x4F003FFF

Table 119. MBIST partition (continued)

M_BIST_i	Location	Partition	Addressable	Start_Address in MEMU	End_Address in MEMU
33	CORE_0	ram_zxa_itag	NO	0x4F020000	0x4F0207FF
34	CORE_0	ram_zxa_dcache_3	NO	0x4F010000	0x4F011FFF
35	CORE_0	ram_zxa_dcache_2	NO	0x4F010000	0x4F011FFF
36	CORE_0	ram_zxa_dcache_1	NO	0x4F010000	0x4F011FFF
37	CORE_0	ram_zxa_dcache_0	NO	0x4F010000	0x4F011FFF
38	CORE_0	ram_zxa_dtag	NO	0x4F030000	0x4F0303FF
39	HSM	hsm_pram_0	YES	0xA0008000	0xA000BFFF
40	HSM	hsm_pram_1_1	YES	0xA0004000	0xA0007FFF
41	HSM	hsm_pram_1_0	YES	0xA0000000	0xA0003FFF
42	HSM	ram_hsm_icache_1	NO	0x4F0B0800	0x4F0B0FFF
43	HSM	ram_hsm_icache_0	NO	0x4F0B0000	0x4F0B07FF
44	HSM	ram_hsm_itag_1	NO	0x4F0C0300	0x4F0C03FF
45	HSM	ram_hsm_itag_0	NO	0x4F0C0200	0x4F0C02FF
46	HSM	ram_hsm_c3	NO	0xA3F80000	0xA3F801FF
47	FlexRay	ram_flexray_dram_0	NO	0x4F0E0000	0x4F0E0FFF
48	FlexRay	ram_flexray_lram_0	YES	0xF7E50800	0xF7E517FF
49	Ethernet_0	ram_dwc_eth0_tx_odd	NO	0x4F0A0000	0x4F0AFFFF
50	Ethernet_0	ram_dwc_eth0_tx_even	NO	0x4F0A1000	0x4F0A17FF
51	Ethernet_0	ram_dwc_eth0_rx_odd	NO	0x4F0A4000	0x4F0A4FFF
52	Ethernet_0	ram_dwc_eth0_rx_even	NO	0x4F0A6000	0x4F0A6FFF
53	Platform	ram_sram_2_7	YES	0x400E0000	0x400E7FFF
54	Platform	ram_sram_2_6	YES	0x400D8000	0x400DFFFF
55	Platform	ram_sram_2_5	YES	0x400D0000	0x400D7FFF
56	Platform	ram_sram_2_4	YES	0x400C8000	0x400CFFFF
57	Platform	ram_sram_1_3	YES	0x40080000	0x40087FFF
58	Platform	ram_sram_1_2	YES	0x40078000	0x4007FFFF
59	Platform	ram_sram_1_1	YES	0x40070000	0x40077FFF
60	Platform	ram_sram_1_0	YES	0x40068000	0x4006FFFF
61	Platform	ram_sram_1_7	YES	0x400A0000	0x400A7FFF
62	Platform	ram_sram_1_6	YES	0x40098000	0x4009FFFF
63	Platform	ram_sram_1_5	YES	0x40090000	0x40097FFF
64	Platform	ram_sram_1_4	YES	0x40088000	0x4008FFFF
65	Platform	ram_sram_3_1	YES	0x400F0000	0x400F7FFF
66	Platform	ram_sram_3_0	YES	0x400E8000	0x400EFFFF

Table 119. MBIST partition (continued)

M_BIST_i	Location	Partition	Addressable	Start_Address in MEMU	End_Address in MEMU
67	Platform	ram_sram_0_3	YES	0x40040000	0x40047FFF
68	Platform	ram_sram_0_2	YES	0x40038000	0x4003FFFF
69	Platform	ram_sram_0_1	YES	0x40030000	0x40037FFF
70	Platform	ram_sram_0_0	YES	0x40020000	0x40027FFF
71	Core_1	ram_zxb_imem	YES	0x51000000	0x51007FFF
72	Core_1	ram_zxb_dmem_1	YES	0x51800000	0x5180FFFF
73	Core_1	ram_zxb_dmem_0	YES	0x51800000	0x5180FFFF
74	Core_1	ram_zxb_icache_3	NO	0x4F040000	0x4F043FFF
75	Core_1	ram_zxb_icache_2	NO	0x4F040000	0x4F043FFF
76	Core_1	ram_zxb_icache_1	NO	0x4F040000	0x4F043FFF
77	Core_1	ram_zxb_icache_0	NO	0x4F040000	0x4F043FFF
78	Core_1	ram_zxb_itag	NO	0x4F060000	0x4F0607FF
79	Core_1	ram_zxb_dcache_3	NO	0x4F050000	0x4F051FFF
80	Core_1	ram_zxb_dcache_2	NO	0x4F050000	0x4F051FFF
81	Core_1	ram_zxb_dcache_1	NO	0x4F050000	0x4F051FFF
82	Core_1	ram_zxb_dcache_0	NO	0x4F050000	0x4F051FFF
83	Core_1	ram_zxb_dtag	NO	0x4F070000	0x4F0703FF
84	DMA	ram_dma_0	YES	0xFC0A1000	0xFC0A13FF
85	Ethernet_1	ram_dwc_eth1_tx_odd	NO	0x4F0AA000	0x4F0ABFFF
86	Ethernet_1	ram_dwc_eth1_tx_even	NO	0x4F0A8000	0x4F0A9FFF
87	Ethernet_1	ram_dwc_eth1_rx_odd	NO	0x4F0AE000	0x4F0AFFFF
88	Ethernet_1	ram_dwc_eth1_rx_even	NO	0x4F0AC000	0x4F0ADFFF
89	Platform	ram_sram_3_5	YES	0x40110000	0x40117FFF
90	Platform	ram_sram_3_4	YES	0x40108000	0x4010FFFF
91	Platform	ram_sram_3_3	YES	0x40100000	0x40107FFF
92	Platform	ram_sram_3_2	YES	0x400F8000	0x400FFFFF
93	Platform	ram_sram_3_9	YES	0x40130000	0x40137FFF
94	Platform	ram_sram_3_8	YES	0x40128000	0x4012FFFF
95	Platform	ram_sram_3_7	YES	0x40120000	0x40127FFF
96	Platform	ram_sram_3_6	YES	0x40118000	0x4011FFFF
97	Platform	ram_sram_0_7	YES	0x40060000	0x40067FFF
98	Platform	ram_sram_0_6	YES	0x40058000	0x4005FFFF
99	Platform	ram_sram_0_5	YES	0x40050000	0x40057FFF
100	Platform	ram_sram_0_4	YES	0x40048000	0x4004FFFF

Table 119. MBIST partition (continued)

M_BIST_i	Location	Partition	Addressable	Start_Address in MEMU	End_Address in MEMU
101	Ethernet_1	ram_eth1_frp	NO	0x4F0F8000	0x4F0F8FFF
102	HSM	ram_hsm_c3_pka_1	NO	0x4F0F0800	0x4F0F0FFF
103	HSM	ram_hsm_c3_pka_0	NO	0x4F0F0000	0x4F0F07FF
104	Ethernet_1	ram_dwc_eth1_est	NO	0x4F0A7000	0x4F0A73FF

Table 120 lists the MBIST registers in STCU2 with their available fields.

Table 120. MBIST registers in STCU2 with available fields

MBIST register	Fields available
STCU_MBS1	MBS31 – MBS0
STCU_MBS2	MBS63 – MBS32
STCU_MBS3	MBS95 – MBS64
STCU_MBS4	MBS104 – MBS96
STCU_MBE1	MBE31 – MBE0
STCU_MBE2	MBE63– MBE32
STCU_MBE3	MBE95– MBE64
STCU_MBE4	MBE104– MBE96
STCU_MBS1SW	MBSSW31 – MBSSW0
STCU_MBS2SW	MBSSW63 – MBSSW32
STCU_MBS3SW	MBSSW95 – MBSSW64
STCU_MBS4SW	MBSSW104 – MBSSW96
STCU_MBE1SW	MBESW31 – MBESW0
STCU_MBE2SW	MBESW63 – MBESW32
STCU_MBE3SW	MBESW95 – MBESW64
STCU_MBE4SW	MBESW104 – MBESW96
STCU_MBUFM1	MBUFM31 – MBUFM0
STCU_MBUFM2	MBUFM63 – MBUFM32
STCU_MBUFM3	MBUFM95 – MBUFM64
STCU_MBUFM4	MBUFM104 – MBUFM96

Table 121. LBIST partition

LBIST partition 0
uINTC_RCCU
uINTC_RCCU_OR
uZXF_ZXC_HIGH_PRIORITY_RCCU

Table 121. LBIST partition (continued)

LBIST partition 0
uZXF_ZXC_RCCU_GROUP1
uZXF_ZXC_RCCU_GROUP2
uZXF_ZXC_DMC_RCCU
uFREQGSKT_MXBAR1_TO_AIPS1
uFREQGSKT_MXBAR1_TO_AIPS2
uFREQGSKT_MXBAR1_TO_PRAMC3
uFREQGSKT_MXBAR1_TO_PRAMC2
uFREQGSKT_ZXA_DMC_TO_MXBAR1
uFREQGSKT_ZXA_IAHB_TO_MXBAR1
uCONCENTR8TOR_HSM
uCONCENTR8TOR_DMA1
uAIPS2_SLAVE_EDCECC_GSKT
uAIPS2_SLAVE_ECC_GSKT
uAIPS1_SLAVE_EDCECC_GSKT
uAIPS1_SLAVE_ECC_GSKT
uDMA1_TCDRAM_EDC_RCCU
uAIPS1_EDCECC_ERR_REG
uAIPS2_EDCECC_ERR_REG
pram_e2e_ecc_p0_lb
pram_e2e_ecc_p0_lwb
pram_e2e_ecc_safety_mon
pram_e2e_ecc_p0_lb_0
pram_e2e_ecc_p0_lwb_0
pram_e2e_ecc_safety_mon_0
pram_e2e_ecc_p0_lb_1
pram_e2e_ecc_p1_lb
pram_e2e_ecc_p0_lwb_1
pram_e2e_ecc_p1_lwb
pram_e2e_ecc_safety_mon_1
uFREQGSKT_MXBAR0_TO_PRAMC0
pram_e2e_ecc_p0_lb_2
pram_e2e_ecc_p1_lb_0
pram_e2e_ecc_p0_lwb_2
pram_e2e_ecc_p1_lwb_0
pram_e2e_ecc_safety_mon_2

Table 121. LBIST partition (continued)

LBIST partition 0
uFREQGSKT_MXBAR0_TO_PRAMC1
rccu_aic
uOCTASPI_SLV_SIZER
uEMMC_MSTR_SIZER
uFREQGSKT_MXBAR0_TO_32XBAR
uEMMC_SLV_SIZER
uFREQGSKT_32XBAR_TO_PRAMC0P1
uFREQGSKT_32XBAR_TO_PRAMC1P1
uFREQGSKT_32XBAR_TO_MXBAR0
uFREQGSKT_MXBAR0_TO_ZXBTCM
uFREQGSKT_CONCENTR8TOR0_TO_MXBAR0
uFREQGSKT_MXBAR0_TO_AIPS0
ahb_smpu2_mon
ahb_smpu2_mon_0
uOCTASPI_SLV_ECC_GSKT
uEMMC_SLV_ECC_GSKT
uOCTASPI_ECC_SLV_GSKT_FCCUALARM
uOCTASPI_SLV_EDCECC_GSKT
uOCTASPI_EDCECC_SLV_GSKT_FCCUALARM
uEMMC_ECC_SLV_GSKT_FCCUALARM
uEMMC_ECC_MSTR_GSKT
uAIPS0_EDCECC_ERR_REG
xbic_ahb_streaming
xbic32_ahb_streaming
lb0_interface_dummy
uFREQGSKT_STREAM_TO_PROC
uFREQGSKT_PROC_TO_STREAM
uZXA_IAHB_MASTERID_MON
uZXA_DAHB_MASTERID_MON
uZXC_DC_TAG_FBCHK
uZXC_DC_DATA0_FBCHK
uZXC_DC_DATA1_FBCHK
uZXC_DC_DATA2_FBCHK
uZXC_DC_DATA3_FBCHK
uZXA_DC_TAG_FBCHK

Table 121. LBIST partition (continued)

LBIST partition 0
uZXA_DC_DATA0_FBCHK
uZXA_DC_DATA1_FBCHK
uZXA_DC_DATA2_FBCHK
uZXA_DC_DATA3_FBCHK
uZXC_IC_DATA0_FBCHK
uZXC_IC_DATA1_FBCHK
uZXC_IC_DATA2_FBCHK
uZXC_IC_DATA3_FBCHK
uZXC_IC_TAG_FBCHK
uZXC_DTCM0_FBCHK
uZXC_DTCM1_FBCHK
uZXA_IC_DATA0_FBCHK
uZXA_IC_DATA1_FBCHK
uZXA_IC_DATA2_FBCHK
uZXA_IC_DATA3_FBCHK
uZXA_IC_TAG_FBCHK
uZXA_DTCM0_FBCHK
uZXA_DTCM1_FBCHK
uZXA_DMC
uDMA1_TCDRAM_ECC_GSKT
uDMA1_TCDRAM_ECC_GSKT_REPLICATED
uFREQGSKT_BDXBAR_TO_ZXATCM
xbic_ahb_comp
xbic_ahb_comp_0
ahb_smpu2_mon_1
uFREQGSKT_BDXBAR_TO_ZXCTCM
pflash_fl_ecc
uZXA_ITCM_FBCHK
uZXC_ITCM_FBCHK
ahb_smpu2_mon_2
uZXB_DMC
uZXB_DC_DATA0_FB_CHK
uZXB_DC_DATA1_FB_CHK
uZXB_DC_DATA2_FB_CHK
uZXB_DC_DATA3_FB_CHK

Table 121. LBIST partition (continued)

LBIST partition 0
uZXB_DC_TAG_FB_CHK
uZXB_IC_DATA0_FB_CHK
uZXB_IC_DATA1_FB_CHK
uZXB_IC_DATA2_FB_CHK
uZXB_IC_DATA3_FB_CHK
uZXB_IC_TAG_FB_CHK
uZXB_DTCM0_FB_CHK
uZXB_DTCM1_FB_CHK
uZXB_ITCM_FB_CHK
uZXB_IAHB_MASTERID_MON
uZXB_DAHB_MASTERID_MON
uFREQGSKT_ZXB_IAHB_TO_MXBAR0
uFREQGSKT_ZXB_DMC_TO_MXBAR0
uCONCENTR8TOR_DMA0
uDMA0_TCD_RAM_ECC_GSKT
uDMA0_TCD_RAM_ECC_GSKT_REPLICATED
uDMA0_TCDRAM_EDC_RCCU
uCONCENTR8TOR0
uCONCENTR8TOR_ETHER1
uEMMC_EDCECC_MSTR_GSKT
uEMMC_EDCECC_MSTR_GSKT_FCCUALARM
uEMMC_SLV_EDCECC_GSKT
uEMMC_EDCECC_SLV_GSKT_FCCUALARM
pflash_fl_ecc_0
uAIPS0_SLV_ECC_GSKT
uAIPS0_SLV_EDCECC_GSKT

Note: Refer to the Self-Test Control Unit (STCU2) chapter for a description of the registers programming and to the DCF client table for the description of the available DCF. The STCU setup has to be defined based on the application-specific safety, boot time and consumption requirements. By default, STCU2 is not bypassed. This means that if offline self tests are not programmed, the hard-coded WDG of the STCU2 will be anyway activated. As a consequence, the startup time of the device will be increased accordingly to the WDG timeout value.

7.11 Security modules

7.11.1 Password and Device Security Module (PASS) configuration

The PASS module is used to implement password-based read and write protection for flash blocks on the SPC58xHx MCU. Up to four levels of password protection can be implemented for each flash block.

Note: The registers discussed in this section are initialized via DCF records, so the reset values depend on user settings.

See *Chapter 83: Password and Device Security Module (PASS)* for further details.

7.11.1.1 PASS_LOCK*n*_*PGn* register bit mapping

Each password group defined in the DCF records has a set of four LOCKn registers association with it: PASS_LOCK*n*_PG*n*. The bits of these registers are associated with specific flash blocks. The mapping is shown in the following figures.

Note: The mapping of various LOCK register bits to flash blocks in the SPC58xHx microcontroller is very similar to the LOCKx registers implemented in the FLASH, but not identical. The PASS module has additional mapping in the LOCK3 register and defines read locking regions. See the PASS chapter for details.




Figure 36. PASS_LOCK0_PGn Registers




Figure 37. PASS_LOCK1_PGn registers

Read lock region	Flash block name	Register field	Bit
Read Lock Region 1	256 KB Code Flash block7_partition_6	A256KLOCK[31:0]	0
	256 KB Code Flash block6_partition_6		1
	256 KB Code Flash block5_partition_6		2
	256 KB Code Flash block4_partition_6		3
	256 KB Code Flash block3_partition_6		4
	256 KB Code Flash block2_partition_6		5
	256 KB Code Flash block1_partition_6		6
	256 KB Code Flash block0_partition_6		7
	256 KB Code Flash block7_partition_5		8
	256 KB Code Flash block6_partition_5		9
	256 KB Code Flash block5_partition_5		10
	256 KB Code Flash block4_partition_5		11
	256 KB Code Flash block3_partition_5		12
	256 KB Code Flash block2_partition_5		13
	256 KB Code Flash block1_partition_5		14
	256 KB Code Flash block0_partition_5		15
	256 KB Code Flash block7_partition_4		16
	256 KB Code Flash block6_partition_4		17
	256 KB Code Flash block5_partition_4		18
	256 KB Code Flash block4_partition_4		19
	256 KB Code Flash block3_partition_4		20
	256 KB Code Flash block2_partition_4		21
	256 KB Code Flash block1_partition_4		22
	256 KB Code Flash block0_partition_4		23
	256 KB Code Flash block15_partition_1		24
	256 KB Code Flash block14_partition_1		25
	256 KB Code Flash block13_partition_1		26
	256 KB Code Flash block12_partition_1		27
	256 KB Code Flash block11_partition_1		28
	256 KB Code Flash block10_partition_1		29
	128 KB Code Flash block9_partition_1		30
	128 KB Code Flash block8_partition_1		31

Figure 38. PASS_LOCK2_PGn registers

Bit	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
Register field	PGL	DBL	Master Only	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	RL4	RL3	RL2	RL1	RL0	A256KLOCK[[47:32]															
Flash block name	Password Group Lock	Debug Interface Lock	—	—	—	—	—	—	—	—	—	HSM EEPROM Data Flash Read Lock	HSM Code Flash Read Lock	EEPROM Data Flash Read Lock	Code Flash Read Lock	UTEST Read Lock	—	—	—	—	—	—	—	—	256 KB Code Flash block7_partition_7	256 KB Code Flash block6_partition_7	256 KB Code Flash block5_partition_7	256 KB Code Flash block4_partition_7	256 KB Code Flash block3_partition_7	256 KB Code Flash block2_partition_7	256 KB Code Flash block1_partition_7	256 KB Code Flash block0_partition_7

Figure 39. PASS_LOCK3_PGn registers

7.11.1.2 PASS Module DCF Records (includes lifecycle state and censorship)

The records required to configure the initial values for the PASS module password group registers are shown in *Table 122*. These values provide the following capabilities:

- Set flash memory to censored/uncensored state (censorship also depends on lifecycle)
- Override the basic flash write protection for flash memory blocks
- Set levels of password-based write protection (up to four 256-bit passwords can be required) for individual blocks of flash memory
- Set levels of password-based read protection (up to four 256-bit passwords can be required) for up to five flash memory Read Locking Regions
- Set levels of password-based protection (up to four 256-bit passwords can be required) for the debug part

Table 122. PASS DCF records

DCF CS[14:0]	DCF address (binary)		DCF client description	Number of	
	[16:10]	[9:2]		Valid bits	DCF records
000_0000_0000_1000	0000000	00101000–00101011	Reserved		
000_0000_0000_1000	0000000	00101100	Censorship(1)	16	1
000_0000_0000_1000	0000000	00101101–00101111	Reserved		

Table 122. PASS DCF records (continued)

DCF CS[14:0]	DCF address (binary)		DCF client description	Number of	
	[16:10]	[9:2]		Valid bits	DCF records
000_0000_0000_1000	0000000	00110000	Production Disable	2	1
000_0000_0000_1000	0000000	00110001–00111111	Reserved		
000_0000_0000_1000	0000000	01000000	LOCK0_PG0(2)	32	1
000_0000_0000_1000	0000000	01000001	LOCK1_PG0(2)	32	1
000_0000_0000_1000	0000000	01000010	LOCK2_PG0(2)	32	1
000_0000_0000_1000	0000000	01000011	LOCK3_PG0(2)	32	1
000_0000_0000_1000	0000000	01000100	LOCK0_PG1(2)	32	1
000_0000_0000_1000	0000000	01000101	LOCK1_PG1(2)	32	1
000_0000_0000_1000	0000000	01000110	LOCK2_PG1(2)	32	1
000_0000_0000_1000	0000000	01000111	LOCK3_PG1(2)	32	1
000_0000_0000_1000	0000000	01001000	LOCK0_PG2(2)	32	1
000_0000_0000_1000	0000000	01001001	LOCK1_PG2(2)	32	1
000_0000_0000_1000	0000000	01001010	LOCK2_PG2(2)	32	1
000_0000_0000_1000	0000000	01001011	LOCK3_PG2(2)	32	1
000_0000_0000_1000	0000000	01001100	LOCK0_PG3(2)	32	1
000_0000_0000_1000	0000000	01001101	LOCK1_PG3(2)	32	1

1. See *Section 83.6.3: Censoring and uncensoring the device* for values.
2. See *Section 7.11.1.1: PASS_LOCKn_PGn register bit mapping* for values.

7.11.2 Tamper Detection Module (TDM) configuration

The Tamper Detection Module provides a type of flash memory write protection mechanism that forces software to write a record associated with one or more blocks in a Tamper Detection Region (TDR) before the block(s) can be erased. An additional feature is provided to enable customers to override the protection mechanism for any TDR so that no record is required to be written before a block within the TDR can be erased.

Additionally, the TDM provides a mechanism for configuring individual flash memory blocks as One Time Programmable (OTP), that is, write once, blocks.

The following sections provide details on the TDM configuration registers and DCF clients.

Warning: See the Tamper Detection Module (TDM) chapter for further details on the TDM, including the DCF clients and two additional memory-mapped registers.

7.11.2.1 Diary Base Address (DBA) DCF client

DBA DCF client holds the base address of the diary, which is the region of flash that contains records corresponding to erase operations. This DCF client is described in the TDM chapter.

7.11.2.2 Tamper Region Override (TO) DCF client

Tamper detection can be overridden by writing to enable bits (one per region) in the Tamper Region Override (TO) DCF client. This DCF client is described in the TDM chapter. The mapping is shown below.

DCF Client Address: 0x0001 Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R																
W	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R																
W	0	0	0	0	0	0	0	0	0	0	TOE5	TOE4	TOE3	TOE2	TOE1	TOE0
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 40. Tamper Region Override (TO) DCF client

The mapping of the Tamper Region Override Enable (TOE*n*) DCF client is as follows:

Table 123. TO[TOE*n*] field mapping

Field	TDR
TOE0	0
TOE1	1
TOE2	2
TOE3	3
TOE4	4
TOE5	5

This DCF client is more fully described in the TDM chapter

7.11.2.3 OTPEN*n* DCF clients

Configuring individual flash blocks as OTP blocks is accomplished by setting the appropriate values in the TDM_OTPEN*n* DCF clients. Each mapped bit is associated with a specific flash block. A “1” bit value indicates a block is OTP.

The mapping is shown in *Figure 41* - *Figure 44*.

Bit Number	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
Field	TSLOCK	Reserved	LOWLOCK[13:0]													
Flash Block Name	16 KB UTEST NVM Block Space	—	—	—	96 KB HSM Code block3	64 KB HSM Code block2	64 KB Code Flash block1	64 KB Code Flash block0	32 KB Code Flash block1	32 KB Code Flash block0	32 KB HSM Code block5	16 KB Code Flash block2	16 KB Code Flash block0	16 KB Code Flash block3	16 KB Code Flash block1	16 KB BAF block0

Bit Number	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
Field	MIDLOCK[15:0]															
Flash Block Name	—	—	—	—	—	—	—	—	—	—	—	—	—	—	16 KB HSM EEPROM block1	16 KB HSM EEPROM block0

Figure 41. TDR*x*_LOCK0/OTPEN0 DCF client

Bit Number	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
Field	Reserved															
Flash Block Name	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—

Bit Number	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
Field	HIGHLOCK[15:0]															
Flash Block Name	—	—	—	—	—	—	—	—	—	—	—	—	64 KB EEPROM Block3	64 KB EEPROM Block2	64 KB EEPROM Block1	64 KB EEPROM Block0

Figure 42. TDR*x*_LOCK1/OTPEN1 DCF client

Bit Number	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
Bit Name	A256KLOCK[31:16]															
Flash block Name	—	—	—	—	—	—	—	—	256 KB Code Flash block21	256 KB Code Flash block20	256 KB Code Flash block19	256 KB Code Flash block18	256 KB Code Flash block17	256 KB Code Flash block16	256 KB Code Flash block15	256 KB Code Flash block14

Bit Number	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
Bit Name	A256KLOCK[15:0]															
Flash block Name	256 KB Code Flash block13	256 KB Code Flash block12	256 KB Code Flash block11	256 KB Code Flash block10	256 KB Code Flash block9	256 KB Code Flash block8	256 KB Code Flash block7	256 KB Code Flash block6	256 KB Code Flash block5	256 KB Code Flash block4	256 KB Code Flash block3	256 KB Code Flash block2	256 KB Code Flash block1	256 KB Code Flash block0	128 KB Code Flash block1	128 KB Code Flash block0

Figure 43. TDR*x*_LOCK2/OTPEN2 DCF client

Bit Number	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
Bit Name	A256KLOCK[63:48]															
Flash block Name	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—

Bit Number	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
Bit Name	A256KLOCK[47:32]															
Flash block Name	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—

Figure 44. TDR*x*_LOCK3/OTPEN3 DCF client

7.11.2.4 TDR*x*_LOCK*n* DCF clients

Configuration of the 6 tamper regions is accomplished by setting field values in LOCK DCF clients (4 for each TDR).

Each set of 4 LOCKn DCF clients acts as a map of the MCU's flash memory blocks. A "1" in a LOCKn bit indicates that software must write a record before the corresponding block can be modified. The mapping of TDM_LOCKn DCF client bits to flash blocks is identical to the OTPEN*n* mapping and is shown in *Figure 41* - *Figure 44*. Any available flash block can be mapped to any tamper protection region.

7.11.2.5 DCF client details

Table 124 contains the DCF client information.

Table 124. Tamper Detection Module (TDM) DCF clients

DCF CS[14:0]	DCF Address [16:10]	DCF Address [9:2] (Binary)	DCF Client Description	No. of Valid Bits	No. of DCF Records
000_0000_0001_0000	0000000	00000000	Diary Base Address	32	1
000_0000_0001_0000	0000000	00000001	Tamper Region Override	6	1
000_0000_0001_0000	0000000	00000010 - 00000111	Reserved		
000_0000_0001_0000	0000000	00001000	OTPEN0(1)	15	1
000_0000_0001_0000	0000000	00001001	OTPEN1(1)	4	1
000_0000_0001_0000	0000000	00001010	OTPEN2(1)	14	1
000_0000_0001_0000	0000000	00001011	OTPEN3(2)	0	1
000_0000_0001_0000	0000000	00001100- 00010011	Reserved		
000_0000_0001_0000	0000000	00010100	TDR0_LOCK0	32	1
000_0000_0001_0000	0000000	00010101	TDR0_LOCK1	32	1
000_0000_0001_0000	0000000	00010110	TDR0_LOCK2	32	1
000_0000_0001_0000	0000000	00010111	TDR0_LOCK3	32	1
000_0000_0001_0000	0000000	00011000	TDR1_LOCK0	32	1
000_0000_0001_0000	0000000	00011001	TDR1_LOCK1	32	1
000_0000_0001_0000	0000000	00011010	TDR1_LOCK2	32	1
000_0000_0001_0000	0000000	00011011	TDR1_LOCK3	32	1
000_0000_0001_0000	0000000	00011100	TDR2_LOCK0	32	1
000_0000_0001_0000	0000000	00011101	TDR2_LOCK1	32	1
000_0000_0001_0000	0000000	00011110	TDR2_LOCK2	32	1
000_0000_0001_0000	0000000	00011111	TDR2_LOCK3	32	1
000_0000_0001_0000	0000000	00100000	TDR3_LOCK0	32	1
000_0000_0001_0000	0000000	00100001	TDR3_LOCK1	32	1
000_0000_0001_0000	0000000	00100010	TDR3_LOCK2	32	1
000_0000_0001_0000	0000000	00100011	TDR3_LOCK3	32	1
000_0000_0001_0000	0000000	00100100	TDR4_LOCK0	32	1
000_0000_0001_0000	0000000	00100101	TDR4_LOCK1	32	1
000_0000_0001_0000	0000000	00100110	TDR4_LOCK2	32	1
000_0000_0001_0000	0000000	00100111	TDR4_LOCK3	32	1
000_0000_0001_0000	0000000	00101000	TDR5_LOCK0	32	1
000_0000_0001_0000	0000000	00101001	TDR5_LOCK1	32	1
000_0000_0001_0000	0000000	00101010	TDR5_LOCK2	32	1

Table 124. Tamper Detection Module (TDM) DCF clients (continued)

DCF CS[14:0]	DCF Address [16:10]	DCF Address [9:2] (Binary)	DCF Client Description	No. of Valid Bits	No. of DCF Records
000_0000_0001_0000	0000000	00101011	TDR5_LOCK3	32	1
000_0000_0001_0000	0000000	00101100 - 1111111	Reserved		

1. OTP DCF clients have the same structure and mapping as the write-protect bits of the flash and PASS module LOCK DCF clients. A value of '1' in an OTP bit indicates a block is programmable only once. Note that a block cannot be reconfigured as non-OTP after it has been configured as OTP.
2. There are no flash memory blocks mapped to the OTPEN3 DCF client.

8 Reset and Boot

8.1 Introduction

This chapter describes the reset and boot phase, from the time a power on or reset is applied, till the completion of the Boot Assist Flash (BAF) code.

After reset, Core_2 is woken-up, Checker Core_2 and HSM may be woken-up (refer to details in *Chapter 9: Device Configuration Format (DCF) Records*).

The following memory elements are involved in the boot-up process:

- UTEST flash memory
- TEST flash memory
- Boot Assist Flash (BAF)

8.1.1 TEST flash memory block

The TEST flash memory block contains Device Configuration Format (DCF) records used to hold trim values and other variables, as well as general device configuration information.

The trim values are for:

- Adjusting low-voltage and high-voltage detect circuit trip points
- Temperature sensor adjustments
- Power-on reset voltage trip point
- Analog-to-digital adjustments
- Internal RC oscillator (IRCOSC) trim values
- Power management configuration, for the devices supporting different regulation schemes

Note: The DCF records are written by the device manufacturer and programmed into TEST flash memory during production testing. Further programming of the TEST flash is disabled at the end of the factory test cycle.

8.1.2 UTEST flash memory block

The UTEST flash memory block also contains DCF records. Some UTEST DCF records are written by the factory and programmed during production testing. Others are written by the end user and programmed at the same time application code is programmed into the flash memory. UTEST DCF records are used to set up various control and configuration registers, including the Self-Test Control Unit (STCU2) and default memory configuration.

8.1.3 Boot Assist Flash

The Boot Assist Flash (BAF) contains factory code to facilitate the device boot-up procedure.

Refer to *Chapter 60: Boot Assist Flash (BAF)* for further details on this procedure.

8.2 Modules used in reset sequence

The modules involved in the SPC58xHx reset sequence are:

- Power Management Controller (PMC)
- Reset Generation Module (MC_RGM)
- Mode Entry Module (MC_ME)
- System Status and Configuration Module (SSCM)
- Self-Test Control Unit (STCU2)

8.2.1 Power Management Controller

The Power Management Controller (PMC) controls and monitors:

- Its own supply voltage
- The supply voltages to all the high- and low-voltage detect circuits
- The trip points for all the high- and low-voltage detect circuits
- The power supplies and reference voltages to the Analog-to-Digital Converter
- The major power supplies to the SPC58xHx

8.2.2 Reset Generation Module

The Reset Generation Module (MC_RGM) is a complex state machine that begins sequencing the SPC58xHx through the initial steps of the reset process. The MC_RGM does not execute program code, it is a state machine that centralizes the different reset sources and manages the reset sequence. Reset sources are organized into two categories: destructive and functional.

Refer to *Figure 45* for more information on the MC_RGM reset sequence.

8.2.2.1 Destructive resets

A destructive reset source is related to a critical error or dysfunction, usually caused by a hardware malfunction. When a destructive reset event occurs, software recovery is not possible and the contents of memory are assumed unknown. A full device reset sequence starting from PHASE0 is therefore applied to the device, ensuring a safe startup state for both digital and analog modules.

Examples of destructive resets are:

- Power-on reset
- Low voltage detection
- Reset escalation (when too many functional resets occur simultaneously)

8.2.2.2 Functional resets

A functional reset source is related to a less critical error or dysfunction usually not associated with hardware malfunction. When a functional reset event occurs, a partial reset sequence is applied to the device starting with PHASE1[FUNC]: most digital modules are reset normally and the state of analog modules, specific digital modules (for example, debug and flash memory modules) and system memory content is preserved.

Examples of functional resets are:

- External reset
- Machine check
- Software reset from mode entry
- Boundary scan instructions

8.2.3 Mode Entry module

The Mode Entry module (MC_ME) is responsible for configuring the execution mode, including the delivery of reset vectors to all the SPC58xHx cores.

8.2.4 System Status and Configuration Module

During the reset phase, the SSCM reads the DCF records in the TEST and UTEST flash memory areas in order to distribute within the device the pre-assigned configuration.

The DCF records are primarily for setting up the memory, configuring the Self-Test Control Unit (STCU2), and providing initial device configuration values.

The SSCM continues with the reset or boot-up sequence by locating boot vectors for the boot core and, if enabled for the HSM CPU. The start addresses are written into the Mode Entry Module (MC_ME) registers, which, in turn, will pass them to the proper CPU at the end of the reset phase.

8.2.5 Self-Test Control Unit

The Self-Test Control Unit (STCU2) is a self-contained module that runs a Logic Built-In Self-Test (LBIST) and a Memory Built-In Self-Test (MBIST). The DCF record can be used to select which individual tests are run for LBIST and MBIST and disable tests for modules and memory elements that are not going to be used in user applications, thus shortening device boot-up time.

8.3 Reset sequence

The power-up reset sequence always begins with the application of power and follows different sequences depending on the condition of the SPC58xHx device and whether various modes are enabled from settings in the DCF records. For instance, the SPC58xHx device enters Serial Boot mode (the Serial Boot Loader receives startup code and begins program execution) if a valid boot header file is not found (conditioned by the Life Cycle value).


8.3.1 Power-on and the Reset Generation Module

When power is applied to the SPC58xHx, the Reset Generation Module (MC_RGM) advances the device through a series of steps shown in *Figure 45*.

The Reset Generation Module (MC_RGM) starts the System Status and Control Module (SSCM), which continues the boot-up process after the MC_RGM enters the IDLE state.

The STCU is reset on any power-on, destructive reset.

Figure 45. Reset Generation Module Reset Sequence



1. No self-tests are executed.

Table 125. Module status during reset phases

Module	PHASE								
	P0	P1 [DEST]	P2 [DEST]	P3 [DEST]	IDLE [DEST]	P1 [FUNC]	P2 [FUNC]	P3 [FUNC]	IDLE [FUNC]
IRCOSC	ON	ON	ON	ON	ON	ON	ON	ON	ON
PMC	ON	ON	ON	ON	ON	ON	ON	ON	ON
FUSE	ON	ON	ON	ON	ON	ON	ON	ON	ON

Table 125. Module status during reset phases (continued)

Module	PHASE								
	P0	P1 [DEST]	P2 [DEST]	P3 [DEST]	IDLE [DEST]	P1 [FUNC]	P2 [FUNC]	P3 [FUNC]	IDLE [FUNC]
MC_RGM	ON(1)	ON	ON	ON	ON	ON	ON	ON	ON
SWT	RESET	RESET	ON	RESET	LBIST(2)	RESET	ON	RESET	ON
Flash module	RESET	RESET	ON	ON	LBIST	RESET	ON	ON	ON
XOSC	RESET	RESET	RESET	ON(3)	ON(3)	ON(3)	ON(3)	ON(3)	ON(3)
DEVICE CONFIG	RESET	RESET	RESET	LOAD	HOLD	HOLD	HOLD	HOLD	HOLD
SSCM	RESET	RESET	RESET	ON	ON	RESET	RESET	ON	ON
FCCU	RESET	RESET	CONFIG	CONFIG	LBIST	RESET/ ON(4)	CONFIG/ ON	CONFIG/ ON	ON
STCU	RESET	RESET	CONFIG	CONFIG	ON	RESET/ IDLE(5)	CONFIG/ IDLE	CONFIG/ IDLE	ON/ IDLE(6)
MEMU	RESET	RESET	ON	ON	LBIST	RESET/ ON(7)	ON	ON	ON
PASS	RESET	ON	ON	ON	ON	ON	ON	ON	ON
PIT	RESET	RESET	RESET	RESET	LBIST	IDLE/ON	IDLE/ON	IDLE/ON	IDLE/ON
Other modules including cores	RESET	RESET	RESET	RESET	LBIST	RESET	RESET	RESET	ON(8)
								Short functional reset	
						functional reset			
	destructive reset								

1. RESET only during POR.
2. STCU time-out monitoring LBIST/MBIST execution.
3. Depending on flash configuration.
4. FCCU remains ON during functional reset; it is instead reset in PHASE1[FUNC] if coming from IDLE[DEST].
5. The STCU remains idle during functional reset.
6. Can be triggered by SW. Please refer to *Chapter 81: Self-Test Control Unit (STCU2).*
7. MEMU is reset whenever STCU is reset.
8. LBIST is optionally triggered depending on safety execution directives after enabling from IOP. Please refer to *Chapter 60: Boot Assist Flash (BAF).*

8.3.2 Power-up phase: power stabilization

When a power-on reset event occurs (initial application of power), the reset generation module (MC_RGM) causes the device to enter the power-up phase of the reset sequence (refer to *Figure 45*). The only method to enter the power-up phase is from a power-on reset event.

The device remains in the power-up phase until the Power Management Controller module (PMC) determines that all power supplies are in their respective operational ranges.

The supplies for initial configuration are:

- VDD_HV_CORE: high voltage supply for core module, including power management unit, internal RC oscillator (IRCOSC).
- VDD_LV_CORE: low voltage supply for digital module.
- VDD_HV_FLA: high voltage supply for flash module.
- VDD_LV_FLA: low voltage supply for flash module.
- VDD_HV_IO_IM: high voltage supply associated with system pins (PORST, TEST Mode).

Peripheral supplies such as VDD_HV_IO_ETH*, VDD_HV_IO_EMMC or VDD_HV_ADC do not gate the power-up process. The low- and high-voltage detect circuits for these and other power supplies are managed by the PMC, which provides enable and status bits for these voltage detection circuits.

The PMC sends a signal to the Reset Generation Module when power stabilization has been achieved. The Reset Generation Module then advances to the PHASE0 state (refer to *Figure 45*). During the power-up phase, the PMC does the following:

- Drives to a logic ‘0’ all VDs (voltage detectors) signals monitored by the Power Management Control (PMC) module.
- Monitors its own power supply voltage (VDD_HV_PMC) to determine that the applied voltage is within a specified range.
- Monitors the core power supply voltage (VDD_LV_CORE) to determine that the applied voltage is within a specified range.
- Monitors the low- and high-voltage detect circuit power supply voltage to determine that the applied voltage is within a specified range.
- Holds the outputs of the internal low- and high-voltage detect circuits at a ground state until the PMC determines that all power supplies needed for correct device initialization and configuration are within their respective functional voltage ranges.
- Determines that all power supplies needed for correct device initialization and configuration are within their respective functional voltage ranges.
- Enables all low- and high-voltage detect circuits once all power supplies are at their functional levels.
- Begins to monitor the various power supplies using the high- and low-voltage detect circuits.
- Provides status information to the Reset Generation Module (MC_RGM) indicating whether or not power is properly applied.

To exit power-up and enter PHASE0:

- All enabled destructive resets must be processed.
- All power supplies must be at their functional voltages.
- The PMC must signal the MC_RGM that all power supplies are at the required levels.

8.3.3 PHASE0 Phase: analog supply initial configuration

This phase is entered:

- On exit from power-up phase.
- On PORST pin falling edge detection except for the initial power-up sequence.
- Immediately from PHASE2[DEST], PHASE3[DEST], IDLE[DEST], PHASE1[FUNC], PHASE2[FUNC], PHASE3[FUNC] or IDLE[FUNC], on the occurrence of a PORST falling edge event other than power-on reset.

During PHASE0:

- All digital modules are reset, including safety, security, and test modules.
- All trimming bits for analog modules are reset.
- Startup of the internal analog modules (IRCOSC, FUSE, Flash memory, and I/Os) begins:
  - PMC determines that proper voltages are applied.
  - I/O pins are ensured correctly configured: outputs are driven to known levels, inputs ignored.

To exit PHASE0 and enter PHASE1[DEST]:

- All enabled destructive resets must be processed.
- Gating PHASE0 must be released.
- All processes initiated in PHASE0 must be completed. This generally includes startup of the internal analog modules: PMC, IRCOSC, and I/Os.

Note: The core voltage must rise above upper threshold to exit PHASE0. This ensures significant hysteresis on low voltage supply avoiding spurious low voltage detection during the power-up process.

8.3.4 PHASE1[DEST] Phase: temporization and monitoring setup

This phase is entered on exit from PHASE0.

During PHASE1[DEST]:

- Initial configuration of the watchdog to monitor the reset sequence
- Temporization for reset signal propagation in case of reset

Test modules are available during PHASE1[DEST], but their functionality is limited by the security module.

All PHASE1[DEST] tasks must be completed before entering PHASE2[DEST].

8.3.5 PHASE2[DEST] Phase: flash initial configuration

This phase is entered on exit from PHASE1[DEST].

During PHASE2[DEST]:

- Reset is released to the flash memory module by the Reset Generation Module.
- The flash memory module starts its initial configuration process.
- The flash memory initialization is performed by a state machine internal to the flash module.
- The SWT starts monitoring flash memory configuration execution so that a reset occurs in the event of configuration failure.

Note: SWT is hardware configured to generate destructive reset in case of flash memory failure during flash boot process. In this case the software can read the cause of the reset by the MC_RGM_DES.F_FIF flag. On boot completion, the watchdog event is converted to generate an FCCU fault only.

All PHASE2[DEST] tasks must be completed before entering PHASE3[DEST].

8.3.6 PHASE3[DEST] Phase: device configuration

This phase is entered on exit from PHASE2[DEST].

During PHASE3[DEST], the System Status and Configuration Module (SSCM) starts by retrieving the Device Configuration Format (DCF) record from the TEST and UTEST flash memory areas, and uses the configuration and initialization information therein to:

- Configure the Self-Test Control Unit (STCU2) and the initial memory map of the device.
- Transfer reset vectors for the various cores to the Mode Entry Module (MC_ME). This information enables tests that the STCU runs and also provides the memory map setup information so that the STCU can test memory.
- Write trim values for analog modules including the Analog-to-Digital Converter, low- and high-voltage detect circuits, and the temperature sensor to their respective registers.

The DCF record programmed into the TEST flash memory area is written by the manufacturer. The portion of the DCF record programmed into the UTEST flash memory is usually written by the customer, although there is a default DCF record programmed into both the TEST and the UTEST flash memory areas during device production testing.

The DCF record also provides configuration information for the following:

- Trimming of the analog modules (for example, voltage regulator, voltage detectors, I/Os, and oscillator)
  - Trim values are in DCF records in the TEST flash memory area
  - Trim values are determined during production test and programmed into the TEST flash memory area
  - Security configuration
- Application configuration bits:
  - Watchdog configuration
  - Safety execution directives (self-test, LBIST/MBIST)
  - Boot Assist Flash options
  - Oscillator startup during reset sequence configuration

To exit PHASE3[DEST]: All processes that need to be completed in PHASE3[DEST] must be finished.

This phase depends on actual trim values, especially those used for safety execution directives. This device configuration is maintained until the next internal power-on reset. Each time a destructive reset event occurs, the SSCM takes values from the DCF record and writes them to the applicable registers.

During this phase, the internal STCU watchdog is started and is only cleared after completion of STCU configuration.

If self-test execution is the configuration information from the DCF record requests, the device moves to IDLE[DEST] and the STCU2 begins self-test. At the end of the test, the

STCU2 asserts a functional interrupt causing the Reset Generation Module to move to PHASE1[FUNC]. If self-test execution is not requested, the device moves directly to IDLE[FUNC]. The Reset Generation Module determines whether self-test execution is enabled or not by examining an entry in the DCF record stored in the UTEST flash memory.

Note: When self-test execution is not requested, it is possible to maintain the device in PHASE3[DEST] by forcing the PORST pin low. This can be used for debugging purposes by allowing external test/development equipment to connect through JTAG to the internal debugger.

8.3.7 IDLE[DEST] Phase: self-test execution

This phase is entered upon exit from PHASE3[DEST] if the execution of self-test is enabled.

During the IDLE[DEST] phase:

- Dedicated watchdog is configured to monitor self-test execution completion within expected time. The length of this phase is variable depending on the self-test requirements.
- The Self-Test Control Unit (STCU2) executes all tests specified by the DCF information retrieved in PHASE3[DEST].
- The self-test engine updates the self-test completion flag and triggers an associated functional reset on completion of self-test.

The length of this phase is variable depending on the self-test requirements.

Note: When the SSCM is decoding the Device Configuration field, it sets and clears various flags in STCU registers and memory that can later be examined by the SSCM to determine which self-test directives must be run.

Exiting IDLE[DEST] and moving to PHASE1[FUNC]:

- The IDLE[DEST] phase is automatically exited when the self-test code generates a functional reset on completion.
- The functional reset causes the reset generation module to move to the PHASE1[FUNC] phase.

Note: In the case of unrecoverable fault detected during the execution of the offline BIST, the STCU requests a destructive reset and device re-enters PHASE0[DEST].

In the case of a permanent fault, when the reset escalation is reached, the hardware keeps the device in PHASE0[DEST] until a Power On Reset occurs.

Whereas in the case of a transient fault, the software can read the cause of the reset by reading the MC_RGM_DES.F_SUF flag.

8.3.8 PHASE1[FUNC] Phase: temporization and monitoring setup

This phase is entered either:

- On exit from IDLE[DEST].
- Immediately from PHASE2[FUNC], PHASE3[FUNC], or on IDLE[FUNC] when a non-masked external or functional reset event occurs, providing the source of the reset event has not been configured to trigger a ‘short’ reset sequence.

During PHASE1[FUNC]:

- Initial configuration of the watchdog to monitor reset process.
- Temporization for reset signal propagation in case of reset.

To exit PHASE1[FUNC] and enter PHASE2 [FUNC]:

- All enabled, non-shortened functional resets must be processed.
- All processes started in PHASE1[FUNC] must be completed.
  - Initial configuration of the watchdog to monitor reset process.
  - Temporization for reset signal propagation in case of reset.

During this phase, test modules are available.

8.3.9 PHASE2[FUNC] Phase: flash initial configuration

This phase is entered on exit from PHASE1[FUNC].

During the PHASE2[FUNC] phase:

- The reset signal is released to the flash memory.
- Flash initialization and configuration begins using a state machine that is internal to the flash memory module.
- A watchdog monitors flash initialization to ensure a reset in case of flash memory configuration failure.

The reset state machine exits PHASE2[FUNC] and enters PHASE3[FUNC] on verification that all processes started in PHASE2[FUNC] are completed.

8.3.10 PHASE3[FUNC] Phase: device configuration monitoring

PHASE3[FUNC] is entered:

- On exit from PHASE2[FUNC].
- Immediately from IDLE[FUNC] when an enabled, short functional reset event occurs.

During PHASE3[FUNC], configuration information contained within the UTEST flash memory sector is checked against information extracted during PHASE3[DEST] and written to the Self-Test Control Unit (STCU2). In case of mismatches, a dedicated boot fault is triggered within the FCCU which, if enabled, can cause a system reset. The purpose of PHASE3[FUNC] is to verify that the DCF information transferred to the STCU, MC_ME and other modules, in PHASE3[DEST], was performed correctly and has not been corrupted.

The Reset Generation Module exits PHASE3[FUNC] and enters the IDLE[FUNC] on verification of the following:

- All processes started in PHASE3[FUNC] are completed.
- PORST pin is not forced low externally.
- A minimum number of cycles have elapsed since the last enabled, shortened functional reset event.

After all PHASE3[FUNC] internal actions have been completed, it is possible to maintain the device within PHASE3[FUNC] by forcing the PORST pin low. This can be used for debugging purposes in order to connect through the JTAG port to the internal debugger.

8.3.11 IDLE[FUNC] Phase

This is the Reset Generation Module's final phase of the reset sequence. It is entered either on exit from PHASE3[DEST] (if self-test was not enabled) or at the completion of PHASE3[FUNC]. When the IDLE[FUNC] phase is reached, the MC_RGM releases control of the system to the System Status and Control Module. The SSCM, which started in

PHASE3[FUNC], (or in PHASE3[DEST] in case no self-test was enabled) runs and waits for a signal from the MC_RGM indicating that the MC_RGM is now in the IDLE state. The MC_RGM then waits for new reset events that can trigger a reset sequence. The SSCM continues with the system boot-up sequence.

8.3.12 System start-up

At the start-up, only one processor (from now on called Boot CPU) and, if available and enabled, the Security Module CPU wake up.

8.3.12.1 Boot CPU reset vector

After the reset phase is completed, the Boot CPU starts executing at the value forced onto its reset vector. The reset vector is driven by the ME peripheral, according to the value stored into the CADDR register.

The value of the CADDR register depends on whether the reset is generated as a consequence of a wake-up reset event (restart from Stand-by) or any other event. The Flash status (powered on or off) also concurs to select the reset vector value.

In case the reset is not due to a wake-up event, the CADDR registers for the Boot CPU are written by the SSCM, according to the system startup configuration, which is stored in Flash and read by the SSCM from the Flash during the reset.

In case the reset is due to a wake-up event, the ME reads the CADDR reset vectors from the RGM, which had saved a copy of the CADDR registers in its internal latches, which resides in the low-power domain.

8.3.12.2 Boot CPU start-up

The Boot CPU startup configuration comprises of the following settings:

- BAF configuration DCF. It is used to decide whether the BAF code (stored by the manufacturer in the Flash BAF block) will be skipped or executed. The BAF start address is also set within the same DCF.
- Application boot records (programmed by the customer). It is used to set the customer application entry point after reset or after the BAF execution (if enabled).

The target for this device is to let the customer choose whether either the BAF code shall be started after the reset phase or directly the customer application, using the same sales part number.

The BAF configuration DCF shall be permanently written into the UTest block.

If the BAF configuration DCF is not programmed, the default value for the reset start address depends on the Life Cycle.


If the BAF configuration DCF is programmed, its value determines whether the CPU will start directly from the BAF code (programmed by ST in the Flash BAF block) or at the application entry point defined by the customer.

The application entry point can be retrieved both in HW (by the SSCM or ME, depending on the fact the system restarts from Stand-by or not (refer to *Section 8.3.12.1*)) or in SW (by the BAF). In both cases, the application entry point is retrieved by searching for a valid Boot Record, which shall be programed by the customer in one of the pre-determined Flash

memory locations looked at by the SSCM or the BAF code. Next sections provide more details about the Boot Record structure and search operation.

8.3.12.2.1 Start-up flow chart

Figure 46. Boot CPU start-up sequence



8.3.12.2.2 HW boot record search (SSCM search)

If the programmed value of the BAF configuration DCF skips the BAF, then the SSCM module looks for a valid software entry point, called SSCM boot record. The SSCM boot record is organized as shown in the *Table 126*. The “Application start address” value will be passed to the CADDR register of MC_ME, which is used to set the CPU start address (reset vector) after the reset phase.

Table 126. Boot record structure searched by the SSCM

Offset	Field description	
0x4	Application start address	
0x0	SSCM Boot Record Tag (0x5A)	Reserved

The SSCM searches for a valid boot record at the addresses specified in *Table 127*. A boot record is considered valid if it contains the value 0x5A in the “Boot Record Tag” field.

The “Search Order” column specifies which location is searched first.
The SSCM stops the search as soon as a valid boot record is found.

Table 127. SSCM boot record search locations

Search order	Address	Location	SSCM configuration parameter
0 (First)	0x00FC_0000	Flash 16 KB Code Block 0	RCHW_LOC_0
1	0x00FC_4000	Flash 16 KB Code Block 1	RCHW_LOC_1
2	0x00FC_8000	Flash 16 KB Code Block 2	RCHW_LOC_2
3	0x00FC_C000	Flash 16 KB Code Block 3	RCHW_LOC_3
4	0x0100_0000	Flash 128 KB Code Block 0	RCHW_LOC_4
5	0x0102_0000	Flash 128 KB Code Block 1	RCHW_LOC_5
6 (Last)	0x0040_4000	Flash 16 KB BAF block	RCHW_LOC_6

Depending upon the fact that a valid SSCM boot record is found and the content of the SSCM boot record, three scenarios can happen:

1. If a valid Boot Record is programmed by the customer, then the application is executed after the reset from the specified entry point address.
2. If no valid Boot Record is programmed by the customer, then the default BAF Boot Record is retrieved and the BAF code is executed after the reset.
3. If no valid Boot Record is found, then the BAR code is executed after the reset. This situation happens only during ST production stage.

Note: When the device is shipped to the customer, the slot number 6 is programmed with a valid SSCM Boot Record, which points to the BAF code. This is the default start address for the SSCM Boot CPU when no other valid Boot Record are programmed or found. The content of the slot number 6 cannot be changed.

8.3.12.2.3 SW boot record search (BAF search)

The BAF is executed if:

- the BAF configuration DCF does not bypass the BAF code.
- the BAF configuration DCF does bypass the BAF code and no valid Boot Record is programmed by the customer.

The latter case happens because before the unit is delivered to the customer a valid SSCM boot record pointing to the BAF code is programmed at the location number 6. This boot record will point to the BAF entry point. Because the boot record number 6 is the last one being searched by the SSCM, this means that, if no other boot record is programmed, the

software will start from the BAF. Notice that the location of the boot record number 6 is placed within the BAF block itself, making it not erasable and not over-programmable (the BAF block is OTP).

When the BAF code is executed after the reset sequence is completed, a valid application Boot Record for the application entry point is searched. The mechanism is the same executed by the SSCM: a set of fixed locations are analyzed and, if a valid boot record is found, then, at the end of the BAF code, the CPU will start executing from the application entry point.

Note that the valid boot record is identified by a different tag: 5Ah for the SSCM; A5H for the BAF. This will make it possible to program the same boot record locations and launch the application directly after the reset or after the BAF code execution. *Table 128* shows the BAF boot record structure.*Table 130* shows the addresses of the location searched by the BAF code. *Figure 47* shows a flow chart of the whole reset sequence, including the BAF search for a valid boot header.

Table 128. Boot record structure searched by the BAF

Offset	Field description	
0x4	Boot CPU (CPU_2) Reset vector	
0x0	BAF Boot Record Tag (0xA5)	CPU enable flags (refer to *Table 129*)

Table 129. CPU enable flags

16-19	20-23	24-27	28	29	30	31
0000	0000	0000	0	CPU_1	CPU_0	CPU_2


Table 130. BAF boot record search locations

Search order	Address	Location
0 (First)	0x00FC_0000	Flash 16 KB Code Block 0
1	0x00FC_4000	Flash 16 KB Code Block 1
2	0x00FC_8000	Flash 16 KB Code Block 2
3	0x00FC_C000	Flash 16 KB Code Block 3
4	0x0100_0000	Flash 128 KB Code Block 0
5 (Last)	0x0102_0000	Flash 128 KB Code Block 1

8.3.12.2.4 HW and SW boot header search summary

The following picture summarizes the mechanism adopted to search for a valid boot header with the SCCM or the BAF code, or both.

Figure 47. Valid boot header search



Note: for sake of simplicity, the picture shows only 4 boot record positions.

8.3.12.3 Security Module CPU start-up

The Security Module CPU is also woken up after a reset. The Security Module CPU receives the start address as described in *Section 8.3.12.2.2: HW boot record search (SSCM search)*.

The SSCM looks for a valid boot header record and then direct the Security Module CPU to the application start address specified within the record.

8.3.12.3.1 HSM restart from Stand-by

In case of restart from stand-by, then the application entry point is conditioned by the Flash status (powered on or off) and by two DCF:


1. a DCF (to be placed in UTest under the customer control) determines whether the security module should also restart after Stand-by[e].

e. If the HSM is flagged by this DCF to not restart, then also the HSM Standby RAM can be turned off during Stand-by

2. a DCF (to be placed in UTest under the customer control) is used to inhibit the possibility to let the Flash powered off after a restart from Stand-by. If the restart is from Stand-by, the Flash is powered off, and the DCF client allows this scenario, then the Boot CPU restarts from the address stored into the corresponding ME.CADDR register. Otherwise, the Boot CPU restarts following the same flow as per a non stand-by reset.

8.3.12.3.2 Start-up flow chart

Figure 48. HSM CPU start-up sequence



8.3.12.3.3 Boot vector search

The Security Module start vector is searched by the SSCM in a similar way as described in the chapter for the Boot CPU (HW SSCM search).

The SSCM stops the search as soon as a valid boot record is found within one of these locations.

Table 131. SSCM boot record search locations

Search order	Address	Location
0 (First)	0x0060_8000	Flash 32 KB Code Block 3
1	0x0061_0000	Flash 64 KB Code Block 4
2	0x0062_0000	Flash 96 KB Code Block 5

8.3.12.4 Restart from Stand-by RAM with the Flash powered off

This feature makes it possible to wake-up the micro-controller from the Stand-By mode and let the Boot CPU restart directly from the RAM, while the Flash is powered off.

Note: For security reason, the possibility to keep the Flash powered off in any execution modes shall be gated by a DCF.

In case of restart from stand-by with the Flash powered-off, only the Boot CPU shall be woken up. Other CPUs shall be kept under reset. The restart after Stand-by from RAM is made possible by using the Mode Entry registers:

- ME_CCTL*n* => to set up the processor status (ON/OFF) for each mode.
- ME_CADDR*n* => to set up the processor reset vector.
- ME_<mode>_MC => to set up whether the Flash is ON or OFF.

Note: The registers related to the HSM CPU can be modified by the HSM only.

8.3.12.5 Start-up summary

Table 132. Start-up summary

Start from	Flash status	Security Module CPU (1)	Boot CPU	Other CPUs (2)
Power-on / Destructive reset	ON	It starts from the address provided by SSCM	Depending on the BAF configuration DCF setting, it starts from the BAF or from the address provided by SSCM	They can be woken-up with a ME mode change
Functional reset	ON	It starts from the address provided by SSCM	Depending on the BAF configuration DCF setting, it starts from the BAF or from the address provided by SSCM	They can be woken-up with a ME mode change

1. If existing and enabled.
2. For MCUs with multiple application processors.

8.3.13 Waking-up other CPUs

The process of waking-up the other CPU is handled by writing some registers within the ME module and triggering a Mode Change.

If the BAF code is executed, it reads form the Boot Header record the information regarding which CPU shall be woken up and at which address shall they start from, and then applied a Mode change to enable them.

If the BAF code is not executed, it is responsibility of the user code to properly write the ME module registers and trigger a mode change in order to wake up the other CPUs form the intended addresses.

8.3.14 BAF Bootloader

The BAF code includes a way to upload via CAN or UART some code into the system RAM and execute it. The possibility to execute the Bootloader is conditioned by the Life Cycle status, which regulates what can or cannot be done according to the stage of the micro-controller. If the Bootloader is allowed by the Life Cycle, then it is executed whenever the Boot CPU, executing code in the BAF, does not find a valid boot header file in flash memory. This mode uses a defined protocol to receive a program over a serial port via LINFlexD or CAN. The Boot CPU then jumps to the first instruction of the uploaded program and begins execution.

The BAF bootloader code includes the following steps:

1. Configure LINFlexD or M_CAN module and external pins
2. Wait for START WORD
3. Receive START WORD
4. Receive START ADDRESS
5. Receive DOWNLOAD SIZE
6. Receive CODE
7. Branch to START ADDRESS

Note: There is a software watchdog timer that is started by the BAF code. If a program is not received before the watchdog timer timeout, a reset occurs.

9 Device Configuration Format (DCF) Records

9.1 Introduction

Device Configuration Format (DCF) records are used to configure certain registers in the device during system boot while the reset signal is asserted. An individual DCF record is 64 bits long. It consists of a pointer to the location of a register internal to the device and the respective data.

Note: Because the Flash memory programming resolution is 128 bits then 2 DCF records must be written within 1 Flash programming operation.

There are two broad categories of DCF records: TEST DCF Records and UTEST DCF Records.

- TEST DCF records are programmed by the MCU manufacturer. They are used mainly to:
  - Program registers involved in trimming trip points for voltage comparators
  - Adjusting analog to digital voltage supplies
  - Trim oscillator frequencies
  - Enable RAM repair

Note: The TEST DCF Records are programmed into TEST Flash during production and cannot be modified. TEST Flash is not visible to the user.

- UTEST DCF records can be either:
  - Factory programmed during production testing (see “UTEST Flash memory map” table in the Memory Map chapter).
  - User programmed when application code is written into the Flash memory. User-supplied UTEST DCF records start at the next location in the UTEST memory map following the factory UTEST DCF records. The user-defined DCF records set up the initial memory map, define which tests the Self-Test Control Unit (STCU2) runs during the boot sequence, enable the HSM, assign Flash memory blocks to specific tamper detect regions, assign memory blocks as OTP and assign Flash blocks to be associated with specific password groups.

Note: DCF records are HW processed by SSCM during reset.

Soft DCF records are SW processed by BAF code execution. Please see Section 60.3.5.1: ‘Soft’ DCF clients in *Chapter 60: Boot Assist Flash (BAF).*

System boot is a complex process requiring a considerable amount of initialization to take place before releasing reset. Before the device can be used in an application, the user application code, reset vectors for all of the CPUs and the DCF records must be properly programmed into their respective Flash memories.

When power is applied to a properly programmed device:

1. The Power Management Controller (PMC) takes control of the device until the system power supplies have reached predefined levels.
2. The PMC then signals the Reset Generation Module (RGM) to begin the boot sequence.
3. During boot, the RGM enables the System Status and Control Module (SSCM) to read the device configuration records and write information to specific registers.
4. After registers are initialized, the STCU2 starts its Self-Test sequence as per its device configuration registers initialized through SSCM.

9.2 DCF clients

DCF clients are 32-bit hardware registers inside a module that receive and store the data from a DCF record. This stored data is used to initialize registers and to configure features. DCF Clients have a default value before any DCF Records are written and may have special writing constraints like ‘Write Once’ or only allowing bits to be written from ‘1’ to ‘0’ or vice versa.

A list of DCF clients is shown in *Table 135*. (TEST DCF Record Only clients are not shown as these are not accessible by the user).

The DCF Records select the target DCF client via a 30-bit field in the DCF Record consisting of:

- A 15-bit Chip-Select field: each module that includes DCF clients is assigned a Chip Select during chip definition.
- A 15-bit Address field: the address field is only relevant to the address decoding within that module and may not necessarily relate to the address of a register visible to software.

9.3 DCF records

DCF records appear as contiguous double-word (64 bits) entries programmed in a reserved area of OTP UTEST Flash memory beginning at 0x0040_0300. Take care to write 128 bits which is the ECC granularity (complete with a dummy DCF if needed). Address alignment is also on 128 bits.

Warning: Over Program Protection will generate an unrecoverable ECC error if only one DCF record (64 bits) is written.

Caution: Once a stop record is detected, the SSCM will stop scanning for further records.

The structure of a DCF Record is shown in *Figure 49*.




Figure 49. DCF record structure

Table 133. DCF record field description

Field	Description
0:31 Data[0:31]	32 bits of data to be written to the DCF Client.
32:46 CS*n*	Chip Select n. **Note:** Only assert one chip per DCF record to select the target module for the DCF client. All other Chip Selects should be negated. 1 Chip select is asserted. 0 Chip Select is negated.
47:61 Address[16:2]	Address of the DCF client within the selected module. **Note:** Address decoding for DCF clients may not match the standard software address map decoding. Details of DCF Client addresses are defined in each module chapter.
62 Parity	Parity Bit for the DCF Record. **Note:** This bit is NOT implemented for DCF Clients written from UTEST.
63 Stop	This bit indicates the end of the list of DCF Records. **Note:** The Erased state of Flash is 0xFFFF_FFFF_FFFF_FFFF. Therefore the list ends with the first unprogrammed double word. This location can be programmed with a new record to extend the list. 1 End of the list. 0 NOT the end of the list.

The following structure must be present:

- The first record must be a start record.
- DCF records containing configuration data must immediately follow the start record with no blank records between an unprogrammed record is interpreted as a stop record and no DCF records following that record are processed.
- The end of the configuration records are indicated by the presence of a bit in the DCF record (stop record).

Each record is 64 bits long. *Figure 50* shows the DCF start record.

Caution: The start record must be placed at the beginning of the DCF area in UTEST Flash memory to indicate that the following data records must be processed.

Figure 50. DCF start record

0x00 0:31	0x04 32:63
0x05AA55AF	0x00000000

During system boot, while the reset signal is asserted, the SSCM reads the device configuration records and writes the data to the appropriate internal module registers. Many operational aspects of the device are therefore already configured when the reset signal is released and normal device operation begins.

Some device configuration records are calculated during production testing and programmed into the TEST Flash memory area. Other DCF records are developed by the user and programmed into the UTEST Flash area.

The stop bit designates the last device configuration record in a set of records. If it is set to ‘1’ within a DCF, then this DCF is the last one being read during the reset phase. A DCF can have the stop bit set to ‘1’ in two modes:

a) The Flash memory location of a DCF is not programmed (that is all the bits are set to ‘1’).

b) A DCF is programmed and the stop bit is set to ‘1’.

When the device is shipped from the factors, some DCF records are already programmed and the Flash memory location after the last DCF is left unprogrammed to make it possible to add additional DCF records.

Due to the Flash programming memory resolution, which is 2-times the length of a DCF record, in case an odd number of DCF shall be written but additional DCF should be programmed later on, then a dummy DCF should be written to pad the last 64 bits of the programming data.

A dummy DCF can be one of the following:

a) The same DCF record written within the 128 bits (that is the DCF record is written two times).

b) A DCF record with an invalid Chips Select (refer to the *Table 135* for a list of used Chip Selects).

The padded DCF must have the stop bit set to ‘0’ in order to be able to add new DCF records.

The general format of the stop record is shown in *Figure 51*. Only the stop bit needs to be ‘1’ in order to form a stop record, all other bits are ignored. An unprogrammed location in UTEST Flash is interpreted as a stop record.

Figure 51. DCF stop record

0:31	32:62	63
Reserved	Reserved	1

If *n* data records are to be stored in UTEST, the data structure must be as shown in *Table 134*.


Table 134. Series of DCF records in UTEST Flash memory

ADDR offset	DATA			
0x00	0x05AA55AF			
0x04	0x00000000			STOP=0
0x08	WDATA[31:0]			
0x0C	CS[14:0]	ADDR[16:2]	PRTY	STOP=0
0x10	WDATA[31:0]			
0x14	CS[14:0]	ADDR[16:2]	PRTY	STOP=0
...	...			
8*n* + 0x0	Reserved			
8*n* + 0x4	Reserved			STOP=1
8(*n*+1) + 0x0	—			
8(*n*+1) + 0x4				

Caution: There must never be an unprogrammed record in the DCF data structure, as it is interpreted as a stop record and subsequent records are ignored.

Records programmed in several sessions is shown in *Figure 52*, appending new records to the end of the list each time.

Figure 52. Appending DCF records



It is possible for several DCF Records to write to the same DCF client. The later record usually overrides a DCF client value set by a previous record. However, not all DCF clients allow overwrites; this depends on the DCF client implementation.

9.3.1 UTEST DCF records

UTEST DCF records are located in the UTEST Flash memory area (refer to UTEST Flash memory map in the Memory map chapter). Some UTEST DCF records are programmed at the factory and the user may add USER DCF records from the first unprogrammed location following the factory programmed UTEST DCF records.

When programming UTEST DCF records, the records must start at the first address in the UTEST Flash memory area and be continuous: one UTEST DCF record must immediately follow the previous UTEST DCF record. An unprogrammed location in the UTEST Flash memory area is interpreted by the SSCM as the end of the UTEST DCF records. When this happens, the SSCM passes control of the boot sequence to the Reset Generation Module.

9.4 DCF client table

A list of DCF clients is shown in *Table 135*. Various attributes of the DCF clients are listed in these tables:

- DCF Chip Select [14:0]: the CS field is a 15-bit field with each bit acting as a module select signal for the internal modules. Only one bit in this field should be set in a DCF record.
- DCF address [16:2]: the 15-bit ADDR field specifies an internal address for a DCF client. These addresses are only used by the SSCM when interpreting DCF records and writing data to specified modules.
- DCF Client Description: the name of the DCF clients.
- Reset value of DCF client: the reset value of DCF client before being written by the SSCM with the associated DCF record.
- IPS read: this column specifies whether or not a DCF client can be read by user software after the release of reset.
- DCF client special strategy: registers are designated as DCF clients if they need to be written with a DCF record. Other features that must be designated for DCF clients include different write strategies listed below. The following list defines the special strategies:
  - None: no special DCF strategy is used.
  - Write Once: a DCF client can only be written once. The DCF client ignores subsequent writes.
  - Triple Voted: DCF clients have three copies of the register. The SSCM writes to all three registers in a single write cycle. The outputs of the three registers are majority voted together to determine the correct data value. Triple voting allows for ‘bit-flip’ error tolerance without changing the DCF client output data.
  - Write 0 only: a bit in a DCF client can only be written from a logic 1 to a logic 0. An attempt to write a logic 1 is ignored.
  - Write 1 only: a bit in a DCF client can only be written from a logic 0 to a logic 1. An attempt to write a logic 0 is ignored.

- DCF order dependency in Flash memory
  - DCF order dependency in Flash memory: this column details whether or not there are special conditions on the location of a particular DCF record in Flash memory.

9.4.1 DCF client list

Table 135. DCF client list

DCF CS [14:0] (Binary)	DCF Address [16:10] (Binary)	DCF Address [9:2] (Binary)	DCF client description[1] In case of peripheral belonging to STANDBY domain, the system must trigger a destructive reset to reload the related DCF record	Reset value of DCF client	IPS Read direct access	DCF Client Special Strategy	DCF Order Dependency in Flash
SSCM							
000_0000_0000_0010	0000000	00000101	BAF Configuration (Bypass mode) (see *Figure 53* and *Table 136*)	0xF7FFC002	yes	None	None
STCU - Support for 1 LBIST partition (NLBIST); 105 Memory Cuts (NMCUT); 32-bit PRPG; 64-bit MISR							
000_0000_0000_0100	0000000	00000010	STCU_SKC	0x00000000	yes	None	First record among STCU, Key1/Key2 DCF record sequence; Write Key2 every (1024-8) clock edges
000_0000_0000_0100	0000000	00000000	STCU_RUN	0x00000000	yes	None	None
000_0000_0000_0100	0000000	00000011	STCU_CFG	0x00000000	yes	None	None
000_0000_0000_0100	0000000	00000100	STCU_PLL_CFG	0x00000000	yes	None	None
000_0000_0000_0100	0000000	00000101	STCU_WDG	0x0000FFFF	yes	None	None
000_0000_0000_0100	0000000	00000111	STCU_CRCE	0x00000000	yes	None	None
000_0000_0000_0100	0000000	00001010	STCU_ERR_FM	0x00000000	yes	None	None
000_0000_0000_0100	0000000	00010000	STCU_LBUFM[2]	0x00000000	yes	None	None
000_0000_0000_0100	0000000	00100001	STCU_MBUFM1[31:0][2]	0x00000000	yes	None	None
000_0000_0000_0100	0000000	00100010	STCU_MBUFM2[31:0][2]	0x00000000	yes	None	None
000_0000_0000_0100	0000000	00100011	STCU_MBUFM3[31:0][2]	0x00000000	yes	None	None

Table 135. DCF client list (continued)

DCF CS [14:0] (Binary)	DCF Address [16:10] (Binary)	DCF Address [9:2] (Binary)	DCF client description[1] In case of peripheral belonging to STANDBY domain, the system must trigger a destructive reset to reload the related DCF record	Reset value of DCF client	IPS Read direct access	DCF Client Special Strategy	DCF Order Dependency in Flash
000_0000_0000_0100	0000000	00100100	STCU_MBUFM4[31:0][2]	0x00000000	yes	None	None
000_0000_0000_0100	0000000	01000000	STCU_LB_CTRL_0	0x00000000	yes	None	None
000_0000_0000_0100	0000000	01000001	STCU_LB_PCS_0	0x00000000	yes	None	None
000_0000_0000_0100	0000000	01000010	STCU_LB_PRPGL_0	0xFFFFFFFF	yes	None	None
000_0000_0000_0100	0000000	01000011	STCU_LB_PRPGH_0	0xFFFFFFFF	yes	None	None
000_0000_0000_0100	0000000	01000100	STCU_LB_MISREL_0	0xFFFFFFFF	yes	None	None
000_0000_0000_0100	0000000	01000101	STCU_LB_MISREH_0	0xFFFFFFFF	yes	None	None
000_0000_0000_0100	0000000	01001000	STCU_LB_MISRELSW_0	0xFFFFFFFF	yes	None	None
000_0000_0000_0100	0000000	01001001	STCU_LB_MISREHSW_0	0xFFFFFFFF	yes	None	None
000_0000_0000_0100	0000001	10000000	STCU_MB_CTRL_0	0x00000000	yes	None	None
000_0000_0000_0100	0000001	10000001	STCU_MB_CTRL_1	0x00000000	yes	None	None
000_0000_0000_0100	0000001	10000010	STCU_MB_CTRL_2	0x00000000	yes	None	None
000_0000_0000_0100	0000001	10000011	STCU_MB_CTRL_3	0x00000000	yes	None	None
000_0000_0000_0100	0000001	10000100	STCU_MB_CTRL_4	0x00000000	yes	None	None
000_0000_0000_0100	0000001	10000101	STCU_MB_CTRL_5	0x00000000	yes	None	None
000_0000_0000_0100	0000001	10000110	STCU_MB_CTRL_6	0x00000000	yes	None	None
000_0000_0000_0100	0000001	10000111	STCU_MB_CTRL_7	0x00000000	yes	None	None
000_0000_0000_0100	0000001	10001000	STCU_MB_CTRL_8	0x00000000	yes	None	None
000_0000_0000_0100	0000001	10001001	STCU_MB_CTRL_9	0x00000000	yes	None	None
000_0000_0000_0100	0000001	10001010	STCU_MB_CTRL_10	0x00000000	yes	None	None
000_0000_0000_0100	0000001	10001011	STCU_MB_CTRL_11	0x00000000	yes	None	None
000_0000_0000_0100	0000001	10001100	STCU_MB_CTRL_12	0x00000000	yes	None	None
000_0000_0000_0100	0000001	10001101	STCU_MB_CTRL_13	0x00000000	yes	None	None
000_0000_0000_0100	0000001	10001110	STCU_MB_CTRL_14	0x00000000	yes	None	None
000_0000_0000_0100	0000001	10001111	STCU_MB_CTRL_15	0x00000000	yes	None	None
000_0000_0000_0100	0000001	10010000	STCU_MB_CTRL_16	0x00000000	yes	None	None
000_0000_0000_0100	0000001	10010001	STCU_MB_CTRL_17	0x00000000	yes	None	None
000_0000_0000_0100	0000001	10010010	STCU_MB_CTRL_18	0x00000000	yes	None	None
000_0000_0000_0100	0000001	10010011	STCU_MB_CTRL_19	0x00000000	yes	None	None

Table 135. DCF client list (continued)

DCF CS [14:0] (Binary)	DCF Address [16:10] (Binary)	DCF Address [9:2] (Binary)	DCF client description[1] In case of peripheral belonging to STANDBY domain, the system must trigger a destructive reset to reload the related DCF record	Reset value of DCF client	IPS Read direct access	DCF Client Special Strategy	DCF Order Dependency in Flash
000_0000_0000_0100	0000001	10010100	STCU_MB_CTRL_20	0x00000000	yes	None	None
000_0000_0000_0100	0000001	10010101	STCU_MB_CTRL_21	0x00000000	yes	None	None
000_0000_0000_0100	0000001	10010110	STCU_MB_CTRL_22	0x00000000	yes	None	None
000_0000_0000_0100	0000001	10010111	STCU_MB_CTRL_23	0x00000000	yes	None	None
000_0000_0000_0100	0000001	10011000	STCU_MB_CTRL_24	0x00000000	yes	None	None
000_0000_0000_0100	0000001	10011001	STCU_MB_CTRL_25	0x00000000	yes	None	None
000_0000_0000_0100	0000001	10011010	STCU_MB_CTRL_26	0x00000000	yes	None	None
000_0000_0000_0100	0000001	10011011	STCU_MB_CTRL_27	0x00000000	yes	None	None
000_0000_0000_0100	0000001	10011100	STCU_MB_CTRL_28	0x00000000	yes	None	None
000_0000_0000_0100	0000001	10011101	STCU_MB_CTRL_29	0x00000000	yes	None	None
000_0000_0000_0100	0000001	10011110	STCU_MB_CTRL_30	0x00000000	yes	None	None
000_0000_0000_0100	0000001	10011111	STCU_MB_CTRL_31	0x00000000	yes	None	None
000_0000_0000_0100	0000001	10100000	STCU_MB_CTRL_32	0x00000000	yes	None	None
000_0000_0000_0100	0000001	10100001	STCU_MB_CTRL_33	0x00000000	yes	None	None
000_0000_0000_0100	0000001	10100010	STCU_MB_CTRL_34	0x00000000	yes	None	None
000_0000_0000_0100	0000001	10100011	STCU_MB_CTRL_35	0x00000000	yes	None	None
000_0000_0000_0100	0000001	10100100	STCU_MB_CTRL_36	0x00000000	yes	None	None
000_0000_0000_0100	0000001	10100101	STCU_MB_CTRL_37	0x00000000	yes	None	None
000_0000_0000_0100	0000001	10100110	STCU_MB_CTRL_38	0x00000000	yes	None	None
000_0000_0000_0100	0000001	10100111	STCU_MB_CTRL_39	0x00000000	yes	None	None
000_0000_0000_0100	0000001	10101000	STCU_MB_CTRL_40	0x00000000	yes	None	None
000_0000_0000_0100	0000001	10101001	STCU_MB_CTRL_41	0x00000000	yes	None	None
000_0000_0000_0100	0000001	10101010	STCU_MB_CTRL_42	0x00000000	yes	None	None
000_0000_0000_0100	0000001	10101011	STCU_MB_CTRL_43	0x00000000	yes	None	None
000_0000_0000_0100	0000001	10101100	STCU_MB_CTRL_44	0x00000000	yes	None	None
000_0000_0000_0100	0000001	10101101	STCU_MB_CTRL_45	0x00000000	yes	None	None
000_0000_0000_0100	0000001	10101110	STCU_MB_CTRL_46	0x00000000	yes	None	None
000_0000_0000_0100	0000001	10101111	STCU_MB_CTRL_47	0x00000000	yes	None	None
000_0000_0000_0100	0000001	10110000	STCU_MB_CTRL_48	0x00000000	yes	None	None

Table 135. DCF client list (continued)

DCF CS [14:0] (Binary)	DCF Address [16:10] (Binary)	DCF Address [9:2] (Binary)	DCF client description[1] In case of peripheral belonging to STANDBY domain, the system must trigger a destructive reset to reload the related DCF record	Reset value of DCF client	IPS Read direct access	DCF Client Special Strategy	DCF Order Dependency in Flash
000_0000_0000_0100	0000001	10110001	STCU_MB_CTRL_49	0x00000000	yes	None	None
000_0000_0000_0100	0000001	10110010	STCU_MB_CTRL_50	0x00000000	yes	None	None
000_0000_0000_0100	0000001	10110011	STCU_MB_CTRL_51	0x00000000	yes	None	None
000_0000_0000_0100	0000001	10110100	STCU_MB_CTRL_52	0x00000000	yes	None	None
000_0000_0000_0100	0000001	10110101	STCU_MB_CTRL_53	0x00000000	yes	None	None
000_0000_0000_0100	0000001	10110110	STCU_MB_CTRL_54	0x00000000	yes	None	None
000_0000_0000_0100	0000001	10110111	STCU_MB_CTRL_55	0x00000000	yes	None	None
000_0000_0000_0100	0000001	10111000	STCU_MB_CTRL_56	0x00000000	yes	None	None
000_0000_0000_0100	0000001	10111001	STCU_MB_CTRL_57	0x00000000	yes	None	None
000_0000_0000_0100	0000001	10111010	STCU_MB_CTRL_58	0x00000000	yes	None	None
000_0000_0000_0100	0000001	10111011	STCU_MB_CTRL_59	0x00000000	yes	None	None
000_0000_0000_0100	0000001	10111100	STCU_MB_CTRL_60	0x00000000	yes	None	None
000_0000_0000_0100	0000001	10111101	STCU_MB_CTRL_61	0x00000000	yes	None	None
000_0000_0000_0100	0000001	10111110	STCU_MB_CTRL_62	0x00000000	yes	None	None
000_0000_0000_0100	0000001	10111111	STCU_MB_CTRL_63	0x00000000	yes	None	None
000_0000_0000_0100	0000001	11000000	STCU_MB_CTRL_64	0x00000000	yes	None	None
000_0000_0000_0100	0000001	11000001	STCU_MB_CTRL_65	0x00000000	yes	None	None
000_0000_0000_0100	0000001	11000010	STCU_MB_CTRL_66	0x00000000	yes	None	None
000_0000_0000_0100	0000001	11000011	STCU_MB_CTRL_67	0x00000000	yes	None	None
000_0000_0000_0100	0000001	11000100	STCU_MB_CTRL_68	0x00000000	yes	None	None
000_0000_0000_0100	0000001	11000101	STCU_MB_CTRL_69	0x00000000	yes	None	None
000_0000_0000_0100	0000001	11000110	STCU_MB_CTRL_70	0x00000000	yes	None	None
000_0000_0000_0100	0000001	11000111	STCU_MB_CTRL_71	0x00000000	yes	None	None
000_0000_0000_0100	0000001	11001000	STCU_MB_CTRL_72	0x00000000	yes	None	None
000_0000_0000_0100	0000001	11001001	STCU_MB_CTRL_73	0x00000000	yes	None	None
000_0000_0000_0100	0000001	11001010	STCU_MB_CTRL_74	0x00000000	yes	None	None
000_0000_0000_0100	0000001	11001011	STCU_MB_CTRL_75	0x00000000	yes	None	None
000_0000_0000_0100	0000001	11001100	STCU_MB_CTRL_76	0x00000000	yes	None	None
000_0000_0000_0100	0000001	11001101	STCU_MB_CTRL_77	0x00000000	yes	None	None

Table 135. DCF client list (continued)

DCF CS [14:0] (Binary)	DCF Address [16:10] (Binary)	DCF Address [9:2] (Binary)	DCF client description[1] In case of peripheral belonging to STANDBY domain, the system must trigger a destructive reset to reload the related DCF record	Reset value of DCF client	IPS Read direct access	DCF Client Special Strategy	DCF Order Dependency in Flash
000_0000_0000_0100	0000001	11001110	STCU_MB_CTRL_78	0x00000000	yes	None	None
000_0000_0000_0100	0000001	11001111	STCU_MB_CTRL_79	0x00000000	yes	None	None
000_0000_0000_0100	0000001	11010000	STCU_MB_CTRL_80	0x00000000	yes	None	None
000_0000_0000_0100	0000001	11010001	STCU_MB_CTRL_81	0x00000000	yes	None	None
000_0000_0000_0100	0000001	11010010	STCU_MB_CTRL_82	0x00000000	yes	None	None
000_0000_0000_0100	0000001	11010011	STCU_MB_CTRL_83	0x00000000	yes	None	None
000_0000_0000_0100	0000001	11010100	STCU_MB_CTRL_84	0x00000000	yes	None	None
000_0000_0000_0100	0000001	11010101	STCU_MB_CTRL_85	0x00000000	yes	None	None
000_0000_0000_0100	0000001	11010110	STCU_MB_CTRL_86	0x00000000	yes	None	None
000_0000_0000_0100	0000001	11010111	STCU_MB_CTRL_87	0x00000000	yes	None	None
000_0000_0000_0100	0000001	11011000	STCU_MB_CTRL_88	0x00000000	yes	None	None
000_0000_0000_0100	0000001	11011001	STCU_MB_CTRL_89	0x00000000	yes	None	None
000_0000_0000_0100	0000001	11011010	STCU_MB_CTRL_90	0x00000000	yes	None	None
000_0000_0000_0100	0000001	11011011	STCU_MB_CTRL_91	0x00000000	yes	None	None
000_0000_0000_0100	0000001	11011100	STCU_MB_CTRL_92	0x00000000	yes	None	None
000_0000_0000_0100	0000001	11011101	STCU_MB_CTRL_93	0x00000000	yes	None	None
000_0000_0000_0100	0000001	11011110	STCU_MB_CTRL_94	0x00000000	yes	None	None
000_0000_0000_0100	0000001	11011111	STCU_MB_CTRL_95	0x00000000	yes	None	None
000_0000_0000_0100	0000001	11100000	STCU_MB_CTRL_96	0x00000000	yes	None	None
000_0000_0000_0100	0000001	11100001	STCU_MB_CTRL_97	0x00000000	yes	None	None
000_0000_0000_0100	0000001	11100010	STCU_MB_CTRL_98	0x00000000	yes	None	None
000_0000_0000_0100	0000001	11100011	STCU_MB_CTRL_99	0x00000000	yes	None	None
000_0000_0000_0100	0000001	11100100	STCU_MB_CTRL_100	0x00000000	yes	None	None
000_0000_0000_0100	0000001	11100101	STCU_MB_CTRL_101	0x00000000	yes	None	None
000_0000_0000_0100	0000001	11100110	STCU_MB_CTRL_102	0x00000000	yes	None	None
000_0000_0000_0100	0000001	11100111	STCU_MB_CTRL_103	0x00000000	yes	None	None
000_0000_0000_0100	0000001	11101000	STCU_MB_CTRL_104	0x00000000	yes	None	None

Table 135. DCF client list (continued)

DCF CS [14:0] (Binary)	DCF Address [16:10] (Binary)	DCF Address [9:2] (Binary)	DCF client description[1] In case of peripheral belonging to STANDBY domain, the system must trigger a destructive reset to reload the related DCF record	Reset value of DCF client	IPS Read direct access	DCF Client Special Strategy	DCF Order Dependency in Flash
PASS							
000_0000_0000_1000	0000000	00101000-00101011	Reserved				
000_0000_0000_1000	0000000	00101100	Censorship	0x0	yes	None	None
000_0000_0000_1000	0000000	00101101	Password Slot Access	0x0	yes	wr_once	None
000_0000_0000_1000	0000000	00101110-00101111	Reserved				
000_0000_0000_1000	0000000	00110000	Production Disable	0x0	yes	wr_once	None
000_0000_0000_1000	0000000	00110001-00110111	Reserved				
000_0000_0000_1000	0000000	00111000	Fuse Bypass Enable	0x1	yes	wr_once	None
000_0000_0000_1000	0000000	00111001-00111111	Reserved				
000_0000_0000_1000	0000000	01000000	LOCK0_PG0	0xFFFFFFFF	no	None	None
000_0000_0000_1000	0000000	01000001	LOCK1_PG0	0xFFFFFFFF	no	None	None
000_0000_0000_1000	0000000	01000010	LOCK2_PG0	0xFFFFFFFF		None	None
000_0000_0000_1000	0000000	01000011	LOCK3_PG0	0xFFFFFFFF	no	None	None
000_0000_0000_1000	0000000	01000100	LOCK0_PG1	0xFFFFFFFF	no	None	None
000_0000_0000_1000	0000000	01000101	LOCK1_PG1	0xFFFFFFFF	no	None	None
000_0000_0000_1000	0000000	01000110	LOCK2_PG1	0xFFFFFFFF	no	None	None
000_0000_0000_1000	0000000	01000111	LOCK3_PG1	0xFFFFFFFF	no	None	None
000_0000_0000_1000	0000000	01001000	LOCK0_PG2	0xFFFFFFFF	no	None	None
000_0000_0000_1000	0000000	01001001	LOCK1_PG2	0xFFFFFFFF	no	None	None
000_0000_0000_1000	0000000	01001010	LOCK2_PG2	0xFFFFFFFF	no	None	None
000_0000_0000_1000	0000000	01001011	LOCK3_PG2	0xFFFFFFFF	no	None	None
000_0000_0000_1000	0000000	01001100	LOCK0_PG3	0xFFFFFFFF	no	None	None
000_0000_0000_1000	0000000	01001101	LOCK1_PG3	0xFFFFFFFF	no	None	None
000_0000_0000_1000	0000000	01001110	LOCK2_PG3	0xFFFFFFFF	no	None	None
000_0000_0000_1000	0000000	01001111	LOCK3_PG3	0xFFFFFFFF	no	None	None
000_0000_0000_1000	0000000	01001100-11111111	Reserved				

Table 135. DCF client list (continued)

DCF CS [14:0] (Binary)	DCF Address [16:10] (Binary)	DCF Address [9:2] (Binary)	DCF client description[1] In case of peripheral belonging to STANDBY domain, the system must trigger a destructive reset to reload the related DCF record	Reset value of DCF client	IPS Read direct access	DCF Client Special Strategy	DCF Order Dependency in Flash
Tamper Detect							
000_0000_0001_0000	0000000	00000000	Diary Base Address	0xFFFFFFFF	no	wr_once + wr0_only	None
000_0000_0001_0000	0000000	00000001	Tamper Region Override	0x00	no	wr_once + wr1_only	None
000_0000_0001_0000	0000000	00000010	Software Tamper Region Override Disable	0x00	no	wr1_only	None
000_0000_0001_0000	0000000	00000011-00000111	Reserved				
000_0000_0001_0000	0000000	00001000	OTP_EN0	0x00000000	no	wr1_only	None
000_0000_0001_0000	0000000	00001001	OTP_EN1	0x00000000	no	wr1_only	None
000_0000_0001_0000	0000000	00001010	OTP_EN2	0x00000000	no	wr1_only	None
000_0000_0001_0000	0000000	00001011	OTP_EN3	0x00000000	no	wr1_only	None
000_0000_0001_0000	0000000	00001100-00010011	Reserved				
000_0000_0001_0000	0000000	00010100	TDR0_LOCK0	0x00000000	no	wr_once + wr1_only	None
000_0000_0001_0000	0000000	00010101	TDR0_LOCK1	0x00000000	no	wr_once + wr1_only	None
000_0000_0001_0000	0000000	00010110	TDR0_LOCK2	0x00000000	no	wr_once + wr1_only	None
000_0000_0001_0000	0000000	00010111	TDR0_LOCK3	0x00000000	no	wr_once + wr1_only	None
000_0000_0001_0000	0000000	00011000	TDR1_LOCK0	0x00000000	no	wr_once + wr1_only	None
000_0000_0001_0000	0000000	00011001	TDR1_LOCK1	0x00000000	no	wr_once + wr1_only	None

Table 135. DCF client list (continued)

DCF CS [14:0] (Binary)	DCF Address [16:10] (Binary)	DCF Address [9:2] (Binary)	DCF client description[1] In case of peripheral belonging to STANDBY domain, the system must trigger a destructive reset to reload the related DCF record	Reset value of DCF client	IPS Read direct access	DCF Client Special Strategy	DCF Order Dependency in Flash
000_0000_0001_0000	0000000	00011010	TDR1_LOCK2	0x00000000	no	wr_once + wr1_only	None
000_0000_0001_0000	0000000	00011011	TDR1_LOCK3	0x00000000	no	wr_once + wr1_only	None
000_0000_0001_0000	0000000	00011100	TDR2_LOCK0	0x00000000	no	wr_once + wr1_only	None
000_0000_0001_0000	0000000	00011101	TDR2_LOCK1	0x00000000	no	wr_once + wr1_only	None
000_0000_0001_0000	0000000	00011110	TDR2_LOCK2	0x00000000	no	wr_once + wr1_only	None
000_0000_0001_0000	0000000	00011111	TDR2_LOCK3	0x00000000	no	wr_once + wr1_only	None
000_0000_0001_0000	0000000	00100000	TDR3_LOCK0	0x00000000	no	wr_once + wr1_only	None
000_0000_0001_0000	0000000	00100001	TDR3_LOCK1	0x00000000	no	wr_once + wr1_only	None
000_0000_0001_0000	0000000	00100010	TDR3_LOCK2	0x00000000	no	wr_once + wr1_only	None
000_0000_0001_0000	0000000	00100011	TDR3_LOCK3	0x00000000	no	wr_once + wr1_only	None
000_0000_0001_0000	0000000	00100100	TDR4_LOCK0	0x00000000	no	wr_once + wr1_only	None
000_0000_0001_0000	0000000	00100101	TDR4_LOCK1	0x00000000	no	wr_once + wr1_only	None

Table 135. DCF client list (continued)

DCF CS [14:0] (Binary)	DCF Address [16:10]	DCF Address [9:2]	DCF client description[1] In case of peripheral belonging to STANDBY domain, the system must trigger a destructive reset to reload the related DCF record	Reset value of DCF client	IPS Read direct access	DCF Client Special Strategy	DCF Order Dependency in Flash
000_0000_0001_0000	0000000	00100110	TDR4_LOCK2	0x00000000	no	wr_once + wr1_only	None
000_0000_0001_0000	0000000	00100111	TDR4_LOCK3	0x00000000	no	wr_once + wr1_only	None
000_0000_0001_0000	0000000	00101000	TDR5_LOCK0	0x00000000	no	wr_once + wr1_only	None
000_0000_0001_0000	0000000	00101001	TDR5_LOCK1	0x00000000	no	wr_once + wr1_only	None
000_0000_0001_0000	0000000	00101010	TDR5_LOCK2	0x00000000	no	wr_once + wr1_only	None
000_0000_0001_0000	0000000	00101011	TDR5_LOCK3	0x00000000	no	wr_once + wr1_only	None
000_0000_0001_0000	0000000	00101100-11111111	Reserved				
MISCELLANEOUS							
000_0000_1000_0000	0000000	00000000	UTEST Miscellaneous (See *Figure 54* and *Table 137* for bit position details.)	0x00049E01	no	Triple Voted	None
000_0000_1000_0000	0000000	00000001	UTEST Miscellaneous_2 (See *Figure 55* and *Table 138* for bit position details.) The DCF for OTA is one time programmable.	0x00000000	no	Triple Voted + wr_once	None
000_0000_1000_0000	0000000	00000010-00000110	Reserved				
000_0000_1000_0000	0000000	00000111	JTAG Pin Configuration	0x00000001	no	None	None
000_0000_1000_0000	0000000	00001000-01001000	Reserved				

Table 135. DCF client list (continued)

DCF CS [14:0] (Binary)	DCF Address [16:10]	DCF Address [9:2]	DCF client description[1] In case of peripheral belonging to STANDBY domain, the system must trigger a destructive reset to reload the related DCF record	Reset value of DCF client	IPS Read direct access	DCF Client Special Strategy	DCF Order Dependency in Flash
000_0000_1000_0000	0000000	01001000	ESR0_CONFIG (See ESR0_CFG register section in PMC Digital Interface chapter)	0x00000000	yes	Triple Voted + chk_wr2	None
000_0000_1000_0000	0000000	01001001	PMC REE_BUS	0x00000000	no	Triple Voted	None
000_0000_1000_0000	0000000	01001010	PNREG_ENB (See PNREG_S register section in PMC Digital Interface chapter)	0x00000000	yes	Triple Voted	None
000_0000_1000_0000	0000000	01001011-11111111	Reserved				
000_0000_1000_0000	0000001-1111111	00000000-11111111	Reserved				
SOFT DCF CLIENTS (BAF)							
100_0000_0000_0000	0000000	00000000	Security Watchdog Control Register	NA			Refer to *Chapter 60: Boot Assist Flash (BAF)*
100_0000_0000_0000	0000000	00000001	Security Watchdog Timeout	NA			Refer to *Chapter 60: Boot Assist Flash (BAF)*
100_0000_0000_0000	0000000	00000010	Security Watchdog Service Address	NA			Refer to *Chapter 60: Boot Assist Flash (BAF)*

Table 135. DCF client list (continued)

DCF CS [14:0] (Binary)	DCF Address [16:10] (Binary)	DCF Address [9:2] (Binary)	DCF client description[1] In case of peripheral belonging to STANDBY domain, the system must trigger a destructive reset to reload the related DCF record	Reset value of DCF client	IPS Read direct access	DCF Client Special Strategy	DCF Order Dependency in Flash
100_0000_0000_0000	0000000	00000011	Security Watchdog CPU select	NA			Refer to *Chapter 60: Boot Assist Flash (BAF)*
100_0000_0000_0000	0000000	00000100 -11111111	Reserved				
100_0000_0000_0000	0000001	00000000 -11111111	Reserved				
100_0000_0000_0000	0000010	00000000	Address	NA			None
100_0000_0000_0000	0000010	00000001	32-bit Data	NA			None
100_0000_0000_0000	0000010	00000010	16-bit Data	NA			None
100_0000_0000_0000	0000010	00000011	8-bit Data	NA			None
100_0000_0000_0000	0000010	00000100 -00001111	Reserved				
100_0000_0000_0000	0000010	00010000	Callback address	NA			None
100_0000_0000_0000	0000010	00010010 - 00010100	Reserved				
100_0000_0000_0000	0000010	00010110- 11111111	Reserved				
100_0000_0000_0000	0000011 -1111111	00000000 -11111111	Reserved				

1. DCF programming should start from address 0x00400208.
2. If this register is programmed for unrecoverable fault generation and LBIST/MBIST failure occurs, in offline self test, it will cause the device to get stuck in reset mode

9.4.2 BAF configuration DCF register

Offset: 00000000 Access: DCF Client





Figure 53. BAF configuration DCF Client

Table 136. BAF configuration DCF Client field descriptions

Field	Description
0:29 BAF_ADDRESS	BAF start address
31 BAF_BYPASS	BAF bypass 0 BAF is executed 1 BAF is bypassed

9.4.3 Miscellaneous DCF registers

Offset: 00000000 Access: DCF Client



Reset Value is chip-specific; refer to *Table 135: DCF client list*.

Reset Value is chip-specific; refer to *Table 135: DCF client list*.

Figure 54. UTEST Miscellaneous DCF Client

Table 137. UTEST Miscellaneous DCF Client field descriptions

Field	Description
8 CHKR_2s_EN	Allows to enable/disable the checker core 2. 0 Checker disabled 1 (reset value) Checker enabled
9 CHKR_INTC_EN	Allows to disable the checker INTC. 0 Checker disabled 1 Checker enabled **Note:** If any CHKR_x_EN is set, then CHKR_INTC_EN must be set to 1. If all CHKR_x_EN are disabled, then CHKR_INTC_EN must be set to 0.
13:15 XOSC_IBIAS_SEL[2:0]	Allows to change oscillation margin (default “100”) - User to keep default value of “100”
17 XOSC_ALC_DIS	Active high to disable Automatic Level Controller

Table 137. UTEST Miscellaneous DCF Client field descriptions (continued)

Field	Description
19:21 XOSC_FREQ_SEL[2:0]	This will select the different frequency settings of XOSC. 000 4 MHz – 8 MHz 001 5 MHz – 10 MHz 010 10 MHz – 15 MHz 011 15 MHz – 20 MHz 100 20 MHz – 25 MHz 101 25 MHz – 30 MHz 110 30 MHz – 35 MHz 111 35 MHz – 40 MHz
22 XOSC_AUTOSWITCHB	Allows to enable or disable the autoswitch 0 Reserved 1 Autoswitch mode disabled
24 XOSC_EN	Enable XOSC 0 XOSC disabled 1 XOSC enabled
25 XOSC_EXT_CLOAD	XOSC EXT CLOAD 0 Selects XOSC internal cap (recommended for 20 MHz – 40 MHz operation) 1 Selects XOSC external cap (recommended for 4 MHz – 20 MHz operation) **Note:** It is always recommended to verify the required size of the capacitances with the crystal supplier.
26:30 XOSC_LOAD_CAP_SEL[0:4]	XOSC LOAD CAP SEL [0:4] Five trim bits program the load capacitance. The formula to calculate the capacitance offered is $C_{tot} = C_{fix}+n.C_u$ where: Fixed Capacitance C_{fix} = 11.0pF (variation ±15%) Unit capacitance C_u = 0.49pF (variation ±15%) n = load_cap_sel[4] * 2^4 + load_cap_sel[3] * 2^3 + load_cap_sel[2] * 2^2 + load_cap_sel[1] * 2^1 + load_cap_sel[0] * 2^0

Offset: 00000001 Access: DCF Client




Figure 55. UTEST2 Miscellaneous DCF Client

Table 138. UTEST2 Miscellaneous DCF Client field descriptions

Field	Description
26:27[1] OTA_SIGNATURE	Determines the Flash block where is written the signature indicating the active context. 00 32 KB block 0 (Base address 00FD0000) 01 32 KB block 1 (Base address 0x00FD8000) 10 64 KB block 0 (Base address 0x00FE0000) 11 64 KB block 1 (Base address 0x00FF0000)
28[1] OTA_ENABLE	Determines whether the OTA feature is available.
29 CFLA_ON_BYPASS_MC_ME	1 Flash memory cannot be switched-off by MC_ME.CFLAON bits in RUNx modes 0 Flash memory can be switched-off by MC_ME.CFLAON bits in RUNx modes
30 CFLA_ON_AFTER_STANDBY	1 Flash memory will be turn-on after the STDBY exit 0 Flash memory can be switched (on/off) by MC_ME.CFLAON bits
31 BAF_EXEC_DURING_FA	1 BAF does not stop into an endless loop when LifeCycle = FA 0 BAF stops into an endless loop when LifeCycle = FA

1. The UTEST2 Miscellaneous DCF register is a one time programmable register. When a configuration of OTA is selected, for example when OTA signature = 32 KB block 1, then it is no more possible to change this configuration.

Offset: 00000111 Access: DCF Client




Figure 56. JTAG Pin Configuration

Table 139. JTAG Pin Configuration field descriptions

Field	Description
29 JTAG_PIN_CFG_HYSE	JTAG pins hysteresis 0 JTAG pins hysteresis not enabled. 1 JTAG pins hysteresis enabled. Default: JTAG pins hysteresis not enabled.
30:31 JTAG_PIN_CFG_ILS	JTAG pins mode 00 JTAG pins configured for AUTO mode. 01 JTAG pins configured for TTL mode. 10 JTAG pins configured for TTL mode. 11 JTAG pins configured for CMOS mode. Default: JTAG pins configured for TTL mode.

Offset: 01001001 Access: DCF Client




Figure 57. PMC_REE_BUS

Table 140. PMC_REE_BUS field descriptions

Field	Description
14 LVD14_EMMC	This bit defines whether an LVD assertion on the first supply of the SDMMC generates a system reset. 0 Disabled. LVD assertion on the first supply of the SDMMC does not cause system reset. 1 Enabled. LVD assertion on the first supply of the SDMMC causes system reset.
15 LVD14_AS	This bit defines whether an LVD assertion on the first supply of the ADC generates a system reset. 0 Disabled. LVD assertion on the first supply of the ADC does not cause system reset. 1 Enabled. LVD assertion on the first supply of the ADC causes system reset.
16 LVD14_ETH0	This bit defines whether an LVD assertion on the first supply of the Ethernet0 generates a system reset. 0 Disabled. LVD assertion on the first supply of the Ethernet0 does not cause system reset. 1 Enabled. LVD assertion on the first supply of the Ethernet0 causes system reset.
17 LVD14_ETH1	This bit defines whether an LVD assertion on the first supply of the Ethernet1 generates a system reset. 0 Disabled. LVD assertion on the first supply of the Ethernet1 does not cause system reset. 1 Enabled. LVD assertion on the first supply of the Ethernet1 causes system reset.
18 LVD14_IM	This bit defines whether an LVD assertion on the first supply of the IO mains generates a system reset. 0 Disabled. LVD assertion on the first supply of the IO mains does not cause system reset. 1 Enabled. LVD assertion on the first supply of the IO mains causes system reset.

Table 140. PMC_REE_BUS field descriptions (continued)

Field	Description
19 HVD13_ETH0	This bit defines whether an HVD assertion on the first supply of the Ethernet0 generates a system reset. 0 Disabled. HVD assertion on the first supply of the Ethernet0 does not cause system reset. 1 Enabled. HVD assertion on the first supply of the Ethernet0 causes system reset.
20 HVD13_ETH1	This bit defines whether an HVD assertion on the first supply of the Ethernet1 generates a system reset. 0 Disabled. HVD assertion on the first supply of the Ethernet1 does not cause system reset. 1 Enabled. HVD assertion on the first supply of the Ethernet1 causes system reset.
21 HVD13_C	This bit defines whether an HVD assertion on the first supply of the core generates a system reset. 0 Disabled. HVD assertion on the first supply of the core does not cause system reset. 1 Enabled. HVD assertion on the first supply of the core causes system reset.
22 LVD11_EMMC	This bit defines whether an LVD assertion on the first supply of the SDMMC generates a system reset. 0 Disabled. LVD assertion on the first supply of the SDMMC does not cause system reset. 1 Enabled. LVD assertion on the first supply of the SDMMC causes system reset.
23 LVD11_AS	This bit defines whether an LVD assertion on the first supply of the SARADC generates a system reset. 0 Disabled. LVD assertion on the first supply of the SARADC does not cause system reset. 1 Enabled. LVD assertion on the first supply of the SARADC causes system reset.
24 LVD11_ETH0	This bit defines whether an LVD assertion on the first supply of the Ethernet0 generates a system reset. 0 Disabled. LVD assertion on the first supply of the Ethernet0 does not cause system reset. 1 Enabled. LVD assertion on the first supply of the Ethernet0 causes system reset.
25 LVD11_ETH1	This bit defines whether an LVD assertion on the first supply of the Ethernet1 generates a system reset. 0 Disabled. LVD assertion on the first supply of the Ethernet1 does not cause system reset. 1 Enabled. LVD assertion on the first supply of the Ethernet1 causes system reset.
26 LVD11_FL	This bit defines whether an LVD assertion on the first supply of the Flash generates a system reset. 0 Disabled. LVD assertion on the first supply of the Flash does not cause system reset. 1 Enabled. LVD assertion on the first supply of the Flash causes system reset.
27 LVD11_C	This bit defines whether an LVD assertion on the first supply of the core generates a system reset. 0 Disabled. LVD assertion on the first supply of the core does not cause system reset. 1 Enabled. LVD assertion on the first supply of the core causes system reset.

Table 140. PMC_REE_BUS field descriptions (continued)

Field	Description
28 HVD6_C	This bit defines whether an HVD assertion on the first supply of the core generates a system reset. 0 Disabled. HVD assertion on the first supply of the core does not cause system reset. 1 Enabled. HVD assertion on the first supply of the core causes system reset.
29 LVD3_SB	This bit defines whether an LVD assertion on the first supply of the IO ring generates a system reset. 0 Disabled. LVD assertion on the first supply of the IO ring does not cause system reset. 1 Enabled. LVD assertion on the first supply of the IO ring causes system reset.
30 LVD3_FL	This bit defines whether an LVD assertion on the first supply of the Flash generates a system reset. 0 Disabled. LVD assertion on the first supply of the Flash does not cause system reset. 1 Enabled. LVD assertion on the first supply of the Flash causes system reset.
31 LVD3_C	This bit defines whether an LVD assertion on the first supply of the core generates a system reset. 0 Disabled. LVD assertion on the first supply of the core does not cause system reset. 1 Enabled. LVD assertion on the first supply of the core causes system reset.

Offset: 01001010 Access: DCF Client




Figure 58. PNREG_ENB

Table 141. PNREG_ENB field descriptions

Field	Description
31 NREG_ENB	This bit is used to enable/disable of NREG. 0 NREG is enabled (depending on FORCEON_PMOS_NMOS value). 1 NREG regulator is off.
30 PREG_ENB	This bit is used to enable/disable of PREG. 0 PREG is enabled (depending on FORCEON_PMOS_NMOS value). 1 PREG is off.
29 FORCEON_PNMOS	This bit is used for enabling of PMOS and NMOS regulator. 0 Both PMOS and NMOS regulator are off. There is no effect of PREG_ENB and NREG_ENB. 1 Both can be switched on depending on enabling of PMOS and NMOS enables.

Offset: 000000000000000 Access: DCF Client

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	Reserved															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	Reserved														eFE	FTMPL
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0

Figure 59. Flash test mode protection

Table 142. Flash test mode protection field descriptions

Field	Description
30 eFE	0 Efuse system is disabled. 1 Efuse system is enabled. Default: Efuse system is enabled.
31 FTMPL	0 FTMP is not locked. 1 FTMP is locked. Default: FTMP is not locked.

10 Power management

10.1 Overview

SPC58xHx microcontrollers include a robust power management infrastructure that enables applications to select among various operational and low-power modes and to monitor internal voltages for high- and low-voltage conditions. The monitoring capability is also used to ensure supply voltages and internal voltages are within the required ranges before the microcontroller can leave reset. This chapter gives an overview of the built-in power management features.

The power management infrastructure comprises the following modules:

- Power Control Unit (MC_PCU)
- Clock Generation Module (MC_CGM)
- Mode Entry Module (MC_ME)
- Power Management Controller (PMC)
- Power Management Controller Digital Interface (PMC_DIG)
- Smart Standby Wake-up Unit (SSWU)

This chapter describes these modules in brief. For complete details, refer to the respective module chapters.

The MC_PCU provides a status register and a submodule, the PMC_dig (Power Management Control Digital Interface), provides an interface to configure and control internal voltages.

The MC_CGM generates reference clocks for all the chip blocks. It works in conjunction with internal clock gating logic to implement low power modes.

The MC_ME module controls chip operational modes and mode transition sequences. It also contains configuration, control and status registers accessible for the application.

The PMC module contains all the internal voltage regulator and monitors of the device : refer to *Section 10.1.3: Power management controller overview*.

The PMC_DIG module is the digital interface of the PMC, and contains all the registers to control the PMC during reset and power mode changes.

The SSWU Unit provides services to schedule sequence of tasks executed without CPU intervention. This is aimed to reduce further power consumption during standby.

The SPC58xHx has two types of modes, SYSTEM modes and USER modes.

SYSTEM modes:

- SYSTEM modes are entered automatically on system events or on application request.
- The SYSTEM modes are: RESET, SAFE, TEST and DRUN.

USER modes:


- USER modes control performance and consumption during normal application operation. The modes are organized according to the performance provided
- The USER modes are RUN0-3, HALT, STOP and STANDBY.
- Each mode is entered by writing a dedicated register protected by a key, to avoid unwanted transition

Please refer to the Magic Carpet Mode Entry Module chapter for modes details.

10.1.1 Power management framework

The power management framework supports a variety of configuration options. Refer to *Figure 60* for more details. SPC58xHx implements a unique core voltage power domain. There are no separate functional power domains.

Figure 60. Device power management framework



1. Enabled during stand-by depending on a DCF bit

10.1.2 Power management supply description

Table 143 provides an overview of the PMC supply signals.

Table 143. Device power management controller external signals

Name	Type	Description
VDD_HV_ADR_S	Reference	Voltage reference of ADC SAR module
VDD_HV_ADV	Supply	High voltage supply for the ADC modules
VDD_HV_FLA	Supply	Supply pin for Flash
VDD_HV_IO_MAIN	Supply	High voltage power supply for I/O
VDD_HV_IO_ETH0	Supply	FlexRay/Ethernet0 I/O supply
VDD_HV_IO_ETH1	Supply	Ethernet1 I/O voltage supply
VDD_HV_IO_EMMC	Supply	OctalSPI/SDMMC IO Supply
VDD_LV	Supply	External low voltage power supply for the core area
VDD_LV	Supply	Low voltage power supply for the core area generated by internal regulator
VSS	Ground	Ground supply for the device / I/O. This is covering both VSS_LV and VSS_HV in case of exposed pad device.
VSS_HV_ADR_S	Reference	Ground reference of ADC SAR module
VSS_HV_ADV	Supply	Ground supply for the ADC modules

Caution: There are constraints on some input voltages relative to other input voltages. Refer to the device data sheet for detailed information.

10.1.3 Power management controller overview

The power management controller unit (PMC) contains all the device internal voltage regulators and all the voltage monitors. The supported regulators are:

- External regulator
  - External VDD_LV supply is provided from outside and no internal regulator is required.
- Internal regulator
  - An internal high power regulator (HPREG) using an external NPN bipolar as the ballast device (Refer to the SPC58xHx datasheet for the bipolar part number).
- Low-power regulator
  - When the device is in STANDBY, the supply is provided by the internal LPREG and the HPREG is off, with a reduced maximum driving capability.
  - STANDBY mode is not supported in conjunction with External regulator mode.
- Auxiliary and clamp regulators
  - For fast current transients, auxiliary and clamp regulators can be enabled through DCF records (refer to the dedicated chapter) to improve the load regulation by compensating voltage overshoots and under-shoots.

Please refer to the data sheet for the electrical characteristics of the regulators and the monitors and the list of external components required. The list and functionality of the monitors are described further in this chapter.

Figure 61 describes the top level block diagram of power management unit.

Figure 61. Power management controller block diagram overview





Figure 62. Voltage Monitor Coverage(1)(2)



1. Refer to *Table 144* for VDs descriptions
2. Voltage levels for all VDs are given in the data sheet

VDD_HV_IO is redundant, ensuring that single pin failure does not prevent device from functioning correctly. Full specification may not be guaranteed.

VDD_LV is redundant, ensuring that single pin failure does not prevent the device from functioning correctly.

10.1.3.1 1.2 V safety/spike regulator specification

SPC58xHx implements a 1.2 V safety/spike regulator. This regulator can be used to handle fast application current variation that cannot be fully handled by external regulator.

10.2 Low power mode support

The SPC58xHx microcontroller supports low power modes.

Dedicated logic prevents uncontrolled activation of low-power mode. This is implemented using protected sequence from ME.

Inadvertent entry into low power mode is prevented by triple voting of the control flops, both SW readable and otherwise.

10.2.1 Low power mode (HALT/STOP/STANDBY)

Low power mode may be used to control the ECU during the IDLE phase, as in a partial networking system or when the key has been turned off and periodic tasks, like contact monitoring, must be maintained.

Note: STANDBY mode behaves very differently from HALT/STOP modes. For more details, refer to Section 63.4.4.1: STANDBY Mode transition and Section 64.4.2.8: STANDBY0 Mode.

The device implements the equivalent of an idle or power-down mode through STANDBY, STOP and HALT mode configuration.

The entry into a low power mode is requested by the application code while the exit is triggered by a hardware event (internal, for instance RTC/API, or external, for instance Wake-up signal) or by the SSWU which detected a wake-up condition.

A combination of mode control and clock control (clock source selection but also peripheral clock gating) allows the user to configure the low power modes according to his application needs.

In STOP/HALT mode, peripheral modules can be enabled/disabled using the control described in the ME section. For example, it is possible to keep two CAN modules, eMIOS module and a few requested pins active. For alternate configurations, other modules can be enabled/disabled using the control described in the ME section. External interrupt request channels and external wake-up channels can be made active to wake-up the device in alternative to peripherals interrupts.

All pins associated to the active modules are functional.

Control of the pins is defined by user during run time. A wake-up line is associated to each selectable module.

One of the available modules can be configured to perform the wake-up task. For example, with all but one CAN modules on the chip set completely to power down mode and only one is configured for wake-up message receive (any of the modules can be configured to perform this task).

All CAN modules can be independently configured to receive messages and respond to wake-up messages.

Basically the low power modes allow to control the clock and the state of all peripherals (analog and digital) but also select the mode of the flash module as well as select and enable/disable clock sources like PLL or oscillator.

10.2.1.1 After-run implementation

After-run mode is implemented mainly making use of clock gating, module disabling, reduced frequency, mode switching.

Assuming that the selected CAN is kept enabled (clocked and active) then it can maintain its synchronization with the CAN network. Assuming also that the supplied CAN module can buffer the received (first) message, the CAN is then able to interrupt the IOP. The IOP would execute from TCM (such as, Flash is disabled) and use the internal RC oscillator (IRCOSC) or the external oscillator (XOSC). To support this would keep the PMC, LVD, temperature sensor, internal FIRC, XOSC and pads active. The PLL, Flash, and ADC would be disabled, with rest of part static and clock gated off.

10.2.1.2 Checker core disabling

The checker core is always in lock step with the main core: hence if the main core is clocked, the checker core is clocked (unless user intentionally disables checker clock, such as afterrun mode). Also if the main core is gated off, then the checker core is also gated off.

It is possible to disable the safety checker core to reduce current consumption.

The checker core can be placed in idle mode throughout the afterrun mode. By default the checker core mimics the main core, but it can be clock gated off during afterrun mode whilst continuing to clock the main core.

The checker core is implemented in such a way that its entire clock tree can be gated off while the core logic remains supplied.

The checker core (part of the Checker Logic) and the corresponding ‘checked main’ core share the same cache SRAM arrays and local SRAM arrays. Once the checker logic is disabled (such as, its clock is gated) the SRAM array of the cache and the local memory of the main core are still usable by the main core.

10.3 Flash power requirements

During start-up operation, the flash module operates from an untrimmed regulator, which has a slightly larger variation than the ideal case. During this start-up phase, the flash can still be read, but it must be read at a slower rate. While operating in this slower read mode, the flash can operate at a much reduced voltage.

Following, the completion of the start-up phase the regulator is in its trimmed condition, and subsequently the flash module reference current has also been trimmed. Therefore when entering normal operation the flash can be read in the normal access manner and support the full flash specification.

10.4 Device trimming

During the initialization phase the device defaults to a pre-determined state for each of the LVDs, HVDs and the internal regulators. As the flash becomes available the differential read process allows the trimmed data to be available for trimming the internal LVDs, HVDs and regulators.

Please refer to *Section 10.6* for further details.

10.5 Supply monitoring (POR and LVDs)

The function of the POR and LVD circuits is to hold the device in reset regardless of how slow the supply voltage rise is, until the point at which the POR and LVDs are released.

The POR and LVD circuits function correctly even if the input voltage is non monotonic.

10.5.1 Power-on reset (POR)

The PMC implements two internal power-on reset circuits:

- POR031_C monitors the voltage on the 1.2 V input supply. It is monitoring the VDD_LV_CORE pin. The POR031_C asserts a reset when the input supply is below defined values.
- POR200_C monitors the voltage on the 5.0 V - 3.3 V input supply. It is monitoring the VDD_HV_IO_MAIN pin. The POR trip point is high enough to make sure all the LVD circuits are functional.


Refer to *Chapter 8: Reset and Boot* for PORST/ESR0 pin functionality.

10.5.2 Behavior of device LVD / HVD

Although there is an option to disable the LVD and HVD following reset (refer to *Section 10.5.3*), they are capable of being used in a 'monitor' only mode and also capable of generating a safe / interrupt event. *Figure 63* illustrates the behavior of these internal LVD / HVD circuits during the power on phase, through device initialization and subsequently in 'normal' run / operating mode.

The LVDs/HVDs can also be configured after device initialization preventing reset to happen when supply crosses the LVD threshold, effectively providing a higher voltage operating range. It is the responsibility of the application to ensure that the device remains in the functional range.

Figure 63. Internal LVD and HVD in configuration example during power-up



10.5.3 Voltage detections (MVDs, LVDs, HVDs, UVDs)

The internal LVD circuits, monitor when the voltage on the corresponding supply is below the defined values and either assert a reset or an interrupt. The LVDs also support hysteresis in the falling and rising trip points.

10.5.3.1 LVD and HVD implementation

- All LVDs and HVDs are capable of generating either an RGM and/or FCCU event and/or interrupt event.
- All LVDs and HVD configured for reset generation can cause functional or destructive reset. MC_RGM PHASE0 is not exited until all destructive reset conditions are cleared.
- The appropriate bits in the PMC registers are set by LVD and HVD events. Please refer to Power management controller digital interface chapter (PMC_Dig).
- The LVDs and HVDs control is protected by the register protection scheme. Therefore it is configurable as long as the scheme is followed. Refer to *Chapter 82: Register Protection (REG_PROT)*.
- SPC58xHx implements REE (Reset event enable) DCF records to allow to associate “configurable” LVDs/HVDs to a RESET event. This is a write mechanism managed by SSCM during device initialization. When RESET event is selected through REE DCF record, it cannot be disabled by software programming of PMC REE register. When RESET event is not selected through REE DCF record, LVDs/HVDs trigger event reaction depends on the programming of the PMC REE/RES/IE/FEE registers. Refer to *Chapter 9: Device Configuration Format (DCF) Records*.
- When the LVD or the HVD is enabled for destructive reset generation and a subsequent trigger event is detected, the external PORST pin is driven low.

Note: The full list of voltage monitors is provided in Table 144. The functionality and configurability are reported in Figure 64.

Note: MVDs/UVDs are not configurable.

Table 144. Voltage monitors description

Monitor name	Voltage reference number	Description	Monitor sensing
POWER MANAGEMENT UNIT VOLTAGE MONITORS: LOW VOLTAGE SUPPLY			
POR031_C	—	Low voltage supply power-on reset voltage monitor	
MVD082T_C	VD1	LV supply core minimum voltage detector	VDD_LV_CORE
MVD094_C	VD2	LV supply core minimum voltage detector	VDD_LV_CORE
MVD094_FA	VD2	LV supply flash minimum voltage detector	VDD_LV_FLA
MVD094_FB	VD2	LV supply flash minimum voltage monitor	VDD_LV_FLA
LVD100_C	VD3	LV supply core low voltage detector	VDD_LV_CORE
LVD100_FL	VD3	LV supply flash low voltage detector	VDD_LV_FLA
LVD100_SB	VD3	LV supply STANDBY low voltage detector	VDD_LV_STBY
HVD134_C	VD6	LV supply core high voltage detector	VDD_LV_CORE

Table 144. Voltage monitors description (continued)

Monitor name	Voltage reference number	Description	Monitor sensing
UVD140_C	VD7	LV supply core upper voltage detector	VDD_LV_CORE
UVD140_FL	VD7	LV supply flash upper voltage detector	VDD_LV_FLA
POWER MANAGEMENT UNIT VOLTAGE MONITORS: HIGH VOLTAGE SUPPLY			
POR200_C	—	High voltage supply power-on reset voltage monitor	
MVD270_C	VD10	HV supply core minimum voltage monitor	VDD_HV_IOx
MVD270_FL	VD10	HV supply flash minimum voltage monitor	VDD_HV_FLA
MVD270_SB	VD10	HV supply STANDBY minimum voltage monitor	VDD_HV_IOx (in Standby)
LVD290_C	VD11	HV supply core low voltage monitor	VDD_HV_IOx
LVD290_FL	VD11	HV supply flash low voltage monitor	VDD_HV_FLA
LVD290_EMMC	VD11	HV supply EMMC IO low voltage monitor	VDD_HV_EMMC (SDMMC/Octal-SPI)
LVD290_AS	VD11	HV supply ADC low voltage monitor	VDD_HV_ADV (SAR ADC)
LVD290_ETH1	VD11	HV supply ETH1 I/O low voltage monitor	VDD_HV_IO_ETH1
LVD290_ETH0	VD11	HV supply ETH0 I/O low voltage monitor	VDD_HV_IO_ETH0
HVD400_C	VD13	HV supply core high voltage monitor	VDD_HV_IOx
HVD400_ETH0	VD13	HV supply ETH0 I/O high voltage monitor	VDD_HV_IO_ETH0
HVD400_ETH1	VD13	HV supply ETH1 I/O high voltage monitor	VDD_HV_IO_ETH1
LVD400_IM	VD14	HV supply core low voltage monitor	VDD_HV_IOx
LVD400_EMMC	VD14	HV supply EMMC IO range low voltage detector	VDD_HV_EMMC (SDMMC/Octal-SPI)
LVD400_AS	VD14	HV supply ADC low voltage detector	VDD_HV_ADV (SAR ADC)
LVD400_ETH0	VD14	HV supply ETH0 I/O main low voltage detector	VDD_HV_IO_ETH0
LVD400_ETH1	VD14	HV supply ETH1 I/O main low voltage detector	VDD_HV_IO_ETH1
UVD600_C	VD15	HV supply core upper voltage monitor	VDD_HV_IOx
UVD600_FL	VD15	HV supply flash upper voltage monitor	VDD_HV_IO_FLASH
UVD600_ETH0	VD15	HV supply ETH0 I/O upper voltage monitor	VDD_HV_IO_ETH0
UVD600_ETH1	VD15	HV supply ETH1 I/O upper voltage monitor	VDD_HV_IO_ETH1

Figure 64 provides the functionality of monitors depending on configuration.

Figure 64. Voltage monitors functionality




Table 145 provides the monitor status depending on configuration.

Table 145. Voltage monitors configurability

Monitor type	Reset Event Enable(1)	Reset Event Select(1)	Event Pending Register(1)	Interrupt Enable(1)	FCCU Event Enable(1)	Reset Event Enable DCF(1)
MVDs	No	No	No	No	No	No
LVDs	Yes	Yes	Yes	Yes	Yes	Yes
HVDs	Yes	Yes	Yes	Yes	Yes	Yes
UVDs	No	No	No	No	No	No

1. Refer to the Power management controller digital interface (PMC_Dig) chapter.

When using an external regulator for low voltage generation, the voltage regulator system shall have an internal LVD to satisfy the safety requirement.

10.6 Power sequence

The following sections describe the power sequence and the relation between the different supplies during power-up and power-down.

The device is considered to be in a power sequence (or POWERUP state) when it is either not supplied or partially supplied. An internal power-on signal is used to identify POWERUP state. This signal is released high on exit of power sequence. The power-on signal is a combination of the LVDs monitoring the following supplies:

- VDD_LV
- VDD_HV_IO
- VDD_HV_FLA

The actual threshold use for each LVD is dependent on the configuration of the device. This is configurable by hardware (flash option bits content) or by software (LVD event configuration through register interface). Once power-on signal has been asserted, device configuration is reset to default power-up configuration.

10.6.1 Power-up sequence

In this section it is assumed that all supplies are low when entering the power-up sequence. Brown-out and power down sequences are managed in specific sections.

10.6.1.1 POWERUP state

At the beginning of power-up, the internal power-on signal remains low due to internal parasitics diodes. As soon as minimum threshold is reached on VDD_LV and VDD_HV supply, the internal power-on signal is forced low until power-up LVDs reach upper not trimmed threshold (refer to SPC58xHx datasheet).

The different supplies can rise independently as long as the constraints described in the SPC58xHx datasheet are met.

During power-up, all functional terminals are maintained into a known state as described in the SPC58xHx datasheet.

10.6.1.2 POWERUP exit

The POWERUP state can be exited when both VDD_LV and VDD_HV are above the internal LVD thresholds.

10.6.1.2.1 VDD_LV conditions and LVD trimming/enabling sequence


During POWERUP, only the following low voltage VDs are enabled:

- MVD082T_C, MVD094_C, MVD094_FA, MVD094_FB, UVD140_C, UDV140_FL

The VDD_LV conditions to exit POWERUP are the following:

- MVD094_C, MVD094_FA, MVD094_FB upper threshold is crossed

Figure 65. VDD_LV monitored voltages during power-up



After the POWERUP exit conditions (low voltage, high voltage conditions) have been verified, the internal power-on signal is released to all analog modules.

The internal RC oscillator module (IRCOSC) starts initialization and provides clock to the system after $t_{RCSTARTUP}$. PMC digital interface reset is released after two RC clock cycles and LVD100_C is masked. Only MVD094_C remains active.

MVD094_C and LVD100_C share the same reference. This difference provides margin with respect to maximum internal resistive drop and hysteresis addressing external supply.

The device proceeds through the reset sequence through RGM phase PHASE0, PHASE1[DEST], PHASE2[DEST] and PHASE3[DEST].

Voltage detector (LVD/HVD) modules are trimmed at the beginning of PHASE3[DEST]. Trimming of LVDs/HVDs are stored as internal DCF records. They are read by SSCM at low voltage, using the differential flash read accesses and applied to each LVDs/HVDs module. After analog delay ($t_{LVDTRIM}$) has elapsed, the PMC acknowledges that all LVDs/HVDs have been trimmed and supply is above threshold, the SSCM proceeds with the reset sequence, eventually running full speed accesses to the flash to read the option bits required to complete device configuration.

The configurable LVD/HVD modules can optionally be unmasked at the end of PHASE3[DEST]. Mask information is read as DCF record from the flash UTEST option bits.

When LVD100_C and LVD290_C are masked by the application using the flash user option bits, the device should rely on PORST signal to detect a voltage failure during power-up. The device must wait for PORST to be released high before proceeding with the power-up sequence. This may increase the amount of time necessary to complete the reset sequence.

Figure 66 provides an example of VDD_LV and VDD_HV power-up sequence before and after the monitor trimming.

Figure 67 provides an example of VDD_LV power-up sequence before and after the monitor trimming including UVD and HVD monitors.

Figure 66. Example of VDD_LV power-up sequencing





Figure 67. Threshold variation during power-up sequence on VDD_LV supply



10.6.1.2.2 VDD_HV conditions and LVD trimming/enabling sequence


During POWERUP, the following high voltage MVDs are enabled:

- MVD270_C
- MVD270_FL

The VDD_HV conditions to exit POWERUP are the following:

- LVD290_C
- LVD290_FL

Figure 68. VDD_HV monitored voltages during power-up



The IRCOSC module starts initialization and provides the clock to the system after $t_{RCSTARTUP}$. PMC digital interface reset is released after two RC clock cycles.


Device proceeds through the reset sequence through RGM phase PHASE0, PHASE1[DEST], PHASE2[DEST], PHASE3[DEST].

LVD/HVD modules are trimmed at the beginning of PHASE3[DEST]. Trimming is done by SSCM at low voltage, using the differential flash read accesses. After trimming is completed, SSCM waits for PMC acknowledgement before proceeding with reset sequence.

Configurable LVD/HVD modules are optionally enabled at the end of PHASE3[DEST].

Figure 69 provides the threshold variation of VDD_HV LVDs monitor during power-up sequence from POWERUP before and after trimming.

Figure 69. Threshold variation during power-up sequence on VDD_HV supply



The device needs to fulfill all conditions described in this section to recover.

10.6.2 Power-down sequence

In case LVDs/HVDs are configured to generate destructive reset , either LVD is below threshold or HVD is above threshold, the device enters PHASE0 phase.

Power-down sequence is actually entered as soon as the threshold of MVD094 and MVD270 is crossed. The device enters the POWERUP state. The internal power-on signal is asserted.

On power-on signal assertion, all modules reach their safe state.

Device supplies may then proceed to drop down to ground either through device leakage or external pull-down. During power-down, all supplies should comply with supply constraints.

10.6.3 Brown-out management

During brown-out, the device re-enters the POWERUP phase as soon as the threshold of either MVD094 or MVD270 is crossed. The internal power-on signal is asserted.

Note: The device will correctly start independently from any residual voltage. Below MVD270 *threshold the device is under POWERUP state. Above the* MVD270 *threshold, the device is into a RESET state as defined by Voltage monitor or external PORST pin or active state when all have been released.*

On internal power-on signal assertion, all analog modules reach their safe state.

10.6.4 Low voltage requirement during crank

The device can continue operation to the minimum input voltage during crank.

In order to proceed with execution during cranking and prevent device reset, it is important to correctly configure the high voltage LVDs.

During device switch-off the external LVDs monitoring may not be activated quickly enough (external assertion of the PORST pin) and hence the −10% level is crossed before POR is asserted. Malfunction is possible in this case, but reliability is not impacted. In particular the flash is not corrupted.

Internal LVDs that monitor the supply ensure that the flash content is protected.

11 Smart Stand-by Wake-up Unit (SSWU)

11.1 Overview

The Smart Standby Wake-Up Unit (SSWU) is aimed at further reducing the device power consumption by scheduling, on an RTC time basis, a sequence of user-programmable tasks, which are executed in STANDBY Mode without the CPU intervention.

These tasks are programmed in order to allow the following operations in STANDBY:


- Control output level
- Analog comparator versus voltage threshold or range
- Digital input state detector: In addition, it is possible to schedule a system wake-up based on a user-defined time interval.

The next sections explain the whole concept in details.

11.2 Functional description

Figure 70 shows the SSWU functionality.

Figure 70. Smart Wake-Up Sequence Functionality



The module is able to maintain the system is mostly in stand-by and eventually woken up based on the acknowledge of predefined wake-up event, which basically can be of two types:

- a time based wake-up event (WKUP1 line event)
- an asynchronous wake-up event (WKUP0 line event) detected during the SSWU sequence, which is periodically started based on the RTC tick (programming API period)

The time based wake-up event type is generated by the API/RTC IP, which can be programmed to generate it after a certain number of timer ticks.
The second asynchronous wake-up event type is generated by the SSWU block itself, as explained in the next sections.


The SSWU sequence is a series of “commands” (plus some command-dependent parameters) generated by the Stand-by eCTU block based on a certain pre-programmed time schedule (t0, t1, etc. in the figure). For each scheduled time event, it is possible to assign a command to be executed. As explained later on, it is possible to assign a sub-sequence of commands, which can be displaced with a programmable time delay. Each command is then interpreted by a command decoder, which is dispatching them to the target client.

11.3 Architecture

Once the device is in STANDBY Mode, a minimum set of IPs will be periodically woken-up. This allows a pre-programmed sequence of measurements to run, limiting the power consumption to the minimum requested for a body application.

Figure 71 shows the block diagram of the SSWU architecture.

Figure 71. Smart Wake-up Architecture



Hereafter is a list of the blocks in the picture.

- RTC = Real Time Clock
- STBY eCTU = Stand-by Enhanced Cross Triggering Unit
- CD = Command Decoder
- ADC = Analog Digital Converter (client)
- PDC = Port Digital Comparator (client)
- OPC = Output Pin Control block (client)
- DSPI_LP = Low Power DSPI (client)
- PCM1 = Peripheral Control Module for DSPI LP frames
- TU = Timer Unit (client)

Hereafter is a brief description of each block, which is explained in details in the following chapters.

The RTC/API timers block is always powered-on in STANDBY and generates a time tick based on the low power clock source (LPRC or OSC32K) selected.

The RTC timer (mapped on the WKUP1 line) allows to periodically exit from STANDBY. The API timer (mapped on the WKUP0 line), instead, drives the starting of SSWU mechanism (refer to *Section 11.4*).

The Stand-by eCTU (Enhanced Cross Triggering Unit) is used to schedule the execution of a set of pre-programmed commands: it is the “engine” of the SSWU sequence.

The CD (Command Decoder) is used to decode the command generated by the Stand-by eCTU and dispatch them to the following client blocks:

- The ADC (Analog Digital Converter) is a dedicated, low-power analog to digital converter, used to generate an API wake-up event (WKUP0) in case the converted value is above or below a certain threshold.
- The OPC (Output Pin Control block) block is used to set the output level of a digital port pin, in order to let the customer open/close some external switches.
- The PDC is used to trigger an API wake-up event (WKUP0) when the level of a pin is a certain value for a specific time.
- The DSPI_LP is used to send one DSPI frame to an external device.
- The PCM1 is used to configure the values of the frames sent by the DSPI LP.
- The TU is used to generate a programmable delay between different Stand-by eCTU command executed within the same command sequence.

The Wake-up unit collects the wake-up triggers (eventually provided by the ADC or PDC client) and generates a wake-up event (WKUP0) for the Mode Entry block.

The Mode Entry block is then responsible to change the system execution mode (from STANDBY to Run).

In STANDBY mode, only RTC is powered on, while all other blocks are off. At the RTC tick, the hardware switches on the 16 MHz IRCOSC and wakes up the other blocks.

11.4 Clocking

Figure 72 shows the SSWU clocking architecture.

The RTC evolves with the low power clock, which can be selectable between 32 kHz or 128 kHz.

Note: The 1024 kHz clock signal from slow internal RC oscillator (LPRC) is divided by 8 before applied as 128 kHz clock to RTC.


The SSWU IPs evolves with the internal 16 MHz IRCOSC.

A prescaler is embedded in the TU block in order to let the customer program the delay resolution (refer to *Section 11.6.6: TU*).

Note: Even if IRCOSC is configured off in STANDBY through the ME_STANDBY0_MC register, it will be automatically turned-on once SSWU is activated. The IRCOSC will be automatically turned off after SSWU Stop command is executed.

The ADC IP runs at 8MHz (IRCOSC clock divided by 2).

Figure 72. SSWU clock architecture



11.5 Memory map and register descriptions

11.5.1 Memory map

This section provides the memory map of the SSWU. For double buffering and synchronization refer to *Section 11.5.15: Double buffered registers*.

11.5.1.1 TGS registers

Table 146. TGS registers

Address offset	Register	Double buffered	Synchronization	Reset value
0x0000	Trigger Generator Subunit Input Selection Register (TGSISR)	Yes	TGSISR_RE	0x0000 0000
0x0004	Trigger Generator Subunit Control Register (TGSCR)	Yes	MRS	0x0000 0000
0x0008	Trigger Compare Register 0 (TCR0)	Yes	MRS	0x0000 0000
0x000C	Trigger Compare Register 1 (TCR1)	Yes	MRS	0x0000 0000
0x0010	Trigger Compare Register 2 (TCR2)	Yes	MRS	0x0000 0000
0x0014	Trigger Compare Register 3 (TCR3)	Yes	MRS	0x0000 0000
0x0018	Trigger Compare Register 4 (TCR4)	Yes	MRS	0x0000 0000
0x001C	Trigger Compare Register 5 (TCR5)	Yes	MRS	0x0000 0000
0x0020	Trigger Compare Register 6 (TCR6)	Yes	MRS	0x0000 0000
0x0024	Trigger Compare Register 7 (TCR7)	Yes	MRS	0x0000 0000
0x0028 - 0x0047	Reserved			
0x0048	TGS Counter Compare Register (TGSCCR)	Yes	MRS	0x0000 0000
0x004C	TGS Counter Reload Register (TGSCRR)	Yes	MRS	0x0000 0000

11.5.1.2 SU registers

Table 147. SU registers

Address offset	Register	Double buffered	Synchronization	Reset value
0x0100	Commands List Control Register 1 (CLCR1)	Yes	MRS	0x0000 0000
0x0104	Commands List Control Register 2 (CLCR2)	Yes	MRS	0x0000 0000
0x0108 - 0x010F	Reserved			
0x0110	Trigger Handler Control Register 1 (THCR1)	Yes	MRS	0x0000 0000
0x0114	Trigger Handler Control Register 2 (THCR2)	Yes	MRS	0x0000 0000
0x0118 - 0x011F	Reserved			
0x0120 - 0x021C	Command List Register 1-64 (CLR1-CLR64)	Yes	MRS	0x0000 0000
0x01A0 - 0x031F	Reserved			

11.5.1.3 Other eCTU registers

Table 148. Other eCTU registers

Address offset	Register	Double buffered	Synchronization	Reset value
0x0500	CTU Error Flag Register (CTUEFR)	NO	handshake	0x0000 0000
0x0504	CTU Interrupt Flag Register (CTUIFR)	NO	handshake	0x0000 0000
0x0508 - 0x050F	Reserved			
0x0510	CTU Control Register (CTUCR)	NO	handshake	0x0000 0000
0x0514 - 0x054B	Reserved			

11.5.2 Trigger generator subunit input selection register (TGSISR)

Offset: 0x000 Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
W															I0_FE	I0_RE
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 73. Trigger generator subunit input selection register (TGSISR)

Table 149. TGSISR field descriptions

Field	Description
30 I0_FE	ctu_trg_in[0] Falling edge Enable 0 disabled 1 enabled
31 I0_RE	ctu_trg_in[0] Rising edge Enable 0 disabled 1 enabled

Note: The IO_RE bit should be set in order to enable the SSWU mechanism.

11.5.3 Trigger generator subunit control register (TGSCR)

Offset: 0x0004 Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	PRES		Reserved					TGS_M
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 74. Trigger generator subunit control register (TGSCR)

Table 150. TGSCR field descriptions

Field	Description
24:25 PRES	TGS prescaler selection bits 00 1 01 2 10 3 11 4
31 TGS_M	Trigger Generator Subunit Mode 0 Triggered Mode 1 Sequential Mode **Note:** the only mode for eCTU STANDBY is the triggered mode, so the user has to keep TGS_M = 0.

11.5.4 Trigger compare register 0–7 (TCR0–TCR7)

There are 8 TCRx registers to support 8 triggers.

Offset: 0x008–0x0024 Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	TxCR_value															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 75. Trigger compare register 0–7 (TCR0–TCR7)

Table 151. TCR0–TCR7 field descriptions

Field	Description
16:31 TxCR_value	Value to be compared with the counter value to generate the trigger.

11.5.5 TGS counter compare register (TGSCCR)

Offset: 0x0048 Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	TGSCCR_value															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 76. TGS counter compare register (TGSCCR)

Table 152. TGSCCR field descriptions

Field	Description
16:31 TGSCCR_value	This register is used to stop the counter when TGSCCR_value is reached.

11.5.6 TGS counter reload register (TGSCRR)

Offset: 0x004C Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	TGSCRR_value															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 77. TGS counter reload register (TGSCRR)

Table 153. TGSCRR field descriptions

Field	Description
16:31 TGSCRR_value	This register is used to reload the counter when MRS is one.

11.5.7 Commands list control register 1 (CLCR1)

Offset: 0x0100 Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	T3_INDEX					0	0	0	T2_INDEX				
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	T1_INDEX					0	0	0	T0_INDEX				
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 78. Commands list control register 1 (CLCR1)

Table 154. CLCR1 field descriptions

Field	Description
3:7 T3_INDEX	Points to the (1st command address-1) for Trigger 3.
11:15 T2_INDEX	Points to the (1st command address-1) for Trigger 2.
19:23 T1_INDEX	Points to the (1st command address-1) for Trigger 1.
27:31 T0_INDEX	Points to the (1st command address-1) for Trigger 0.

Note: First command for any trigger will start from CLR < Tx_INDEX + 1 > register.

11.5.8 Commands list control register 2 (CLCR2)

Offset: 0x0104 Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	T7_INDEX					0	0	0	T6_INDEX				
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	T5_INDEX					0	0	0	T4_INDEX				
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 79. Commands list control register 2 (CLCR2)

Table 155. CLCR2 field descriptions

Field	Description
3:7 T7_INDEX	Points to the (Ist command address-1) for Trigger 7.
11:15 T6_INDEX	Points to the (Ist command address-1) for Trigger 6.
19:23 T5_INDEX	Points to the (Ist command address-1) for Trigger 5.
27:31 T4_INDEX	Points to the (Ist command address-1) for Trigger 4.

Note: First command for any trigger will start from CLR < Tx_INDEX + 1 > register.

11.5.9 Trigger handler control register 1 (THCR1)

Offset: 0x0110 Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	T3_E	0	0	0	T3_CMDE	0	0	0	T2_E	0	0	0	T2_CMDE
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	T1_E	0	0	0	T1_CMDE	0	0	0	T0_E	0	0	0	T0_CMDE
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 80. Trigger handler control register 1 (THCR1)

Table 156. THCR1 field descriptions

Field	Description
3 T3_E	Trigger 3 enable 0 disabled 1 enabled
7 T3_CMDE	Trigger 3 Command output enable 0 disabled 1 enabled
11 T2_E	Trigger 2 enable 0 disabled 1 enabled
15 T2_CMDE	Trigger 2 Command output enable 0 disabled 1 enabled

Table 156. THCR1 field descriptions (continued)

Field	Description
19 T1_E	Trigger 1 enable 0 disabled 1 enabled
23 T1_CMDE	Trigger 1 Command output enable 0 disabled 1 enabled
27 T0_E	Trigger 0 enable 0 disabled 1 enabled
31 T0_CMDE	Trigger 0 Command output enable 0 disabled 1 enabled

11.5.10 Trigger handler control register 2 (THCR2)

Offset: 0x0114 Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0		0	0	0		0	0	0		0	0	0	
W				T7_E				T7_CMDE				T6_E				T6_CMDE
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0		0	0	0		0	0	0		0	0	0	
W				T5_E				T5_CMDE				T4_E				T4_CMDE
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 81. Trigger handler control register 2 (THCR2)

Table 157. THCR2 field descriptions

Field	Description
3 T7_E	Trigger 7 enable 0 disabled 1 enabled
7 T7_CMDE	Trigger 7 Command output enable 0 disabled 1 enabled
11 T6_E	Trigger 6 enable 0 disabled 1 enabled

Table 157. THCR2 field descriptions (continued)

Field	Description
15 T6_CMDE	Trigger 6 Command output enable 0 disabled 1 enabled
19 T5_E	Trigger 5 enable 0 disabled 1 enabled
23 T5_CMDE	Trigger 5 Command output enable 0 disabled 1 enabled
27 T4_E	Trigger 4 enable 0 disabled 1 enabled
31 T4_CMDE	Trigger 4 Command output enable 0 disabled 1 enabled

11.5.11 Commands list register 1–64 (CLR1–CLR64)

The number of CLRx supported is 64.

Offset: 0x011C + n*0x4 (n = 1 to 64) Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	LC	EC	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	PARAMS							0	0	0	0	0	0	CLIENT	
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 82. Commands list register 1–64 (CLR1–CLR64)

Table 158. CLR1–CLR64 field descriptions

Field	Description
1 LC	1 Implies Last sequence for the trigger.
2 EC	1 Implies end of concurrent conversion. **Note:** This bit should be always set to 1.

Table 158. CLR1–CLR64 field descriptions (continued)

Field	Description
17:23 PARAMS	Client parameters Its structure varies according to selected client.
30:31 CLIENT	Target client of the command 00 ADC 01 OPC 10 PDC 11 TU

11.5.11.1 Commands list register 1–64 (CLR1–CLR64) - ADC client

The number of CLRx supported is 64.

Offset: 0x011C + n*0x4 (n = 1 to 64) Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	LC	EC	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	EXTCH_SEL	CHANNEL						0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 83. Commands list register 1–64 (CLR1–CLR64)

Table 159. CLR1–CLR64 field descriptions

Field	Description
1 LC	1 Implies Last sequence for the trigger.
2 EC	1 Implies end of concurrent conversion. **Note:** This bit should be always set to 1.
17 EXTCH_SEL	Internal / External channel selection bit 0 Internal channel 1 External channel
18:23 CHANNEL	Channel number Refer to *Table 168: ADC channel selection* for details.
30:31 CLIENT	Target client of the command 00 ADC

11.5.11.2 Commands list register 1–64 (CLR1–CLR64) - OPC client

The number of CLRx supported is 64.

Offset: 0x011C + n*0x4 (n = 1 to 64) Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	LC	EC	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	PATTERN				GROUP			0	0	0	0	0	0	0	1
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 84. Commands list register 1–64 (CLR1–CLR64)

Table 160. CLR1–CLR64 field descriptions

Field	Description
1 LC	1 Implies Last sequence for the trigger.
2 EC	1 Implies end of concurrent conversion. **Note:** This bit should be always set to 1.
17:20 PATTERN	Pattern to be applied to selected group of four OPC channels.
21:23 GROUP	OPC channels selection 000 Output OPC channels 0-3 001 Output OPC channels 4-7 01x Reserved
30:31 Client	Target client 01 OPC

11.5.11.3 Commands list register 1–64 (CLR1–CLR64) - PDC client

The number of CLRx supported is 64.

Offset: 0x011C + n*0x4 (n = 1 to 64) Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	LC	EC	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	COMMAND			PDC_CHANNEL				0	0	0	0	0	0	1	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 85. Commands list register 1–64 (CLR1–CLR64)

Table 161. CLR1–CLR64 field descriptions

Field	Description
1 LC	1 Implies Last sequence for the trigger.
2 EC	1 Implies end of concurrent conversion. **Note:** This bit should be always set to 1.
17:18 COMMAND	Command to execute on selected channel 00 CMP_0 (compare input channel with level ‘0’) 01 CMP_1 (compare input channel with level ‘1’) 10 CHECKOUT (evaluate comparison results) 11 Reserved
19:23 PDC_CHANNEL	PDC channel number
30:31 CLIENT	Target client of the command 10 PDC

11.5.11.4 Commands list register 1–64 (CLR1–CLR64) - TU client

The number of CLRx supported is 64. Refer to *Section 11.6.6* for more details about TU function.

Offset: 0x011C + n*0x4 (n = 1 to 64) Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	LC	EC	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	DELAY							0	0	0	0	0	0	1	1
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 86. Commands list register 1–64 (CLR1–CLR64)

Table 162. CLR1–CLR64 field descriptions

Field	Description
1 LC	1 Implies Last sequence for the trigger.
2 EC	1 Implies end of concurrent conversion. **Note:** This bit should be always set to 1.
17:23 DELAY	Programmable delay before next command starts Time delay = DELAY * $T_{RC16MHz}$* TU_{PRESC}(1)
30:31 CLIENT	Target client of the command 11 TU

1. TU_{PRESC} is defined in the SSWU_CTRL_REG register. Please refer to *Chapter 62: Power management controller digital interface (PMC_Dig)*, *Section 62.5.28: SSWU CTRL Register (SSWU_CTRL_REG)*.

11.5.11.5 Commands list register 1–64 (CLR1–CLR64) - DSPI client

The number of CLRx supported is 64.

Offset: 0x011C + n*0x4 (n = 1 to 64) Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	LC	EC	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	1	1	DSPI_LP					0	0	0	0	0	0	1	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 87. Commands list register 1–64 (CLR1–CLR64)

Table 163. CLR1–CLR64 field descriptions

Field	Description
1 LC	1 Implies Last sequence for the trigger.
2 EC	1 Implies end of concurrent conversion. **Note:** This bit should be always set to 1.

Table 163. CLR1–CLR64 field descriptions (continued)

Field	Description
19:23 DSPI_LP	DSPI Low Power frame selection bits 00000: DSPI_LP_WORD1 of PCM 1 transmitted by DSPI_LP 00001: DSPI_LP_WORD2 of PCM 1 transmitted by DSPI_LP 00010: DSPI_LP_WORD3 of PCM 1 transmitted by DSPI_LP ... 00111: DSPI_LP_WORD8 of PCM 1 transmitted by DSPI_LP 01000–01111: Reserved.
30:31 CLIENT	Target client of the command 10 DSPI_LP

11.5.12 Cross triggering unit error flag register (CTUEFR)

Offset: 0x0500 Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	MAX_CON	0	Error_compare	0	0	CMD_OE	TGS_OSM	MRS_O	ICE	SM_TO	MRS_RE
W						w1c		w1c			w1c	w1c	w1c	w1c	w1c	w1c
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 88. Cross triggering unit error flag register (CTUEFR)

Table 164. CTUEFR field descriptions

Field	Description
21 MAX_CON	Maximum concurrent command error flag 1 If number of concurrent commands exceeds static design parameter that is 4. 0 No error
23 Error_compare	This bit is set to one if the counter reach the TGSCCR register. It is cleared writing one in this field.
26 CMD_OE	Command generation Overrun Error
27 TGS_OSM	TGS Overrun in Sequential Mode
28 MRS_O	Master Reload Signal Overrun

Table 164. CTUEFR field descriptions (continued)

Field	Description
29 ICE	Invalid Command Error
30 SM_TO	Trigger Overrun (more than 8 EV) in TGS Sequential Mode
31 MRS_RE	Master Reload Signal Reload Error

11.5.13 Cross triggering unit interrupt flag register (CTUIFR)

Offset: 0x0504 Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	T7_I	T6_I	T5_I	T4_I	T3_I	T2_I	T1_I	T0_I
W									w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	ADC_I	0	0	0	0	0	MRS_I	0
W									w1c						w1c	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 89. Cross triggering unit interrupt flag register (CTUIFR)

The design supports up to 8 triggers. The bits for unsupported triggers will always be read as ‘0’.

Table 165. CTUIFR field descriptions

Field	Description
8 T7_I	Trigger 7 interrupt flag
9 T6_I	Trigger 6 interrupt flag
10 T5_I	Trigger 5 interrupt flag
11 T4_I	Trigger 4 interrupt flag
12 T3_I	Trigger 3 interrupt flag
13 T2_I	Trigger 2 interrupt flag

Table 165. CTUIFR field descriptions (continued)

Field	Description
14 T1_I	Trigger 1 interrupt flag
15 T0_I	Trigger 0 interrupt flag
24 ADC_I	ADC command interrupt flag
30 MRS_I	MRS Interrupt flag

11.5.14 Cross triggering unit control register (CTUCR)

Offset: 0x0510 Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	Reserved(1)	Reserved(1)	Reserved(1)	Reserved(1)
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	CTU_FSM_RESET	Reserved	0	CGRE	FGRE	Reserved(1)	GRE	TGSISR_RE
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

1. Never write 1 to this bit.

Figure 90. Cross triggering unit control register (CTUCR)

Table 166. CTUCR field descriptions

Field	Description
24 CTU_FSM_RESET	CTU state machine reset when written '1'. Writing a one has effect on the module, but it always reads as zero. **Note:** It is possible that CTU state machine is waiting for end of SSWU command, and due to any fault, it does not arrive. Therefore, this bit should be used to reset the CTU state machine before each standby entry.
27 CGRE	Clear GRE (1)

Table 166. CTUCR field descriptions (continued)

Field	Description
28 FGRE	Flag GRE (1)
30 GRE	General Reload Enable (1) 0 disabled 1 enabled
31 TGSISR_RE	TGS Input Selection Register Reload Enable. Is set by the user and reset automatically when its reloaded.

1. Refer to *Section 11.5.15* for details.

11.5.15 Double buffered registers

Some registers of the SSWU are double buffered. When MRS is set, the data programmed in a register on register interface clock domain is transferred to the SSWU kernel clock domain. To avoid error condition due to a MRS signal that arrives when a write operation is not fully completed, the following 2 bits are used:

1. GRE (General Reload Enable)
2. FGRE (Flag General Reload disable)

The reload of all double-buffered registers is enabled by setting the GRE bit in the CTU Control Register in order to guarantee the consistency of all double-buffered registers. The user must ensure that the trigger command list is updated before MRS occurs. If the update is not performed, the previous values of all double-buffered registers remain active.

All the double-buffered registers use the same bit (GRE) to enable the reload when the MRS occurs. This bit is used to signal that the user has updated the registers and so a reload can be performed without any problem. The MRS bit is R/S (Read/Set). If the bit is 1 the reload can be performed, while if this bit is 0, the reload is not performed. A correct reload resets this bit. It is also possible to reset this bit by software setting CGRE (Clear GRE) bit. This bit can be reset in a software way but, anyway, it is reset when GRE bit is at zero.

In order to verify if a reload error occurs, FGRE (Flag GRE bit in the CTU Control Register) bit is used. When one of the double-buffered registers is written, FGRE flag is set to 1 and it is reset by a correct reload. When the MRS occurs while FGRE = 1 and GRE = 1, a correct reload is performed (because all intended registers have been updated before the MRS occurs).

- If FGRE = 1 and GRE = 0, a reload is not performed, the error flag (MRS_RE) is set (in this case at least one register was written but the update has not been ended before the MRS occurrence).
- If FGRE = 0, it is not necessary to perform a reload because all the double-buffered registers are unchanged.
- If GRE = 1 with FGRE = 0, a MRS_RE is generated on the next master reload.

TGSISR_RE bit is used to synchronize TGSISR register. When the user set TGSISR_RE, the value written in the TGSISR register is used.


11.6 SSWU module descriptions

11.6.1 Stand-by eCTU

Figure 91 shows the Stand-by eCTU block diagram. Basically it is composed of two blocks:

- TGS (Trigger Generator Sub-unit), which is responsible to generate a set of triggers based on some pre-programmed time schedules
- SU (Scheduler Unit), which receives the trigger and starts the associated command sequence

Figure 91. Stand-by eCTU Block Diagram



The figure shows that the output of the Stand-by eCTU is directed to the CD interface. The CD block of the SSWU decodes the CTU command and dispatches it to the various clients (OPC, PDC, ADC, TU).

11.6.1.1 TGS block

Figure 92 shows the Stand-by eCTU architecture and functionality.

As shown in the figure, the TGS contains a 16-bit counter unit (evolving with the internal slow clock) and a set of comparators (TxCRV) [f]. Each comparator determines one time event point (tx in *Figure 70*).

The MSR (Master Reload Signal) is used to reset and start the counter. The reset value is stored in the TGSCRR register. The MRS is generated via HW trigger (RTC tick).


When the counter reaches one of the values programed in the TxCRV comparators, an internal trigger is generated to the SU block. Note that it is possible to program TGSCCR register so that the counter will be stopped as soon as it reaches a certain value.

f. The number of comparators is 8

The waveform in *Figure 92* shows an example of three SU trigger generations, based on T0CRV, T1CRV, and T2CRV comparators. Note that, the TGS internal counter is started by a MRS event and reloaded with the '0' value. Also the TGSCCR register is used to stop the counter when it reaches the value programmed in this register.

Caution: When the SSWU sequence is generated with several SU triggers, the user must insure the SSWU command is finished before triggering a new one.

Figure 92. TGS Architecture and Functionality (triggered mode)




11.6.1.2 SU block

Figure 93 shows the SU block functionality. Its function is to receive the internal SU trigger and activate a sequence of commands, pre-programmed in a command table [(g)].

In fact, each trigger from the TGS block is associated to a programmable pointer, which determines, within the SU command table, the begin of the sequence of commands.

g. The command table length is 64


Figure 93. SU Functionality



11.6.1.3 Stand-by eCTU command structure

The command structure is specified in *Figure 94*.

Figure 94. SU Command Structure



Hereafter is a description of the command fields.

- LC (last Command): this flag is used to specify whether the command being executed is the last of the sequence started by a SU trigger. *Figure 94* shows several examples: the command sequence triggered by TRG_IDX0 is composed of 3 commands, while the sequence triggered by TRG_IDX1 is actually one single command.
- EC (bit 29): always set to 1
- PARAMS: specify the command parameters
- CLIENT: specify the client ID

Starting from the first command to be executed, as programmed in the pointer associated to a specific SU trigger, each command is executed after the previous one is completed. The “LC” command flag determines whether the current command is the last one to be executed for the sequence of commands being executed.

11.6.1.4 Stand-by eCTU command sequence summary

As a summary, the command sequence is driven by:

- the TGS sequence of triggers, where each SU trigger is generated on a programmable time-basis,
- the SU command sequence, activated by a SU trigger.

The Stand-by eCTU commands are executed in a row till the one marked as “LC = 1”. The Stand-by eCTU executes the next command as soon as it is acknowledged that the previous command was completed. This is represented in *Figure 71* by the DONE feedback signal from the CD block to the Stand-by eCTU block.

The execution time between each command depends on the command itself.


A command associated with an ADC conversion lasts till the ADC has acknowledged the Stand-by eCTU that the conversion was completed. This is represented in *Figure 71* by the CONV_DONE feedback signal from the ADC block to the CD block.

Other commands (for example, the one used to set a digital port pin level) have no “intrinsic” duration. Because of this, the “TU” block has been introduced, in order to be able to set a programmable delay between “immediate” commands. This is represented in *Figure 71* by the DELAY feedback signal from the TU block to the CD block.

As a result, shown in *Figure 95*, the time when a command shall be executed can be controlled in two ways:

- the value of the TxCVR comparators (t0, t1, etc. in *Figure 95*)
- the TU delay times (“programmable command delay” in *Figure 95*)

Figure 95. Programmable Command Delay



11.6.2 CD (Command Dispatcher)

The Stand-by eCTU commands contain two main fields:

- CLIENT
- PARAMS

The information in these two fields is decoded by the CD block and dispatched to the target clients (refer to *Table 167*).

The PARAMS field of the command is interpreted according to the type of client being activated.

Table 167. Smart Wake-up Sequence command

CLIENT[1:0]	Block	PARAMS[6:0]
0	ADC	Refer to *Table 168*
1	OPC	Refer to *Table 169*
2	PDC	Refer to *Table 170*
3	TU	Wait time

Table 168. ADC channel selection

PARAMS[6]	PARAMS[5:0](1)
ADC Internal or External channel selection	ADC channel number

1. Refer to *Section 7.3.13: SSWU configuration* for the association between the parameter values and the ADC channels

Table 169. OPC Command

PARAMS bits	Field name	Value	Description
[6:3]	PATTERN	Any	Pattern to be applied to the selected 4 channel group
[2:0]	GROUP	000	Select channels 0..3
		001	Select channels 4..7
		010–111	Select channels 8..31

Table 170. PDC Commands(1)

PARAMS bits	Field name	Value	Description
[6:5]	COMMAND	00	CMP 0
		01	CMP 1
		10	CHECKOUT
		11	DSPI_LP
[4:0]	PDC channel	Any	PDC channel number

1. Only four PDC inputs are implemented: PDC0 to PDC3

Table 171. TU Commands

PARAMS bits	Field name	Value	Description
[6:0]	DELAY	Any	Programmable delay

11.6.2.1 PDC channel handling

The SSWU is able to drive 31 PDC channels: PDC0-PDC4, PDC-PDC31, PDC5 is reserved. The PDC channel number is selected by the PDC command parameter (refer to *Table 170*).


The connection between each PDC channel and the corresponding pad is hard-wired as specified in the Microsoft Excel pinout file (I/O Signal Table).

11.6.2.2 OPC channel handling

The SSWU is able to drive up to 11 OPC channels. OPC0 is reserved.

The channels are divided into 2 groups of 4 channels each. The “GROUP” command parameter is used to select the group of channels to be operated (refer to *Table 169*). The 4 channels belonging to the selected group are driven in parallel: the 4 channels will be set according to the value specified in the “PATTERN” command parameter. The connection between each OPC channel and the corresponding pad is hard-wired as specified in the Microsoft Excel pinout file (I/O Signal Table).

Figure 96. SSWU OPC connections



11.6.3 ADC

The ADC block is a reduced, low-power version of the Successive Approximation Register Analog-to-Digital Converter called 10-bit SARADC_STDBY. Its main functionality is to compare the converted value towards a watchdog, and trigger a wake-up event in case the value is out of the intended range.

The watchdog thresholds (low and upper limits) are linked (that is pre-programmed during the RUN mode) to each ADC channel, so that a specific channel has its own threshold limit.

More details about the ADC configuration are given in the *Chapter 39: Analog-to-Digital Converters (ADC) Configuration*.

11.6.3.1 ADC Channel Selection

The selection of internal or external channel group is done through the PARAMS[6] bit.

In case the internal channel group is selected (PARAMS[6] = 0), the internal channel number depends on the value specified by the PARAMS[2:0] bits. Because the internal channels are statically connected to a specific analog input pin, the channel selection is also a selection vs. which analog input pins will be used.

In case the external channel group is selected (PARAMS[6] = 1), the value of PARAM[2:0] represents the external channel number. The selected external channel number is then re-mapped on an internal channel through the ECMICR registers, which contains a set of fields, one for each external channel, where the linked internal channel can be specified. This association has to be done before entering into the stand-by mode. This way it is possible to link different external channels to the same internal channel.

11.6.3.2 ADC Watchdog Threshold Selection

A voltage measurement threshold (upper and lower limit) can be selected for each channel. The WTHRHRLx registers define a pool of watchdog threshold values, which can be referenced for each channel through the ICWSELx and ECWselx registers for the internal or external channel respectively.

In case the same analog input pin is used to measure the same voltage range with the same voltage threshold, then an internal channel is used (PARAMS[6] = 0).In this scenario, the configuration is:


- the internal channel value is fixed by the PARAMS[2:0] value
- the threshold is chosen by setting the ICWSEL register before entering the stand-by mode

In case the same analog input pin is used to measure the different voltage range with the same voltage threshold, then an external channel is used (PARAMS[6] = 1). In this scenario, the configuration is:

- the external channel value is fixed by the PARAMS[2:0] value
- the threshold is chosen by setting the ECWSEL register before entering the stand-by mode
- the internal channel (the pin to be used) linked to the chosen external channel is defined by the ECMICR register

Figure 97 represents in graphical form the above description.

Figure 97. ADC channel selection



Note 1: watchodg threshold values shall be set through the ADC WTHRHLRx registers before entering the stand-by mode
Note 2: watchodg threshold assignements to the AD internal and external channels shall be done through the ADC ICWSELR0 and ECWSELR0 registers before entering the stand-by mode
Note 3: external to internal channel assignment is done through the ADC EXMICRx registers before entering the stand-by mode

11.6.4 OPC

The OPC block is used to drive the 8 digital output pins to a desired level.

The intended functionality is to open/close external switches.

The Stand-by eCTU command parameter contains the OPC channel and level.

The OPC channels are controlled in groups of 4 channels, but, it is possible to mask any one of these channels, in order to retain the value set in RUN mode on any pad not intended to be used for the SSWU.

The mechanism to achieve this is to use the SIUL SCR bits to mask the OPC channel driving to the pad (refer to *Section 16.2.2.11: Soc Configuration Register 0 (SIUL2_SCR0)*). In order to drive an OPC channel, the SW shall configure the associated SCR bit before entering in stand-by mode.

The set of pads used to control external logic during the Stand-by have the following behavior:

- Upon entering the stand-by mode, the pad values corresponding to OPC channels are maintained.
- That means if the pad is used for OPC functionality during STANDBY mode, then on the subsequent STANDBY mode entry, the PAD value is restored to the value during the previous STANDBY mode exit.
- However, if the PAD is not used for OPC functionality during STANDBY, then the same value as in RUN mode is maintained upon entering STANDBY mode.
- SIUL_SCR0.OPC_MASK configuration for any OPC channel should remain same during the application. Otherwise, the value on OPC channel on STANDBY entry may have some undesired transitions.
- During stand-by mode, it is possible to change the value of those pads thanks to OPC programming.
- Upon exiting from stand-by, the value of the pads connected to OPC channels can also be maintained. This avoids glitches during the transition between stand-by and run mode. For this purpose, the SIUL2_SCR0 register must be programmed before entering stand-by.

Note: Note that the pads value and direction can still be changed during the RUN mode, but this requests to write a bit within the SIUL_SCR0 register to “1”. Before entering the standby mode the SIUL_SCR0 bit shall be programmed to “0”.

11.6.5 PDC

The PDC block is targeted to measure the level of a set of 4 pins and to generate a system wake-up event when the level is acknowledged at a specified level and, optionally, for a certain time.

Two commands are need for the PDC:


- CMP 0/CMP 1: to compare a pin level versus a 0 or 1
- CHECKOUT: to trigger a wake-up in case the result of the CMP commands for that specific pin executed from the beginning of the Smart Wake-up Sequence is always OK

For each pin, the PDC will latch the comparison results, which will report whether the target value was always matched (whenever a PDC, CMP0/1 command is launched) or not.

When checkout command is launched for a specific pin, it will trigger a wake-up event only if the target level was steadily acknowledged along all the comparisons done for that pin.

Figure 98 summarizes the above description.

Figure 98. Smart Wake-up Sequence PDC



11.6.6 TU

The TU block is used to create a programmable delay between the command execution. It needs only one command with the delay value programmed as a parameter.

The delay parameter is intended as number of IRCOSC periods (so that when TU = 1, then the delay is 1 clock cycle; TU = 2, then the delay is 2 clock cycles; and so on). The clock cycle can be adjusted with a linear prescaler, which is programmed though SSWU_CTRL_REG register of PMC_Dig module during the RUN mode, and whose value is preserved through the stand-by mode. The prescaler has a division factor from 1 to 128 (7 bits). Combining the TU parameter and the prescaler, the delay ranges from 62.5 ns (Clock period = 62.5 ns, PARAMS[6:0] = 1, prescaler = 1) up to 1.016 ms (Clock period = 62.5 ns, DELAY = 127, TU_{PRESC} = 128).

Note: TU_{PRESC} is defined in the SSWU_CTRL_REG. Please refer to Chapter 62: Power management controller digital interface (PMC_Dig).

Caution: The two commands which can cause wakeup (ADC-ADC or ADC-PDC or PDC-PDC) shall not be executed one after another without inserting a TU delay command.

11.6.6.1 SSWU STOP Command

In case the TU parameter (delay time) is set to 0, this is decoded as a command request to stop the whole SSWU sequence.

11.6.6.2 DSPI frame

The SSWU engine is able to trigger the delivery of a DSPI frame. Once the DSPI client is selected by a command, the SSWU will activate a trigger to transmit a DSPI frame.

The DSPI frame value is set by the content of the PCM_1 registers pointed by the PARAMS field value of the SSWU command. In case the PARAMS value is wrongly set and points to a non-existing register, no frame can be transmitted.

The transfer of the value from the PCM_1 module to the DSPI_LP module is performed by using the DSPI DSI bus.

The DSPI_LP is not requested to process message reception during the stand-by mode.

The DSPI following characteristics can be preset via software in the DSPI register interface before entering the stand-by mode and cannot be changed during the stand-by phase:

- Baud-rate (up to 4 Mbps)
- Frame size: 4, 8, or 16-bit
- Polarity
- Phase

The DSPI_LP module can be fully working like a regular DSPI when in non-stand-by mode.

The PCM_1 module is mapped to PBRIDGE_0 on platform slot 98. The PCM_1 module contains four 32-bit registers described in the following subsections.

DSPI_LP is needed to be programmed in Hardware Trigger (HT) Mode during SSWU operation.

Table 172. IO mapping for DSPI_LP in SSWU mode

DSPI_LP functionality	IO mapped during SSWU
SOUT	PF[13]
SIN	PD[7]
SCK	PD[6]
CS1	PF[14]
CS0	PF[15]

11.6.6.2.1 Peripheral Control Module 0 register (PCM0)




Figure 99. Peripheral Control Module 0 register (PCM0)

Table 173. PCM0 field descriptions

Field	Description
0:15 DSPI_LP_WORD2	Second word transmitted by DSPI_LP
16:31 DSPI_LP_WORD1	First word transmitted by DSPI_LP

11.6.6.2.2 Peripheral Control Module 1 register (PCM1)

Offset: 0x0004 Access: Supervisor read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	DSPI_LP_WORD4															
Reset	0	1	1	0	1	1	0	1	1	0	1	1	0	1	1	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	DSPI_LP_WORD3															
Reset	1	1	0	1	1	0	0	0	0	0	1	1	0	0	1	1

Figure 100. Peripheral Control Module 1 register (PCM1)

Table 174. PCM1 field descriptions

Field	Description
0:15 DSPI_LP_WORD4	Fourth word transmitted by DSPI_LP
16:31 DSPI_LP_WORD3	Third word transmitted by DSPI_LP

11.6.6.2.3 Peripheral Control Module 2 register (PCM2)

Offset: 0x0008 Access: Supervisor read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	DSPI_LP_WORD6															
Reset	0	1	1	0	1	1	0	1	1	0	1	1	0	1	1	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	DSPI_LP_WORD5															
Reset	1	1	0	1	1	0	0	0	0	0	1	1	0	0	1	1

Figure 101. Peripheral Control Module 2 register (PCM2)

Table 175. PCM2 field descriptions

Field	Description
0:15 DSPI_LP_WORD6	Sixth word transmitted by DSPI_LP
16:31 DSPI_LP_WORD5	Fifth word transmitted by DSPI_LP

11.6.6.2.4 Peripheral Control Module 3 register (PCM3)

Offset: 0x000C Access: Supervisor read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	DSPI_LP_WORD8															
Reset	0	1	1	0	1	1	0	1	1	0	1	1	0	1	1	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	DSPI_LP_WORD7															
Reset	1	1	0	1	1	0	0	0	0	0	1	1	0	0	1	1

Figure 102. Peripheral Control Module 3 register (PCM3)

Table 176. PCM3 field descriptions

Field	Description
0:15 DSPI_LP_WORD8	Eighth word transmitted by DSPI_LP
16:31 DSPI_LP_WORD7	Seventh word transmitted by DSPI_LP

11.6.6.2.5 Peripheral Control Module 0 register (PCM4)

PCM4 register exists but does not control anything.

11.6.6.2.6 Peripheral Control Module 5 register (PCM5)

PCM5 register exists but does not control anything.

11.7 SSWU Configuration example

11.7.1 Description

In this scenario, the device stays in STANDBY and, every 32 msec, starts following SSWU operations sequence:

- suddenly set OPC1 pin to '1'
- after 200 µsec, set OPC1 pin to '0'
- perform an ADC conversion (configuring an ADC threshold to wakeup the device)
- set a TU command for stopping the SSWU sequence

Device wakes-up from STANDBY only in case of ADC threshold overcoming.

11.7.2 Registers configuration

Following is a pseudo-code that explains how to configure all the SSWU registers and all others IPs that are interconnected with it in order to get the overall STANDBY scenario.

11.7.2.1 SSWU registers Configuration

```
//First command list
SSTDBY_CTU_0.CLR[0].R = 0x60001001; //set OPC1(PB9) pins to '1'

//Second command list
STDBY_CTU_0.CLR[2].R = 0x20000001;   //set OPC1(PB9) pins to '0'

STDBY_CTU_0.CLR[3].R = 0x20000C00; //convert internal channel  (AN82/PB10)

STDBY_CTU_0.CLR[4].R = 0x60000003; //add a delay of 0usec to stop the
sequence

STDBY_CTU_0.CLCR1.B.T0_INDEX = 0;   // trigger0 points to CLRN[0]
STDBY_CTU_0.CLCR1.B.T1_INDEX = 2;   // trigger0 points to CLRN[2]

STDBY_CTU_0.THCR1.R = 0x00001111;   // trigger0-1 enable
STDBY_CTU_0.TCRN[0].R = 0x00000001; // trigger0 generated quite immediately
STDBY_CTU_0.TCRN[1].R = 0x00000C80; // trigger1 generated 200us after the
API event

STDBY_CTU_0.TGSISR.R = 1;  // ctu_trg_in[0] (API) Rising edge Enable

STDBY_CTU_0.CTUCR.B.TGSISR_RE = 1;   // TGS Input Selection Register Reload
Enable

STDBY_CTU_0.CTUCR.B.GRE = 1;     // General Reload Enable
STDBY_CTU_0.CTUCR.B.CTU_FSM_reset = 1; // reset CTU FSM before
                                       // next stand-by entry
```

11.7.2.2 Other IP registers configuration

The following IPs should also be configured in order to complete the entire STANDBY scenario:

```
-------------------------------------------
Clock and Mode Entry configuration
-------------------------------------------

MC_ME.ME.R = 0x0000FFFF;          // Enable all modes

// Set RUN Configuration Registers
MC_ME.RUN_PCN[1].R=0x000000FE;       // Peripheral ON in every running mode
MC_ME.LP_PCN[1].R=0x00002500;

MC_ME.PCTL15.B.RUN_CFG=1;         // SIUL2
MC_ME.PCTL114.B.RUN_CFG=1;        // ADC_STDBY
MC_ME.PCTL242.B.RUN_CFG=1;        // STDBY_CTU_0

MC_CGM.AC0_DC2.R = 0x80000000;    // enable ADC_CLK
MC_CGM.AC0_DC4.R = 0x80000000;    // enable ECTU_CLK

//Enter DRUN to act the previous configurations
MC_ME.MCTL.R = 0x30005AF0;        // DRUN Mode & Key
MC_ME.MCTL.R = 0x3000A50F;        // DRUN Mode & Key

while(MC_ME.GS.B.S_MTRANS);       // Waiting for end of transaction
while(MC_ME.GS.B.S_CURRENT_MODE != 0x3);   // ME_GS Check DRUN mode has
successfully been entered

----------------------------
WKPU configuration
----------------------------

//Configure wakeup line 0 (SSWU wakeup event)
WKPU.WRER.R = 1;                  // Wakeup Request Enabled
WKPU.WIREER.R = 1;                // Rising Edge Event Enabled

-------------------------------------------
SAR_ADC_10bit_STDBY configuration
-------------------------------------------

SAR_ADC_10BIT_STDBY.MCR.B.OWREN = 1; // SAR ADC 0 overwrite enable set
SAR_ADC_10BIT_STDBY.MCR.B.MODE = 0; // Normal Mode
SAR_ADC_10BIT_STDBY.ICNCMR2.B.NCE_CH82 = 1; //sets channels 82 to be
converted in SARADC_10bit_standby (see table in ADC Config)
SAR_ADC_10BIT_STDBY.MCR.B.CTU_MODE = 1; // Trigger mode is selected
```

```
SAR_ADC_10BIT_STDBY.MCR.B.CTUEN = 1;    // CTU enabled
SAR_ADC_10BIT_STDBY.MCR.B.PWDN = 1; // SAR ADC 0 automatic power
                                    // up by SSWU during stand-by

//ADC_STANDBY_CH0 = Internal Channel 82:
SAR_ADC_10BIT_STDBY.WTHRHLRN[0].B.THRH = 0x333; // select high THRHLR0
treshold = 4V
SAR_ADC_10BIT_STDBY.ICWSELR11.B.WSEL_CH82 = 0;  // select THRHLR0 treshold
for CH88
SAR_ADC_10BIT_STDBY.ICWENR2.B.WEN_CH82 = 1;  // enable watchdog for CH82
SAR_ADC_10BIT_STDBY.WTIMR.B.MSKWDG0H = 1;   // enable high THRHLR0 treshold
interrupt

----------------------------
STANDBY configuration
----------------------------

PMCDIG.MISC_CTRL_REG.B.LPRCREG_ENB = 0;    // Enable LPRC in running modes

----------------------------
API/RTC configuration
----------------------------

RTC_API.RTCC.R = 0x80009001;    // Counter Enabled, API Enabled, LPRC
prescaled by 8 @128KHz used, Trigger enabled
RTC_API.APIVAL.R = 0x00001000;  // API period =32.25msec
```

Caution: For SSWU, ADCSAR must be used in CTU_TRIGGER mode.

11.7.2.3 Activate SSWU sequence

Once all previous registers configuration have been configured, it needs just to perform STANDBY Mode entering in oder to get the desired scenario.

```
//Mode Entry Module (MC_ME): Enter STANDBY Mode
MC_ME.ME_STANDBY0_MC.IRCON.B = 0; /* Switch off IRCOSC during standby */
MC_ME.MCTL.R = 0xD0005AF0;       /*! Write Mode and Key | MC_ME.MCTL */
MC_ME.MCTL.R = 0xD000A50F;  /*! Write Mode and Key inverted | MC_ME.MCTL */
```

12 Security

All SPC58 family devices have a comprehensive set of customer-configurable security features designed to protect code and data from unauthorized access. Some security features are available in all device configurations while other more advanced security features are not available in all device configurations. These more advanced features require more than simply being turned on or off; they require significant involvement for implementation. Consequently, they provide an important opportunity to define the security level of the device.

12.1 Basic security

All SPC58xHx devices have the following basic set of security features.

- Device security feature based on the life cycle model with code and data access progressively more restricted as device matures through defined life cycle steps
- Memory security features:
  - NVM censorship support, password protection, one-time-programmable (OTP) flash memory areas, Flash erase counter and tamper detection
  - SRAM and caches initialized to a constant value after reset (power-on reset, when in a test mode, when not booting from internal flash memory); MBIST functionality used in case of power-on and destructive resets to initialize RAMs selected via configuration in UTEST flash; BAF software routines to initialize RAMs when not booting from internal flash memory
- Monitoring of operating conditions
- Unique ID for each device: each SPC58xHx device has a unique identification number stored in an OTP flash memory area which can be read by any of the cores on the device
- Secure watchdog timer
- Debugger access control

12.2 Advanced security

Depending on the device configuration, the following features are available:

- Customer programmable Hardware Security Module (HSM): a dedicated security subsystem that includes a processor core, dedicated SRAM, an encryption module, and exclusive access to secure areas of device flash memory; HSM runs code independently from the main device processor cores and can be used to implement advanced security and monitoring functions
- Advanced debugger access control
- Boot modes:
  - Trusted/secure boot support
  - Handshake with BAF supported

12.3 Detailed security information

Details of most of the SPC58xHx security features are published in a separate *SPC58xHx Microcontroller Security Reference Manual*, which is only available to qualified customers.

13 Debug and Trace

This chapter discusses the device-specific information for the debug modules. This device implements standard 1149.1/1149.7 compatible JTAG interface which is used to connect with an external JTAG tool using a low frequency clock interface. All standards used have freely available specifications for tool developers.

13.1 Core debug support

Internal debug support in the e200z425n3 cores allows for software and hardware debug by providing debug functions, such as instruction and data breakpoints and program trace modes. The cores have the capability of exiting reset halted in debug mode, such that no code runs. This allows debuggers to perform operations such as edit of overlay memory prior to user code execution.

For details, refer to *Chapter 65: e200z4256 Core Debug Support*.

13.2 Run control and memory access

Run control is any operation required to control device operation. Run control includes starting and stopping the processor's execution of code, as well as accessing memory while the device is stopped to download code. The Debug and Calibration Interface (DCI) provides the central run control including cross-triggering of breakpoint conditions. This DCI provides support for the IEEE 1149.1 JTAG standard with the JTAG Controller (JTAGC) as well as the IEEE 1149.7 standard with the Compact JTAG (CJTAG) module. The JTAG interface supports both Boundary Scan and Debug modes. It is based on the IEEE 1149.1 and IEEE 1149.7 standards. The JTAG Controller (JTAGC) operates in the standard IEEE 1149.1 5-wire interface. The JTAGC can either be fed directly from the JTAG pins or the CJTAG module, which supports the IEEE 1149.7 standard.

The Sequence Processing Unit (SPU) provides cross-triggering of events from the device. The SPU can access some of the DCI run control features since it can control the $\overline{\text{EVTO}}$ pins and monitor the $\overline{\text{EVTI}}$ pins. Furthermore, the SPU can use system triggers to cause many different types of actions, including triggering a breakpoint cross-trigger (managed by the DCI).

Table 177. Reference links to related information

Related module	Reference
Production Device Debug and Calibration Interface (DCI)	*Chapter 66: Debug and Calibration Interface (DCI)*
JTAG Controller (JTAGC)	*Chapter 67: JTAG Controller (JTAGC)*
IEEE 1149.7 Compact JTAG Test Access Port Controller (CJTAG)	*Chapter 68: IEEE 1149.7 Compact JTAG Test Access Port Controller (CJTAG)*
JTAG Data Communication (JDC)	*Chapter 69: JTAG Data Communication (JDC)*
Sequence Processing Unit (SPU)	*Chapter 70: Sequence Processing Unit (SPU)*

13.2.1 Debug and Calibration Interface (DCI)

The Debug and Calibration Interface (DCI) module provides debug features. The DCI module includes the device JTAG Controller and the IEEE 1149.7 interface. The DCI provides the following features:

- Debug mode enable control for connected tools or software
- Port-sharing logic to allow the 5-pin debug port to be shared between the JTAG
- IEEE 1149.1 and 1149.7 controllers
- Debug break and cross-triggering control
- Synchronous restart control for all the CPUs when exiting debug mode
- Tool hot plug capability
- Security access control
- Simultaneous operation for debug features

The DCI sends and receives the $\overline{\text{EVTI}}$[1:0] and $\overline{\text{EVTO}}$[1:0] signals to/from the cores and other modules. *Table 178* summarizes the sources and destinations of $\overline{\text{EVTI}}$, $\overline{\text{EVTO}}$, and related signals for the device. For example, $\overline{\text{EVTI}}$[0] are outputs of the JTAGM and SPU, and inputs to the Cores, HSM and NXMC.

Table 178. DCI signals

Signal	Cores	HSM	NXMC	NPC	JTAGM	SPU	DTS
$\overline{\text{EVTI}}$[0]	I	I	I	—	O	I/O	—
$\overline{\text{EVTI}}$[1]	—	—	—	—	O	I/O	—
$\overline{\text{EVTO}}$[0]	O	O	O	—	I	I/O	—
$\overline{\text{EVTO}}$[1]	—	—	—	—	I	I/O	O
Core debug event	I	—	—	—	—	—	—
DCI cross triggering	O	—	—	—	—	—	—

The DCI sends the system debug signal, ipg_debug, to the following modules. For details regarding module functionality during system debug, refer to the individual module chapter.

- CAN
- DSPI
- eDMA
- FCCU
- I2C
- NXMC
- PIT
- PSI5
- SARADC
- SSCM
- STM
- SWT

DCI EVTx Pin Multiplexing Control Register (DCI_PINCR)

The DCI EVTx pin multiplexing control register (DCI_PINCR) is described below. The EVTI and EVTO functions share the same set of possible pins. If this register is written to enable both EVTI and EVTO on the same pin, the EVTI function is selected, although this type of programming should be avoided. Programming the EVTI fields to select EVTI[0] or EVTI[1] inputs to come from more than one pin is considered a programming error and no pin is enabled.

	0	1	2	3	4	5	6	7
R/W	Reserved							
Reset	0	0	0	0	0	0	0	0

	8	9	10	11	12	13	14	15
R/W	Reserved							
Reset	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23
R/W	Reserved							
Reset	0	0	0	0	0	0	0	0

	24	25	26	27	28	29	30	31
R/W	PINCR3		PINCR2		PINCR1		PINCR0	
Reset	0	0	0	0	0	0	0	0

	32	33	34	35	36	37	38	39
R/W	Reserved	RDY_B	MSEOB1A	MSEOB1B	MSEOB0A	MSEOB0B	MCKOA	MCKOB
Reset	0	0	0	0	0	0	0	0

	40	41	42	43	44	45	46	47
R/W	MDO11A	MDO11B	MDO10A	MDO10B	MDO9A	MDO9B	MDO8A	MDO8B
Reset	0	0	0	0	0	0	0	0

	48	49	50	51	52	53	54	55
R/W	MDO7A	MDO7B	MDO6A	MDO6B	MDO5A	MDO5B	MDO4A	MDO4B
Reset	0	0	0	0	0	0	0	0

	56	57	58	59	60	61	62	63
R/W	MDO3A	MDO3B	MDO2A	MDO2B	MDO1A	MDO1B	MDO0A	MDO0B
Reset	0	0	0	0	0	0	0	0

Figure 103. DCI EVTx pin multiplexing control register (DCI_PINCR)

Table 179. DCI_PINCR register field descriptions

Field	Description
0:23	Reserved
24:25 PINCR3	00 No client is selected 01 SDMMC is selected for NPC and SPU 10 No client is selected 11 No client is selected
26:27 PINCR2	00 No client is selected 01 Ethernet_1 is selected for NPC and SPU 10 Concentrator1 (Ethernet_0 + Flexray) is selected for NPC and SPU 11 No client is selected
28:29 PINCR1	00 No client is selected 01 eDMA_0 is selected is selected for NPC and SPU 10 No client is selected 11 No client is selected
30:31 PINCR0	00 No client is selected 01 HSM is selected for NPC and SPU 10 eDMA_1 is selected for NPC and SPU 11 No client is selected
32	Reserved
33 RDY_B	RDY_B function on port pin PI[13] (pad 14) 0 Disables RDY_B function on port pin PI[13] (pad 14) to Nexus 1 Enables RDY_B function on port pin PI[13] (pad 14) to Nexus
34 MSEOB1A	MSEOB1 function on port pin PO[4] (pad 228) 0 Disables MSEOB1 function on port pin PO[4] (pad 228) to Nexus 1 Enables MSEOB1 function on port pin PO[4] (pad 228) to Nexus
35 MSEOB1B	MSEOB1 function on port pin PL[11] (pad 187) 0 Disables MSEOB1 function on port pin PL[11] (pad 187) to Nexus 1 Enables MSEOB1 function on port pin PL[11] (pad 187) to Nexus
36 MSEOB0A	MSEOB0 function on port pin PO[3] (pad 227) 0 Disables MSEOB0 function on port pin PO[3] (pad 227) to Nexus 1 Enables MSEOB0 function on port pin PO[3] (pad 227) to Nexus
37 MSEOB0B	MSEOB0 function on port pin PL[9] (pad 185) 0 Disables MSEOB0 function on port pin PL[9] (pad 185) to Nexus 1 Enables MSEOB0 function on port pin PL[9] (pad 185) to Nexus
38 MCKOA	MCKO function on port pin PP[1] (pad 241) 0 Disables MCKO function on port pin PP[1] (pad 241) to Nexus 1 Enables MCKO function on port pin PP[1] (pad 241) to Nexus
39 MCKOB	MCKO function on port pin PJ[8] (pad 152) 0 Disables MCKO function on port pin PJ[8] (pad 152) to Nexus 1 Enables MCKO function on port pin PJ[8] (pad 152) to Nexus
40 MDO11A	MDO11 function on port pin PP[0] (pad 240) 0 Disables MDO11 function on port pin PP[0] (pad 240) to Nexus 1 Enables MDO11 function on port pin PP[0] (pad 240) to Nexus

Table 179. DCI_PINCR register field descriptions (continued)

Field	Description
41 MDO11B	MDO11 function on port pin PJ[6] (pad 150) 0 Disables MDO11 function on port pin PJ[6] (pad 150) to Nexus 1 Enables MDO11 function on port pin PJ[6] (pad 150) to Nexus
42 MDO10A	MDO10 function on port pin PO[15] (pad 239) 0 Disables MDO10 function on port pin PO[15] (pad 239) to Nexus 1 Enables MDO10 function on port pin PO[15] (pad 239) to Nexus
43 MDO10B	MDO10 function on port pin PM[10] (pad 202) 0 Disables MDO10 function on port pin PM[10] (pad 202) to Nexus 1 Enables MDO10 function on port pin PM[10] (pad 202) to Nexus
44 MDO9A	MDO9 function on port pin PO[14] (pad 238) 0 Disables MDO9 function on port pin PO[14] (pad 238) to Nexus 1 Enables MDO9 function on port pin PO[14] (pad 238) to Nexus
45 MDO9B	MDO9 function on port pin PF[5] (pad 85) 0 Disables MDO9 function on port pin PF[5] (pad 85) to Nexus 1 Enables MDO9 function on port pin PF[5] (pad 85) to Nexus
46 MDO8A	MDO8 function on port pin PO[13] (pad 237) 0 Disables MDO8 function on port pin PO[13] (pad 237) to Nexus 1 Enables MDO8 function on port pin PO[13] (pad 237) to Nexus
47 MDO8B	MDO8 function on port pin PF[4] (pad 84) 0 Disables MDO8 function on port pin PF[4] (pad 84) to Nexus 1 Enables MDO8 function on port pin PF[4] (pad 84) to Nexus
48 MDO7A	MDO7 function on port pin PO[12] (pad 236) 0 Disables MDO7 function on port pin PO[12] (pad 236) to Nexus 1 Enables MDO7 function on port pin PO[12] (pad 236) to Nexus
49 MDO7B	MDO7 function on port pin PH[15] (pad 127) 0 Disables MDO7 function on port pin PH[15] (pad 127) to Nexus 1 Enables MDO7 function on port pin PH[15] (pad 127) to Nexus
50 MDO6A	MDO6 function on port pin PO[11] (pad 235) 0 Disables MDO6 function on port pin PO[11] (pad 235) to Nexus 1 Enables MDO6 function on port pin PO[11] (pad 235) to Nexus
51 MDO6B	MDO6 function on port pin PJ[7] (pad 151) 0 Disables MDO6 function on port pin PJ[7] (pad 151) to Nexus 1 Enables MDO6 function on port pin PJ[7] (pad 151) to Nexus
52 MDO5A	MDO5 function on port pin PO[10] (pad 234) 0 Disables MDO5 function on port pin PO[10] (pad 234) to Nexus 1 Enables MDO5 function on port pin PO[10] (pad 234) to Nexus
53 MDO5B	MDO5 function on port pin PD[3] (pad 51) 0 Disables MDO5 function on port pin PD[3] (pad 51) to Nexus 1 Enables MDO5 function on port pin PD[3] (pad 51) to Nexus

Table 179. DCI_PINCR register field descriptions (continued)

Field	Description
54 MDO4A	MDO4 function on port pin PO[9] (pad 233) 0 Disables MDO4 function on port pin PO[9] (pad 233) to Nexus 1 Enables MDO4 function on port pin PO[9] (pad 233) to Nexus
55 MDO4B	MDO4 function on port pin PL[14] (pad 190) 0 Disables MDO4 function on port pin PL[14] (pad 190) to Nexus 1 Enables MDO4 function on port pin PL[14] (pad 190) to Nexus
56 MDO3A	MDO3 function on port pin PO[8] (pad 232) 0 Disables MDO3 function on port pin PO[8] (pad 232) to Nexus 1 Enables MDO3 function on port pin PO[8] (pad 232) to Nexus
57 MDO3B	MDO3 function on port pin PL[15] (pad 191) 0 Disables MDO3 function on port pin PL[15] (pad 191) to Nexus 1 Enables MDO3 function on port pin PL[15] (pad 191) to Nexus
58 MDO2A	MDO2 function on port pin PO[7] (pad 231) 0 Disables MDO2 function on port pin PO[7] (pad 231) to Nexus 1 Enables MDO2 function on port pin PO[7] (pad 231) to Nexus
59 MDO2B	MDO2 function on port pin PL[13] (pad 189) 0 Disables MDO2 function on port pin PL[13] (pad 189) to Nexus 1 Enables MDO2 function on port pin PL[13] (pad 189) to Nexus
60 MDO1A	MDO1 function on port pin PO[6] (pad 230) 0 Disables MDO1 function on port pin PO[6] (pad 230) to Nexus 1 Enables MDO1 function on port pin PO[6] (pad 230) to Nexus
61 MDO1B	MDO1 function on port pin PL[12] (pad 188) 0 Disables MDO1 function on port pin PL[12] (pad 188) to Nexus 1 Enables MDO1 function on port pin PL[12] (pad 188) to Nexus
62 MDO0A	MDO0 function on port pin P0[5] (pad 229) 0 Disables MDO0 function on port pin P0[5] (pad 229) to Nexus 1 Enables MDO0 function on port pin P0[5] (pad 229) to Nexus
63 MDO0B	MDO0 function on port pin PL[10] (pad 186) 0 Disables MDO0 function on port pin PL[10] (pad 186) to Nexus 1 Enables MDO0 function on port pin PL[10] (pad 186) to Nexus

13.2.2 JTAG Controller (JTAGC)

The JTAGC block provides the means to test chip functionality and connectivity while remaining transparent to system logic when not in test mode. Testing is performed via a boundary scan technique, as defined in the IEEE 1149.1-2001 standard. All data input to and output from the JTAGC block is communicated in serial format. All Nexus debug registers are accessed and configured via the JTAG Controller.

13.2.3 Compact JTAG (CJTAG)

The CJTAG module implements parts of the IEEE 1149.7 standard for test and debug capabilities.

13.2.4 JTAG Data Communication (JDC)

The JTAG Data Communication (JDC) module allows both JTAG and software access to two registers. These two registers are the challenge/response password authorization registers used by the Hardware Security Module (HSM).

13.2.5 Sequence Processing Unit (SPU)

The Sequence Processing Unit (SPU) provides on-device logic analyzer trigger functions, such as performance monitoring, by using internal device signals as trigger sources. Performance monitor functions are available at both the system and CPU level. Complex trigger and system performance monitor functions are implemented in the SPU module. System-level performance monitor functions are integrated into the SPU complex trigger logic, thus allowing the counting and timing of any debug trigger combinations supported by the SPU.

Various clients generate watchpoints and other triggers when operating in Debug mode. The SPU collects these triggers and uses them as conditions for programmable sequences of states and resultant actions. The SPU provides the capability to create complex debug triggers. By configuring each of the events to trigger specific actions, it achieves complex logic-analyzer-like behavior, providing vital real-time visibility and the ability to debug system activities.

13.2.5.1 SPU Level1 Input Mux Configuration registers

This section describes the SPU muxing for a specific device. This information is copied to the Debug and Trace Chapter of the corresponding Reference Manual.

The SPU Level1 Mux inputs for the L1SELn registers (where n = 0–7) are described in the following tables. The L1SEL0 register fields are described in the following table.

Table 180. L1SEL0 register field descriptions

Field	Description
MUX 0	000 CPU0 instruction address compare 1 (watchpoint 0) 001 CPU1 instruction address compare 1 (watchpoint 0) 010 CPU2 instruction address compare 1 (watchpoint 0) 011 Reserved 100 Reserved 101 Reserved 110 CPU0 debug event input 1 (watchpoint 10) 111 CPU0 debug event output 2 (watchpoint 20)
MUX 1	000 CPU0 instruction address compare 2 (watchpoint 1) 001 CPU1 instruction address compare 2 (watchpoint 1) 010 CPU2 instruction address compare 2 (watchpoint 1) 011 Reserved 100 Reserved 101 Reserved 110 CPU1 debug event input 1 (watchpoint 10) 111 CPU1 debug event output 2 (watchpoint 20)

Table 180. L1SEL0 register field descriptions (continued)

Field	Description
MUX 2	000 CPU0 instruction address compare 3 (watchpoint 2) 001 CPU1 instruction address compare 3 (watchpoint 2) 010 CPU2 instruction address compare 3 (watchpoint 2) 011 Reserved 100 Reserved 101 Reserved 110 CPU2 debug event input 1 (watchpoint 10) 111 CPU2 debug event output 2 (watchpoint 20)
MUX 3	000 CPU0 instruction address compare 4 (watchpoint 3) 001 CPU1 instruction address compare 4 (watchpoint 3) 010 CPU2 instruction address compare 4 (watchpoint 3) 011 Reserved 100 Reserved 101 Reserved 110 Reserved 111 Reserved
MUX 4	000 CPU0 instruction address compare 5 (watchpoint 8) 001 CPU1 instruction address compare 5 (watchpoint 8) 010 CPU2 instruction address compare 5 (watchpoint 8) 011 Reserved 100 Reserved 101 Reserved 110 CPU0 debug event input 2 (watchpoint 11) 111 CPU0 debug event output 3 (watchpoint 21)
MUX 5	000 CPU0 instruction address compare 6 (watchpoint 9) 001 CPU1 instruction address compare 6 (watchpoint 9) 010 CPU2 instruction address compare 6 (watchpoint 9) 011 Reserved 100 Reserved 101 Reserved 110 CPU1 debug event input 2 (watchpoint 11) 111 CPU1 debug event output 3 (watchpoint 21)
MUX 6	000 CPU0 instruction address compare 7 (watchpoint 14) 001 CPU1 instruction address compare 7 (watchpoint 14) 010 CPU2 instruction address compare 7 (watchpoint 14) 011 Reserved 100 Reserved 101 Reserved 110 CPU2 debug event input 2 (watchpoint 11) 111 CPU2 debug event output 3 (watchpoint 21)
MUX 7	000 CPU0 instruction address compare 8 (watchpoint 15) 001 CPU1 instruction address compare 8 (watchpoint 15) 010 CPU2 instruction address compare 8 (watchpoint 15) 011 Reserved 100 Reserved 101 Reserved 110 Reserved 111 Reserved

The L1SEL1 register fields are described in the following table.

Table 181. L1SEL1 register field descriptions

Field	Description
MUX 8	000 CPU0 instruction address compare 1 (watchpoint 0) 001 CPU1 instruction address compare 1 (watchpoint 0) 010 CPU2 instruction address compare 1 (watchpoint 0) 011 Reserved 100 Reserved 101 Reserved 110 CPU0 debug event output 0 (watchpoint 12) 111 Reserved
MUX 9	000 CPU0 instruction address compare 2 (watchpoint 1) 001 CPU1 instruction address compare 2 (watchpoint 1) 010 CPU2 instruction address compare 2 (watchpoint 1) 011 Reserved 100 Reserved 101 Reserved 110 CPU1 debug event output 0 (watchpoint 12) 111 Reserved
MUX 10	000 CPU0 instruction address compare 3 (watchpoint 2) 001 CPU1 instruction address compare 3 (watchpoint 2) 010 CPU2 instruction address compare 3 (watchpoint 2) 011 Reserved 100 Reserved 101 Reserved 110 CPU2 debug event output 0 (watchpoint 12) 111 Reserved
MUX 11	000 CPU0 instruction address compare 4 (watchpoint 3) 001 CPU1 instruction address compare 4 (watchpoint 3) 010 CPU2 instruction address compare 4 (watchpoint 3) 011 Reserved 100 Reserved 101 Reserved 110 Reserved 111 Reserved
MUX 12	000 CPU0 instruction address compare 5 (watchpoint 8) 001 CPU1 instruction address compare 5 (watchpoint 8) 010 CPU2 instruction address compare 5 (watchpoint 8) 011 Reserved 100 Reserved 101 Reserved 110 CPU0 debug event output 1 (watchpoint 13) 111 Reserved
MUX 13	000 CPU0 instruction address compare 6 (watchpoint 9) 001 CPU1 instruction address compare 6 (watchpoint 9) 010 CPU2 instruction address compare 6 (watchpoint 9) 011 Reserved 100 Reserved 101 Reserved 110 CPU1 debug event output 1 (watchpoint 13) 111 Reserved

Table 181. L1SEL1 register field descriptions (continued)

Field	Description
MUX 14	000 CPU0 instruction address compare 7 (watchpoint 14) 001 CPU1 instruction address compare 7 (watchpoint 14) 010 CPU2 instruction address compare 7 (watchpoint 14) 011 Reserved 100 Reserved 101 Reserved 110 CPU2 debug event output 1 (watchpoint 13) 111 Reserved
MUX 15	000 CPU0 instruction address compare 8 (watchpoint 15) 001 CPU1 instruction address compare 8 (watchpoint 15) 010 CPU2 instruction address compare 8 (watchpoint 15) 011 Reserved 100 Reserved 101 Reserved 110 Reserved 111 Reserved

The L1SEL2 register fields are described in the following table.

Table 182. L1SEL2 register field descriptions

Field	Description
MUX16	000 CPU0 data address compare 1 (watchpoint 4) 001 CPU1 data address compare 1 (watchpoint 4) 010 CPU2 data address compare 1 (watchpoint 4) 011 Reserved 100 CPU0 write to L1CSR0 101 Reserved 110 Reserved 111 Reserved
MUX 17	000 CPU0 data address compare 2 (watchpoint 5) 001 CPU1 data address compare 2 (watchpoint 5) 010 CPU2 data address compare 2 (watchpoint 5) 011 Reserved 100 CPU0 write to L1CSR1 101 Reserved 110 Reserved 111 Reserved
MUX 18	000 CPU0 data address compare 3 (watchpoint 6) 001 CPU1 data address compare 3 (watchpoint 6) 010 CPU2 data address compare 3 (watchpoint 6) 011 Reserved 100 CPU0 write to E2ECTL0 101 Reserved 110 Reserved 111 Reserved

Table 182. L1SEL2 register field descriptions (continued)

Field	Description
MUX 19	000 CPU0 data address compare 4 (watchpoint 7) 001 CPU1 data address compare 4 (watchpoint 7) 010 CPU2 data address compare 4 (watchpoint 7) 011 Reserved 100 CPU0 write to DMEMCTL0 101 Reserved 110 Reserved 111 Reserved
MUX 20	000 CPU0 data address compare 1 (watchpoint 4) 001 CPU1 data address compare 1 (watchpoint 4) 010 CPU2 data address compare 1 (watchpoint 4) 011 Reserved 100 CPU0 write to IMEMCTL0 101 Reserved 110 CPU2 write to L1CSR0 111 Reserved
MUX 21	000 CPU0 data address compare 2 (watchpoint 5) 001 CPU1 data address compare 2 (watchpoint 5) 010 CPU2 data address compare 2 (watchpoint 5) 011 Reserved 100 CPU0 write to HID0 101 CPU1 write to MSR 110 CPU2 write to L1CSR1 111 Reserved
MUX 22	000 CPU0 data address compare 3 (watchpoint 6) 001 CPU1 data address compare 3 (watchpoint 6) 010 CPU2 data address compare 3 (watchpoint 6) 011 Reserved 100 CPU0 write to HID1 101 CPU1 write to IVPR 110 CPU2 write to E2ECTL0 111 Reserved
MUX 23	000 CPU0 data address compare 4 (watchpoint 7) 001 CPU1 data address compare 4 (watchpoint 7) 010 CPU2 data address compare 4 (watchpoint 7) 011 Reserved 100 CPU0 write to BUCSR 101 CPU1 write to SPEFSCR 110 CPU2 write to DMEMCTL0 111 Reserved

The L1SEL3 register fields are described in the following table:

Table 183. L1SEL3 register field descriptions

Field	Description
MUX 24	000 CPU0 data address compare 1 (watchpoint 4) 001 CPU1 data address compare 1 (watchpoint 4) 010 CPU2 data address compare 1 (watchpoint 4) 011 Reserved 100 CPU0 write to SPEFSCR 101 CPU1 write to BUCSR 110 CPU2 write to IMEMCTL0 111 Reserved
MUX 25	000 CPU0 data address compare 2 (watchpoint 5) 001 CPU1 data address compare 2 (watchpoint 5) 010 CPU2 data address compare 2 (watchpoint 5) 011 Reserved 100 CPU0 write to IVPR 101 CPU1 write to HID1 110 CPU2 write to HID0 111 Reserved
MUX 26	000 CPU0 data address compare 3 (watchpoint 6) 001 CPU1 data address compare 3 (watchpoint 6) 010 CPU2 data address compare 3 (watchpoint 6) 011 Reserved 100 CPU0 write to MSR 101 CPU1 write to HID0 110 CPU2 write to HID1 111 Reserved
MUX 27	000 CPU0 data address compare 4 (watchpoint 7) 001 CPU1 data address compare 4 (watchpoint 7) 010 CPU2 data address compare 4 (watchpoint 7) 011 Reserved 100 Reserved 101 CPU1 write to IMEMCTL0 110 CPU2 write to BUCSR 111 Reserved
MUX 28	000 CPU0 data address compare 1 (watchpoint 4) 001 CPU1 data address compare 1 (watchpoint 4) 010 CPU2 data address compare 1 (watchpoint 4) 011 Reserved 100 Reserved 101 CPU1 write to DMEMCTL0 110 CPU2 write to SPEFSCR 111 Reserved
MUX 29	000 CPU0 data address compare 2 (watchpoint 5) 001 CPU1 data address compare 2 (watchpoint 5) 010 CPU2 data address compare 2 (watchpoint 5) 011 Reserved 100 Reserved 101 CPU1 write to E2ECTL0 110 CPU2 write to IVPR 111 Reserved

Table 183. L1SEL3 register field descriptions (continued)

Field	Description
MUX 30	000 CPU0 data address compare 3 (watchpoint 6) 001 CPU1 data address compare 3 (watchpoint 6) 010 CPU2 data address compare 3 (watchpoint 6) 011 Reserved 100 Reserved 101 CPU1 write to L1CSR1 110 CPU2 write to MSR 111 Reserved
MUX 31	000 CPU0 data address compare 4 (watchpoint 7) 001 CPU1 data address compare 4 (watchpoint 7) 010 CPU2 data address compare 4 (watchpoint 7) 011 Reserved 100 Reserved 101 CPU1 write to L1CSR0 110 Reserved 111 Reserved

The L1SEL4 register fields are described in the following table.

Table 184. L1SEL4 register field descriptions

Field	Description
MUX 32	000 CPU0 performance monitor counter 0 (watchpoint 23) 001 CPU1 performance monitor counter 0 (watchpoint 23) 010 CPU0 memory protection unit (watchpoint 27) 011 NXMC3 watchpoint 0 100 Reserved 101 Reserved 110 Production device NAR full 111 Reserved
MUX 33	000 CPU0 performance monitor counter 1 (watchpoint 24) 001 CPU1 performance monitor counter 1 (watchpoint 24) 010 CPU1 memory protection unit (watchpoint 27) 011 NXMC3 watchpoint 1 100 Reserved 101 Reserved 110 Production device NAR partial full 111 Reserved
MUX 34	000 CPU0 performance monitor counter 2 (watchpoint 25) 001 CPU1 performance monitor counter 2 (watchpoint 25) 010 CPU2 memory protection unit (watchpoint 27) 011 NXMC3 watchpoint 2 100 Reserved 101 Reserved 110 Reserved 111 Reserved

Table 184. L1SEL4 register field descriptions (continued)

Field	Description
MUX 35	000 CPU0 performance monitor counter 3 (watchpoint 26) 001 CPU1 performance monitor counter 3 (watchpoint 26) 010 Reserved 011 NXMC3 watchpoint 3 100 Reserved 101 Reserved 110 Reserved 111 Reserved
MUX 36	000 CPU2 performance monitor counter 0 (watchpoint 23) 001 Reserved 010 CPU0 performance monitor event input (watchpoint 22) 011 NXMC3 watchpoint 4 100 Reserved 101 Reserved 110 Reserved 111 Reserved
MUX 37	000 CPU2 performance monitor counter 1 (watchpoint 24) 001 Reserved 010 CPU1 performance monitor event input (watchpoint 22) 011 NXMC3 watchpoint 5 100 NXMC1 watchpoint 7 101 Reserved 110 Reserved 111 Reserved
MUX 38	000 CPU2 performance monitor counter 2 (watchpoint 25) 001 Reserved 010 CPU2 performance monitor event input (watchpoint 22) 011 NXMC3 watchpoint 6 100 Reserved 101 Reserved 110 Reserved 111 Reserved
MUX 39	000 CPU2 performance monitor counter 3 (watchpoint 26) 001 Reserved 010 Reserved 011 NXMC3 watchpoint 7 100 Reserved 101 Reserved 110 Reserved 111 Reserved

The L1SEL5 register fields are described in the following table.

Table 185. L1SEL5 register field descriptions

Field	Description
MUX 40	000 CPU0 interrupt (watchpoint 16) 001 CPU0 critical interrupt (watchpoint 18) 010 CPU0 data trace control range 1 (watchpoint 29) 011 NXMC2 watchpoint 0 100 NXMC4 watchpoint 0 101 Reserved 110 SPU counter event 0 111 Reserved
MUX 41	000 CPU1 interrupt (watchpoint 16) 001 CPU1 critical interrupt (watchpoint 18) 010 CPU1 data trace control range 1 (watchpoint 29) 011 NXMC2 watchpoint 1 100 NXMC4 watchpoint 1 101 Reserved 110 SPU counter event 1 111 Reserved
MUX 42	000 CPU2 interrupt (watchpoint 16) 001 CPU2 critical interrupt (watchpoint 18) 010 CPU2 data trace control range 1 (watchpoint 29) 011 NXMC2 watchpoint 2 100 NXMC4 watchpoint 2 101 Reserved 110 SPU counter event 2 111 Reserved
MUX43	000 Reserved 001 Reserved 010 Reserved 011 NXMC2 watchpoint 3 100 NXMC4 watchpoint 3 101 Reserved 110 SPU counter event 3 111 Reserved
MUX 44	000 CPU0 return (watchpoint 17) 001 CPU0 critical return (watchpoint 19) 010 CPU0 data trace control range 2 (watchpoint 30) 011 NXMC2 watchpoint 4 100 NXMC4 watchpoint 4 101 Reserved 110 SPU counter event 4 111 Reserved
MUX 45	000 CPU1 return (watchpoint 17) 001 CPU1 critical return (watchpoint 19) 010 CPU1 data trace control range 2 (watchpoint 30) 011 NXMC2 watchpoint 5 100 NXMC4 watchpoint 5 101 Reserved 110 SPU counter event 5 111 Reserved

Table 185. L1SEL5 register field descriptions (continued)

Field	Description
MUX 46	000 CPU2 return (watchpoint 17) 001 CPU2 critical return (watchpoint 19) 010 CPU2 data trace control range 2 (watchpoint 30) 011 NXMC2 watchpoint 6 100 NXMC4 watchpoint 6 101 Reserved 110 SPU counter event 6 111 Reserved
MUX 47	000 Reserved 001 Reserved 010 Reserved 011 NXMC2 watchpoint 7 100 NXMC4 watchpoint 7 101 Reserved 110 SPU counter event 7 111 Reserved

The L1SEL6 register fields are described in the following table.

Table 186. L1SEL6 register field descriptions

Field	Description
MUX 48	000 CPU0 context load (using e_lmvsprw instruction) 001 CPU0 context restore (using e_stmvsprw instruction) 010 CPU0 data trace control range 3 (watchpoint 31) 011 NXMC0 watchpoint 0 100 Reserved 101 Reserved 110 SPU counter event 8 111 Reserved
MUX 49	000 CPU1 context load (using e_lmvsprw instruction) 001 CPU1 context restore (using e_stmvsprw instruction) 010 CPU1 data trace control range 3 (watchpoint 31) 011 NXMC0 watchpoint 1 100 Reserved 101 Reserved 110 SPU counter event 9 111 Reserved
MUX 50	000 CPU2 context load (using e_lmvsprw instruction) 001 CPU2 context restore (using e_stmvsprw instruction) 010 CPU2 data trace control range 3 (watchpoint 31) 011 NXMC0 watchpoint 2 100 Reserved 101 Reserved 110 SPU counter event 10 111 Reserved

Table 186. L1SEL6 register field descriptions (continued)

Field	Description
MUX 51	000 Reserved 001 Reserved 010 Reserved 011 NXMC0 watchpoint 3 100 Reserved 101 Reserved 110 SPU counter event 11 111 Reserved
MUX 52	000 CPU0 interrupt current priority match to C0PIS 001 CPU0 write to ME bits of MSR 010 Reserved 011 NXMC0 watchpoint 4 100 Reserved 101 Reserved 110 SPU counter event 12 111 Reserved
MUX 53	000 CPU1 interrupt current priority match to C1PIS 001 CPU1 write to ME bits of MSR 010 Reserved 011 NXMC0 watchpoint 5 100 Reserved 101 Reserved 110 SPU counter event 13 111 Reserved
MUX 54	000 CPU2 interrupt current priority match to C2PIS 001 CPU2 write to ME bits of MSR 010 Reserved 011 NXMC0 watchpoint 6 100 Reserved 101 Reserved 110 SPU counter event 14 111 Reserved
MUX 55	000 Reserved 001 Reserved 010 Reserved 011 NXMC0 watchpoint 7 100 Reserved 101 Reserved 110 SPU counter event 15 111 Reserved

The L1SEL7 register fields are described in the following table.

Table 187. L1SEL7 register field descriptions

Field	Description
MUX 56	000 CPU0 write to EE bits of MSR 001 CPU0 write to CE bits of MSR 010 NXMC1 watchpoint 0 011 Reserved 100 Reserved 101 Reserved 110 Reserved 111 DCI EVTI0
MUX 57	000 CPU1 write to EE bits of MSR 001 CPU1 write to CE bits of MSR 010 NXMC1 watchpoint 1 011 Reserved 100 Reserved 101 Reserved 110 Reserved 111 DCI EVTI1
MUX 58	000 CPU2 write to EE bits of MSR 001 CPU2 write to CE bits of MSR 010 NXMC1 watchpoint2 011 Reserved 100 Reserved 101 Reserved 110 Reserved 111 DCI EVTO0
MUX 59	000 Reserved 001 Reserved 010 NXMC1 watchpoint 3 011 Reserved 100 Reserved 101 Reserved 110 Reserved 111 DCI EVTO1
MUX 60	000 CPU0 processor exception vector match to C0PEVP 001 CPU0 write to DE bits of MSR 010 NXMC1 watchpoint 4 011 Reserved 100 Reserved 101 Reserved 110 Reserved 111 DCI system halt
MUX 61	000 CPU1 processor exception vector match to C1PEVP 001 CPU1 write to DE bits of MSR 010 NXMC1 watchpoint 5 011 Reserved 100 Reserved 101 Reserved 110 Reserved 111 Reserved

Table 187. L1SEL7 register field descriptions (continued)

Field	Description
MUX 62	000 CPU2 processor exception vector match to C2PEVP 001 CPU2 write to DE bits of MSR 010 NXMC1 watchpoint 6 011 Reserved 100 Reserved 101 Reserved 110 Reserved 111 Reserved
MUX 63	000 Reserved 001 Reserved 010 Reserved 011 Reserved 100 Reserved 101 Reserved 110 Reserved 111 Reserved

13.2.6 JTAG Master (JTAGM)

The JTAG Master (JTAGM) acts as JTAG master inside the device. The module has a parallel interface that can exchange data with another serial communication module or through software.

The data transferred to this module is transformed to produce TCK, TMS, TDI, and TRST outputs and to accept TDO inputs. The module allows these five signals to connect to the JTAGC as if the JTAG data were coming from an external tool. The JTAGM generates all required JTAG scan chains to allow software access to all JTAG-mapped resources.

13.2.7 Development Trigger Semaphore (DTS)

The Development Trigger Semaphore (DTS) module enables software to signal an external tool by driving a persistent (affected only by reset or an external tool) signal on an external device pin. There is a variety of ways that this module can be used, including as a component of an external real-time data acquisition system.

Note: When used as a component of a triggered data-acquisition system, Nexus read/write access is via the JTAG interface of the Nexus debug port and is different than the data acquisition protocol defined in the IEEE-ISTO 5001-2003 or IEEE-ISTO 5001-2011 Nexus standards, which use the Nexus auxiliary port.

13.3 Debug over CAN

As well as supporting debug via JTAG interface, the device supports the use of a CAN interface for debug. This allows debug of application hardware where access to the dedicated JTAG interface signals is not easily available. The debug over CAN mechanism is intended to provide basic debug functionality with some reduction in bandwidth and features compared to the use of the dedicated JTAG interface.

Use of the CAN interface for debug purposes requires the use of some M_CAN, eDMA and JTAGM resources. Some initialization of these resources via software is required, but once this initialization has completed, debug over CAN is possible without any further software overhead.

As the debug over CAN scheme generates internal JTAG messages based on received CAN data, all JTAG clients and included debug resources are accessible. Basic device trace capability is also possible by configuring the device trace hardware to stream to a device overlay/trace RAM, which can be read later using debug over CAN.

The debug over CAN scheme supports the following features:

- Supports operation through CAN_SUB_0_M_CAN_1 or CAN_SUB_0_M_CAN_2 interfaces
  - Makes use of M_CAN debug enhancements
  - Debug message selected by filter configuration SFEC/EFEC=111
- Allows debug of hardware where JTAG access is not available
- Debug traffic carried over application CAN bus
- Debug traffic on CAN coexists with application traffic
- No software overhead after initialization
- flexible selection of CAN identifiers for debug use
- Access to all JTAG debug facilities, includes CPU run control

13.4 Nexus Trace interface

This interface allows Nexus protocol information to be transmitted at high speed.

The trace information can be used to reconstruct events or operations that occurred inside the microcontroller. Nexus supports the transmission, through a single port, of information from multiple trace clients within the MCU. Each Nexus message is tagged with the source client identifier and the type of message. The actual trace information that is available depends on the Nexus client; generally, it can be individually enabled (both the type of message and the client). *Table 188* shows a few examples of Nexus messages. All messages can be enabled to include a timestamp.

Table 188. Nexus message types

Message Type	Description
Program trace	Nexus program trace messages transmit any discontinuities in the program flow, such as branches and interrupts. Multiple types of messages can be generated.
Ownership trace	Ownership trace provides information on process identification changes.
Watchpoint trace	Watchpoint messages are generated any time a watchpoint match occurs in the program or data flow, or as a result of SPU actions. These can be programmed for many types of events within the MCU.
Device identification	The device identification message allows information about the MCU to be transmitted upon startup to allow tools to identify the target system MCU type.
Debug status	Debug status messages provide additional information that may be needed to reconstruct software execution, such as whether the device has entered Debug or Low-power mode.

Table 188. Nexus message types (continued)

Message Type	Description
Data acquisition	Data acquisition messages are an optional feature that allows software control of information to be transmitted.
error	Error messages are transmitted when an error condition occurs, such as internal buffer overflows.


The Nexus blocks do not have memory-mapped registers. The Nexus registers are accessed by the development tool via the JTAG port using a two step process. First, the specific block is selected by loading the corresponding ACCESS_AUX instruction as described in the JTAGC chapter. Next, after the block is selected, the Nexus registers are enabled by loading the enable instruction to the JTAGC Instruction Register (IR). The enable instructions for the different Nexus clients are shown in the following table. After the enable instruction is received, the development tool has access to the Nexus registers of the selected client.

Table 189. Nexus client JTAG enable instructions

Module	Enable instruction	Opcode
Production Die		
Cores	CORE_ENABLE	0x7C (10 bits)
NXMC	NEXUS_ENABLE	0x0 (4 bits)
NPC		
SPU		

All of the internal JTAG modules are accessed through a single JTAG connection to the device.

Figure 104. JTAG hierarchical view



13.4.1 Nexus Port Controller (NPC)

The Nexus Port Controller controls the usage and sharing of the Nexus Auxiliary Port between Nexus clients. The Nexus Auxiliary Port is accessed by:

- The N3 block of the CPU
- The DMA master port NXMC client
- The FlexRay master port NXMC client
- The Ethernet

The NPC is placed in disabled mode upon exit of reset. Access to the NPC registers is enabled when the TAP controller instruction register is loaded with the NEXUS-ENABLE instruction. Once the NPC is enabled, if message transmission via the auxiliary port is desired, a write to the PCR is then required to enable the NPC and select the mode of operation. Asserting MCKO_EN places the NPC in enabled mode and enables MCKO. The frequency of MCKO is selected by writing the MCKO_DIV field. Asserting or negating the FPM bit selects full-port or reduced-port mode, respectively.

13.5 Nexus clients

Nexus supports the transmission of information from multiple trace clients within the device.

Table 190. Reference links to related information

Related module	Reference
e200z4256n3 Nexus Support	*Chapter 75: e200z4256 Nexus 3 module*
Nexus Crossbar Multi-Master Client (NXMC)	*Chapter 76: Nexus Crossbar Multi-Master Client (NXMC)*

13.5.1 e200z425 Nexus 3

The e200z425n3 Nexus 3 module provides real-time development capabilities for e200z4d processors in compliance with the IEEE-ISTO 5001 standard. This module provides development support capabilities without requiring the use of address and data pins for internal visibility.

The development features supported are Program Trace, Data Trace, Watchpoint Messaging, Ownership Trace, Data Acquisition Messaging, and Read/Write Access via the JTAG interface. The Nexus 3 module also supports two Class 4 features: Watchpoint Triggering and Processor Overrun Control.


13.5.2 Nexus Crossbar Multi-master Client (NXMC)

The Nexus Crossbar Multi-master Client (NXMC) module provides real-time trace capabilities in compliance with the IEEE-ISTO Nexus 5001-2011 standard. This module provides development support capabilities for SoCs without requiring address and data pins for internal visibility. A portion of the pin interface is also compliant with the IEEE 1149.1 JTAG standard.

To provide Nexus data trace messaging from bus masters on the master ports of the crossbar (XBAR) that do not inherently have a trace client, a Nexus Crossbar Multi-Master Client (NXMC) monitors traffic into the master port of the XBAR. Five NXMCs are implemented, out of which only two interact with the SPU. Trace messages transmitted over the Nexus interface (or stored in trace memory) include which NXMC generated the message as well as an identifier for the pre-concentrator source of the message. In addition to XBAR bus master trace capability, the NXMC also allows for in-circuit trace capability that can be used to trace the Sequence Processing Unit (SPU) counter values. The two external hardware watchpoint triggers of each NXMC are used to generate timestamps (four in total – two from each NXMC) for events from the SPU.

The following figure shows a block diagram illustrating the NXMC integration.

Figure 105. NXMC integration block diagram



The values of the trace master ID or in-circuit client ID, along with the Nexus message source identifier for the different clients are shown in the following table.

Table 191. NXMC source and master client IDs

Client		Nexus trace source ID (SRC)	Trace master ID or In-circuit trace client ID (MASTER)
In-Circuit Trace	SPU	0b1011 (0xC)	0b0000
Direct master (NXMC0)	Hardware Security Module (HSM) data trace	0b0100 (0x4)	0b1110 (0xE)
Direct master (NXMC1)	eDMA_1 Controller	0b0101 (0x5)	0b1011 (0xB)
Direct master (NXMC2)	eDMA_0 Controller	0b0110 (0x6)	0b0011 (0x3)
Direct master (NXMC4)	Ethernet_1	0b1000 (0x8)	0b1101 (0xD)

Table 191. NXMC source and master client IDs (continued)

Client		Nexus trace source ID (SRC)	Trace master ID or In-circuit trace client ID (MASTER)
XBAR Client 0 Concentrator (NXMC5)	Ethernet_0	0b1001 (0x9)	0b0100 (0x4)
	FlexRay		0b0101 (0x5)
Direct master (NXMC6)	SDMMC	0b1010 (0xA)	0b0110 (0x6)

14 e200z4d Core Complex Overview

The SPC58xHx has four separate cores that perform various computational and control functions. They are organized in three processing channels, one of which with a functional core and a lock step replica.

- The main processing shell consists of 2 processing channels (Main Core_0 and Main Core_2), both of which use an e200z4256n3 core. These two cores are used for general processing functions.
- Only Main Core_2 uses an e200z4246 core (Checker Core_2) as lock step replica. The e200z4246 is a true subset of the e200z4256n3 core. When enabled, the checker core operates in lock step mode with the associated main core executing exactly the same instructions. Thus, the checker core insures that the main core is executing correctly.
- The streaming shell is implemented with an e200z4256n3 core.

This chapter provides overviews of the e200z4256n3, and the e200z4246.

14.1 Overview of the e200z4256n3, e200z4246 cores

The e200z processor family is a set of CPU cores that implement low-cost versions of the Power architecture.

The e200z4256n3, and e200z4246 are dual-issue, 32-bit Power VLE compliant designs with 32-bit general purpose registers (GPRs).

An Embedded Floating-point (EFPU2) APU is provided to support real-time single-precision embedded numeric operations using the general-purpose registers.

The e200z4256n3, and e200z4246 cores implement the VLE (variable-length encoding) ISA, providing improved code density. The VLE ISA is further documented in *PowerISA 2.06*, a separate document. The base *PowerISA 2.06* fixed-length 32-bit instruction set is not directly supported.

The e200z4256n3, e200z4246 processor cores integrate a pair of integer execution units, a branch control unit, instruction fetch unit, load/store unit, and a multi-ported register file capable of sustaining six read and three write operations per clock. Most integer instructions execute in a single clock cycle. Branch target prefetching is performed by the branch unit to allow single-cycle branches in many cases.

A Nexus Class 3+ module is integrated into each e200z4256n3 processor core.

A Memory Protection Unit is integrated in each e200z4256n3, and e200z4246 processor core.

14.2 Features

The following is a list of some of the key features of the e200z4256n3, and e200z4246 processor cores:

- Dual issue, 32-bit *PowerISA 2.06*-VLE compliant CPU
- In-order execution and retirement
- Precise exception handling
- Branch processing unit
  - Dedicated branch address calculation adder
  - Branch target prefetching using BTB
  - Return Address Stack
- Load/store unit
  - 2 cycle load latency
  - Fully pipelined
  - Misaligned access support
- 32-bit General Purpose Register (GPR) file
- Dual AHB 2.v6 64-bit System buses
- Local Instruction and Data Memories (IMEM, DMEM) with shared AHB 2.v6 64-bit slave interface
  - e200z4256n3 core—32 KB IMEM, 64 KB DMEM
  - e200z4246 core does not contain either Instruction or Data MEM
- Memory Protection Unit (MPU) implementing a 24-entry region descriptor table with support for 6 arbitrary-sized instruction memory regions, 12 arbitrary-sized data memory regions, and 6 additional arbitrary-sized instruction or data memory regions
- 2-Way Set Associative Harvard Instruction and Data Cache
  - e200z4256n3 core—16 KB ICache, 8 KB DCache
  - e200z4246 core does not contain either Instruction or Data Cache
- Embedded Floating-point APU (EFPU2) supporting single-precision floating-point operations
- Lightweight Signal Processing (LSP) APU supporting fixed-point multiply/accumulate and integer/fixed point operations using the 32-bit General Purpose Register file.
- Performance Monitor APU supporting execution profiling
- Nexus Class 3-plus Real-time Development Unit
- Power management
  - Low power design with extensive clock gating
  - Power saving modes: doze, nap, sleep, wait
  - Dynamic power management of execution units, caches and Local memories
- Testability
  - Synthesizeable, MuxD scan design
  - ABIST/MBIST for arrays
  - Built-in LBIST unit

14.3 Microarchitecture summary

The e200z4256n3, and e200z4246 processor cores utilize a five stage instruction pipeline with two stages for execution. The Instruction Fetch, Instruction Decode/Register File Read/ EA Calc, Execute 0/ Memory Access0, Execute1/Memory Access1, and Register Writeback stages operate in an overlapped fashion allowing single clock instruction execution for most instructions. *Figure 106* shows a block diagram of the e200z architecture.

The integer execution units each consists of a 32-bit Arithmetic Unit (AU), a Logic Unit (LU), a 32-bit Barrel shifter (Shifter), a Mask-Insertion Unit (MIU), a Condition Register manipulation Unit (CRU), a Count-Leading-Zeros unit (CLZ), and result feed-forward hardware. The integer EU1 also supports hardware division and a 32x32 Hardware Multiplier array.

Most arithmetic and logical operations are executed in a single cycle with the exception of multiply, which is implemented with a pipelined hardware array, and the divide instructions. A Count-Leading-Zeros unit operates in a single clock cycle.


The Instruction Unit contains a PC incrementer and dedicated Branch Address adders to minimize delays during change of flow operations. Sequential prefetching is performed to ensure a supply of instructions into the execution pipeline. Branch target prefetching is performed to accelerate taken branches. Prefetched instructions are placed into an instruction buffer.

Branch target addresses are calculated in parallel with branch instruction decode, resulting in an execution time of two clocks for correctly predicted branches. Conditional branches which are not taken execute in a single clock. Branches with successful BTB target prefetching have an effective execution time of one clock if correctly predicted.

Memory load and store operations are provided for byte, halfword, word (32-bit), and doubleword data with automatic zero or sign extension of byte and halfword load data as well as optional byte reversal of data. These instructions can be pipelined to allow effective single cycle throughput. Load and store multiple word instructions allow low overhead context save and restore operations. The load/store unit contains a dedicated effective address adder to allow effective address generation to be optimized.

The Condition Register unit supports the condition register (CR) and condition register operations defined by the Power architecture. The condition register consists of eight 4-bit fields that reflect the results of certain operations, such as move, integer and floating-point compare, arithmetic, and logical instructions, and provide a mechanism for testing and branching.

Figure 106. e200z block diagram



Vectored and autovectored interrupts are supported by the CPU. Vectored interrupt support is provided to allow multiple interrupt sources to have unique interrupt handlers invoked with no software overhead.

The LSP APU supports vector instructions operating on 16-bit and 32-bit fixed-point data types. The EFPU2 APU supports 32-bit IEEE-754 single-precision floating-point formats and operates in a pipelined fashion. The 32-bit general purpose register file is used for

source and destination operands. There is a unified storage model for scalar single-precision floating-point data types of 32-bits and the normal integer type. Low latency floating-point add, subtract, mixed add/subtract, sum, diff, min, max, multiply, multiply-add, multiply-sub, divide, square root, compare, and conversion operations are provided. Most operations can be pipelined.

14.3.1 Instruction unit features

The features of the e200z4256n3, and e200z4246 Instruction units are:

- 64-bit path to cache supports fetching of two 32-bit instructions per clock
- Instruction buffer holds up to 8 32-bit instructions
- Dedicated PC incrementer supporting instruction prefetches
- Branch unit with dedicated branch address adder and branch lookahead logic (BTB) supporting single cycle execution of successfully predicted branches

14.3.2 Integer unit features

The e200z4256n3, and e200z4246 integer units support single cycle execution of most integer instructions:

- 32-bit AU for arithmetic and comparison operations
- 32-bit LU for logical operations
- 32-bit priority encoder for the count leading zero’s function
- 32-bit single cycle barrel shifter for static shifts and rotates
- 32-bit mask unit for data masking and insertion
- Divider logic for signed and unsigned divide in 4-14 clocks with minimized execution timing (EU1 only)
- Pipelined 32x32 hardware multiplier array supports 32x32->32 multiply with 2 clock latency, 1 clock throughput (EU1 only)

14.3.3 Load/Store unit features

The e200z4256n3, and e200z4246 load/store units support load, store, and the load multiple / store multiple instructions:

- 32-bit effective address adder for data memory address calculations
- Pipelined operation supports throughput of one load or store operation per cycle
- Dedicated 64-bit interface to memory supports saving and restoring of up to two registers per cycle for load multiple and store multiple word instructions and context save/restore instructions

14.3.4 MPU features

The features of the MPU are as follows:

- 24-entry fully-associative Range Table
- Arbitrary range size support from 1 byte to 4 GB
- 8-bit Process Identifier
- Bypass capability for individual access types
- Maskable Address and Process Identifier
- Programmable Memory Attributes
- Entry Invalidation Protection
- Write-Once Option
- Alternate Debug Breakpoint/Watchpoint function

14.3.5 Cache features

The features of the Caches are as follows:

- 2-Way Set Associative Harvard Instruction and Data Caches
  - e200z4256—16 KB ICache, 8 KB DCache
  - e200z4246—No ICache, No DCache
- Writethrough Support
- 8-entry Store Buffer
- Linefill Buffer
- 32-bit address bus plus attributes and control
- Separate uni-directional 64-bit read data bus and 64-bit write data bus
- Supports Way locking
- Supports Write allocation policies
- Supports multi-bit EDC with Correction/Auto-invalidation capability for the I and D caches
- Hardware Debug Cache Invalidate Support for the Data Cache
- Software and Hardware Debug access to cache tag, status and data storage via dedicated control registers

14.3.6 Local memory features

The features of the Local Instruction and Data Memories are as follows:

- Local Instruction and Data Memories (IMEM, DMEM) with shared AHB 2.v6 64-bit slave interface
  - e200z4256n3—32 KB IMEM, 64KB DMEM
  - e200z4246—No IMEM, No DMEM
- Instruction and data memories (IMEM, DMEM) are not duplicated on e200z4246 core.
- Supports zero wait-state access relative to cache hit timings
- Supports multi-bit (SECDED) ECC with correction/scrubbing capability
- 4-entry ECC R-M-W Store Buffer for DMEM
- 32-bit address bus plus attributes and control
- Separate uni-directional 64-bit read data bus and (for DMEM only) 64-bit write data bus

14.3.7 e200z4256n3 system bus features

The features of the e200z4256n3 System Bus interface are as follows:

- Independent instruction and data interfaces
- Advanced microcontroller bus architecture (AMBA) AHB2.v6 protocol
- 32-bit address bus, 64-bit data bus, plus attributes and control
- Data interface provides separate uni-directional 64-bit read and write data buses
- Support for HCLK running at a slower rate than CPU clock

14.3.8 e200z4246 system features

Checker Core_2 is implemented using an e200z4246 core. When enabled, the checker core is used in Lock Step with the main core. The e200z4246 core can only be enabled or disabled by the user. For the SPC58xHx device, the checker core has no system bus and cannot independently execute user code. The core is only used to execute the same instruction stream as the main core.

The e200z4246 core is identical to the e200z4256n3 with five exceptions:

- IMEM memory array is not present
- ICACHE memory array is not present
- DMEM memory array is not present
- DCACHE memory array is not present
- The e200z4246 has a pair of system bus interfaces, which are driven/sampled by the delayed lockstep logic

15 Core (z4256n3) description

15.1 Overview of the Core (z4256n3)

Core (z4256n3) is a dual-issue 32-bit *PowerISA 2.06* VLE compliant design with 32-bit general purpose registers (GPRs). The Core (z4256n3) core implements the VLE (variable-length encoding) ISA, providing improved code density. The VLE ISA is further documented in *PowerISA 2.06*, a separate document.

An Embedded Floating-point (EFPU2) APU is provided to support real-time single-precision floating-point embedded numerics operations using the general-purpose registers.

A Lightweight Signal Processing Extension (LSP) APU is provided to support real-time SIMD fixed point embedded numerics operations using the general-purpose registers. All arithmetic instructions that execute in the core operate on data in the general purpose registers (GPRs). The GPRs support register pairing in order to support vector instructions defined by the LSP APU. These instructions operate on a vector pair of 16-bit or 32-bit data types, and deliver vector and scalar results.

The Core (z4256n3) processor integrates a pair of integer execution units, a branch control unit, instruction fetch unit, load/store unit, and a multi-ported register file capable of sustaining six read and three write operations per clock. Most integer instructions execute in a single clock cycle. Branch target prefetching is performed by the branch unit to allow single-cycle branches in many cases.

Core (z4256n3) contains an 8 Kbyte Instruction Cache, as well as a Nexus Class 3+ real-time debug module with support for program and data trace features as well as extensive trace controls.

A Memory Protection Unit is also included which supports protections of various instruction and data memory areas.

15.2 Register model

This section describes the registers implemented in the Core (z4256n3) core. The *PowerISA 2.06* architecture defines register-to-register operations for all computational instructions.

Core (z4256n3) extends usage of the General Purpose Registers to support LSP and EFPU and LSP APU operations operating on the 32-bit GPR registers.

Figure 107 and *Figure 108* show the complete Core (z4256n3) register set, all of which are accessible in supervisor mode. *Figure 109* and *Figure 110* show the subset of registers which are accessible while in user mode. The number to the right of the special-purpose registers (SPRs) is the decimal number used in the instruction syntax to access the register (for example, the integer exception register (XER) is SPR 1).

Figure 107. Core (z4256n3) Supervisor Mode Programmer's Model SPRs





Figure 108. Core (z4256n3) Supervisor Mode Programmer's Model DCRs and PMRs



1.These core-specific registers may not be supported by other Power Architecture processors.

Figure 109. Core (z4256n3) User Mode Programmer's Model SPRs





Figure 110. Core (z4256n3) User Mode Programmer's Model PMRs



15.3 Dual issue operation

The instruction issue unit attempts to issue a pair of instructions each cycle to the execution units. Source operands for each of the instructions are provided from the GPRs or from the operand feed-forward multiplexers. Data or resource hazards may create stall conditions which cause instruction issue to be stalled for one or more cycles until the hazard is eliminated.

The execution units write the result of a finished instruction onto the proper result bus and into the destination registers. The writeback logic retires an instruction when the instruction has finished execution. Up to three results can be simultaneously written.

Two execution units are provided to allow dual issue of most instructions. Only a single load/store unit is provided. Only a single integer multiply and divide unit is provided, thus a pair of multiply or divide instructions cannot issue simultaneously. In addition, the divide unit is blocking.

Table 192 shows the Core (z4256n3) concurrent instruction issue capabilities. Note that data dependencies between instructions will generally preclude dual-issue.

Table 192. Concurrent Instruction Issue capabilities

Class of Instruction	branch	load/store	scalar integer	scalar float	vector integer non-MAC	vector integer MAC	special
branch	—	yes	yes	yes	yes	yes	—
load/store	yes	—	yes	yes	yes	yes	—
scalar integer	yes	yes	yes(1)	yes	yes	yes(2)	—
scalar float	yes	yes	yes	—	yes	yes	—
vector integer non-MAC	yes	yes	yes	yes	—	—	—
vector integer MAC	yes	yes	yes(2)	yes	—	—	—
special	—	—	—	—	—	—	—


1. excludes multiply or divide class instructions occurring in both issue slots
2. excludes vector MAC/multiply class instructions occurring with scalar multiply, or divide class instructions

15.4 Reservation instructions and cache interactions

The Zen core treats reservation instruction (**lbarx**, **lharx**, **lwarx**, **stbcx.**, **sthcx.** and **stwcx.**) accesses as though they were cache inhibited. A reservation access is always issued to the bus.

15.5 Signal Processing Extension / Embedded Floating-point Status and Control Register (SPEFSCR)

Status and control for embedded floating-point uses the SPEFSCR register. This register is also used by the LSP APU. The SPEFSCR register is implemented as special purpose register (SPR) number 512 and is read and written by the **mfspr** and **mtspr** instructions. The SPEFSCR is shown in *Figure 111*.



SPR - 512; Read/Write; Reset - 0x0

Figure 111. LSP/EFPU Status and Control Register (SPEFSCR)

The SPEFSCR bits are defined in *Table 193*.

Table 193. LSP/EFPU Status and Control Register

Bits	Name	Description
0:9	—	Reserved
10	FINXS	Embedded Floating-point Inexact Sticky Flag The FINXS bit is set to 1 whenever the execution of a floating-point instruction delivers an inexact result and no Floating-point Data exception is taken, or if the result of a Floating-point instruction results in overflow (FOVF=1), but Floating-point Overflow exceptions are disabled (FOVFE=0), or if the result of a Floating-point instruction results in underflow (FUNF=1), but Floating-point Underflow exceptions are disabled (FUNFE=0), and no Floating-point Data exception occurs. The FINXS bit remains set until it is cleared by a **mtspr** instruction specifying the SPEFSCR register.
11	FINVS	Embedded Floating-point Invalid Operation Sticky Flag The FINVS bit is set to a 1 when a floating-point instruction sets the FINV bit to 1. The FINVS bit remains set until it is cleared by a **mtspr** instruction specifying the SPEFSCR register.
12	FDBZS	Embedded Floating-point Divide by Zero Sticky Flag The FDBZS bit is set to 1 when a floating-point divide instruction sets the FDBZ bit to 1. The FDBZS bit remains set until it is cleared by a **mtspr** instruction specifying the SPEFSCR register.
13	FUNFS	Embedded Floating-point Underflow Sticky Flag The FUNFS bit is set to 1 when a floating-point instruction sets the FUNF bit to 1. The FUNFS bit remains set until it is cleared by a **mtspr** instruction specifying the SPEFSCR register.
14	FOVFS	Embedded Floating-point Overflow Sticky Flag The FOVFS bit is set to 1 when a floating-point instruction sets the FOVF bit to 1. The FOVFS bit remains set until it is cleared by a **mtspr** instruction specifying the SPEFSCR register.
15	—	Reserved
16	SOV	Summary integer overflow Defined by LSP APU.
17	OV	Integer overflow Defined by LSP APU.
18	FG	Embedded Floating-point Guard bit FG is supplied for use by the Floating-point Round exception handler. FG is zeroed if a Floating-point Data Exception occurs.

Table 193. LSP/EFPU Status and Control Register (continued)

Bits	Name	Description
19	FX	Embedded Floating-point Sticky bit FX is supplied for use by the Floating-point Round exception handler.FX is zeroed if a Floating-point Data Exception occurs.
20	FINV	Embedded Floating-point Invalid Operation / Input error The FINV bit is set to 1 if the A or B operand of a floating-point instruction is Infinity, NaN, or Denorm, or if the operation is a divide and the dividend and divisor are both 0.
21	FDBZ	Embedded Floating-point Divide by Zero The FDBZ bit is set to 1 when a floating-point divide instruction executed with divisor of 0, and the l dividend is a finite non-zero number.
22	FUNF	Embedded Floating-point Underflow The FUNF bit is set to 1 when the execution of a floating-point instruction results in an underflow.
23	FOVF	Embedded Floating-point Overflow The FOVF bit is set to 1 when the execution of a floating-point instruction results in an overflow.
24	—	Reserved
25	FINXE	Embedded Floating-point Inexact Exception Enable 0 = Exception disabled 1 = Exception enabled If the exception is enabled, a Floating-point Round exception is taken if the result of a Floating-point instruction does not result in overflow or underflow, and the result is inexact (FG | FX = 1), or if the result of a Floating-point instruction does result in overflow (FOVF=1) but Floating-point Overflow exceptions are disabled (FOVFE=0), or if the result of a Floating-point instruction results in underflow (FUNF=1 or FUNFH=1) but Floating-point Underflow exceptions are disabled (FUNFE=0), and no Floating-point Data exception occurs.
26	FINVE	Embedded Floating-point Invalid Operation / Input Error Exception Enable 0 = Exception disabled 1 = Exception enabled If the exception is enabled, a Floating-point Data exception is taken if the FINV bit is set by a floating-point instruction.
27	FDBZE	Embedded Floating-point Divide by Zero Exception Enable 0 = Exception disabled 1 = Exception enabled If the exception is enabled, a Floating-point Data exception is taken if the FDBZ bit is set by a floating-point instruction.
28	FUNFE	Embedded Floating-point Underflow Exception Enable 0 = Exception disabled 1 = Exception enabled If the exception is enabled, a Floating-point Data exception is taken if the FUNF bit is set by a floating-point instruction.

Table 193. LSP/EFPU Status and Control Register (continued)

Bits	Name	Description
29	FOVFE	Embedded Floating-point Overflow Exception Enable 0 = Exception disabled 1 = Exception enabled If the exception is enabled, a Floating-point Data exception is taken if the FOVF bit is set by a floating-point instruction.
30:31	FRMC	Embedded Floating-point Rounding Mode Control 00 = Round to Nearest 01 = Round toward Zero 10 = Round toward +Infinity 11 = Round toward -Infinity

15.6 Cache

This chapter describes the cache registers, cache control instructions, and various cache operations.

15.6.1 Cache overview

The Core (z4256n3) processor supports a 8 Kbyte 2-way set-associative instruction and 4 Kbyte 2-way set associative data cache with a 32-byte line size. The caches improve system performance by providing low-latency data to the Core (z4256n3) instruction and data pipelines, which decouples processor performance from system memory performance.

Instruction and data addresses from the processor are used to index the cache array. If the access address matches a valid cache tag entry, the access hits in the cache.

15.6.2 L1 Cache Control and Status Register 0 (L1CSR0)

The L1 Cache Control and Status Register 0 (L1CSR0) is a 32-bit register used for general control of the data cache as well as providing general control over disabling ways in both caches. The L1CSR0 register is accessed using a **mfspr** or **mtspr** instruction. The SPR number for L1CSR0 is 1010 in decimal. The L1CSR0 register is shown in *Figure 112*.




Figure 112. L1 Cache Control and Status Register 0 (L1CSR0)

The L1CSR0 bits are described in *Table 194*.

Table 194. L1CSR0 Field Descriptions

Bits	Name	Description
0:1	WID	Way Instruction Disable. 0 = The corresponding way in the instruction cache is available for replacement by instruction miss line fills. 1 = The corresponding way instruction cache is not available for replacement by instruction miss line fills. Bit 0 corresponds to way 0. Bit 1 corresponds to way 1. The WID bits may be used for locking ways of the instruction cache, and also affect the replacement policy of the instruction cache.
2:3	—	Reserved(1)
4:5	WDD	Way Data Disable. 0 = The corresponding way in the data cache is available for replacement by data miss line fills. 1 = The corresponding way in the data cache is not available for replacement by data miss line fills. Bit 4 corresponds to way 0. Bit 5 corresponds to way 1. The WDD bits may be used for locking ways of the data cache, and also affect the replacement policy of the data cache.
8:11	—	Reserved(1)
12	DCWA	Data Cache Write Allocation Policy 0 Cache line allocation on a cacheable write miss is disabled 1 Cache line allocation on a cacheable write miss is enabled When enabled is a write misses the cache the cache line is loaded into cache before writing data.
13:14	—	Reserved(1)
15	DCECE	Data Cache Error Checking Enable 0 Error Checking is disabled 1 Error Checking is enabled
16	DCEI	Data Cache Error Injection 0 Cache Error Injection is disabled 1 A double-bit error will be injected on each write into the cache data array by inverting the two uppermost parity check bits. This includes writes due to store hits as well as writes due to cache line refills. DCEI will cause injection of errors regardless of the setting of DCECE, although reporting of errors will be masked while DCECE=0.

Table 194. L1CSR0 Field Descriptions (continued)

Bits	Name	Description
17:18	DCLOC	Data Cache Lockout Control 00 Cache line lockout is disabled (and array LO indicators are ignored). 01 Cache line lockout is enabled. Cache lines with any tag errors or any data errors will have the corresponding lockout indicators set. A Machine check will not be generated for the error if the operation would have normally generated one unless a locked line is locked out. 10 Cache line lockout is enabled. Cache lines with any tag or data errors will have the corresponding lockout indicators set. A Machine check will still be generated for an error if the operation would have normally generated one. 11 Cache line lockout is enabled. Cache lines with uncorrectable tag errors or any data errors will have the corresponding lockout indicators set. A Machine check will not be generated for the error if the operation would have normally generated one unless a locked line is locked out. If a correctable tag error occurs, and is re-detected on recycling the access after a correction cycle for the tag is performed, the line is locked out regardless of detecting a single-bit or multi-bit error. **Note:** For the **dcbi** and **dcbf** instructions, and for specialized load/store instructions, no lockout operation is performed, regardless of error conditions.
19:24	—	Reserved(1)
25:26	DCEA	Data Cache Error Action 00 Error Detection causes Machine Check exception. 01 Error Detection causes Correction/Auto-invalidation. No machine check is generated for most cases. Correction is performed for single-bit tag errors, and lines with multi-bit tag errors are invalidated. Correction is performed for single or multi-bit data errors on cache hits by reloading of the line. 1x Reserved
27	DCLOINV	Data Cache Lockout Indicator Invalidate When DCINV = 0: Reserved, do not set to 1 When DCINV = 1: 0 No cache lockout bit invalidate 1 Cache lockout indicator invalidation operation When written to a ‘1’ in conjunction with writing DCINV to a ‘1’, a cache lockout indicator invalidation operation is initiated by hardware, and the LO bits are cleared, removing all line lockout status. Once complete, this bit is reset to ‘0’. Writing a ‘1’ while an invalidation operation is in progress will result in an undefined operation. Writing a ‘0’ to this bit while an invalidation operation is in progress will be ignored. Cache lockout bit invalidation operations require approximately 66 cycles to complete. Invalidation occurs regardless of the data cache enable (DCE) value.
28	—	Reserved(1)
29	DCABT	Data Cache Operation Aborted Indicates a Cache Invalidate operation was aborted prior to completion. This bit is set by hardware on an aborted condition, and will remain set until cleared by software writing 0 to this bit location.

Table 194. L1CSR0 Field Descriptions (continued)

Bits	Name	Description
30	DCINV	Data Cache Invalidate 0 No cache invalidate 1 Cache invalidation operation When written to a ‘1’, a cache invalidation operation is initiated by hardware. Once complete, this bit is reset to ‘0’. Writing a ‘1’ while an invalidation operation is in progress will result in an undefined operation. Writing a ‘0’ to this bit while an invalidation operation is in progress will be ignored. Cache invalidation operations require approximately 66 cycles to complete. Invalidation occurs regardless of the data cache enable (DCE) value.
31	DCE	Data Cache Enable 0 Cache is disabled 1 Cache is enabled When disabled, cache lookups are not performed for normal load or store accesses. Other L1CSR0 cache control operations are still available. Also, operation of the store buffer is not affected by DCE.

1. These bits are not implemented and should be written with zero for future compatibility.

15.6.3 L1 Cache Control and Status Register 1 (L1CSR1)

The L1 Cache Control and Status Register 1 (L1CSR1) is a 32-bit register used for general control of the instruction cache. The L1CSR1 register is accessed using a **mfspr** or **mtspr** instruction. The SPR number for L1CSR1 is 1011 in decimal. The L1CSR1 register is shown in *Figure 113*.




Figure 113. L1 Cache Control and Status Register 1 (L1CSR1)

The L1CSR1 bits are described in *Table 195*.

Table 195. L1CSR1 Field Descriptions

Bits	Name	Description
0:14	—	Reserved(1)
15	ICECE	Instruction Cache Error Checking Enable 0 Error Checking is disabled 1 Error Checking is enabled
16	ICEI	Instruction Cache Error Injection Enable 0 Cache Error Injection is disabled 1 A double-bit error will be injected into each double word written into the cache by inverting the two uppermost parity check bits. ICEI will cause injection of errors regardless of the setting of ICECE, although reporting of errors will be masked when ICECE=0.

Table 195. L1CSR1 Field Descriptions (continued)

Bits	Name	Description
17:18	ICLOC	Instruction Cache Lockout Control 00 Cache line lockout is disabled (and array LO indicators are ignored). 01 Cache line lockout is enabled. Cache lines with any tag errors or any data errors will have the corresponding lockout indicators set. A Machine check will not be generated for the error if the operation would have normally generated one unless a locked line is locked out. 10 Cache line lockout is enabled. Cache lines with any tag or data errors will have the corresponding lockout indicators set. A Machine check will still be generated for an error if the operation would have normally generated one. 11 Cache line lockout is enabled. Cache lines with uncorrectable tag errors or any data errors will have the corresponding lockout indicators set. A Machine check will not be generated for the error if the operation would have normally generated one unless a locked line is locked out. If a correctable tag error occurs, and is re-detected on recycling the access after a correction cycle for the tag is performed, the line is locked out regardless of detecting a single-bit or multi-bit error. **Note:** For the **icbi** instruction, no lockout operation is performed, regardless of error conditions.
19:24	—	Reserved(1)
25:26	ICEA	Instruction Cache Error Action 00 Error Detection causes Machine Check exception. 01 Error Detection causes Correction/Auto-invalidation. No machine check is generated for most cases. Correction is performed for single-bit tag errors, and lines with multi-bit tag errors are invalidated. Correction is performed for single or multi-bit data errors on cache hits by reloading of the line. 1x Reserved
27	ICLOINV	Instruction Cache Lockout Indicator Invalidate When ICINV = 0: Reserved, do not set to 1 When ICINV = 1: 0 No cache lockout bit invalidate 1 Cache lockout indicator invalidation operation When written to a ‘1’ in conjunction with writing ICINV to a ‘1’, a cache lockout indicator invalidation operation is initiated by hardware, and the LO bits are cleared, removing all line lockout status. Once complete, this bit is reset to ‘0’. Writing a ‘1’ while an invalidation operation is in progress will result in an undefined operation. Writing a ‘0’ to this bit while an invalidation operation is in progress will be ignored. Cache lockout bit invalidation operations require approximately 66 cycles to complete. Invalidation occurs regardless of the instruction cache enable (ICE) value.
28	—	Reserved(1)
29	ICABT	Instruction Cache Operation Aborted Indicates a Cache Invalidate operation was aborted prior to completion. This bit is set by hardware on an aborted condition, and will remain set until cleared by software writing 0 to this bit location.

Table 195. L1CSR1 Field Descriptions (continued)

Bits	Name	Description
30	ICINV	Instruction Cache Invalidate 0 No cache invalidate 1 Cache invalidation operation When written to a ‘1’, a cache invalidation operation is initiated by hardware. Once complete, this bit is reset to ‘0’. Writing a ‘1’ while an invalidation operation is in progress will result in an undefined operation. Writing a ‘0’ to this bit while an invalidation operation is in progress will be ignored. Cache invalidation operations require approximately 130 cycles to complete. Invalidation occurs regardless of the enable (ICE) value.
31	ICE	Instruction Cache Enable 0 Cache is disabled 1 Cache is enabled When disabled, cache lookups are not performed for instruction accesses. Other L1CSR1 cache control operations are still available and are not affected by ICE.

1. These bits are not implemented and should be written with zero for future compatibility.

15.6.4 L1 Cache Configuration Register 0 (L1CFG0)

The L1 Cache Configuration Register 0 (L1CFG0) is a 32-bit read-only register. L1CFG0 provides information about the configuration of the Core (z4256n3) L1 data cache design. The contents of the L1CFG0 register can be read using a **mfspr** instruction. The SPR number for L1CFG0 is 515 in decimal. The L1CFG0 register is shown in *Figure 114*.




Figure 114. L1 Cache Configuration Register 0 (L1CFG0)

The L1CFG0 bits are described in *Table 196*.

Table 196. L1CFG0 Field Descriptions


Bits	Name	Description
0:1	CARCH	Cache Architecture 00 - The cache architecture is Harvard
2	CWPA	Cache Way Partitioning Available 1 - The caches support partitioning of way availability for I/D accesses
3	DCFAHA	Data Cache Flush All by Hardware Available 0 - The data cache does not support Flush All in Hardware
4	DCFISWA	Data Cache Flush/Invalidate by Set and Way Available 1 - The data cache supports invalidation by Set and Way via L1FINV0

Table 196. L1CFG0 Field Descriptions (continued)

Bits	Name	Description
5:6	—	Reserved - read as zeros
7:8	DCBSIZE	Data Cache Block Size 00 - The data cache implements a block size of 32 bytes
9:10	DCREPL	Data Cache Replacement Policy 11- The data cache implements a FIFO replacement policy
11	DCLA	Data Cache Locking APU Available 0 - The data cache does not implement the line locking APU
12	DCECA	Data Cache Error Checking Available 1 - The data cache implements error checking
13:20	DCNWAY	Data Cache Number of Ways 0x01 - The data cache is 2-way set-associative
21:31	DCSIZE	Data Cache Size 0x004 - The size of the data cache is 4 Kbyte

15.6.5 L1 Cache Configuration Register 1 (L1CFG1)

The L1 Cache Configuration Register 1 (L1CFG1) is a 32-bit read-only register. L1CFG1 provides information about the configuration of the Core (z4256n3) L1 instruction cache design. The contents of the L1CFG1 register can be read using a **mfspr** instruction. The SPR number for L1CFG1 is 516 in decimal. The L1CFG1 register is shown in *Figure 115*.



SPR - 516; Read-only

Figure 115. L1 Cache Configuration Register 1 (L1CFG1)

The L1CFG1 bits are described in *Table 197*.

Table 197. L1CFG1 Field Descriptions

Bits	Name	Description
0:3	—	Reserved - read as zeros
4	ICFISWA	Instruction Cache Flush/Invalidate by Set and Way Available 1 - The instruction cache supports invalidation by Set and Way via L1FINV1
5:6	—	Reserved - read as zeros
7:8	ICBSIZE	Instruction Cache Block Size 00 - The instruction cache implements a block size of 32 bytes
9:10	ICREPL	Instruction Cache Replacement Policy 11 - The instruction cache implements a FIFO replacement policy

Table 197. L1CFG1 Field Descriptions (continued)

Bits	Name	Description
11	ICLA	Instruction Cache Locking APU Available 0 - The instruction cache does not implement the line locking APU
12	ICECA	Instruction Cache Error Checking Available 1 - The instruction cache implements error checking
13:20	ICNWAY	Instruction Cache Number of Ways 0x01 - The instruction cache is 2-way set-associative
21:31	ICSIZE	Instruction Cache Size 0x008 - The size of the instruction cache is 8 Kbyte

15.6.6 Data cache software coherency

Data cache coherency is supported through software operations to invalidate lines using either a **dcbi** or **dcbf** instruction, or by using the L1FINV0 control register.

Data cache misses will force the store buffer to empty prior to performing the access.

15.6.7 Data cache hardware coherency

Data cache coherency is not supported in hardware. Software operations must generally be used to maintain coherency. Debug support is provided however for a Dcache line invalidation operation requested by an external hardware debugger to occur. When requested by an external hardware debugger tool operating through the OnCE port, an individual cache line invalidation operation will be scheduled to occur at the next available DCache access cycle.

15.6.8 Cache Invalidate by Set and Way

Core (z4256n3) supports cache set/way invalidation under software control. The caches may be invalidated by set and way through a **mtspr l1finv{0,1}** instruction.

The L1 Flush and Invalidate Control Registers (L1FINV{0,1}) are 32-bit SPRs used to select a cache set and way to be invalidated. This function is available even when a cache is disabled. L1FINV0 is used for data cache operations, while L1FINV1 is used for instruction cache operations.

15.6.8.1 L1FINV0

The SPR number for L1FINV0 is 1016 in decimal. The L1FINV0 register is shown in *Figure 116*.




Figure 116. L1 Flush/Invalidate Register (L1FINV0)

The L1FINV0 bits are described in *Table 198*.

Table 198. L1FINV0 Field Descriptions

Bits	Name	Description
0:6	—	Reserved for way extension
7	CWAY	Cache Way Specifies the data cache way to be selected
8:20	—	Reserved for set extension
21:26	CSET	Cache Set Specifies the cache set to be selected
27:29	—	Reserved for set/command extension
30:31	CCMD	Cache Command 00 = The data contained in this entry is invalidated 01 = Reserved 1x = Reserved

For invalidation operations via L1FINV0, tag ECC errors and data EDC errors are ignored, and the selected line will be invalidated regardless of any error.

15.6.8.2 L1FINV1

The SPR number for L1FINV1 is 959 in decimal. The L1FINV1 register is shown in *Figure 117*.




Figure 117. L1 Flush/Invalidate Register (L1FINV1)

The L1FINV1 bits are described in *Table 199*.

Table 199. L1FINV1 Field Descriptions

Bits	Name	Description
0:6	—	Reserved for way extension
7	CWAY	Cache Way Specifies the instruction cache way to be selected
8:19	—	Reserved for set extension
20:26	CSET	Cache Set Specifies the instruction cache set to be selected
27:29	—	Reserved for set/command extension
30:31	CCMD	Cache Command 00 = The data contained in this entry is invalidated 01 = Reserved 1x = Reserved

For invalidation operations via L1FINV1, tag ECC errors and data EDC errors are ignored, and the selected line will be invalidated regardless of any error.

15.6.9 Cache EDC/ECC protection

Cache protection is supported for both the tag and data arrays of each cache. Tag arrays of both instruction and data caches support error detection and correction. Each double word in the data arrays of the ICache and for each word in the data arrays of the DCache, have single and double bit error detection.

The error detection codes also cover the cache index address of the cache line, providing additional protection against addressing errors. If any type of error (including a single-bit error in one of the index bits) is encountered in one of the index address bits, it is treated as an uncorrectable tag ECC error, to protect against internal addressing failures.

Tag ECC and data EDC checking is controlled by the $L1CSR0_{DCECE}$ and $L1CSR1_{ICECE}$ control fields. When error checking is enabled, checking is performed on each cache access.

For cache lookups due to instruction fetching, normal loads, or normal stores, if an uncorrectable tag ECC error is detected on any portion of the accessed tags, a tag ECC error is signaled, regardless of whether a cache hit or miss occurs. Otherwise, if a cache hit for an instruction fetch or a normal load occurs and a data EDC error is detected on any portion of the accessed data, an error is also signaled.

Store hits to the Dcache will be placed into one of the RMW buffers to support EDC checkbit operation. If the store is a partial-width store, the cache data word corresponding to the address of the store is read into the next available buffer, the store data is merged, and the new EDC checkbits for the word are calculated. If the store is a full width store, no read of the cache data is performed, since the store will overwrite the full EDC data granularity, and the EDC checkbits can be computed directly. Buffers are managed on a FIFO basis. If no buffer is available to hold the store data, a stall is incurred while a buffer (or two if possible) is written back to the cache to be freed for holding the new store. Buffers are written back to the Dcache during otherwise idle cycles once two buffers are occupied, providing a simple form of store gathering.

Signaling of an ECC error or EDC error may cause a Machine Check exception to occur, and one or more syndrome bits to be set in the Machine Check Syndrome register, or may instead result in a correction/auto-invalidation operation and not result in an exception being signaled, or both may occur, depending on the error action control setting in the appropriate cache control register.

15.6.9.1 Cache line lockout

In addition to the ECC/EDC protection employed for the caches, each cache line in the Icache and Dcache has a lockout indicator composed of a redundant set of lockout bits which can be selectively set when certain errors occur in either the tag or data portion of the cache line. Use of the lockout function and control over error conditions which cause a lockout to occur are controlled by $L1CSR\{0,1\}_{[D,I]CLOC}$. When the lockout function is enabled, lines which encounter selected tag ECC or data EDC errors on normal cacheable instruction fetch, load, or store accesses will have their lockout bits set. When the lockout indicator is set, the line will not be replaced and will remain in an invalid state, effectively disabling it. Also, future tag ECC or data EDC errors on the line are ignored. Lockout indicators may be cleared by software performing a cache invalidation operation (setting $L1CSR\{0,1\}_{[D,I]CINV}$) in conjunction with a cache lockout indicator invalidation (setting

L1CSR{0,1}$_{[D,I]CLOINV}$). Three stored redundant lockout bits are provided to allow for single and double-bit parity errors to be detected on the lockout indicators themselves.

When operating in machine check mode, if lockout controls are enabled via L1CSR{0,1}$_{[D,I]CLOC}$, lockout bit parity errors on any line detected on a cacheable cache lookup will generate a machine check exception. If correction/auto-invalidation is instead enabled, on each cache lookup operation, if a single- or double-bit lockout bit parity error is detected in one or more ways and lockout controls are enabled, the lockout error(s) will be corrected by re-writing all lockout bits to the asserted state, and no machine check is generated.

Lockout bit parity errors are ignored for non-cacheable accesses in either error action mode. In addition, to avoid certain exception conditions and for consistency with error reporting, non-cacheable accesses and specialized load/store accesses do not set LO bits; instead, cache contents are ignored for those errors since the cache is bypassed. A future cacheable normal access will perform the lockout function if required.

15.6.10 Cache error injection

Cache error injection provides a way to test error recovery by intentionally injecting EDC/ECC errors into the instruction or data cache, or both.

Error injection into the instruction cache operates as follows:

- If L1CSR1$_{ICEI}$ is set, any instruction cache line fill to the instruction cache data has the associated two most significant EDC/ECC check bits inverted in the instruction cache data array for each double word loaded.

Error injection for the data cache operates as follows:

- If L1CSR0$_{DCEI}$ is set, any cache line fill to the data cache data array has the associated two most significant EDC/ECC check bits inverted in the data array for each word loaded. Additionally, inverted bits are generated for any data stored into the data cache data array on a store hit.

Cache parity error injection is not performed for cache debug write accesses, since parity bit values written can be directly controlled.

In order to clear the EDC/ECC bit errors, a cache invalidation or an invalidation of the lines which have had an injected parity error may be performed. Line invalidation may be performed by an **icbi/dcbi** instruction, or an L1FINV[0,1] invalidation operation.

15.7 Exceptions

Interrupts implemented in Zen and the exception conditions that cause them are listed in *Table 200*.

Table 200. Exceptions and conditions

Interrupt Type	Interrupt Vector Offset Value	Causing Conditions
System reset	none, vector to [p_rstbase[0:29]] || 2'b00	1) Reset
Critical Input	0x00(1)	**p_critint_b** is asserted and MSR$_{CE}$=1

Table 200. Exceptions and conditions (continued)

Interrupt Type	Interrupt Vector Offset Value	Causing Conditions
Machine check	0x10	1) **p_mcp_b** transitions from negated to asserted 2) ISI or Bus Error on first instruction fetch for an exception handler 3) EDC/ECC Error signaled on cache or Local Memory access 4) External bus error 5) Stack limit check failure
Machine check (NMI)	0x10	1) Non-Maskable Interrupt
Data Storage	0x20	1) Access control
Instruction Storage	0x30	1) Access control
External Input	0x40(2)	Interrupt Controller interrupt and MSR_{EE}=1
Alignment	0x50	1) **lmw**, **stmw** not word aligned 2) **lwarx** or **stwcx.** not word aligned, **lharx** or **sthcx.** not halfword aligned 3) dcbz 4) LSP ld and st instructions not properly aligned
Program	0x60	Illegal, Privileged, Trap
Performance Monitor	0x70	Performance Monitor Enabled Condition or Event w/$PMGC0_{UDI}$=0
System call	0x80	Execution of the System Call (**se_sc**) instruction
Debug	0x90	Trap, Instruction Address Compare, Data Address Compare, Instruction Complete, Branch Taken, Return from Interrupt, Interrupt Taken, Debug Counter, External Debug Event, Unconditional Debug Event, Performance Monitor Enabled Condition or Event w/$PMGC0_{UDI}$=1, MPU
EFPU Data Exception	0xA0	
EFPU Round Exception	0xB0	

1. Autovectored Critical Input interrupts use this offset value. Vectored interrupts supply an interrupt vector offset directly.
2. Autovectored External Input interrupts use this offset value. Vectored interrupts supply an interrupt vector offset directly.

15.7.1 Exception syndrome register

The Exception Syndrome Register (ESR) provides a *syndrome* to differentiate between exceptions that can generate the same interrupt type.

The ESR bits are defined in *Table 201*.

0	PIL	PPR	PTR	FP	ST	0	0	0	BO	0	0	SPV	0	VLEMI	0	0	0
0 1 2 3	4	5	6	7	8	9 10 11	12	13	14	15	16 17 18 19 20 21 22 23	24	25	26	27 28 29	30	31

SPR - 62; Read/Write; Reset - 0x0

Figure 118. Exception Syndrome Register (ESR)

Table 201. ESR Bit Settings

Bit(s)	Name	Description	Associated Interrupt Type
0:3	—	Reserved	—
4	PIL	Illegal Instruction exception (For Core (z4256n3), PIL is used for both illegal and unimplemented instructions)	Program
5	PPR	Privileged Instruction exception	Program
6	PTR	Trap exception	Program
7	FP	Floating-point operation	Program
8	ST	Store operation	Alignment Data Storage
9:11	—	Reserved	—
12	--	Reserved	—
13	--	Reserved	—
14	BO	Byte Ordering exception Mismatched Instruction Storage exception	Instruction Storage
15	--	Reserved	—
16:23	—	Reserved	—
24	SPV	LSP/EFPU APU Operation	EFPU Floating-point Data Exception EFPU Floating-point Round Exception Alignment Data Storage
25	—	Reserved	—
26	VLEMI	VLE Mode Instruction	EFPU Floating-point Data Exception EFPU Floating-point Round Exception Data Storage Instruction Storage Alignment Program System Call
27:29	—	Reserved	—

Table 201. ESR Bit Settings (continued)

Bit(s)	Name	Description	Associated Interrupt Type
30	—	Reserved	—
31	—	Reserved	—

15.7.2 Machine State Register

The Machine State Register defines the state of the processor. The Zen MSR is shown in *Figure 119*.




Figure 119. Machine State Register (MSR)

The MSR bits are defined in *Table 202*.

Table 202. MSR Field Descriptions

Bit(s)	Name	Description
0:5	—	Reserved
6	—	Reserved
7:12	—	Reserved
13	—	Reserved
14	CE	Critical Interrupt Enable 0 - Critical Input interrupts are disabled. 1 - Critical Input interrupts are enabled.
15	—	Reserved
16	EE	External Interrupt Enable 0 - External Input interrupts are disabled. 1 - External Input interrupts are enabled.
17	PR	Problem State 0 - The processor is in supervisor mode, can execute any instruction, and can access any resource (such as GPRs, SPRs and MSR) 1 - The processor is in user mode, cannot execute any privileged instruction, and cannot access any privileged resource.
18	—	Reserved
19	ME	Machine Check Enable 0 - Asynchronous Machine Check interrupts are disabled. 1 - Asynchronous Machine Check interrupts are enabled.
20	—	Reserved
21	—	Reserved

Table 202. MSR Field Descriptions (continued)

Bit(s)	Name	Description
22	DE	Debug Interrupt Enable 0 - Debug interrupts are disabled. 1 - Debug interrupts are enabled.
23	—	Reserved
24	—	Reserved
25	—	Reserved
26	—	Reserved
27	—	Reserved
28	—	Reserved
29	PMM	PMM Performance monitor mark bit. System software can set PMM when a marked process is running to enable statistics to be gathered only during the execution of the marked process. MSR_{PR} and MSR_{PMM} together define a state that the processor (supervisor or user) and the process (marked or unmarked) may be in at any time. If this state matches an individual state specified in the Performance Monitor registers PMLCa n, the state for which monitoring is enabled, counting is enabled.
30	RI	Recoverable Interrupt - This bit is provided for software use to detect nested machine check exception conditions. This bit is cleared by hardware when a Machine Check interrupt is taken
31	—	Reserved

15.7.3 Machine Check Syndrome Register (MCSR)

When the processor takes a machine check interrupt, it updates the Machine Check Syndrome register (MCSR) to differentiate between machine check conditions. The MCSR is shown in *Figure 120*.

MCP	IC_DPERR	0	DC_DPERR	EXCP_ERR	IC_TPERR	DC_TPERR	IC_LKERR	DC_LKERR	0	NMI	MAV	MEA	U	IF	LD	ST	G	0	STACK_ERR	IMEM_PERR	DMEM_RDPERR	DMEM_WRPERR	0	BUS_IRERR	BUS_DRERR	BUS_WRERR	BUS_WRDSI	0
0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31

SPR - 572; Read/Clear; Reset - 0x0

Figure 120. Machine Check Syndrome Register (MCSR)

Table 203 describes MCSR fields. The MCSR indicates the source of a machine check condition.

All bits in the MCSR are implemented as “write ‘1’ to clear”. Software in the machine check handler is expected to clear the MCSR bits it has sampled prior to re-enabling MSR_{ME} to avoid a redundant machine check exception and to prepare for updated status bit information on the next machine check interrupt.

Note that any set bit in the MCSR other than status-type bits will cause a subsequent machine check interrupt once MSR_{ME}=1.

Table 203. Machine Check Syndrome Register (MCSR)

Bit	Name	Description	Exception Type(1)	Recoverable
0	MCP	Machine check input pin	Async Mchk	Maybe
1	IC_DPERR	Instruction Cache data array parity error	Async Mchk	Precise
2	—	Reserved		—
3	DC_DPERR(2)	Data Cache data array parity error	Async Mchk	Maybe
4	EXCP_ERR	ISI or Bus Error on first instruction fetch for an exception handler	Async Mchk	Precise
5	IC_TPERR	Instruction Cache Tag parity error	Async Mchk	Precise
6	DC_TPERR(2)	Data Cache Tag parity error	Async Mchk	Maybe
7	IC_LKERR	Instruction Cache Lock error Indicates a cache control operation or invalidation operation invalidated one or more lines in a locked way of the Icache for certain situations. May also be set on locked line refill error.	Async Mchk	—
8	DC_LKERR(2)	Data Cache Lock error Indicates a cache control operation or invalidation operation invalidated one or more lines in a locked way of the Dcache for certain situations. May also be set on locked line refill error.	Async Mchk	—
10:11	—	Reserved		—
11	NMI	NMI input pin	NMI	—
12	MAV	MCAR Address Valid Indicates that the address contained in the MCAR was updated by hardware to correspond to the first detected Async Mchk error condition	Status	—
13	MEA	MCAR holds Effective Address If MAV=1,MEA=1 indicates that the MCAR contains an effective address and MEA=0 indicates that the MCAR contains a physical address	Status	—
14	U	User Indicates the value captured in MCAR was generated in user mode.	Status	—
15	IF	Instruction Fetch Error Report An error occurred during the fetch of an instruction and the instruction attempted to execute. This could be due to an ECC error, or an external bus error. MCSRR0 contains the instruction address.	Error Report	Precise

Table 203. Machine Check Syndrome Register (MCSR) (continued)

Bit	Name	Description	Exception Type(1)	Recoverable
16	LD	Load type instruction Error Report An error occurred during the attempt to execute the load type instruction located at the address stored in MCSRR0. This could be due to an ECC error, stack limit check error, or an external bus error.	Error Report	Precise
17	ST	Store type instruction Error Report An error occurred during the attempt to execute the store type instruction located at the address stored in MCSRR0. This could be due to an ECC error, stack limit check error, or on certain external bus errors.	Error Report	Precise
18	G	Guarded instruction Error Report An error occurred during the attempt to execute the load or store type instruction located at the address stored in MCSRR0 and the access was guarded and encountered an error on the external bus, or an uncorrectable DMEM error.	Error Report	Precise
19:20	—	Reserved		—
21	STACK_ERR	Stack Access Limit Check Error Indicates a limit check failure on a CPU data access using R1 in the <EA> calculation.	Async Mchk	Precise
22	IMEM_PERR	Instruction Mem (IMEM) Parity Error Indicates an uncorrectable error in the IMEM on a CPU port access.	Async Mchk	Precise
23	DMEM_RDPERR	Data Mem (DMEM) Parity Error Indicates an uncorrectable error in the DMEM on a CPU port read access.	Async Mchk	Precise
24	DMEM_WRPERR	Data Mem (DMEM) Write Parity Error Indicates an uncorrectable error in the DMEM on a CPU port write access.	Async Mchk	Maybe
25:26	—	Reserved		—
27	BUS_IRERR	Read bus error on Instruction recovery linefill	Async Mchk	Precise if data used
28	BUS_DRERR	Read bus error on data load	Async Mchk	Precise if data used
29	BUS_WRERR	Write bus error on store to bus or DMEM imprecise write error	Async Mchk	Unlikely
30	BUS_WRDSI	Write bus error on buffered store to bus with DSI signaled. Set concurrently with BUS_WRERR for this case	Async Mchk	Unlikely
31	—	Reserved		—

1. The Exception Type indicates the exception type associated with a given syndrome bit

   - “Error Report” indicates that this bit is only set for error report exceptions which cause machine check interrupts. These bits are only updated when the machine check interrupt is actually taken. Error report exceptions are not gated by MSR_{ME}. These are synchronous exceptions. These bits will remain set until cleared by software writing a “1” to the bit position(s) to be cleared.

   - “Status” indicates that this bit is provides additional status information regarding the logging of a machine check exception. These bits will remain set until cleared by software writing a “1” to the bit position(s) to be cleared.

   - “NMI” indicates that this bit is only set for the non-maskable interrupt type exception which causes a machine check interrupt. This bit is only updated when the machine check interrupt is actually taken. NMI exceptions are not gated by MSR_{ME}. This is an asynchronous exception. This bit will remain set until cleared by software writing a “1” to the bit position.

   - “Async Mchk” indicates that this bit is set for an asynchronous machine check exception. These bits are set immediately upon detection of the error. Once any “Async Mchk” bit is set in the MCSR, a machine check interrupt will occur if MSR_{ME}=1. If MSR_{ME}=0, the machine check exception will remain pending. These bits will remain set until cleared by software writing a “1” to the bit position(s) to be cleared.

2. Will not be set by Core (z4256n3) since no data cache is present.

15.7.4 Interrupt Vector Prefix Registers (IVPR)

The Interrupt Vector Prefix Register is used during interrupt processing for determining the starting address of a software handler used to handle an interrupt. The value of the Vector Offset selected for a particular interrupt type is concatenated with the Vector Base value held in the Interrupt Vector Prefix register (IVPR) to form an instruction address from which execution is to begin. The format of IVPR is shown in *Figure 121*.




Figure 121. Zen Interrupt Vector Prefix Register (IVPR)

The IVPR fields are defined in *Table 204*.

Table 204. IVPR Register Fields

Bit(s)	Name	Description
0:23 (32:55)	Vector Base	Vector Base This field is used to define the base location of the vector table, aligned to a 256 byte boundary. This field provides the high-order 24 bits of the location of all interrupt handlers (unless hardware vectoring is used). The vector offset value appropriate for the type of exception being processed is concatenated with the IVPR Vector Base to form the address of the handler in memory. For hardware-vectored interrupts, the value of the supplied interrupt vector is logically OR’ed with the low order bits of the Vec Base Field to determine the interrupt handler address.
24:31 (56:63)	—	Reserved

15.7.5 Interrupt definitions

15.7.5.1 Critical input interrupt (Offset 0x00)

A Critical Input exception is signaled to the processor by the assertion of the critical interrupt pin. If the exception is enabled by MSR_{CE}, the Critical Input interrupt is taken.

A Critical Input interrupt may be delayed by other higher priority exceptions or if MSR_{CE} is cleared when the exception occurs.

Table 205 lists register settings when a Critical Input interrupt is taken.

Table 205. Critical Input Interrupt—Register Settings

Register	Setting Description		
CSRR0	Set to the effective address of the instruction that the processor would have attempted to execute next if no exception conditions were present.		
CSRR1	Set to the contents of the MSR at the time of the interrupt		
MSR	SPV 0 WE 0 CE 0 EE 0 PR 0	FP 0 ME— FE0 0 DE—/0(1)	FE1 0 IS 0 DS 0 PMM 0 RI—
ESR	Unchanged		
MCSR	Unchanged		
DEAR	Unchanged		
Vector	$IVPR_{0:23}$ || 0x00 (autovectored) $IVPR_{0:15}$ || ($IVPR_{16:29}$ | **p_voffset[0:13])** || 2‘b00 (non-autovectored)		

1. Clearing of DE is optionally supported by control in HID0.

The MSR_{DE} bit is not automatically cleared by a Critical Input interrupt, but can be configured to be cleared via the HID0 register ($HID0_{CICLRDE}$).

15.7.5.2 Machine check interrupt (Offset 0x10)

The Machine Check APU defines a separate set of save/restore registers (MCSRR0/1), a Machine Check Syndrome register (MCSR) to record the source(s) of machine checks, and a Machine Check Address register (MCAR) to hold an address associated with a machine check for certain classes of machine checks. Return from Machine Check instructions (**se_rfmci**) are also provided to support returns using MCSRR0/1.

The MSR_{DE} bit is not automatically cleared by a Machine Check exception, but can be configured to be cleared or left unchanged via the HID0 register ($HID0_{MCCLRDE}$).

When a Machine Check interrupt is taken, registers are updated as shown in *Table 206*.

Table 206. Machine Check Interrupt - Register Settings

Register	Setting Description
MCSRR0	On a best-effort basis sets this to the address of some instruction that was executing or about to be executing when the machine check condition occurred.
MCSRR1	Set to the contents of the MSR at the time of the interrupt

Table 206. Machine Check Interrupt - Register Settings (continued)

Register	Setting Description		
MSR	SPV 0 WE 0 CE 0 EE 0 PR 0	FP 0 ME 0 FE0 0 DE 0/—(1)	FE1 0 IS 0 DS 0 PMM 0 RI 0
ESR	Unchanged		
MCSR	Updated to reflect the source(s) of a machine check. Hardware only sets appropriate bits, no previously set bits are cleared by hardware.		
Vector	$IVPR_{0:23}$ || 0x10		

1. Clearing of DE is optionally supported by control in HID0.

15.7.5.3 Data storage interrupt (Offset 0x20)

A Data Storage interrupt (DSI) may occur if no higher priority exception exists and a Read or Write Access Control exception condition exists.

Table 207 lists register settings when a DSI is taken.

Table 207. Data Storage Interrupt—Register Settings

Register	Setting Description		
SRR0	Set to the effective address of the excepting load/store instruction.		
SRR1	Set to the contents of the MSR at the time of the interrupt		
MSR	SPV 0 WE 0 CE— EE 0 PR 0	FP 0 ME— FE0 0 DE—	FE1 0 IS 0 DS 0 PMM 0 RI—
ESR	Access:	[ST], [SPV], VLEMI. All other bits cleared.	
MCSR	Unchanged		
DEAR	For Access Control exceptions, set to the effective address of the access which caused the violation.		
Vector	$IVPR_{0:23}$ || 0x20		

15.7.5.4 Instruction storage interrupt (Offset 0x30)

An Instruction Storage interrupt (ISI) occurs when no higher priority exception exists and an Execute Access Control exception occurs.

Table 208 lists register settings when an ISI is taken.

Table 208. Instruction Storage Interrupt—Register Settings

Register	Setting Description		
SRR0	Set to the effective address of the excepting instruction.		
SRR1	Set to the contents of the MSR at the time of the interrupt		
MSR	SPV 0 WE 0 CE— EE 0 PR 0	FP 0 ME— FE0 0 DE—	FE1 0 IS 0 DS 0 PMM 0 RI—
ESR	VLEMI. All other bits cleared.		
MCSR	Unchanged		
DEAR	Unchanged		
Vector	$IVPR_{0:23}$ || 0x30		

15.7.5.5 External input interrupt (Offset 0x40)

An External Input exception is signaled to the processor by the assertion of an interrupt from the interrupt controller. The input is a level-sensitive signal expected to remain asserted until core acknowledges the external interrupt. If the input is negated early, recognition of the interrupt request is not guaranteed. When the core detects the exception, if the exception is enabled by MSR_{EE}, it takes the External Input interrupt.

An External Input interrupt may be delayed by other higher priority exceptions or if MSR_{EE} is cleared when the exception occurs.

Table 209 lists register settings when an External Input interrupt is taken.

Table 209. External Input Interrupt—Register Settings

Register	Setting Description		
SRR0	Set to the effective address of the instruction that the processor would have attempted to execute next if no exception conditions were present.		
SRR1	Set to the contents of the MSR at the time of the interrupt		
MSR	SPV 0 WE 0 CE— EE 0 PR 0	FP 0 ME— FE0 0 DE—	FE1 0 IS 0 DS 0 PMM 0 RI—
ESR	Unchanged		
MCSR	Unchanged		
DEAR	Unchanged		
Vector	$IVPR_{0:23}$ || 0x40 (autovectored) $IVPR_{0:15}$ || ($IVPR_{16:29}$ | **p_voffset[0:13])** || 2'b00 (non-autovectored)		

15.7.5.6 Alignment interrupt (Offset 0x50)

An Alignment exception is generated when any of the following occurs:

- The operand of **lmw** or **stmw** not word aligned.
- The operand of **lwarx** or **stwcx.** not word aligned.
- The operand of **lharx** or **sthcx.** not halfword aligned.
- Execution of a **dcbz** instruction is attempted.
- Execution of a LSP APU load or store instruction which is not properly aligned.

Table 210 lists register settings when an alignment interrupt is taken.

Table 210. Alignment Interrupt—Register Settings

Register	Setting Description		
SRR0	Set to the effective address of the excepting load/store/dcbz instruction.		
SRR1	Set to the contents of the MSR at the time of the interrupt		
MSR	SPV 0 WE 0 CE — EE 0 PR 0	FP 0 ME— FE0 0 DE—	FE1 0 IS 0 DS 0 PMM 0 RI—
ESR	[ST], [SPV], VLEMI. All other bits cleared.		
MCSR	Unchanged		
DEAR	Set to the effective address of a byte of the load or store access causing the violation.		
Vector	$IVPR_{0:23}$ || 0x50		

15.7.5.7 Program interrupt (Offset 0x60)

A program interrupt occurs when no higher priority exception exists and one or more of the following exception conditions occur:

- Illegal Instruction exception
- Privileged Instruction exception
- Trap exception

core will invoke an Illegal Instruction program exception on attempted execution of the following instructions:

- Unimplemented instructions
- Instruction from the illegal instruction class
- **mtspr** and **mfspr** instructions with an undefined SPR specified
- **mtdcr** and **mfdcr** instructions with an undefined DCR specified

core will invoke a Privileged Instruction program exception on attempted execution of the following instructions when MSR_{PR}=1 (user mode):

- A privileged instruction
- **mtspr** and **mfspr** instructions which specify a SPRN value with $SPRN_5$=1 (even if the SPR is undefined).

core will invoke an Trap exception on execution of the **tw** instruction if the trap conditions are met and the exception is not also enabled as a Debug interrupt.

core will invoke an Illegal instruction program exception on attempted execution of the instructions **lswi**, **lswx**, **stswi**, **stswx**, **mfapidi**, **mfdcrx**, **mtdcrx**, or on any *PowerISA 2.06* floating-point instruction. All other defined or allocated instructions that are not implemented by core will cause a illegal instruction program exception.

Table 211 lists register settings when a Program interrupt is taken.

Table 211. Program Interrupt—Register Settings

Register	Setting Description		
SRR0	Set to the effective address of the excepting instruction.		
SRR1	Set to the contents of the MSR at the time of the interrupt		
MSR	SPV 0 WE 0 CE— EE 0 PR 0	FP 0 ME— FE0 0 DE—	FE1 0 IS 0 DS 0 PMM 0 RI—
ESR	Illegal, Unimplemented: Privileged: Trap:	PIL, VLEMI. All other bits cleared. PPR, VLEMI. All other bits cleared. PTR, VLEMI. All other bits cleared.	
MCSR	Unchanged		
DEAR	Unchanged		
Vector	$IVPR_{0:23}$ || 0x60		

15.7.5.8 System call interrupt (Offset 0x80)

A System Call interrupt occurs when a System Call (**se_sc**) instruction is executed and no higher priority exception exists.

Table 212 lists register settings when a System Call interrupt is taken.

Table 212. System Call Interrupt—Register Settings

Register	Setting Description		
SRR0	Set to the effective address of the instruction *following* the system call instruction.		
SRR1	Set to the contents of the MSR at the time of the interrupt		
MSR	SPV 0 WE 0 CE— EE 0 PR 0	FP 0 ME— FE0 0 DE —	FE1 0 IS 0 DS 0 PMM 0 RI—
ESR	VLEMI. All other bits cleared.		
MCSR	Unchanged		

Table 212. System Call Interrupt—Register Settings (continued)

Register	Setting Description
DEAR	Unchanged
Vector	$IVPR_{0:23}$ || 0x80

15.7.5.9 Debug interrupt (Offset 0x90)

There are multiple sources that can signal a Debug exception. A Debug interrupt occurs when no higher priority exception exists, a Debug exception exists in the Debug Status Register, and Debug interrupts are enabled (both $DBCR0_{IDM}$=1 (internal debug mode) and MSR_{DE}=1).

Table 213 lists register settings when a Debug interrupt is taken.

Table 213. Debug Interrupt—Register Settings

Register	Setting Description		
DSRR0(1)	Set to the effective address of the excepting instruction for IAC, BRT, RET, CRET, and TRAP. Set to the effective address of the next instruction to be executed *following* the excepting instruction for DAC (usually) and ICMP. For a UDE, IRPT, CIRPT, DCNT, or DEVT type exception, set to the effective address of the instruction that the processor would have attempted to execute next if no exception conditions were present.		
DSRR1	Set to the contents of the MSR at the time of the interrupt		
MSR	SPV 0 WE 0 CE—/0(2) EE—/0(2) PR 0	FP 0 ME— FE0 0 DE 0	FE1 0 IS 0 DS 0 PMM 0 RI—

Table 213. Debug Interrupt—Register Settings (continued)

Register	Setting Description	
DBSR(3)	Unconditional Debug Event: Instr. Complete Debug Event: Branch Taken Debug Event: Interrupt Taken Debug Event: Critical Interrupt Taken Debug Event: Trap Instruction Debug Event: Instruction Address Compare: Data Address Compare: Debug Notify Interrupt: Return Debug Event: Critical Return Debug Event: External Debug Event: Performance Monitor Debug Event: MPU Debug Event: and optionally, an Imprecise Debug Event flag	UDE ICMP BRT IRPT CIRPT TRAP {IAC} {DACR, DACW} DNI RET CRET {DEVT1, DEVT2} PMI MPU {IDE}
ESR	Unchanged	
MCSR	Unchanged	
DEAR	Unchanged	
Vector	$IVPR_{0:23}$ || 0x90	

1. assumes that the Debug interrupt is precise.
2. conditional based on control bits in HID0.
3. Note that multiple DBSR bits may be set.

15.7.5.10 System reset interrupt

The System Reset exception is a non-maskable, asynchronous exception signaled to the processor through the assertion of system-defined signals.

A System reset may be initiated by either a software reset or during power-on reset.

When a reset request occurs, the processor branches to the system reset exception vector without attempting to reach a recoverable state. If reset occurs during normal operation, all operations cease and the machine state is lost.

Table 214 lists register settings when a System Reset interrupt is taken.

Table 214. System Reset Interrupt—Register Settings

Register	Setting Description		
CSRR0	Undefined.		
CSRR1	Undefined.		
MSR	SPV 0 WE 0 CE 0 EE 0 PR 0	FP 0 ME 0 FE0 0 DE 0	FE1 0 IS 0 DS 0 PMM 0 RI 0
ESR	Cleared		
DEAR	Undefined		
Vector	[**p_rstbase[0:29]**] || 2'b00		

15.7.5.11 Embedded floating-point data interrupt (Offset 0xA0)

The Embedded Floating-point Data interrupt is taken if no higher priority exception exists and a EFPU Floating-point Data exception is generated. When a Floating-point Data exception occurs, the processor suppresses execution of the instruction causing the exception.

Table 215 lists register settings when a EFPU Floating-point Data interrupt is taken.

Table 215. Embedded Floating-point Data Interrupt—Register Settings

Register	Setting Description		
SRR0	Set to the effective address of the excepting EFPU instruction.		
SRR1	Set to the contents of the MSR at the time of the interrupt		
MSR	SPV 0 WE 0 CE— EE 0 PR 0	FP 0 ME— FE0 0 DE—	FE1 0 IS 0 DS 0 PMM 0 RI—
ESR	SPV, VLEMI. All other bits cleared.		
MCSR	Unchanged		
DEAR	Unchanged		
Vector	$IVPR_{0:23}$ || 0xA0		

15.7.5.12 Embedded floating-point round interrupt (Offset 0xB0)

The Embedded Floating-point Round interrupt is taken when a EFPU floating-point instruction generates an inexact result and inexact exceptions are enabled.

Table 216 lists register settings when a EFPU Floating-point Round interrupt is taken.

Table 216. Embedded Floating-point Round Interrupt—Register Settings

Register	Setting Description		
SRR0	Set to the effective address of the instruction following the excepting EFPU instruction.		
SRR1	Set to the contents of the MSR at the time of the interrupt		
MSR	SPV 0 WE 0 CE— EE 0 PR 0	FP 0 ME— FE0 0 DE—	FE1 0 IS 0 DS 0 PMM 0 RI—
ESR	SPV, VLEMI. All other bits cleared.		
MCSR	Unchanged		
DEAR	Unchanged		
Vector	$IVPR_{0:23}$ || 0xB0		

15.7.5.13 Performance monitor interrupt (Offset 0x70)

A performance monitor interrupt that may be generated by an enabled condition or event. An enabled condition or event is as follows:

A PMC*x* register overflow condition occurs with the following settings:

- $PMLCax_{CE}$ = 1; that is, for the given counter the overflow condition is enabled.
- $PMCx_{OV}$ = 1; that is, the given counter indicates an overflow.

For a performance monitor interrupt to be signaled on an enabled condition or event, $PMGC0_{PMIE}$ must be set.

Although an exception condition may occur with MSR_{EE} = 0, the interrupt cannot be taken until MSR_{EE} = 1.

The priority of the performance monitor interrupt is below all other asynchronous interrupts.

Table 217 lists register settings when an performance monitor interrupt is taken.

Table 217. Performance Monitor Interrupt—Register Settings

Register	Setting Description		
SRR0/ DSRR0(1)	Set to the effective address of the next instruction to be executed.		
SRR1/ DSRR1(1)	Set to the contents of the MSR at the time of the interrupt		
MSR	SPV 0 WE 0 CE—/0(2) EE 0/—(3) PR 0	FP 0 ME— FE0 0 DE—/0(4)	FE1 0 IS 0 DS 0 PMM 0 RI—
ESR	Unchanged		
MCSR	Unchanged		

Table 217. Performance Monitor Interrupt—Register Settings (continued)

Register	Setting Description
DEAR	Unchanged
Vector	$IVPR_{0:23}$ || 0x70

1. DSRR0/1 are used if $PMGC0_{UDI}$ = 1'.
2. CE is cleared if $PMGC0_{UDI}$ = 1 and $HID0_{DCLRCE}$ = 1.
3. EE is not cleared if $PMGC0_{UDI}$ = 1 and $HID0_{DCLREE}$ =0.
4. DE is cleared if $PMGC0_{UDI}$ = 1'.

15.8 MPU

15.8.1 MPU overview

The Core (z4256n3) Memory Protection Unit (MPU) provides the capability of protecting regions of memory, with the following feature set:

- 24-entry region descriptor table with support for 6 arbitrary-sized instruction memory regions, 12 arbitrary-sized data memory regions, and 6 additional arbitrary-sized regions programmable as instruction or data memory regions
- Ability to set access permissions and memory attributes on a per-region basis
- Process ID aware, with per-bit masking of TID values
- Capability for masking upper address bits in the range comparison
- Capability of bypassing permissions checking for selected access types
- Per-entry write-once logic for entry protection
- Hardware flash invalidation support and per-entry invalidation protection controls
- Ability to optionally utilize region descriptors for generating debug events and watchpoints

Software managed by **mpure** and **mpuwe** instructions

15.8.2 Software interface and MPU instructions

The MPU entries are accessed indirectly through several MPU Assist (MAS) registers. Software can write and read the MPU Assist registers with **mtspr** and **mfspr** instructions. These registers contain information related to reading and writing a given entry within the MPU. Data is read from the MPU into the MAS registers with a **mpure** (MPU read entry) instruction. Data is written to the MPU from the MAS registers with a **mpuwe** (MPU write entry) instruction.

The **mpure**, **mpuwe**, and **mpusync** instructions are privileged.

15.8.3 MPU read entry instruction (mpure)

The MPU read entry instruction causes the content of a single MPU entry to be placed in the MPU assist registers. The entry is specified by the INST, SHD, and ESEL fields of the MAS0 register. The entry contents are placed in the MAS0, MAS1, MAS2, and MAS3 registers.

mpure **mpure**
mpu readentry

31	1	///	1 1 1 0 1 1 0 0 1 0	/
0 5	6	7 20	21 30	31

```
mpu_entry_id = MAS0(INST, SHD, ESEL)
result = MPU(mpu_entry_id)
MAS0, MAS1, MAS2, MAS3 = result
```

15.8.4 MPU Write Entry Instruction (mpuwe)

The MPU write entry instruction causes the contents of certain fields within the MPU assist registers MAS0, MAS1, MAS2, and MAS3 to be written into a single MPU entry in the MPU. The entry written is specified by the INST, SHD, and ESEL fields of the MAS0 register.

mpuwe **mpuwe**
mpu write entry

31	1	///	1 1 1 1 0 1 0 0 1 0	/
0 5	6	7 20	21 30	31

```
mpu_entry_id = MAS0(INST, SHD, ESEL)
MPU(mpu_entry_id) = MAS0, MAS1, MAS2, MAS3
```

15.8.5 MPU Synchronize Instruction (mpusync)

The MPU Synchronize instruction is treated as a privileged no-op by the Core (z4256n3).

mpusync **mpusync**
MPU Synchronize

mpusync

31	1	///	1 0 0 0 1 1 0 1 1 0	/
0 5	6	7 10 11 15 16	20 21	30 31

15.8.6 MMU/MPU Configuration Register (MMUCFG)

The MMU/MPU Configuration Register (MMUCFG) is a 32-bit read-only register. The SPR number for MMUCFG is 1015 in decimal. MMUCFG provides information about the configuration of the Core (z4256n3) MPU design. The MMUCFG register is shown in *Figure 122*.




Figure 122. MMU/MPU Configuration Register (MMUCFG)

The MMUCFG bits are described in *Table 218*.

Table 218. MMUCFG Field Descriptions

Bits	Name	Function
0:7	—	Reserved
8:14	RASIZE	Number of Bits of Real Address supported 0100000- This version of the MPU implements 32 real address bits
15:16	—	Reserved
17:20	—	Reserved
21:25	PIDSIZE	PID Register Size 00111 - PID registers contain 8 bits in this version of the MPU
26:27	NMPUS	Number of MPUs 01 - This version of the MMU implements one MPU structure: a fully-associative MPU for MPU0
28:29	NTLBS	Number of TLBs 00 - This version of the MMU implements no TLB structures
30:31	MAVN	MMU Architecture Version Number 11 - This version of the MMU implements Version 3.1 of the MMU Architecture

15.8.7 MPU0 Configuration Register (MPU0CFG)

The MPU0 Configuration Register (MPU0CFG) is a 32-bit read-only register. The SPR number for MPU0CFG is 692 in decimal. MPU0CFG provides information about the configuration of MPU0 in the Core (z4256n3) MPU. The MPU0CFG register is shown in *Figure 123*.




Figure 123. MPU0 Configuration Register (MPU0CFG)


The MPU0CFG bits are described in *Table 219*.

Table 219. MPU0CFG Field Descriptions

Bits	Name	Function
0	FASSOC	Fully Associative 1 - Indicates that MPU0 is fully associative
1:7	—	Reserved for non-fully associative implementation use
8:11	MINSIZE	Minimum Region Size 0x0 - Smallest region size is 1 byte **Note:** due to the use of access address matching, the effective smallest region size is 8 bytes
12:15	MAXSIZE	Maximum Region Size 0xB - Largest region size is 4 GB
16	IPROT	Invalidate Protect Capability 1 - Invalidate Protect Capability is supported in MPU0
17	—	Reserved
18	UAMSKA	Upper Address Masking Availability 1 - Upper Address Masking is Available
19:22	—	Reserved
23:25	SHENTRY	Number of Shared (configurable for I or D) Entries 0x2 - Indicates that MPU0 contains 6 shared entries
26:28	DENTRY	Number of Data Entries 0x4 - Indicates that MPU0 contains 12 dedicated data entries
29:31	IENTRY	Number of Instruction Entries 0x2 - Indicates that MPU0 contains 6 dedicated Instruction entries

15.8.8 MPU0 Control and Status Register 0 (MPU0CSR0)

The MPU0 Control and Status Register 0 (MPU0CSR0) is a 32-bit register. The SPR number for MPU0CSR0 is 1014 in decimal. MPU0CSR0 controls the operation of the MPU. The MPU0CSR0 register is shown in *Figure 124*.



SPR - 1014; Read/ Write; Reset - 0x0

Figure 124. MPU0 Control and Status Register 0 (MPU0CSR0)

The MPU0CSR0 bits are described in *Table 220*.

Table 220. MPU0CSR0 - MPU0 Control and Status Register 0

Bits	Name	Description
0:15	—	Reserved
16	BYPSR	Bypass MPU protections for Supervisor Read accesses 0 - No Bypass of MPU protections for Supervisor Read accesses 1 - Bypass MPU protections for Supervisor Read accesses This bit controls whether supervisor-mode read accesses bypass the MPU protection mechanism. When bypass is enabled, supervisor-mode read accesses do not generate a DSI when no MPU match occurs. Supervisor-mode read accesses are still compared to MPU entries, and a hit will provide access attributes (CI, G).
17	BYPSW	Bypass MPU protections for Supervisor Write accesses 0 - No Bypass of MPU protections for Supervisor Write accesses 1 - Bypass MPU protections for Supervisor Write accesses This bit controls whether supervisor-mode write accesses bypass the MPU protection mechanism. When bypass is enabled, supervisor-mode write accesses do not generate a DSI when no MPU match occurs. Supervisor-mode write accesses are still compared to MPU entries, and a hit will provide access attributes (CI, G).
18	BYPSX	Bypass MPU protections for Supervisor Instruction accesses 0 - No Bypass of MPU protections for Supervisor Instruction accesses 1 - Bypass MPU protections for Supervisor Instruction accesses This bit controls whether supervisor-mode instruction accesses bypass the MPU protection mechanism. When bypass is enabled, supervisor-mode instruction accesses do not generate an ISI when no MPU match occurs. Supervisor-mode instruction accesses are still compared to MPU entries, and a hit will provide access attributes (CI).
19	BYPUR	Bypass MPU protections for User Read accesses 0 - No Bypass of MPU protections for User Read accesses 1 - Bypass MPU protections for User Read accesses This bit controls whether user-mode read accesses bypass the MPU protection mechanism. When bypass is enabled, user-mode read accesses do not generate a DSI when no MPU match occurs. User-mode read accesses are still compared to MPU entries, and a hit will provide access attributes (CI, G).
20	BYPUW	Bypass MPU protections for User Write accesses 0 - No Bypass of MPU protections for User Write accesses 1 - Bypass MPU protections for User Write accesses This bit controls whether user-mode write accesses bypass the MPU protection mechanism. When bypass is enabled, user-mode write accesses do not generate a DSI when no MPU match occurs. User-mode write accesses are still compared to MPU entries, and a hit will provide access attributes (CI, G).
21	BYPUX	Bypass MPU protections for User Instruction accesses 0 - No Bypass of MPU protections for User Instruction accesses 1 - Bypass MPU protections for User Instruction accesses This bit controls whether user-mode instruction accesses bypass the MPU protection mechanism. When bypass is enabled, user-mode instruction accesses do not generate an ISI when no MPU match occurs. User-mode instruction accesses are still compared to MPU entries, and a hit will provide access attributes (CI).
22:23	—	Reserved

Table 220. MPU0CSR0 - MPU0 Control and Status Register 0 (continued)

Bits	Name	Description
24	DRDEN	Data Read Debug Enable 0 - MPU debug events are disabled for data read accesses 1 - MPU debug events are enabled for data read accesses This bit controls whether data read accesses are enabled to generate MPU debug events. When disabled, no data read access will generate an MPU debug event, regardless of whether an access match occurs to a valid MPU region descriptor with DEBUG=1. If such a match occurs, no MPU debug event is generated, and no access protection is performed. When enabled, data read accesses are not blocked from generating MPU debug events.
25	DWDEN	Data Write Debug Enable 0 - MPU debug events are disabled for data write accesses 1 - MPU debug events are enabled for data write accesses This bit controls whether data write accesses are enabled to generate MPU debug events. When disabled, no data write access will generate an MPU debug event, regardless of whether an access match occurs to a valid MPU region descriptor with DEBUG=1. If such a match occurs, no MPU debug event is generated, and no access protection is performed. When enabled, data write accesses are not blocked from generating MPU debug events.
26	IDEN	Instruction Debug Enable 0 - MPU debug events are disabled for instruction accesses 1 - MPU debug events are enabled for instruction accesses This bit controls whether instruction accesses are enabled to generate MPU debug events. When disabled, no instruction access will generate an MPU debug event, regardless of whether an access match occurs to a valid MPU region descriptor with DEBUG=1. When enabled, instruction accesses are not blocked from generating MPU debug events.
27	—	Reserved
28	TIDCTL	TID usage Control 0 - TID comparisons performed normally 1 - no TID comparisons are performed for matching while in Supervisor mode When TIDCTL is set to ‘1’, the TID match is disabled (forced match) in Supervisor mode.
29	—	Reserved

Table 220. MPU0CSR0 - MPU0 Control and Status Register 0 (continued)

Bits	Name	Description
30	MPUFI	MPU flash invalidate 0 - No flash invalidate 1 - MPU1 invalidation operation When written to a '1', a MPU invalidation operation is initiated by hardware. Once complete, this bit is reset to '0'. Writing a '1' while an invalidation operation is in progress will result in an undefined operation. Writing a '0' to this bit while an invalidation operation is in progress will be ignored. MPU invalidation operations require 3 cycles to complete. Note that entries which have the IPROT bit set will not be invalidated.
31	MPUEN	MPU Enable 0 - MPU is disabled 1 - MPU is enabled This bit enables operation of the MPU. When enabled, access addresses are compared to each entry in the MPU for a match condition. If no match condition occurs, and the access type is not enabled to bypass the MPU protections, then an ISI or DSI condition is signaled for the access. Note that this bit is ignored for matching entries with DEBUG=1 if in EDM and hardware owns MPU Debug entries.

15.8.9 MPU Assist registers (MAS)

The Core (z4256n3) uses four special purpose registers (MAS0, MAS1, MAS2, and MAS3) to facilitate reading and writing MPU entries. The MAS registers can be read or written using the **mfspr** and **mtspr** instructions.

The MAS0 register is shown in *Figure 125*. Fields are defined in *Table 221*.

VALID	IPROT	SEL	0	RO	DEBUG	INST	SHD	0	ESEL	0	UAMSK	UW	SW	UX/UR	SX/SR	IOVR	GOVR(1)	1	1	I	0	G(1)	0
0	1	2 3	4	5	6	7	8	9 10 11	12 13 14 15	16	17 18 19	20	21	22	23	24	25	26	27	28	29	30	31

SPR - 624; Read/ Write; Reset - Unaffected

Figure 125. MPU Assist Register 0 (MAS0)

1. This bit is not implemented in dedicated instruction entries, and is ignored in shared entries with INST=1

Table 221. MAS0 —MPU Read/Write and Replacement Control

Bit	Name	Comments, or Function when Set
0	VALID	MPU Entry Valid 0 - This MPU entry is invalid 1 - This MPU entry is valid
1	IPROT	Invalidation Protect 0 - Entry is not protected from invalidation 1 - Entry is protected from invalidation

Table 221. MAS0 —MPU Read/Write and Replacement Control (continued)

Bit	Name	Comments, or Function when Set
2:3	SEL	Selects MPU for access: 00 - Reserved, no access 01 - Reserved, no access 10 - Select MPU 11 - Reserved, no access
4	—	Reserved
5	RO	Read-Only 0 - This MPU entry is writable 1 - This MPU entry is Read-only When set to ‘1’, the entry is no longer writable by software. Once set, this bit will remain set until a processor reset occurs.
6	DEBUG	Debug Control for Entry 0 - This MPU entry is used for access protections and allows accesses when matched based on protection attributes 1 - This MPU entry is used for generating a debug event when a match occurs and the access protections would allow access This bit is used to assign an entry for debug event use instead of normal access protection use. When used for debug purposes, an MPU debug event is generated when a hit to the entry occurs and the access permissions allow the access.
7	INST	Instruction Entry 0 - This MPU entry is used for matching data accesses only 1 - This MPU entry is used for matching instruction accesses only When SHD=0, this bit is used to select the INST entry portion of the region descriptor table for **mpure** and **mpuwe** instruction operations. When SHD=1, this bit is used to indicate whether the entry in the Shared portion of the region descriptor table is assigned as an entry for either instruction access or data access matching. Only one of these access types is monitored for matching by a given shared region descriptor entry.
8	SHD	Shared Entry Select 0 - The shared portion of the region descriptor table is not accessed on a **mpure** or **mpuwe** operation. Either the instruction portion or the data portion is accessed based on the setting of INST. The entry within the selected portion is based on ESEL. 1 - The shared portion of the region descriptor table is accessed on a **mpure** or **mpuwe** operation. The instruction and data portions are not accessed. The INST bit is used to indicate whether the entry in the Shared portion of the region descriptor table is assigned as an entry for instruction access or data access matching. Only one of these access types is monitored for matching by a given shared region descriptor entry. ESEL defines which shared entry is selected. This bit is used to control selection of the Shared portion of the region descriptor table.
9:11	—	Reserved
12:15	ESEL	Entry select for MPU. This field is used to select an entry for reading or writing in conjunction with the settings of SHD and INST. Only valid entry numbers should be used in this field, otherwise the result of an operation is boundedly undefined.

Table 221. MAS0 —MPU Read/Write and Replacement Control (continued)

Bit	Name	Comments, or Function when Set
16	—	Reserved
17:19	UAMSK	Upper Address Mask Control 000 - No upper address bits are masked, address matching uses all 32 address bits for accesses 001 - The most significant access address bit is forced to zero before matching 010 - The two most significant access address bits are forced to zero before matching. 101 - The upper 5 access address bits are forced to zero before matching 11x - Reserved, do not use This field is used to support masking of upper address bits before performing range comparisons. Masked bits will be forced to 0 for the purposes of the range compare. Range upper and lower bounds should be set accordingly.
20	UW	User Mode Write Permission 0 - No User mode Write permission 1 - User mode has Write permission Determines User mode Write (W) permission when INST=0. Ignored when INST=1.
21	SW	Supervisor Mode Write / Read Permission 0 - No Supervisor mode Write permission 1 - Supervisor mode has Write permission Determines Supervisor mode Write (W) permission when INST=0. Ignored when INST=1.
22	UX/UR	User Mode Execute / Read Permission 0 - No User mode Execute/ Read permission 1 - User mode has Execute/ Read permission Determines User mode Execute (X) permission when INST=1, or User mode Read (R) permission when INST=0.
23	SX/SR	Supervisor Mode Execute / Read Permission 0 - No Supervisor mode Execute/ Read permission 1 - Supervisor mode has Execute/ Read permission Determines Supervisor mode Execute (X) permission when INST=1, or Supervisor mode Read (R) permission when INST=0.
24	IOVR	Cache-Inhibit attribute Override 0 - No override of I attribute by entry 1 - Entry I bit overrides I attribute Determines whether this matching entry overrides the I bit settings of other matching entries and the Cache-Inhibited region configuration signals
25	GOVR/—	G attribute Override 0 - No override of G attribute by entry 1 - Entry G bit overrides G attribute Determines whether this entry overrides the G bit settings of other matching entries and the Guarded region configuration signals This bit is not implemented in dedicated instruction entries, and is ignore in shared entries with INST=1.
26	—	Reserved
27	—	Reserved

Table 221. MAS0 —MPU Read/Write and Replacement Control (continued)

Bit	Name	Comments, or Function when Set
28	I	Cache Inhibited 0 - This region is considered cacheable 1 - This region is considered cache-inhibited This attribute may be overridden by the cache-inhibited region configuration input settings.
29	—	Reserved
30	G/—	Guarded 0 - Accesses to this region are not guarded, and can be performed before it is known if they are required by the sequential execution model 1 - All loads and stores to this region are performed without speculation (that is they are known to be required) This attribute may be overridden by the guarded region configuration input settings. This bit is not implemented in dedicated instruction entries, and is ignore in shared entries with INST=1.
31	—	Reserved

The MAS1 register is shown in *Figure 126*. Fields are defined in *Table 222*.

0								TID								0								TIDMSK							
0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31

SPR - 625; Read/ Write; Reset - Unaffected

Figure 126. MPU Assist Register 1 (MAS1)

Table 222. MAS1 —Descriptor Context and Configuration Control

Bit	Name	Comments, or Function when Set
0:7	—	Reserved
8:15	TID	Region ID bits This field is compared with the current process ID of the access address. A TID value of 0 defines an entry as global and matches with all process IDs.

Table 222. MAS1 —Descriptor Context and Configuration Control (continued)

Bit	Name	Comments, or Function when Set
16:23	—	Reserved
24:31	TIDMSK	Region ID mask 0xxxxxxx - TID[0] comparison to PID0[0] not masked 1xxxxxxx - TID[0] comparison to PID0[0] is masked x0xxxxxx - TID[1] comparison to PID0[1] not masked x1xxxxxx - TID[1] comparison to PID0[1] is masked xx0xxxxx - TID[2] comparison to PID0[2] not masked xx1xxxxx - TID[2] comparison to PID0[2] is masked xxx0xxxx - TID[3] comparison to PID0[3] not masked xxx1xxxx - TID[3] comparison to PID0[3] is masked xxxx0xxx - TID[4] comparison to PID0[4] not masked xxxx1xxx - TID[4] comparison to PID0[4] is masked xxxxx0xx - TID[5] comparison to PID0[5] not masked xxxxx1xx - TID[5] comparison to PID0[5] is masked xxxxxx0x - TID[6] comparison to PID0[6] not masked xxxxxx1x - TID[6] comparison to PID0[6] is masked xxxxxxx0 - TID[7] comparison to PID0[7] not masked xxxxxxx1 - TID[7] comparison to PID0[7] is masked This field controls whether bits within the TID to PID[0] comparison are masked for determining a range match. When a bit is masked, the value of that TID and PID0 bit is ignored for matching purposes.

The MAS2 register is shown in *Figure 127*. Fields are defined in *Table 223*.

UPPER BOUND																															
0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31

SPR - 626; Read/ Write; Reset - Unaffected

Figure 127. MPU Assist Register 2 (MAS2)

Table 223. MAS2 - Upper Bound Control

Bit	Name	Comments, or Function when Set
0:31	UPPER BOUND	Upper bound of address range covered by entry. Entry match requires LOWER_BOUND <= EA <= UPPER_BOUND

The MAS3 register is shown in *Figure 128*. Fields are defined in *Table 224*.

LOWER BOUND																															
0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31

SPR - 627; Read/ Write; Reset - Unaffected

Figure 128. MPU Assist Register 3 (MAS3)

Table 224. MAS3 - Lower Bound Control

Bit	Name	Comments, or Function when Set
0:31	LOWER BOUND	Lower bound of address range covered by entry. Entry match requires LOWER_BOUND <= EA <= UPPER_BOUND

15.8.10 MAS registers summary

The MAS registers are summarized in *Figure 129*.




Figure 129. MPU Assist Registers Summary

15.9 Local memories

15.9.1 Local instruction and data memory overview

In order to provide for low latency memory access for critical instruction routines and data operands, local instruction (IMEM) and data (DMEM) memory capabilities have been added to the next generation processor cores. These memories provide for low latency access (zero wait-state) similar to an instruction or data cache, but do not suffer from the overhead of cache miss or cache Writethrough operations. Instead, they provide “tightly coupled” storage.

15.9.2 Local memory control and configuration

DMEM and IMEM local memory configuration is provided by a set of privileged read-only SPRs which are accessed using **mfspr** instructions. DMEM and IMEM local memory is controlled by a set of privileged device control registers (DCRs) which are accessed using the **mfdcr** and **mtdcr** instructions. These registers and a description of the operation of various features are described in the following subsections.

15.9.2.1 DMEM Configuration Register 0 (DMEMCFG0)

The DMEM Configuration Register 0 (DMEMCFG0) is a 32-bit read-only register. DMEMCFG0 provides information about the configuration of the Core (z4256n3) local data memory design. The contents of the DMEMCFG0 register can be read using a **mfspr** instruction. The SPR number for DMEMCFG0 is 694 in decimal. The DMEMCFG0 register is shown in *Figure 130*.




Figure 130. DMEM Configuration Register 0 (DMEMCFG0)

The DMEMCFG0 fields are described in *Table 225*.

Table 225. DMEMCFG0 Field Descriptions

Bits	Name	Description
0:19	DMEM BASE ADDR	DMEM BASE ADDRESS (CPU Port) This field defines the current Base Address value being used for the CPU port to the DMEM. This field reflects the value of the external DMEM base address port inputs when the external base address port inputs are enabled via the DBAPD control bit, or the value of the BASE ADDRESS field of DMEMCFG0 when the external base address port inputs are disabled via the DBAPD control bit. **Note:** low order bits of this field are driven to 0's when the DMEM size is > 4 Kbyte
20	-	Reserved
21	DECUA	DECUE - DMEM Error Correction Update Available 0 - Error Correction Update is not available 1 - Error Correction Update is available for correction of a correctable single-bit error detected on a read access DECUA indicates an error scrubbing function for the DMEM is available.
22	DECA	DECUE - DMEM Error Correction Available 0 - Error Correction is not available 1 - Error Correction is available DECA indicates an error correction function for the DMEM is available.
23	-	Reserved
24:29	DMSIZE	DMSIZE - DMEM Size 100000 - The size of the DMEM is 12864 Kbyte
30:31	-	Reserved

15.9.2.2 DMEM Control Register 0 (DMEMCTL0)

The DMEM Control Register 0 (DMEMCTL0) controls operation of certain functions of the DMEM logic.

DMEM BASE ADDR	0	DBYPCB	DBYPAT	DBYPDEC	DECUE	0	DBAPD	DPEIE	DICWE	DSWCE	DDAUEC	DCECE	DSECE
0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16	17 18	19	20	21	22	23	24	25	26	27 28	29	30	31

DCR - 496; Read/Write; Reset(1) - 19‘b0 || p_dmem_rstcfg[8,6:7,0] || 4‘b0 || p_dmem_rstcfg[1:5]; Privileged

Figure 131. DMEM Control Register 0 (DMEMCTL0)

1. reset by **m_por** and **slv_reset_b**. Unaffected by **p_reset_b**.

Table 226. DMEMCTL0 Field Descriptions

Bits	Name	Description
0:16	DMEM BASE ADDR	DMEM BASE ADDRESS Field (CPU Port) This field defines the Base Address used for the CPU port to the DMEM when the external base address port inputs are disabled via the DBAPD control bit.
17:18	-	Reserved
19	DBYPCB	DBYPCB - DMEM Bypass Cache Bypass CPU accesses 0 - Non-decorated Cache Bypass loads and Store with Writethrough CPU accesses do not bypass the DMEM CPU port 1 - Non-decorated Cache Bypass loads and Store with Writethrough CPU accesses bypass the DMEM CPU port and are routed out through the BIU to the DAHB external interface. DBYPCB can be used to force Non-decorated Cache Bypass loads and Store with Writethrough (**lbcbx**, **lhcbx**, **lwcbx**, and **stwwtx**, **sthwtx**, **stbwtx**) accesses which target the DMEM address space to be presented to the external bus. Note that the protection settings in DMEMCTL1 are still applied to these accesses. **Note:** this field is updated on **m_por** and **slv_reset_b** based on the value of the **p_dmem_rstcfg[8]** input.
20	DBYPAT	DBYPAT - DMEM Bypass Atomic CPU accesses 0 - Atomic CPU accesses do not bypass the DMEM CPU port 1 - Atomic CPU accesses bypass the DMEM CPU port and are routed out through the BIU to the DAHB external interface. DBYPAT can be used to force atomic (load and reserve, store conditional) accesses to the DMEM address space to be presented to external reservation hardware in systems which support reservation or decoration functionality (or both), since no internal reservation hardware is present in the CPU for the DMEM. In general, software must not rely on normal CPU write accesses to clear a reservation, since they are not monitored by reservation hardware; instead only store conditional accesses should be used for this purpose. Note that the protection settings in DMEMCTL1 are still applied to these accesses. **Note:** this field is updated on **m_por** and **slv_reset_b** based on the value of the **p_dmem_rstcfg[6]** input.

Table 226. DMEMCTL0 Field Descriptions (continued)

Bits	Name	Description
21	DBYPDEC	DBYPDEC - DMEM Bypass Decorated CPU accesses 0 - Decorated Load and Store CPU accesses do not bypass the DMEM CPU port 1 - Decorated Load and Store CPU accesses bypass the DMEM CPU port and are routed out through the BIU to the DAHB external interface. DBYPDEC can be used to force decorated accesses (**lbdx, lhdx, lwdx, lbdcbx, lhdcbx, lwdcbx, stbdx, sthdx, stwdx, dsn, dsncb**) to the DMEM address space to be presented to external decoration hardware for systems which support this functionality, since no internal decoration hardware is present in the CPU. Note that the protection settings in DMEMCTL1 are still applied to these accesses. **Note:** this field is updated on **m_por** and **slv_reset_b** based on the value of the **p_dmem_rstcfg[7]** input.
22	DECUE	DECUE - DMEM Error Correction Update Enable 0 - Error Correction Update is disabled 1 - Error Correction Update is enabled. A correctable single-bit error detected on a read access from either the CPU or the slave port will cause the DMEM to be re-written with the corrected data. (Write accesses perform this correction automatically during partial-width writes.) DECUE can be used to provide an error scrubbing function for the DMEM. **Note:** this field is updated on **m_por** and **slv_reset_b** based on the value of the **p_dmem_rstcfg[0]** input.
23	-	Reserved
24	DBAPD	DBAPD - DMEM Base Address Port Disable 0 - The external DMEM base address port (**p_dmem_baseaddr[0:n]**) is used to define the base address of the DMEM for CPU accesses. 1 - The external DMEM base address port (**p_dmem_baseaddr[0:n]**) is disabled for use, and instead the BASE ADDR field value is used to define the base address of the DMEM for CPU accesses. This bit controls usage of the external Base Address port (**p_dmem_baseaddr[0:n]**) to define the base address of the DMEM for CPU port accesses. It has no effect on DMEM slave port accesses.
25	DPEIE	DPEIE - DMEM Processor Error Injection Enable 0 - Error Injection is disabled 1 - A double-bit error will be injected on each CPU port write into the DMEM data array by inverting the two uppermost parity check bits (p_dchk[0:1]). DPEIE will cause injection of errors regardless of the setting of DCPECE, although reporting of errors to the CPU will be masked while DCPECE=0.
26	DICWE	DICWE - DMEM Imprecise CPU Write Enable 0 - Imprecise writes by the CPU are disabled. All partial-width write ECC errors are reported precisely (error report machine check). 1 - Imprecise writes by the CPU are enabled. In certain cases, partial-width write errors may be reported imprecisely (async machine check only). DICWE may allow for increased partial-width write performance when set.

Table 226. DMEMCTL0 Field Descriptions (continued)

Bits	Name	Description
27:28	DSWCE	DSWCE - DMEM Slave port Write Check/Correct Enable 00 - Slave write data is not checked or corrected for errors. 01 - Slave write data is checked but not corrected for errors. Detected errors generate a slave port ERROR response and no Write is performed to the DMEM. 10 - Slave write data is checked and corrected for errors on all writes. Single-bit correctable errors do not automatically generate an ERROR response, but are instead corrected. 11 - Slave write data is checked and corrected for errors on partial-width (1, 2, 3, 5, 6, or 7 byte, or misaligned 4-byte writes) writes. Single-bit correctable errors on partial-width writes do not automatically generate an ERROR response, but are instead corrected. Aligned word or double word writes are not checked or corrected for errors. **Note:** this field is updated on **m_por** and **slv_reset_b** based on the values of the **p_dmem_rstcfg[1:2]** inputs.
29	DDAUEC	DDAUEC - DMEM Disable Address Use in Error Check 0 - Use of access address is enabled in checkbit and syndrome generation. 1 - Use of access address is disabled in checkbit and syndrome generation. This bit controls usage of the address portion of the ECC H matrix. When use is disabled, the address portions are not used for checkbit/syndrome generation for DMEM CPU or slave port accesses. **Note:** this field is updated on **m_por** and **slv_reset_b** based on the value of the **p_dmem_rstcfg[3]** input.
30	DCECE	DCPECE - DMEM CPU Port ECC Enable (CPU port) 0 - End-to-End ECC is disabled for the CPU interface. No checking of read data is performed by the CPU. Writes will still generate the proper check bit values to be written. 1- End-to-End ECC is enabled for performing ECC on the CPU interface. Error checking of read data is performed with single-bit error correction. Detection of uncorrectable single- or multi-bit errors on a CPU port access cause a machine check to be generated. **Note:** this field is updated on **m_por** and **slv_reset_b** based on the value of the **p_dmem_rstcfg[4]** input.
31	DSECE	DSECE - DMEM Slave port Error Checking Enable (Slave port) 0 - End-to-End ECC checking logic is disabled for the Slave interface. No checking of read data is performed during read-modify-write operations for Slave port partial-width writes. Writes will still generate the proper check bit values to be written. 1 - End-to-End ECC is enabled for performing ECC on the Slave Port interface. Error checking of read data is performed with single-bit error correction during read-modify-write operations for partial-width writes. Detection of uncorrectable single- or multi-bit errors on a Slave port partial-width write access causes a bus error ERROR response to be generated. **Note:** this field is updated on **m_por** and **slv_reset_b** based on the value of the **p_dmem_rstcfg[5]** input.

15.9.2.3 DMEM Control Register 1 (DMEMCTL1)

The DMEM Control Register 1 (DMEMCTL1) provides protection functions for the DMEM. Separate Supervisor-mode and User-mode read and write access controls allow accesses to be granted, denied, or conditionally granted independently for four equally-sized blocks of DMEM. Conditional granting of access permissions causes the MPU memory protection functions to be employed, all other settings override MPU settings. The DMEMCTL1 settings are applied to all accesses which target DMEM address range, regardless of

whether the access may bypass the DMEM based on settings in DMEMCTL0$_{DBYPCB,}$ DBYPATF, DBYPDEC·



DCR - 498; Read/Write; Reset(1) - 32‘b0; Privileged

Figure 132. DMEM Control Register 1 (DMEMCTL1)

1. reset by **m_por** and **p_reset_b**.

Table 227. DMEMCTL1 Field Descriptions

Bits	Name	Description
0:1	DSWAC3	DSWAC3 - DMEM Supervisor Write Access Control for Quadrant 3 00 - Supervisor-mode CPU write accesses are allowed to quadrant 3 of DMEM 01 - Supervisor-mode CPU write accesses are not allowed to quadrant 3 of DMEM 10 - Supervisor-mode CPU write accesses are conditionally allowed to quadrant 3 of DMEM based on memory protection logic 11 - Reserved **Note:** individual control fields are provided for four equal sized sections of DMEM regardless of DMEM size. A single control field is used for each access based on the upper two address bits used to index into the DMEM. DSWAC3 is used when these two bits = 2‘b11
2:3	DSWAC2	DSWAC2 - DMEM Supervisor Write Access Control for Quadrant 2 00 - Supervisor-mode CPU write accesses are allowed to quadrant 2 of DMEM 01 - Supervisor-mode CPU write accesses are not allowed to quadrant 2 of DMEM 10 - Supervisor-mode CPU write accesses are conditionally allowed to quadrant 2 of DMEM based on memory protection logic 11 - Reserved **Note:** individual control fields are provided for four equal sized sections of DMEM regardless of DMEM size. A single control field is used for each access based on the upper two address bits used to index into the DMEM. DSWAC2 is used when these two bits = 2‘b10
4:5	DSWAC1	DSWAC1 - DMEM Supervisor Write Access Control for Quadrant 1 00 - Supervisor-mode CPU write accesses are allowed to quadrant 1 of DMEM 01 - Supervisor-mode CPU write accesses are not allowed to quadrant 1 of DMEM 10 - Supervisor-mode CPU write accesses are conditionally allowed to quadrant 1 of DMEM based on memory protection logic 11 - Reserved **Note:** individual control fields are provided for four equal sized sections of DMEM regardless of DMEM size. A single control field is used for each access based on the upper two address bits used to index into the DMEM. DSWAC1 is used when these two bits = 2‘b01

Table 227. DMEMCTL1 Field Descriptions (continued)

Bits	Name	Description
6:7	DSWAC0	DSWAC0 - DMEM Supervisor Write Access Control for Quadrant 0 00 - Supervisor-mode CPU write accesses are allowed to quadrant 0 of DMEM 01 - Supervisor-mode CPU write accesses are not allowed to quadrant 0 of DMEM 10 - Supervisor-mode CPU write accesses are conditionally allowed to quadrant 0 of DMEM based on memory protection logic 11 - Reserved **Note:** individual control fields are provided for four equal sized sections of DMEM regardless of DMEM size. A single control field is used for each access based on the upper two address bits used to index into the DMEM. DSWAC0 is used when these two bits = 2‘b00
8:9	DSRAC3	DSRAC3 - DMEM Supervisor Read Access Control for Quadrant 3 00 - Supervisor-mode CPU read accesses are allowed to quadrant 3 of DMEM 01 - Supervisor-mode CPU read accesses are not allowed to quadrant 3 of DMEM 10 - Supervisor-mode CPU read accesses are conditionally allowed to quadrant 3 of DMEM based on memory protection logic 11 - Reserved **Note:** individual control fields are provided for four equal sized sections of DMEM regardless of DMEM size. A single control field is used for each access based on the upper two address bits used to index into the DMEM. DSRAC3 is used when these two bits = 2‘b11
10:11	DSRAC2	DSRAC2 - DMEM Supervisor Read Access Control for Quadrant 2 00 - Supervisor-mode CPU read accesses are allowed to quadrant 2 of DMEM 01 - Supervisor-mode CPU read accesses are not allowed to quadrant 2 of DMEM 10 - Supervisor-mode CPU read accesses are conditionally allowed to quadrant 2 of DMEM based on memory protection logic 11 - Reserved **Note:** individual control fields are provided for four equal sized sections of DMEM regardless of DMEM size. A single control field is used for each access based on the upper two address bits used to index into the DMEM. DSRAC2 is used when these two bits = 2‘b10
12:13	DSRAC1	DSRAC1 - DMEM Supervisor Read Access Control for Quadrant 1 00 - Supervisor-mode CPU read accesses are allowed to quadrant 1 of DMEM 01 - Supervisor-mode CPU read accesses are not allowed to quadrant 1 of DMEM 10 - Supervisor-mode CPU read accesses are conditionally allowed to quadrant 1 of DMEM based on memory protection logic 11 - Reserved **Note:** individual control fields are provided for four equal sized sections of DMEM regardless of DMEM size. A single control field is used for each access based on the upper two address bits used to index into the DMEM. DSRAC1 is used when these two bits = 2‘b01
14:15	DSRAC0	DSRAC0 - DMEM Supervisor Read Access Control for Quadrant 0 00 - Supervisor-mode CPU read accesses are allowed to quadrant 0 of DMEM 01 - Supervisor-mode CPU read accesses are not allowed to quadrant 0 of DMEM 10 - Supervisor-mode CPU read accesses are conditionally allowed to quadrant 0 of DMEM based on memory protection logic 11 - Reserved **Note:** individual control fields are provided for four equal sized sections of DMEM regardless of DMEM size. A single control field is used for each access based on the upper two address bits used to index into the DMEM. DSRAC0 is used when these two bits = 2‘b00

Table 227. DMEMCTL1 Field Descriptions (continued)

Bits	Name	Description
16:17	DUWAC3	DUWAC3 - DMEM User Write Access Control for Quadrant 3 00 - User-mode CPU write accesses are allowed to quadrant 3 of DMEM 01 - User-mode CPU write accesses are not allowed to quadrant 3 of DMEM 10 - User-mode CPU write accesses are conditionally allowed to quadrant 3 of DMEM based on memory protection logic 11 - Reserved **Note:** individual control fields are provided for four equal sized sections of DMEM regardless of DMEM size. A single control field is used for each access based on the upper two address bits used to index into the DMEM. DUWAC3 is used when these two bits = 2‘b11
18:19	DUWAC2	DUWAC2 - DMEM User Write Access Control for Quadrant 2 00 - User-mode CPU write accesses are allowed to quadrant 2 of DMEM 01 - User-mode CPU write accesses are not allowed to quadrant 2 of DMEM 10 - User-mode CPU write accesses are conditionally allowed to quadrant 2 of DMEM based on memory protection logic 11 - Reserved **Note:** individual control fields are provided for four equal sized sections of DMEM regardless of DMEM size. A single control field is used for each access based on the upper two address bits used to index into the DMEM. DUWAC2 is used when these two bits = 2‘b10
20:21	DUWAC1	DUWAC1 - DMEM User Write Access Control for Quadrant 1 00 - User-mode CPU write accesses are allowed to quadrant 1 of DMEM 01 - User-mode CPU write accesses are not allowed to quadrant 1 of DMEM 10 - User-mode CPU write accesses are conditionally allowed to quadrant 1 of DMEM based on memory protection logic 11 - Reserved **Note:** individual control fields are provided for four equal sized sections of DMEM regardless of DMEM size. A single control field is used for each access based on the upper two address bits used to index into the DMEM. DUWAC1 is used when these two bits = 2‘b01
22:23	DUWAC0	DUWAC0 - DMEM User Write Access Control for Quadrant 0 00 - User-mode CPU write accesses are allowed to quadrant 0 of DMEM 01 - User-mode CPU write accesses are not allowed to quadrant 0 of DMEM 10 - User-mode CPU write accesses are conditionally allowed to quadrant 0 of DMEM based on memory protection logic 11 - Reserved **Note:** individual control fields are provided for four equal sized sections of DMEM regardless of DMEM size. A single control field is used for each access based on the upper two address bits used to index into the DMEM. DUWAC0 is used when these two bits = 2‘b00

Table 227. DMEMCTL1 Field Descriptions (continued)

Bits	Name	Description
24:25	DURAC3	DURAC3 - DMEM User Read Access Control for Quadrant 3 00 - User-mode CPU read accesses are allowed to quadrant 3 of DMEM 01 - User-mode CPU read accesses are not allowed to quadrant 3 of DMEM 10 - User-mode CPU read accesses are conditionally allowed to quadrant 3 of DMEM based on memory protection logic 11 - Reserved **Note:** individual control fields are provided for four equal sized sections of DMEM regardless of DMEM size. A single control field is used for each access based on the upper two address bits used to index into the DMEM. DURAC3 is used when these two bits = 2‘b11
26:27	DURAC2	DURAC2 - DMEM User Read Access Control for Quadrant 2 00 - User-mode CPU read accesses are allowed to quadrant 2 of DMEM 01 - User-mode CPU read accesses are not allowed to quadrant 2 of DMEM 10 - User-mode CPU read accesses are conditionally allowed to quadrant 2 of DMEM based on memory protection logic 11 - Reserved **Note:** individual control fields are provided for four equal sized sections of DMEM regardless of DMEM size. A single control field is used for each access based on the upper two address bits used to index into the DMEM. DURAC2 is used when these two bits = 2‘b10
28:29	DURAC1	DURAC1 - DMEM User Read Access Control for Quadrant 1 00 - User-mode CPU read accesses are allowed to quadrant 1 of DMEM 01 - User-mode CPU read accesses are not allowed to quadrant 1 of DMEM 10 - User-mode CPU read accesses are conditionally allowed to quadrant 1 of DMEM based on memory protection logic 11 - Reserved **Note:** individual control fields are provided for four equal sized sections of DMEM regardless of DMEM size. A single control field is used for each access based on the upper two address bits used to index into the DMEM. DURAC1 is used when these two bits = 2‘b01
30:31	DURAC0	DURAC0 - DMEM User Read Access Control for Quadrant 0 00 - User-mode CPU read accesses are allowed to quadrant 0 of DMEM 01 - User-mode CPU read accesses are not allowed to quadrant 0 of DMEM 10 - User-mode CPU read accesses are conditionally allowed to quadrant 0 of DMEM based on memory protection logic 11 - Reserved **Note:** individual control fields are provided for four equal sized sections of DMEM regardless of DMEM size. A single control field is used for each access based on the upper two address bits used to index into the DMEM. DURAC0 is used when these two bits = 2‘b00

15.9.2.4 IMEM Configuration Register 0 (IMEMCFG0)

The IMEM Configuration Register 0 (IMEMCFG0) is a 32-bit read-only register. IMEMCFG0 provides information about the configuration of the Core (z4256n3) local instruction memory design. The contents of the IMEMCFG0 register can be read using a **mfspr** instruction. The SPR number for IMEMCFG0 is 695 in decimal. The IMEMCFG0 register is shown in *Figure 133*.

IMEM BASE ADDR	0	IECUA	IECA	0	IMSIZE	0
0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19	20	21	22	23	24 25 26 27 28 29	30 31
CURRRENT IMEM BASE ADDRESS VALUE	0	1	1	0	001000 (32 KB)	00

SPR - 695; Read-only; Privileged

Figure 133. IMEM Configuration Register 0 (IMEMCFG0)

The IMEMCFG0 fields are described in *Table 228*.

Table 228. IMEMCFG0 Field Descriptions

Bits	Name	Description
0:19	IMEM BASE ADDR	IMEM BASE ADDRESS (CPU Port) This field defines the current Base Address value being used for the CPU port to the IMEM. This field reflects the value of the external IMEM base address port inputs when the external base address port inputs are enabled via the DBAPD control bit, or the value of the BASE ADDRESS field of IMEMCFG0 when the external base address port inputs are disabled via the DBAPD control bit. **Note:** low order bits of this field are driven to 0's when the IMEM size is > 4 Kbyte
20	-	Reserved
21	IECUA	IECUE - IMEM Error Correction Update Available 0 - Error Correction Update is not available 1 - Error Correction Update is available for correction of a correctable single-bit error detected on a read access IECUA indicates an error scrubbing function for the IMEM is available.
22	IECA	IECUE - IMEM Error Correction Available 0 - Error Correction is not available 1 - Error Correction is available IECA indicates an error correction function for the IMEM is available.
23	-	Reserved
24:29	IMSIZE	IMSIZE - IMEM Size 001000 - The size of the IMEM is 32 Kbyte
30:31	-	Reserved

15.9.2.5 IMEM Control Register 0 (IMEMCTL0)

The IMEM Control Register 0 (IMEMCTL0) controls operation of certain functions of the IMEM logic.

IMEM BASE ADDR	0	0	IECUE	0	IBAPD	0	ISWCE	IDAUEC	ICECE	ISECE
0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17	18 19	20 21	22	23	24	25 26	27 28	29	30	31

DCR - 497; Read/Write; Reset(1) - 22'b0 ||| p_imem_rstcfg[0] || 4'b0 || p_imem_rstcfg[1:5]; Privileged

Figure 134. IMEM Control Register 0 (IMEMCTL0)

1. reset by **m_por** and **slv_reset_b**. Unaffected by **p_reset_b**.

Table 229. IMEMCTL0 Field Descriptions

Bits	Name	Description
0:17	IMEM BASE ADDR	IMEM BASE ADDRESS Field (CPU Port) This field defines the Base Address used for the CPU port to the IMEM when the external base address port inputs are disabled via the BAPD control bit. **Note:** changes to this value and to the BAPD control bit must be performed carefully by software to ensure coherency is maintained. Specifically, software must ensure that the BTB is invalidated, and that no cached entries are present in the ICache for the memory space to be occupied by the IMEM.
18:19	-	Reserved for Base Address extension
20:21	-	Reserved
22	IECUE	IECUE - IMEM Error Correction Update Enable 0 - Error Correction Update is disabled 1 - Error Correction Update is enabled. A correctable single-bit error detected on CPU instruction fetches or slave port read or partial-width write cycles will cause the IMEM to be re-written with the corrected data. IECUE can be used to provide an error scrubbing function. **Note:** this field is updated on **m_por** and **slv_reset_b** based on the value of the **p_imem_rstcfg[0]** input.
23	-	Reserved
24	IBAPD	IBAPD - IMEM Base Address Port Disable 0 - The external IMEM base address port (**p_imem_baseaddr[0:n]**) is used to define the base address of the IMEM for CPU accesses. 1 - The external IMEM base address port (**p_imem_baseaddr[0:n]**) is disabled for use, and instead the BASE ADDR field value is used to define the base address of the IMEM for CPU accesses. This bit controls usage of the external Base Address port (**p_imem_baseaddr[0:n]**) to define the base address of the IMEM for CPU port accesses. It has no effect on IMEM slave port accesses.
25:26	-	Reserved
27:28	ISWCE	ISWCE - IMEM Slave port Write Check/Correct Enable 00 - Slave write data is not checked or corrected for errors. 01 - Slave write data is checked but not corrected for errors. Detected errors generate a slave port ERROR response and no Write is performed to the IMEM. 10 - Slave write data is checked and corrected for errors on all writes. Single-bit correctable errors do not automatically generate an ERROR response, but are instead corrected. 11 - Slave write data is checked and corrected for errors on partial-width (1, 2, 3, 4, 5, 6, or 7 byte) writes. Single-bit correctable errors on partial-width writes do not automatically generate an ERROR response, but are instead corrected. **Note:** this field is updated on **m_por** and **slv_reset_b** based on the values of the **p_imem_rstcfg[1:2]** inputs.

Table 229. IMEMCTL0 Field Descriptions (continued)

Bits	Name	Description
29	IDAUEC	IDAUEC - IMEM Disable Address Use in Error Check 0 - Use of access address is enabled in checkbit and syndrome generation. 1 - Use of access address is disabled in checkbit and syndrome generation. This bit controls usage of the address portion of the ECC H matrix. When use is disabled, the address portions are not used. for checkbit/syndrome generation for IMEM CPU or slave port accesses. **Note:** this field is updated on **m_por** and **slv_reset_b** based on the value of the **p_imem_rstcfg[3]** input.
30	ICECE	ICPECE - IMEM CPU Port ECC Enable (CPU port) 0 - End-to-End ECC is disabled for the CPU interface. No checking of read data is performed by the CPU. Writes will still generate the proper check bit values to be written. 1- End-to-End ECC is enabled for performing ECC on the CPU interface. Error checking of read data is performed with single-bit error correction. Detection of uncorrectable single- or multi-bit errors on a CPU port access cause a machine check to be generated. **Note:** this field is updated on **m_por** and **slv_reset_b** based on the value of the **p_imem_rstcfg[4]** input.
31	ISECE	ISECE - IMEM Slave port Error Checking Enable (Slave port) 0 - End-to-End ECC checking logic is disabled for the Slave interface. No checking of read data is performed during read-modify-write operations for partial-width writes. Writes will still generate the proper check bit values to be written. 1 - End-to-End ECC is enabled for performing ECC on the Slave Port interface. Error checking of read data is performed during read-modify-write operations for partial-width writes with single-bit error correction. Detection of uncorrectable single- or multi-bit errors on a Slave port access causes a bus error ERROR response to be generated. **Note:** this field is updated on **m_por** and **slv_reset_b** based on the value of the **p_imem_rstcfg[5]** input.

15.9.2.6 IMEM Control Register 1 (IMEMCTL1)

The IMEM Control Register 1 (IMEMCTL1) provides protection functions for the IMEM. Separate Supervisor-mode and User-mode instruction fetch access controls allow accesses to be granted, denied, or conditionally granted independently for four equally-sized blocks of IMEM. Conditional granting of access permissions causes the MPU memory protection functions to be employed, all other settings override MPU settings.

0	ISXAC3	ISXAC2	ISXAC1	ISXAC0	0	IUXAC3	IUXAC2	IUXAC1	IUXAC0
0 1 2 3 4 5 6 7	8 9	10 11	12 13	14 15	16 17 18 19 20 21 22 23	24 25	26 27	28 29	30 31

DCR - 499; Read/Write; Reset(1) - 32'b0; Privileged

Figure 135. IMEM Control Register 1 (IMEMCTL1)

1. reset by **m_por** and **p_reset_b**.

Table 230. IMEMCTL1 Field Descriptions

Bits	Name	Description
0:7	-	Reserved
8:9	ISXAC3	ISXAC3 - IMEM Supervisor Instruction Fetch Access Control for Quadrant 3 00 - Supervisor-mode CPU instruction fetch accesses are allowed to quadrant 3 of IMEM 01 - Supervisor-mode CPU instruction fetch accesses are not allowed to quadrant 3 of IMEM 10 - Supervisor-mode CPU instruction fetch accesses are conditionally allowed to quadrant 3 of IMEM based on memory protection logic 11 - Reserved **Note:** individual control fields are provided for four equal sized sections of IMEM regardless of IMEM size. A single control field is used for each access based on the upper two address bits used to index into the IMEM. ISXAC3 is used when these two bits = 2‘b11
10:11	ISXAC2	ISXAC2 - IMEM Supervisor Instruction Fetch Access Control for Quadrant 2 00 - Supervisor-mode CPU instruction fetch accesses are allowed to quadrant 2 of IMEM 01 - Supervisor-mode CPU instruction fetch accesses are not allowed to quadrant 2 of IMEM 10 - Supervisor-mode CPU instruction fetch accesses are conditionally allowed to quadrant 2 of IMEM based on memory protection logic 11 - Reserved **Note:** individual control fields are provided for four equal sized sections of IMEM regardless of IMEM size. A single control field is used for each access based on the upper two address bits used to index into the IMEM. ISXAC2 is used when these two bits = 2‘b10
12:13	ISXAC1	ISXAC1 - IMEM Supervisor Instruction Fetch Access Control for Quadrant 1 00 - Supervisor-mode CPU instruction fetch accesses are allowed to quadrant 1 of IMEM 01 - Supervisor-mode CPU instruction fetch accesses are not allowed to quadrant 1 of IMEM 10 - Supervisor-mode CPU instruction fetch accesses are conditionally allowed to quadrant 1 of IMEM based on memory protection logic 11 - Reserved **Note:** individual control fields are provided for four equal sized sections of IMEM regardless of IMEM size. A single control field is used for each access based on the upper two address bits used to index into the IMEM. ISXAC1 is used when these two bits = 2‘b01
14:15	ISXAC0	ISXAC0 - IMEM Supervisor Instruction Fetch Access Control for Quadrant 0 00 - Supervisor-mode CPU instruction fetch accesses are allowed to quadrant 0 of IMEM 01 - Supervisor-mode CPU instruction fetch accesses are not allowed to quadrant 0 of IMEM 10 - Supervisor-mode CPU instruction fetch accesses are conditionally allowed to quadrant 0 of IMEM based on memory protection logic 11 - Reserved **Note:** individual control fields are provided for four equal sized sections of IMEM regardless of IMEM size. A single control field is used for each access based on the upper two address bits used to index into the IMEM. ISXAC0 is used when these two bits = 2‘b00
16:23	-	Reserved

Table 230. IMEMCTL1 Field Descriptions (continued)

Bits	Name	Description
24:25	IUXAC3	IUXAC3 - IMEM User Instruction Fetch Access Control for Quadrant 3 00 - User-mode CPU instruction fetch accesses are allowed to quadrant 3 of IMEM 01 - User-mode CPU instruction fetch accesses are not allowed to quadrant 3 of IMEM 10 - User-mode CPU instruction fetch accesses are conditionally allowed to quadrant 3 of IMEM based on memory protection logic 11 - Reserved **Note:** individual control fields are provided for four equal sized sections of IMEM regardless of IMEM size. A single control field is used for each access based on the upper two address bits used to index into the IMEM. IUXAC3 is used when these two bits = 2‘b11
26:27	IUXAC2	IUXAC2 - IMEM User Instruction Fetch Access Control for Quadrant 2 00 - User-mode CPU instruction fetch accesses are allowed to quadrant 2 of IMEM 01 - User-mode CPU instruction fetch accesses are not allowed to quadrant 2 of IMEM 10 - User-mode CPU instruction fetch accesses are conditionally allowed to quadrant 2 of IMEM based on memory protection logic 11 - Reserved **Note:** individual control fields are provided for four equal sized sections of IMEM regardless of IMEM size. A single control field is used for each access based on the upper two address bits used to index into the IMEM. IUXAC2 is used when these two bits = 2‘b10
28:29	IUXAC1	IUXAC1 - IMEM User Instruction Fetch Access Control for Quadrant 1 00 - User-mode CPU instruction fetch accesses are allowed to quadrant 1 of IMEM 01 - User-mode CPU instruction fetch accesses are not allowed to quadrant 1 of IMEM 10 - User-mode CPU instruction fetch accesses are conditionally allowed to quadrant 1 of IMEM based on memory protection logic 11 - Reserved **Note:** individual control fields are provided for four equal sized sections of IMEM regardless of IMEM size. A single control field is used for each access based on the upper two address bits used to index into the IMEM. IUXAC1 is used when these two bits = 2‘b01
30:31	IUXAC0	IUXAC0 - IMEM User Instruction Fetch Access Control for Quadrant 0 00 - User-mode CPU instruction fetch accesses are allowed to quadrant 0 of IMEM 01 - User-mode CPU instruction fetch accesses are not allowed to quadrant 0 of IMEM 10 - User-mode CPU instruction fetch accesses are conditionally allowed to quadrant 0 of IMEM based on memory protection logic 11 - Reserved **Note:** individual control fields are provided for four equal sized sections of IMEM regardless of IMEM size. A single control field is used for each access based on the upper two address bits used to index into the IMEM. IUXAC0 is used when these two bits = 2‘b00

15.10 End-to-End ECC support

This chapter describes End-to-End Error detection and correction capability (e2eECC) enhancements the Core (z4256n3) to address additional diagnostic capabilities for the next generation of embedded designs.

15.10.1 e2eECC control and configuration

e2eECC is controlled by a set of privileged device control registers (DCRs) which are accessed using the **mfdcr** and **mtdcr** instructions. These registers and a description of the operation of various features are described in the following subsections.

15.10.1.1 End-to-End ECC Control Register 0 (E2ECTL0)

The End-to-End ECC Control Register 0 (E2ECTL0) controls operation of the e2eECC logic.

Note: Even if e2eECC is disabled, storage are protected by ECC as reported in Section 6.4.4: ECC.



DCR - 510; Read/Write; Reset - 0x0 || p_e2e_rstcfg[0:3]; Privileged

Figure 136. e2eECC Control Register 0 (E2ECTL0)

Table 231. E2ECTL0 Field Descriptions

Bits	Name	Description
0:27	-	These bits are reserved
28	IDAC	IDAC - Instruction Disable Address Checking 0 - Use of access address is enabled in checkbit and syndrome generation. 1 - Use of access address is disabled in checkbit and syndrome generation. This bit controls usage of the address portion of the ECC H matrix. When use is disabled, the address portion are not used for checkbit/syndrome generation for Instruction AHB accesses. **Note:** this field is updated on **p_reset_b** based on the value of the **p_e2e_rstcfg[0]** input.
29	IECCEN	Instruction ECC Enable Field 0 - End-to-End ECC is disabled for the Instruction interface. No checking of instruction fetch data is performed. 1 - End-to-End ECC is enabled for performing error detection and correction on the Instruction interface. Checking of instruction fetch data is performed with correction of single-bit data errors. Detection of any address errors or uncorrectable multi-bit data errors cause a machine check to be generated if the instruction fetch information is attempted to be used for instruction decoding and execution. **Note:** this field is updated on **p_reset_b** based on the value of the **p_e2e_rstcfg[1]** input.

Table 231. E2ECTL0 Field Descriptions (continued)

Bits	Name	Description
30	DDAC	DDAC - Data Disable Address Checking 0 - Use of access address is enabled in checkbit and syndrome generation. 1 - Use of access address is disabled in checkbit and syndrome generation. This bit controls usage of the address portion of the ECC H matrix. When use is disabled, the address portion are not used for checkbit/syndrome generation for Data AHB accesses. **Note:** this field is updated on **p_reset_b** based on the value of the **p_e2e_rstcfg[2]** input.
31	DECCEN	Data ECC Enable Field 0 - End-to-End ECC is disabled for the Data interface. No checking of read data is performed. Writes will still generate the proper check bit values to be supplied to external storage devices. 1 - End-to-End ECC is enabled for performing error detection and correction on the Data interface. Checking of read data is performed with correction of single-bit data errors. Detection of any address errors, or uncorrectable multi-bit data errors cause a machine check to be generated. Writes generate the proper check bit values to be supplied to external storage devices. **Note:** this field is updated on **p_reset_b** based on the value of the **p_e2e_rstcfg[3]** input.

Enabling of e2eECC operation is performed by setting the [I,D]ECCEN bit of the E2ECTL0 DCR to a one. On reset, e2eECC operation may be disabled from detecting or correcting errors based on reset configuration inputs, and no exceptions will be signaled for non-zero calculated syndrome values. This allows for the proper initialization of stored checkbits in any volatile storage by the CPU without causing error conditions due to uninitialized storage. Following the initialization, software may enable e2eECC operation by writing the appropriate values to the $E2ECTL0_{[I,D]ECCEN}$ control bits.

The $E2ECTL0_{[I,D]DAC}$ control bits can be used to remove the address checking component of the ECC logic for the Instruction AHB and Data AHB when address inclusion is not desired.

15.10.1.2 End-to-end ECC error generation by software

Error generation provides a way to test error recovery and portions of the error detection/correction logic by intentionally injecting parity errors into the driven checkbit information on the external bus during write operations. No provision is made to generate internal errors on read data due to timing issues; instead, software may intentionally generate errors in the checkbit values to emulate data, address or checkbit error on external bus write cycles, and then may read back the written data to cause an error to be detected.

The End-to-End ECC Error Control/Status Register (E2EECSR0) controls operation of the e2eECC error injection logic. It allows for generation of a single error injection operation on the next CPU data write to the external bus only, or for a series of error injection write operations to the external bus, using the WRC and INVC control fields. The WRCHKBIT/CHKINVT field controls which of the **p_hwchkbit[7:0]** outputs are affected.

Control is provided to allow for either inverting the value(s) of one or more of the checkbit outputs **p_hwchkbit[7:0]** in hardware on one or more external write accesses, or for software to directly supply checkbit values to be used for the external write access(es).

The End-to-End ECC Error Control/Status Register (E2EECSR0) also supports access to raw checkbit values via the RCHKBIT status field. This field is updated with checkbit values received on each CPU data read operation to either the DMEM or to the external bus.

Note that Nexus3 accesses do not cause error injection or capturing of read checkbits, regardless of the settings of the E2EECSR0 register.

Figure 137 shows the layout of E2EECSR0.




Figure 137. e2eECC Error Control/Status Register 0 (E2EECSR0)

Table 232. E2EECSR0 Field Descriptions

Bits	Name	Description
0:3	-	These bits are reserved
4:11	RCHKBIT	Read Checkbits This field provides the raw checkbits received on the last CPU data access to the DMEM or to external memory via the Data BIU. This field corresponds bit-wise to **p_hrchkbit[7:0]**. for external reads and to **p_dchk[0:7]** for DMEM read accesses. Software may use this information to determine the stored checkbits of external memories or the DMEM by performing CPU load operations and then accessing this field prior to the next load operation (assuming interrupts are masked).
12:15	-	These bits are reserved
16:17	WRC	Write Control 00 - No write checkbit substitution is performed by this control bit 01 - Checkbit substitution is performed for the next CPU external write access (only) by driving **p_hwchkbit[7:0]** with the values in the WCHKBIT control field. Software must clear this field before re-writing to 01 in order to generate a subsequent checkbit substitution operation. 10 - Checkbit substitution is performed for each CPU external write access while this field remains set to 10 by driving **p_hwchkbit[7:0]** with the values in the WCHKBIT control field. This field must be cleared by software to discontinue further checkbit substitution. 11- Reserved **Note:** checkbit substitution has priority over Error injection
18:19	INVC	Invert Control 00 - No error injection is performed by this control bit 01 - Error injection is performed for the next CPU external write access (only) by modifying **p_hwchkbit[7:0]** based on CHKINVT. Software must clear this field before re-writing to 01 in order to generate a subsequent error injection operation. 10 - Error injection is performed for each CPU external write access while this field remains set to 10 by modifying **p_hwchkbit[7:0]** based on CHKINVT. This field must be cleared by software to discontinue further error generation. 11 - Reserved **Note:** checkbit substitution has priority over Error injection

Table 232. E2EECSR0 Field Descriptions (continued)

Bits	Name	Description
20:23	-	These bits are reserved
24:31	WCHKBIT/ CHKINVT	Write Checkbits /Checkbit Invert Mask This field provides the checkbit substitution values when performing checkbit substitution via the WRC control field, and controls which checkbits are inverted when performing error injection via the INVC control field. This field corresponds bit-wise to **p_hwchkbit[7:0]**. For Checkbit inversion operations via error injection: 0 - Checkbit is driven normally 1 - Checkbit is inverted before being driven out on **p_hwchkbit[7:0]** when error injection occurs.

16 System Integration Unit Lite2 (SIUL2)

16.1 Introduction

16.1.1 Overview

The System Integration Unit Lite2 (SIUL2) provides control over all the I/O ports on this device and supports 19 ports with up to 16 bits of bidirectional, general-purpose input and output signals. It supports 32 external interrupts with trigger event configuration. *Figure 138* is the block diagram of SIUL2 and its interfaces to other system components for this device.

The SIUL2 provides the GPIO ports on the device.


- When configured as output, you can write to the internal GPDO register to control the state driven on the associated output pad.
- When configured as input, you can detect the state of the associated pad by reading the value from the internal GPDI register.
- When configured as input and output, the pad value can be read back, which can be used as a method of checking if the driven value on the associated I/O pad.

In order to assist in software development, there are different access mechanisms to the GPIO data registers. These differing mechanisms allow support for port access or for bit manipulation without the need to use read-modify-write operations or access with Power Architecture reservation:

- Access to two 16-bit ports in one access
- Read/Write access to a single bit
- A 16-bit port write with a bit mask, using single 32-bit access

There are 32 external interrupts and 32 DMA inputs to the SIUL2 that map to EIRQ pins on the device. The interrupt/DMA sources can be configured to have a digital filter to reject short glitches on the inputs.

Figure 138. SIUL2 block diagram[h]



h. For pinout details, refer to the SPC58xHx pinout Microsoft Excel file attached to the IO_Definition document.

16.1.2 Features

The SIUL2 supports these distinctive features:

- Up to 19 GPIO ports with data control[i]
  - Drive data to up to 16 independent I/O channels
  - Sample data from up to 16 independent I/O channels
- Two 16-bit registers can be read/written with one access to a 32-bit port if needed.
- External interrupt/DMA request support with:
  - 4 system interrupt vectors for 32 interrupt sources (32 connected to EIRQ pins for this device) with independent interrupt mask
  - 32 programmable digital glitch filters (one for each EIRQ)
  - Independent DMA channels for each EIRQ pin
  - Edge detection

Details about the electrical parameters and setting of functional pads can be found in the SPC58xHx pinout Microsoft Excel file attached to the IO_Definition document. These are used to configure the following pad features:

- Drive strength
- Output impedance control
- Open drain/source output enable
- Slew rate control of JTAG and FlexRay pins
- Internal weak pull control
- Pin function assignment
- Safe mode behavior configuration
- TTL, CMOS and Automotive input levels

16.1.3 Register protection

The System Integration Unit Lite2 uses the Register Protection Scheme to protect the individual registers from accidental writes. The following registers can be protected:

- SIUL2 DMA/Interrupt Request Enable Register 0(SIUL2_DIRER0)
- SIUL2 DMA/Interrupt Request Select Register 0(SIUL2_DIRSR0)
- SIUL2 Interrupt Rising-Edge Event Enable Register 0(SIUL2_IREER0)
- SIUL2 Interrupt Falling-Edge Event Enable Register 0(SIUL2_IFEER0)
- SIUL2 Interrupt Filter Enable Register 0(SIUL2_IFER0)
- SIUL2 Interrupt Filter Maximum Counter Register (SIUL2_IFMCR0–SIUL2_IFMCR31)
- SIUL2 Interrupt Filter Clock Prescaler Register (SIUL2_IFCPR)
- SIUL2 Multiplexed Signal Configuration Register (SIUL2_MSCR0–SIUL2_MSCR1023)

Details about the protected registers at specific addresses can be found in *Chapter 82: Register Protection (REG_PROT)* and *Chapter 7: Device configuration*.

i. For pinout details, refer to the SPC58xHx pinout Microsoft Excel file attached to the IO_Definition document.

16.2 Memory map and register description

This section provides a detailed description of all registers accessible in this module.

16.2.1 Memory map

Table 233 gives an overview of the SIUL2 registers implemented.

Note: Reserved registers will be read as 0, write will have no effect. If supported and enabled in this MCU, a transfer error will be issued when trying to access completely reserved register space. A 8-bit or 16-bit access to an "only 32-bit supported access register" gives a transfer error. Unimplemented register accesses give transfer error, that is due to register not being present.

For SIUL2_MSCR_MUX_512-SIUL2_MSCR_MUX1023, only 32/16-bit accesses are supported (8-bit writes do not occur and read zeros).

Table 233. SIUL2 memory map

Address offset	Register name	Location
0x0004	MCU ID Register #1 (SIUL2_MIDR1)	*Section 16.2.2.1*
0x0008	MCU ID Register #2 (SIUL2_MIDR2)	*Section 16.2.2.2*
0x0010	DMA/Interrupt Status Flag Register 0 (SIUL2_DISR0)	*Section 16.2.2.3*
0x0018	DMA/Interrupt Request Enable Register 0 (SIUL2_DIRER0)	*Section 16.2.2.4*
0x0020	DMA/Interrupt Request Select Register 0 (SIUL2_DIRSR0)	*Section 16.2.2.5*
0x0028	Interrupt Rising-Edge Event Enable Register 0 (SIUL2_IREER0)	*Section 16.2.2.6*
0x0030	Interrupt Falling-Edge Event Enable Register 0 (SIUL2_IFEER0)	*Section 16.2.2.7*
0x0038	Interrupt Filter Enable Register 0 (SIUL2_IFER0)	*Section 16.2.2.8*
0x0040–0x00BC	Interrupt Filter Maximum Counter Register 0–Interrupt Filter Maximum Counter Register 31 (SIUL2_IFMCR0–SIUL2_IFMCR31)	*Section 16.2.2.9*
0x00C0	Interrupt Filter Clock Prescaler (SIUL2_IFCPR)	*Section 16.2.2.10*
0x0100	SoC Configuration Register 0 (SIUL2_SCR0)	*Section 16.2.2.11*
0x240-0x0A3C	I/O Pin Multiplexed Signal Configuration Register 0–I/O Pin Multiplexed Signal Configuration Register 511 (SIUL2_MSCR_IO_0–SIUL2_MSCR_IO_511)	*Section 16.2.2.12*
0x0A40-0x123C	I/O Pin Multiplexed Signal Configuration Register 512–I/O Pin Multiplexed Signal Configuration Register 1023 (SIUL2_MSCR0_MUX_512–SIUL2_MSCR_MUX_1023)	*Section 16.2.2.13*
0x1300–0x14FF	GPIO Pad Data Out Register 0–GPIO Pad Data Out Register 511 (SIUL2_GPDO0–SIUL2_GPDO511)	*Section 16.2.2.14*
0x1500–0x16FF	GPIO Pad Data In Register 0–GPIO Pad Data In Register 511 (SIUL2_GPDI0–SIUL2_GPDI511)	*Section 16.2.2.15*
0x1700–0x173E	Parallel GPIO Pad Data Out Register 0–Parallel GPIO Pad Data Out Register 12 (SIUL2_PGPDO0–SIUL2_PGPDO12)	*Section 16.2.2.16*

Table 233. SIUL2 memory map (continued)

Address offset	Register name	Location
0x1740–0x177E	Parallel GPIO Pad Data In Register 0–Parallel GPIO Pad Data In Register 12 (SIUL2_PGPDI0–SIUL2_PGPDI12)	*Section 16.2.2.17*
0x1780–0x17FC	Masked Parallel GPIO Pad Data Out Register 0–Masked Parallel GPIO Pad Data Out Register 12 (SIUL2_MPGPDO0–SIUL2_MPGPDO12)	*Section 16.2.2.18*

16.2.2 Register descriptions

This section describes in address order all the SIUL2 registers.

16.2.2.1 MCU ID Register #1 (SIUL2_MIDR1)

This register contains identification information about the device.

Offset: 0x0004 Access: Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	PARTNUM															
W																
Reset	0	1	0	1	1	0	0	0	0	1	0	0	1	0	1	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	PKG					0	0	MAJOR_MASK				MINOR_MASK			
W																
Reset	0	0(1)	0(1)	0(1)	0(1)	0(1)	0	0	X(2)	X(2)	X(2)	X(2)	X(2)	X(2)	X(2)	X(2)

1. Only possible to change value by modifying the side band signals (in the Test Flash). Values are set at factory and cannot be modified.
2. Value is set at factory and will vary each revision of device

Figure 139. SIUL2 MCU ID Register #1 (SIUL2_MIDR1)

Table 234. SIUL2_MIDR1 field descriptions

Field	Description
0:15 PARTNUM	MCU Part Number These digits identify the part number of the chip. Default is 0x584A
17:21 PKG	Package Settings Can by read by software to determine the package type that is used for the particular device: 01100 BGA302 01010 BGA386 01101 QFP144 10001 QFP176 All other combinations are reserved for future use.

Table 234. SIUL2_MIDR1 field descriptions (continued)

Field	Description
24:27 MAJOR_MASK	Major Mask revision
28:31 MINOR_MASK	Minor Mask revision

16.2.2.2 MCU ID Register #2 (SIUL2_MIDR2)

This register contains identification information about the device.

Offset: 0x0008 Access: Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	SF	FLASH_SIZE_1			FLASH_SIZE_2				0	0	0	0	0	0	0	0
W																
Reset	1	1	0	0	1	0	0	1	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	FAMILYNUM								0	0	0	0	0	0	0	0
W																
Reset	0	1	0	0	1	0	0	0	0	0	0	0	0	0	0	0

Figure 140. SIUL2 MCU ID Register #2 (SIUL2_MIDR2)

Table 235. SIUL2_MIDR2 field description

Field	Description
0 SF	Manufacturer: 0 Reserved 1 STMicroelectronics
1:4 FLASH_SIZE_1	Coarse granularity for Flash memory size Needs to be combined with FLASH_SIZE_2 to calculate the actual memory size: 0000 16 KB 0001 32 KB 0010 64 KB 0011 128 KB 0100 256 KB 0101 512 KB 0110 1 MB 0111 2 MB 1000 4 MB 1001 8 MB 1010 16 MB 1011 32 MB 1100 64 MB 1101 128 MB 1110 256 MB 1111 512 MB

Table 235. SIUL2_MIDR2 field description (continued)

Field	Description
5:8 FLASH_SIZE_2	Fine granularity for Flash memory size Needs to be combined with FLASH_SIZE_1 to calculate the actual memory size: 0000 0 KB 0001 (FLASH_SIZE_1) / 8 0010 2 * (FLASH_SIZE_1) / 8 0011 3 * (FLASH_SIZE_1) / 8 0100 4 * (FLASH_SIZE_1) / 8 0101 5 * (FLASH_SIZE_1) / 8 0110 6 * (FLASH_SIZE_1) / 8 0111 7 * (FLASH_SIZE_1) / 8 1000 8 * (FLASH_SIZE_1) / 8 1001 9 * (FLASH_SIZE_1) / 8 1010 10 * (FLASH_SIZE_1) / 8 1011 11 * (FLASH_SIZE_1) / 8 1100 12 * (FLASH_SIZE_1) / 8 1101 13 * (FLASH_SIZE_1) / 8 1110 14 * (FLASH_SIZE_1) / 8 1111 15 * (FLASH_SIZE_1) / 8
16:23 FAMILYNUM	ASCII character in MCU part number: 0x48 “H” All other values reserved for future use.

16.2.2.3 DMA/Interrupt Status Flag Register 0 (SIUL2_DISR0)

The DMA/Interrupt Status Register contains flag bits that record an event on the external IRQ pins. When an event as defined in IRQ Rising-Edge Event Enable Register (SIUL2_IREER0) and IRQ Falling-Edge Event Enable Register (SIUL2_IFEER0) occurs, the corresponding flag bit is set. The IRQ Flag bit is set irrespective of the corresponding DMA/Interrupt Request Enable bit in DMA/Interrupt Request Enable Register (SIUL2_DIRER0) is enabled. The EIF bit remains set until cleared by software or through the servicing of a DMA request. The EIF bits are cleared by writing a ‘1’ to the bits. A write of ‘0’ has no effect.

This register contains the interrupt flags.

Offset: 0x0010 Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	EIF31	EIF30	EIF29	EIF28	EIF27	EIF26	EIF25	EIF24	EIF23	EIF22	EIF21	EIF20	EIF19	EIF18	EIF17	EIF16
W	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	EIF15	EIF14	EIF13	EIF12	EIF11	EIF10	EIF9	EIF8	EIF7	EIF6	EIF5	EIF4	EIF3	EIF2	EIF1	EIF0
W	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 141. SIUL2 DMA/Interrupt Status Flag Register (SIUL2_DISR0)

Table 236. SIUL2_DISR0 field descriptions

Field	Description
0:31 EIF[31:0]	External Interrupt Status Flag x This flag can be cleared only by writing 1. Writing 0 has no effect. If enabled (SIUL2_DIRER[x]), EIF[x] causes an interrupt or DMA request. 0 No interrupt or DMA event has occurred on the pad 1 An interrupt or DMA event as defined by SIUL2_IREER[x] and SIUL2_IFEER[x] has occurred

16.2.2.4 DMA/Interrupt Request Enable Register 0 (SIUL2_DIRER0)

The DMA/Interrupt Request Enable Register enables the assertion of DMA or interrupt request if the corresponding External IRQ Flag bit is set in SIUL2 DMA/Interrupt Status Flag Register 0 (SIUL2_DISR0). The type of request enabled is determined by the corresponding DMA/Interrupt Request Select bit in SIUL2 DMA/Interrupt Request Select Register 0 (SIUL2_DIRSR0). This register enables the interrupt messaging to the interrupt controller.

Offset: 0x0018 Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	EIRE31	EIRE30	EIRE29	EIRE28	EIRE27	EIRE26	EIRE25	EIRE24	EIRE23	EIRE22	EIRE21	EIRE20	EIRE19	EIRE18	EIRE17	EIRE16
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	EIRE15	EIRE14	EIRE13	EIRE12	EIRE11	EIRE10	EIRE9	EIRE8	EIRE7	EIRE6	EIRE5	EIRE4	EIRE3	EIRE2	EIRE1	EIRE0
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 142. SIUL2 DMA/Interrupt Request Enable Register 0 (SIUL2_DIRER0)

Table 237. SIUL2_DIRER0 field descriptions

Field	Description
0:31 EIRE[31:0]	External Interrupt or DMA Request Enable x 0 Interrupt or DMA requests from the corresponding EIF[x] bit are disabled 1 Set EIF[x] bit causes either a DMA or an interrupt request depending on SIUL2_DIRSR

16.2.2.5 DMA/Interrupt Request Select Register 0 (SIUL2_DIRSR0)

The DIRSR selects between the DMA or interrupt request. If the corresponding bits are set in SIUL2 DMA/Interrupt Status Flag Register 0 (SIUL2_DISR0) and SIUL2 DMA/Interrupt Request Enable Register 0 (SIUL2_DIRER0), then the DMA/Interrupt Request Select bit determines whether DMA or an interrupt request is asserted. EIRQ are the external interrupt package pins on the device.

Offset: 0x0020 Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	DIRS31	DIRS30	DIRS29	DIRS28	DIRS27	DIRS26	DIRS25	DIRS24	DIRS23	DIRS22	DIRS21	DIRS20	DIRS19	DIRS18	DIRS17	DIRS16
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	DIRS15	DIRS14	DIRS13	DIRS12	DIRS11	DIRS10	DIRS9	DIRS8	DIRS7	DIRS6	DIRS5	DIRS4	DIRS3	DIRS2	DIRS1	DIRS0
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 143. SIUL2 DMA/Interrupt Request Select Register 0 (SIUL2_DIRSR0)

Table 238. SIUL2_DIRSR0 field descriptions

Field	Description
0:31 DIRS[31:0]	DMA/Interrupt Request Select Register Selects between DMA request or external interrupt request when an edge-triggered event occurs on the corresponding pin. 0 Interrupt request is selected 1 DMA request is selected

16.2.2.6 Interrupt Rising-Edge Event Enable Register 0 (SIUL2_IREER0)

This register is used to enable the rising-edge triggered events on the corresponding interrupt pads.

Offset: 0x0028 Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	IREE31	IREE30	IREE29	IREE28	IREE27	IREE26	IREE25	IREE24	IREE23	IREE22	IREE21	IREE20	IREE19	IREE18	IREE17	IREE16
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	IREE15	IREE14	IREE13	IREE12	IREE11	IREE10	IREE9	IREE8	IREE7	IREE6	IREE5	IREE4	IREE3	IREE2	IREE1	IREE0
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 144. SIUL2 Interrupt Rising-Edge Event Enable Register 0 (SIUL2_IREER0)

Table 239. SIUL2_IREER0 field descriptions

Field	Description
0:31 IREE[31:0]	Enable rising-edge events to cause the EIF[x] bit to be set. 0 Rising-edge event is disabled 1 Rising-edge event is enabled

16.2.2.7 Interrupt Falling-Edge Event Enable Register 0 (SIUL2_IFEER0)

This register is used to enable falling-edge triggered events on the corresponding interrupt pads.

Note: If both IREE bit and IFEE bit are cleared for the same interrupt source, the interrupt status flag for the corresponding external interrupt will never be set.

Offset: 0x0030 Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	IFEE31	IFEE30	IFEE29	IFEE28	IFEE27	IFEE26	IFEE25	IFEE24	IFEE23	IFEE22	IFEE21	IFEE20	IFEE19	IFEE18	IFEE17	IFEE16
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	IFEE15	IFEE14	IFEE13	IFEE12	IFEE11	IFEE10	IFEE9	IFEE8	IFEE7	IFEE6	IFEE5	IFEE4	IFEE3	IFEE2	IFEE1	IFEE0
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 145. SIUL2 Interrupt Falling-Edge Event Enable Register 0 (SIUL2_IFEER0)

Table 240. SIUL2_IFEER0 field descriptions

Field	Description
0:31 IFEE[31:0]	Enable falling-edge events to cause the EIF[x] bit to be set. 0 Falling-edge event is disabled 1 Falling-edge event is enabled

16.2.2.8 Interrupt Filter Enable Register 0 (SIUL2_IFER0)

This register is used to enable a digital filter counter on the corresponding interrupt pads to filter out glitches on the inputs.

Offset: 0x0038 Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	IFE31	IFE30	IFE29	IFE28	IFE27	IFE26	IFE25	IFE24	IFE23	IFE22	IFE21	IFE20	IFE19	IFE18	IFE17	IFE16
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	IFE15	IFE14	IFE13	IFE12	IFE11	IFE10	IFE9	IFE8	IFE7	IFE6	IFE5	IFE4	IFE3	IFE2	IFE1	IFE0
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 146. SIUL2 Interrupt Filter Enable Register 0 (SIUL2_IFER0)

Table 241. SIUL2_IFER0 field descriptions

Field	Description
0:31 IFE[31:0]	Enable digital glitch filter on the interrupt pad input. 0 Filter is disabled 1 Filter is enabled

16.2.2.9 Interrupt Filter Maximum Counter Register (SIUL2_IFMCR*n*)

These registers are used to configure the filter counter associated with each digital glitch filter.

Offset: 0x0040 + n * 0x4 (n = 0 to 31) Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	MAXCNT			
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 147. SIUL2 Interrupt Filter Maximum Counter Register (SIUL2_IFMCR*n*)

Table 242. SIUL2_IFMCR*n* field descriptions

Field	Description
28:31 MAXCNT	Maximum Interrupt Filter Counter setting (MAXCNTx) Filter Period = TCK*MAXCNTx + n*TCK where (n = -1 to 3) MAXCNT can be 0 to 15 (for MAXCNT<3 filter will behave as all PASS filter) TCK is the Prescaled filter clock period, which is the IRC clock prescaled to IFCP value, specified in SIUL2_IFCPR T(IRC): Basic filter clock period 62.5 ns (f = 16 MHz) Note that filter delay is 2 system clock cycles more than filter period. In general, Filter Period and Filter delay are not integer multiple of TCK because input to Filter is asynchronous whereas output is synchronous with respect to the TCK. T(DELAY) = (1 to 5) * TCK + MAXCOUNT * TCK. The SW is to expect the worst filter delay value

16.2.2.10 Interrupt Filter Clock Prescaler Register (SIUL2_IFCPR)

This register configures a clock prescaler that selects the clock for all digital filters. The prescaler is applied to the input clock to the SIUL2, which is the system PBRIDGE clock counter in the SIUL2. Refer to *Chapter 26: Clocking* for information on clocking.

Offset: 0x00C0 Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	IFCP			
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 148. SIUL2 Interrupt Filter Clock Prescaler Register (SIUL2_IFCPR)

Table 243. SIUL2_IFCPR field descriptions

Field	Description
28:31 IFCP	Interrupt Filter Clock Prescaler setting Prescaled Filter Clock Period = T(IRC) x (IFCP + 1) T(IRC) is the internal oscillator period. IFCP can be 0 to 15.

16.2.2.11 Soc Configuration Register 0 (SIUL2_SCR0)

The ETHERNET_0_MODE bit is used to select between the Media Independent Interface (MII) and the Reduced Media Independent Interface (RMII) mode for the Ethernet.

MASK_OPCn is used to prevent the SSWU OPC channel n to drive the pad during standby.

PADn_MUX_SEL is used to maintain the pad value at standby exit (PADn_MUX_SEL = 0)

Note: PADn_MUX_SEL must be set to 1 to be able to change the pads value and direction after stand-by while system is in the RUN mode.

It is recommended to program the respective module configuration bits in this register, before enabling the module through ME_PCTL. This is applicable for Ethernets and GST.

Offset: 0x0100 Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	ETH1_RGMII_DOS	Reserved	Reserved	Reserved	OPC_MASK_CH8to11	OPC_MUXSEL_CH8to11	RGMII_TX_CLK_SEL	GST_PIT_TIMESTAMP	Reserved(1)	ETH1_REGPHY_IF_SELECT			ETH0_REGPHY_IF_SELECT			BCTU_CH_SEL
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	PAD53_OPC_MASK	PAD92_OPC_MASK	PAD91_OPC_MASK	PAD90_OPC_MASK	PAD89_OPC_MASK	PAD24_OPC_MASK	PAD25_OPC_MASK	RESERVED	PAD53_MUX_SEL	PAD92_MUX_SEL	PAD91_MUX_SEL	PAD90_MUX_SEL	PAD89_MUX_SEL	PAD24_MUX_SEL	PAD25_MUX_SEL	RESERVED
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 149. Soc Configuration Register 0 (SIUL2_SCR0)

1. This bit shall be left at '0' default value by application.

Table 244. SIUL2_SCR0 field descriptions

Field	Description
0 ETH1_RGMII_DOS	0 RGMII TXC DoS active. 1 RGMII TXC delay has to be enabled at external MAC/PHY.
4 OPC_MASK_CH8to11	Common PAD[112], PAD[113], PAD[114] & PAD[115] OPC MASK 0 channel OPC drives pad during stand-by mode. 1 channel OPC does not drive pad during stand-by mode.
5 OPC_MUXSEL_CH8to11	Common PAD[112], PAD[113], PAD[114] & PAD[115] OPC MUX SEL 0 channel OPC drives pad during stand-by mode. 1 channel OPC does not drive pad during stand-by mode.
6 RGMII_TX_CLK_SEL	1 RXC selected as TXC, in this case ETH1_RGMII_DoS_DIS bit should also be set to 0. 0 Internal clock from PLL selected as TXC.
7 GST_PIT_TIMESTAMP	GST/PIT timestamp selection for CAN 0 GST 1 PIT
9:11 ETH1_REGPHY_IF_SELECT	Ethernet_1 reg phy interface select 000 MII 001 RGMII 100 RMII 111 Reserved Other values are reserved.
12:14 ETH0_REGPHY_IF_SELECT	Ethernet_0 reg phy interface select 000 MII 100 RMII Other values are reserved.
15 BCTU_CH_SEL	Body-CTU ADC channel select 0 Internal channels 0, 63 and External channels 128, 191 1 Internal channels 0, 63, 64, 95 and External channels 128, 191, 255 **Note:** Refer to the table below for the BCTU channel mapping selection
16 PAD53_OPC_MASK	PAD[53] OPC functionality 0 channel OPC drives pad during stand-by mode. 1 channel OPC does not drive pad during stand-by mode.
17 PAD92_OPC_MASK	PAD[92] OPC functionality 0 channel OPC drives pad during stand-by mode. 1 channel OPC does not drive pad during stand-by mode.
18 PAD91_OPC_MASK	PAD[91] OPC functionality 0 channel OPC drives pad during stand-by mode. 1 channel OPC does not drive pad during stand-by mode.
19 PAD90_OPC_MASK	PAD[90] OPC functionality 0 channel OPC drives pad during stand-by mode. 1 channel OPC does not drive pad during stand-by mode.
20 PAD89_OPC_MASK	PAD[89] OPC functionality 0 channel OPC drives pad during stand-by mode. 1 channel OPC does not drive pad during stand-by mode.

Table 244. SIUL2_SCR0 field descriptions (continued)

Field	Description
21 PAD24_OPC_MASK	PAD[24] OPC functionality 0 channel OPC drives pad during stand-by mode. 1 channel OPC does not drive pad during stand-by mode.
22 PAD25_OPC_MASK	PAD[25] OPC functionality 0 channel OPC drives pad during stand-by mode. 1 channel OPC does not drive pad during stand-by mode.
24 PAD53_MUX_SEL	PAD[53] multiplexer select 0 on leaving standby, this pin is set to the value that was latched on this pin when entering standby mode 1 on leaving standby, this pin is set to a new value
25 PAD92_MUX_SEL	PAD[92] multiplexer select 0 on leaving standby, this pin is set to the value that was latched on this pin when entering standby mode 1 on leaving standby, this pin is set to a new value
26 PAD91_MUX_SEL	PAD[91] multiplexer select 0 on leaving standby, this pin is set to the value that was latched on this pin when entering standby mode 1 on leaving standby, this pin is set to a new value
27 PAD90_MUX_SEL	PAD[90] multiplexer select 0 on leaving standby, this pin is set to the value that was latched on this pin when entering standby mode 1 on leaving standby, this pin is set to a new value
28 PAD89_MUX_SEL	PAD[89] multiplexer select 0 on leaving standby, this pin is set to the value that was latched on this pin when entering standby mode 1 on leaving standby, this pin is set to a new value
29 PAD24_MUX_SEL	PAD[24] multiplexer select 0 on leaving standby, this pin is set to the value that was latched on this pin when entering standby mode 1 on leaving standby, this pin is set to a new value
30 PAD25_MUX_SEL	PAD[25] multiplexer select 0 on leaving standby, this pin is set to the value that was latched on this pin when entering standby mode 1 on leaving standby, this pin is set to a new value

Table 245. BCTU channel mapping selection

CH_SEL	7	6	5	4	3	2	1	0	Mapped channel	Comments
0	0	0	0	0	0	0	0	0	Internal Channel 0	CH_SEL = 0 used for backward compatibility
0	0	0	1	1	1	1	1	1	Internal Channel 63	
0	0	1	0	0	0	0	0	0	External Channel 128	
0	0	1	1	1	1	1	1	1	External Channel 191	

Table 245. BCTU channel mapping selection (continued)

CH_SEL	7	6	5	4	3	2	1	0	Mapped channel	Comments
1	0	0	0	0	0	0	0	0	Internal Channel 0	CH_SEL = 1 used for extended channel mapping selection
1	0	0	1	1	1	1	1	1	Internal Channel 63	
1	0	1	0	0	0	0	0	0	Internal Channel 64	
1	0	1	0	1	1	1	1	1	Internal Channel 95	
1	1	0	0	0	0	0	0	0	External Channel 128	
1	1	0	1	1	1	1	1	1	External Channel 191	
1	1	1	1	1	1	1	1	1	External Channel 255	

16.2.2.12 I/O Pin Multiplexed Signal Configuration Registers (SIUL2_MSCR_IO*n*)

Refer to *Section 16.2.3: Multiplexed Signal Configuration Registers* for an introduction to the MSCRs.

This section defines the I/O pin MSCRs. These registers select the output function on the associated I/O pin. The I/O MSCRs control the drive strength, output drive circuit, pull up/down, input buffer enable, input hysteresis, input level selection, and safe-mode operation of the associated I/O pin.

Note: Not all pads have all bits, such as only some pads have hysteresis. Refer to the I/O Signal Description and Input Multiplexing Tables (Microsoft Excel file) attached to the IO_Definition document.

Note that when an I/O pin is configured as a single-ended input, the input buffer must be enabled for the pin using the MSCR[IBE] bit. This enables the input to all input destinations connected to the pin, including the GPIO input. In this way, the GPIO can be read at any time, regardless of the pin function. For IP blocks that have multiple input sources, the input source is selected in the multiplexed input selection MSCRs, and the associated I/O pin MSCR for the selected input must have the MSCR[IBE] bit enabled.

All bits and fields in the I/O MSCRs are applicable for all GPIO ports on the device. This includes all ports on the device with digital output function. For ADC input ports with digital input only (no output), the OERC, ODC, SMC, INV and SSS bits/fields do not apply. The SSS is always 8b0 for input only ports, enabling the general purpose input. The analog input path is enabled in the ADC logic when the channel is selected for conversion.

The MSCR reset state is detailed in the I/O Signal Table of the SPC58xHx pinout Microsoft Excel file attached to the IO_Definition document.

Offset: 0x0240 + n * 0x4 (n = 0 to 511) Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	OERC		0	ODC			SMC	0	ILS		IBE	0	WPDE	WPUE
W																
Reset	0	0	0	0	0	0	0	0	1	0	1	1	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	INV	0	0	0	0	0	0	0	SSS							
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 150. I/O Pin Multiplexed Signal Configuration Registers (SIUL2_MSCR_IO*n*)

Table 246. SIUL2_MSCR_IO*n* field description

Field	Description
2:3 OERC	Output Edge Rate Control Specifies the output impedance, drive strength and slew rate of the associated pin. Refer to output Impedance columns in the I/O Signal Description Table for the applicable edge rates for each I/O pin on the device. The I/O Signal Description and Input Multiplexing Tables (Microsoft Excel file) are attached to the IO_Definition document. Refer to the device Data Sheet for the electrical characteristics of the weak, medium, strong, very strong, and ultra strong pad types **Note:** OERC[2] programming is required for forward compatibility. 00 Weak drive 01 Medium drive 10 Strong drive 11 Very Strong / Ultra Strong drive
5:7 ODC	Output Drive Control Specifies the type of output drive control for the associated pin. 000 Output buffer disabled 001 Open-drain 010 Push-pull 011 Open-source 100 Reserved 101 Reserved 110 Reserved 111 Reserved
8 SMC	Safe Mode Control Specifies whether the chip disables the pin's output buffer when the chip enters Safe mode. Resets to 0 except for PB[11] ERROR0 pin which resets to 1. 0 Disable (the output buffer returns to its previous state when the chip leaves Safe mode) 1 Does not disable

Table 246. SIUL2_MSCR_IO*n* field description (continued)

Field	Description
10:11 ILS	Input Level Selection Specifies the logic family for the associated pin, which determines its logic switching levels. Refer to the device Data Sheet for the electrical characteristics of the I/O pad input buffer types. Refer as well to the IO_Definition Microsoft Excel file. 00 Reserved 01 TTL (CMOS for LP pads) 10 Reserved 11 CMOS
12 IBE	Input Buffer Enable Enables the associated pin's input buffer. 0 Disabled 1 Enabled
14 WPDE	Weak Pulldown Enable Used only when the associated destination is a chip pin. Enables the associated pin's weak pulldown resistor. If pin has analog input-only functionality: when WPDE and WPUE are both enabled that pin is configured with Strong pulldown. On all other pins (including analog bidirectional) this configuration means neither a pullup nor a pulldown. 0 Disabled 1 Enabled
15 WPUE	Weak Pullup Enable Used only when the associated destination is a chip pin. Enables the associated pin's weak pullup resistor. If pin has analog input-only functionality: when WPDE and WPUE are both enabled that pin is configured with Strong pulldown. On all other pins (including analog bidirectional) this configuration means neither a pullup nor a pulldown. 0 Disabled 1 Enabled
16 INV	Invert The output selected by the corresponding MSCR SSS field can be inverted before it is driven on the I/O pin with the INV bit. **Note:** Use of the INV bit is not supported when the ODC is configured for open-drain or open-source modes, and the output data will not be as expected for an inverted open-drain or open-source connection. 0 The output selected by the SSS field is not inverted before being driven to the pin 1 The output selected by the SSS field is inverted before being driven to the pin
24:31 SSS	Source Signal Select Selects which source signal is connected to the associated destination (chip pin or module port). For a chip pin, the source signals are outputs from module ports. For a module port, the source signals are either outputs from module ports or inputs from chip pins. The meaning of each value depends on the destination. Refer to *Section 16.2.3.1* and *Section 16.2.3.2*.

Table 247. I/O MSCR Reset State Exceptions

Port	Critical Function	SMC	WPDE	WPUE
PA[4]	—	0	0	1
PA[5]	JCOMP	1	1	0
PA[6]	TCK	1	1	0
PA[7]	TMS	1	0	1
PA[8]	TDI	0	0	1
PA[9]	TDO	0	0	1(1)
PA[14]	—	0	0	1
PB[11]	ERROR	1	0	0
PC[10:15]	—	0	0	1
PD[6:7]	—	0	0	1
PE[12]	—	0	0	1
PF[13]	—	0	0	1
PI[14:15]	—	0	0	1
PK[12:15]	—	0	0	1
PM[0:8]	—	0	0	1

1. When JTAG is enabled (JCOMP asserted) during reset, the TDO pin is pulled up during reset, but Hi-Z after. If JTAG is disabled, the TDO pin defaults to input/pull-up during and after reset.

16.2.2.13 Multiplexed Signal Configuration Registers for Multiplexed Input Selection (SIUL2_MSCR_MUX*n*)

Refer to *Multiplexed Signal Configuration Registers* for an introduction to the MSCRs.

This section defines he multiplexed input selection MSCRs. These registers select the input source for IP blocks on the device that have inputs from multiple sources, both other IP blocks and I/O pins. It is possible to configure the pad to be in input without having to connect it externally. This is possible, either by enabling internal pull-up/pull-down or disabling the input buffer (but in this case data is seen as 0 internally).

Offset: 0x240 + *n* * 0x4 (*n* = 512 to 1023) Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	INV	0	0	0	0	0	0	0	SSS							
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 151. Multiplexed Signal Configuration Registers for Multiplexed Input Selection (SIUL2_MSCR_MUX*n*)

Table 248. SIUL2_MSCR_MUX*n* field descriptions

Field	Description
16 INV	Invert The input source signal selected by the corresponding SSS field for this MSCR can be inverted before it connects to the destination input with the INV bit. 0 SSS selected input signal is connected directly to the destination input 1 SSS selected input signal is inverted before it is connected to the destination input
24:31 SSS	Source Signal Select Selects which source signal is connected to the associated destination (chip pin or module port). For a chip pin, the source signals are outputs from module ports. For a module port, the source signals are either outputs from module ports or inputs from chip pins. The meaning of each value depends on the destination. Refer to *Section 16.2.3.1* and *Section 16.2.3.2*.

16.2.2.14 GPIO Pad Data Output Registers (SIUL2_GPDO*n*)

These registers can be used to set or clear a single GPIO pad with a byte access. For mapping of ports to GPDO registers, refer to the I/O Signal Description and Input Multiplexing Tables (Microsoft Excel file) attached to the IO_Definition document. Note that the GPDO registers do not apply for ports PA[5], PA[6] and PA[7]. The PA ports are JTAG pins with no GPIO. Writes to the GPDO register corresponding to these ports have no effect.

Note: For the exact number of registers, refer to the SPC58xHx pinout Microsoft Excel file attached to the IO_Definition document.

Offset: 0x1300 + n * 0x1 (n = 0 to 511) Access: User read/write

	0	1	2	3	4	5	6	7
R	0	0	0	0	0	0	0	PDO
W								
Reset	0	0	0	0	0	0	0	0

Figure 152. SIUL2 GPIO Pad Data Output register (SIUL2_GPDO*n*)

Table 249. SIUL2_GPDO*n* field descriptions

Field	Description
7 PDO	Pad Data Out This bit stores the data to be driven out on the external GPIO pad controlled by this register. 0 Logic low value is driven on the corresponding GPIO pad when the pad is configured as an output 1 Logic high value is driven on the corresponding GPIO pad when the pad is configured as an output

16.2.2.15 GPIO Pad Data Input Registers (SIUL2_GPDI*n*)

These registers can be used to read the GPIO pad data with a byte access. For mapping of ports to GPDI registers, refer to the I/O Signal Description and Input Multiplexing Tables (Microsoft Excel file) attached to the IO_Definition document. Note that the GPDI registers

do not apply for ports PA[5], PA[6] and PA[7]. These three PA ports are JTAG pins with no GPIO. The GPDI values corresponding to these ports always read a value of zero.

Note: For the exact number of registers, refer to the SPC58xHx pinout Microsoft Excel file attached to the IO_Definition document.

Offset: 0x1500 + n * 0x1 (n = 0 to 511) Access: User read/write

	0	1	2	3	4	5	6	7
R	0	0	0	0	0	0	0	PDI
W								
Reset	0	0	0	0	0	0	0	0

Figure 153. SIUL2 GPIO Pad Data Input register (SIUL2_GPDI*n*)

Table 250. SIUL2_GPDI*n* field descriptions

Field	Description
7 PDI	Pad Data In This bit stores the value of the external GPIO pad associated with this register. 0 The value of the data in signal for the corresponding GPIO pad is logic low 1 The value of the data in signal for the corresponding GPIO pad is logic high

16.2.2.16 Parallel GPIO Pad Data Out Register (SIUL2_PGPDO*n*)

These registers are used to set or clear the respective pads of the device. Parallel port registers for input (PGPDI) and output (PGPDO) are provided to allow a complete port to be written or read in one operation, dependent on the individual pad configuration. The difference between PGPDO and GPDO is that PGPDO registers can be used to set the values of all output pins assigned to a device port with a single 16-bit register write vs. the GPDO registers, which are used to set the value on a specific pin with a byte write. Note that the PGPDO registers do not apply for ports PA[5], PA[6] and PA[7]. These PA ports are JTAG pins with no GPIO. Writes to the PGPDO register corresponding to these ports have no effect.

Note: The SIUL2_PGPDO registers access the same physical resources as the SIUL2_PDO and SUIL2_MPGPDO address locations. Some examples of the mapping:

- PPDO[0][0] = PDO[0]
- PPDO[2][0] = PDO[32]
- PPDO[31][15] = PDO[511]

Offset: 0x1700 + n*0x2 (n=0 to 12) Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	PPDO															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 154. SIUL2 Parallel GPIO Pad Data Out Register (SIUL2_PGPDO)

Table 251. SIUL2_PGPDO*n* field descriptions

Field	Description
0:15 PPDO	Parallel Pad Data Out Write or read the data register that stores the value to be driven on the pad in output mode. Access to this register location is coherent with access to the bit-wise GPIO Pad Data Output Registers (SIUL2_GPDO). The x and y bit indexes define which PPDO register bit is equivalent to which PDO register bit according to the following equation: PPDO[x][y] = PDO[(x*16)+y]

16.2.2.17 Parallel GPIO Pad Data In Register (SIUL2_PGPDI*n*)

These registers hold the synchronized input value from the pads. Parallel port registers for input (PGPDI) and output (PGPDO) are provided to allow a complete port to be written or read in one operation, dependent on the individual pad configuration. The difference between PGPDI and GPDI registers is that PGPDI registers can be used to read the values of all input pins assigned to a device port with a single 16-bit register read vs. the GPDI registers, which are used to read the value on a specific pin with a byte read. Note that the GPDI registers do not apply for ports PA[5], PA[6] and PA[7]. These ports are JTAG pins with no GPIO. The GPDI values corresponding to these ports always read a value of zero.

Offset: 0x1740 + n*0x2 (n=0 to 12) Access: User read

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	PPDI															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 155. SIUL2 Parallel GPIO Pad Data In Register (SIUL2_PGPDI)

Table 252. SIUL2_PGPDI*n* field descriptions

Field	Description
0:15 PPDI	Parallel Pad Data In Reads the current pad value. Access to this register location is coherent with access to the bit-wise GPIO Pad Data Input Registers (SIUL2_GPDI). The x and y bit indexes define which PPDI register bit is equivalent to which PDI register bit according to the following equation: PPDI[x][y] = PDI[(x*16)+y]

16.2.2.18 Masked Parallel GPIO Pad Data Out Register (SIUL2_MPGPDO*n*)

This register can be used to selectively modify the pad values associated to PPDO[x][0:15]. The MPGPDO[x] register may only be accessed with 32-bit writes. 8-bit or 16-bit writes will not modify any bits in the register and cause a transfer error response by the module. Read access will return 0. Note that the MPGPDO registers do not apply for ports PA[5], PA[6] and PA[7]. These are JTAG pins with no GPIO. Writes to the MPGPDO register corresponding to these ports have no effect.

Offset: 0x1780 + n*0x4 (n=0 to 12) Access: User read/write

	0 1 2 3	4 5 6 7	8 9 10 11	12 13 14 15	16 17 18 19	20 21 22 23	24 25 26 27	28 29 30 31
R	0				0			
W	MASK				MPPDO			
Reset	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0

Figure 156. SIUL2 Masked Parallel GPIO Pad Data Out Register (SIUL2_MPGPDO)

Table 253. SIUL2_MPGPDO*n* field descriptions

Field	Description
0:15 MASK	Mask Field Each bit corresponds to one data bit in the MPPDO[x] register at the same bit location. 0 The associated bit value in the MPPDO[x] field is ignored 1 The associated bit value in the MPPDO[x] field is written
16:31 MPPDO	Masked Parallel Pad Data Out Write the data register that stores the value to be driven on the pad in output mode. Access to this register location is coherent with access to the bit-wise GPIO Pad Data Output Registers (PDO). The x and y bit indexes define which MPPDO register bit is equivalent to which PDO register bit according to the following equation: MPPDO[x][y] = PDO[(x * 16) + y]

16.2.3 Multiplexed Signal Configuration Registers


The MSCRs control the I/O pin function and electrical properties for each pin on the device, and are used to select the input signal for IP blocks on the device that have multiple input sources. There is a dedicated MSCR register for each I/O pin on the device. Each MSCR register is independent of the others, except in the case of an LVDS configuration, where two MSCR registers must be configured together in this mode. When LVDS is configured, CMOS pad is disabled (ibe and obe = 0) and when LVDS is not configured, (either of two MSCRs not configured for lvds) then the lvds pad is disabled (lvds_ibe and lvds_obe = 0).

The MSCRs are divided into two sets:

- I/O pin control registers, refer to *I/O Pin Multiplexed Signal Configuration Registers (SIUL2_MSCR_IOn)*
- Multiplexed input selection registers, refer to *Multiplexed Signal Configuration Registers for Multiplexed Input Selection (SIUL2_MSCR_MUXn)*

The signal data flow from IP blocks on the device to and from the I/O pins, and from IP block to IP block is given in *Figure 157*.

Figure 157. MSCR I/O pin and IP block port connectivity



16.2.3.1 Chip-pin MSCR assignments and related information

For device pin MSCR register definitions, refer to the SPC58xHx I/O Signal Description and Input Multiplexing Tables (Microsoft Excel file) attached to the IO_Definition document.

16.2.3.2 Module-port MSCR assignments and SSS values

For each internal module port that is or can be configured as an input and has more than one possible source. Refer to the SPC58xHx I/O Signal Description and Input Multiplexing Tables (Microsoft Excel file) attached to the IO_Definition document. The Input Multiplexing Table shows the assigned MSCR, and the SSS values and their corresponding source signals.

16.3 Functional description

16.3.1 General

This section provides a complete functional description of the SIUL2.

16.3.2 Pad control

The SIUL2 controls the electrical characteristics of the pads on the device through the MSCR registers. It provides a consistent interface for all pads, both on a by-port and a by-bit basis. The following describes the pad characteristics that can be supported by the SIUL2.

The required controls are:

- Slew rate control
  - This is needed to offer improved EMC performance.
  - Support for a fast and slow slew rate.
- Output Impedance Control
  - 4 output impedances, drive strength and slew rates supported.
- Internal weak pull capability
  - This is needed to offer flexibility in the device configuration and the elimination of external hardware in some cases.
  - The configuration of the pull on any pad should be independently controlled to be either pull-up, pull-down or no-pull enabled.
- Safe Mode behavior configuration
- Open drain/source enable
  - Needed to support different pads muxed (for example mux IIC, with non open drain pads).
- Pin Function Assignment
  - This setting defines which chip function has control over the output of the pad.

The setting of each pad out of reset is fixed per MCU, but can be configured individually. In this way it is possible to select special pull settings or peripheral pad ownership per design.

It is possible for the user software to configure each pad independently of all other pads on the device or other pads grouped within a single port. This allows different pad types to be grouped together in ports and allows the necessary flexibility needed for the pads individual operation. This is achieved by grouping all of the above functions into a single register for each pad on the device, and allows each pad to be configured with a single write to one register and allowing simplified duplication of software for each pad with indexed changes for each pad.

16.3.3 General purpose input or output pads (GPIO)


The SIUL2 allows each pad to be configured as either a General Purpose Input Output pad (GPIO), and as one or more alternate functions (input or output), the function of which is determined by the peripheral that will use the pad.

GPIO pads can also optionally be implemented without any alternate function.

The SIUL2 is designed to manage 202 GPIO pads (205 pads less 3 reserved for JTAG) organized as ports that can be accessed for data reads and writes as 32-bit, 16-bit or 8-bit.

As shown in *Figure 158*, all port accesses are identical with each read or write being performed only at a different location to access a different port width.

Figure 158. Data Port example arrangement showing configuration for different port width accesses



This implementation requires that the registers are arranged in such a way as to support this range of port widths without having to split reads or writes into multiple accesses.

The SIUL2 has separate data input and data output registers for all pads, allowing the possibility of reading back an input or output value of a pad directly. This supports the ability to validate what is present on the pad rather than simply confirming the value that was written to the data register by accessing the data input registers.

The data output registers support both read and write operations to be performed.

The data input registers support read access only.

When the pad is configured to use one of its alternate functions, the data input value reflect the respective value of the pad. If a write operation is performed to the data output register for a pad configured as an alternate function (non-GPIO), this write will not be reflected by the pad value until reconfigured to GPIO.

All general purpose pads are implemented as bidirectional.

Note: In case the bidirectional operation impacts some performances (for example ADC accuracy), or is not required for a specific pad function it is acceptable to limit the functionality of some pads to "Input Only".


16.3.4 External interrupts/DMA requests (EIRQ pins)

The SIUL2 supports 32 external interrupts which are allocated to EIRQ pins on the device

The SIUL2 supports 4 interrupt vectors to the interrupt controller of the MCU. Each interrupt vector can support eight external interrupt sources from the device pads.

Refer to *Figure 159* for an overview of the external interrupt implementation.

Figure 159. External interrupt pad diagram



All the external interrupt pads within a single group (maximum 8 pads) have equal priority. It is the responsibility of the user software to search through the group of sources in the most appropriate way for their application.

The priority of the vectors used by the external interrupt pads is fixed based on the platform and the interrupt controller and its priority levels, but the allocation of pads to each group of interrupts can be independently configured by the MCU.

An MCU-specific number of external interrupt lines can have digital glitch filters applied to them. The supported range is 1 to 8. The glitch filters need a running internal oscillator clock to work. If no such clock is available, external interrupts will be effectively disabled when the glitch filter is enabled on an interrupt line.

16.3.4.1 External interrupt initialization

When an external interrupt pin is first enabled, it is possible to get a false interrupt flag. To prevent a false interrupt request, during pin interrupt initialization, the user must do the following:

- Mask interrupts by clearing the EIREn bits in DIRER0.
- Select the pin polarity by setting the appropriate IREEn bits in IREER0 and the appropriate IFEEn bits in IFEER0 as desired.
- Configure the appropriate bits in the MSCR[0–511] register for the external interrupt pin(s) desired as follows:
  - Clear the ODC bits to do disable output.
  - Set the IBE bit to enable the pin's input buffer.
  - If using the internal weak pullup/pulldown, configure the appropriate WPUE and WPDE bits.

Note: MSCR_SSS bits do not need to be changed for either MSCR[0:511] or MSCR[512:1023] since the external interrupt pin input is directly connected to the SIUL for EIRQ pins.

External interrupt pins should never be configured as outputs (MSCR_ODC bits are not zeros) when external interrupt inputs are desired since false interrupts could be detected (such as from a GPIO configuration).

- Select the request desired between DMA or Interrupt by writing the appropriate DIRSn bits in DIRSR0.
- Select the desired glitch filter setup for the pins by writing the following:
  - Write the Filter Counter setting to the desired value by writing the MAXCNT[3:0] bits in the IFMCn register for the respective external interrupt that is being used.
  - Set the Filter Clock Prescaler setting from 0 to 15 to the desired value by writing the IFCP[3:0] bits in the IFCPR register.
  - Then enable the glitch filter for the desired external interrupt pins by setting the appropriate IFEn bits in IFER0.

Note: The glitch filter clock runs on the internal RC oscillator clock whereas the SIUL logic runs on the PBRIDGEx clock. The IRC clock is at a fixed frequency of 16 MHz. The PBRIDGEx clock can on higher clock (refer to the Clocking chapter)

The glitch filter is enabled on IRC clock, so make sure at least one IRC clock occurs after enabling it before trying to detect glitchless events.

- Write to EIFn bits in DISR0 to as desired to clear any flags (for DMA it is self clearing).
- Enable the interrupt pins by setting the appropriate EIREn bits in DIREER0.

16.3.4.2 External interrupt management


Each interrupt can be enabled or disabled independently. This can be performed using a single rolled up register (SIUL2_DIRER0). A pad defined as an external interrupt can be configured by the user to recognize interrupts with an active rising edge, an active falling edge or both edges being active. A setting of having both edge events disabled is reserved and should not be configured.

The active IRQ edge is controlled by the users through the configuration of the registers SIUL2_IREER and SIUL2_IFEER.

Each external interrupt supports an individual flag which is held in the Flag register (DISR0). This register is a clear-by-write-1 register type, preventing inadvertent overwriting of other flags in the same register.

The SPC58xHx device supports 4 SIUL2 interrupt vectors aggregating a total of 32 external interrupt sources as shown in *Figure 160*.

Figure 160. Interrupt to vector mapping at MCU level



16.3.4.3 External interrupt request

The EIRQ input pins on the device are sources for interrupt or DMA requests. The 32 EIRQ pins for the device map to 4 interrupt requests. The mapping of interrupt requests and EIRQ pins is given in *Table 254*.

Table 254. SIUL input trigger connections to the INTC channels

External interrupt number	SIUL IRQ vector
0 to 7	0
8 to 15	1
16 to 23	2
24 to 31	3

16.3.4.4 Interrupt Vector

The 32 EIRQ pins on the device map to an Interrupt Vector in the Interrupt Controller.

Note: Refer to INTC configuration section in the Chapter Device Configuration for the Interrupt Vector table.

16.3.4.5 DMA requests

The 32 EIRQ pins on the device map to an independent DMA request channel in the DMA controller.

Note: Refer to the DMA controller configuration section in the Chapter Device Configuration for DMA request mapping table.

17 Crossbar switch (XBAR)

17.1 Introduction

This chapter provides information on the layout, configuration, and programming of the crossbar switch. The crossbar switch connects bus masters and bus slaves using a hardware interconnect matrix. This structure allows all bus masters to access different bus slaves simultaneously with no interference while providing arbitration among the bus masters when they access the same slave. A variety of bus arbitration methods and attributes may be programmed on a slave-by-slave basis.

17.2 Features

The crossbar switch includes these distinctive features:

- Symmetric crossbar bus switch implementation
  - Concurrent accesses from different masters to different slaves
  - Configurable slave arbitration attributes on a slave-by-slave basis
- 64-bit datapath width
- Support for 8-, 16-, 32-, and 64-bit single transfers
- Support for a variety of 4-, 8-, and 16-beat burst transfers including a 4-beat, 64-bit burst for cache line accesses
- Operation at one-to-one clock frequency with the bus masters
- Support for low-power park mode

17.3 Memory map and register definition

Each slave port of the crossbar switch contains configuration registers. Read and write transfers of the configuration registers require two system bus clock cycles. The registers can only be read from and written to in supervisor mode. Additionally, these registers can only be read from or written to by 32-bit accesses.

A bus error response is returned if an unimplemented location is accessed within the crossbar switch.

The slave registers also feature a bit that, when set, prevents the registers from being written. The registers remain readable, but future write attempts have no effect on the registers and are terminated with a bus error response to the master initiating the write. The core, for example, takes a data storage interrupt.

Note: This section shows the registers for all eight master and slave ports. If a master or slave is not used on this particular device, then unexpected results occur when writing to its registers. Refer to Section 7.3.3: Crossbar switch in Chapter 7: Device configuration for the exact master/slave assignments for your device. Additionally, all references to the crossbar switch registers are based on the physical port connections, not the logical port numbers.

Table 255. XBAR memory map

Address offset (hex)	Register name	Location
SLAVE channel *n* (*n* = 0 to 7)		
0x0000 + *n**0x100	XBAR Priority Register Slave *n* (XBAR_PRS*n*)	*Section 17.3.1*
0x0010 + *n**0x100	XBAR Control Register *n* (XBAR_CRS*n*)	*Section 17.3.2*
MASTER channel *n* (*n* = 0 to 7)		
0x0800 + *n**0x100	XBAR Master General Purpose Control Register n (XBAR_MGPCRn)	*Section 17.3.3*

17.3.1 XBAR Priority Registers Slave (XBAR_PRS*n*)

The priority registers (XBAR_PRS*n*) set the priority of each master port on a per-slave-port basis and reside in each slave port. The priority register can be accessed only with 32-bit accesses. The XBAR_PRS*n* register is read-only; attempts to write to it have no effect on it and result in a bus-error response to the master initiating the write.

Refer to *Section 7.3.3: Crossbar switch* in *Chapter 7: Device configuration* for XBAR_PRS*n* priority values.

Offset: 0x0000 + *n**0x100 (*n* = 0 to 7) Access: Supervisor read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	M7			0	M6			0	M5			0	M4		
W																
Reset	0	0/1(1)	0/1(1)	0/1(1)	0	0/1(1)	0/1(1)	0/1(1)	0	0/1(1)	0/1(1)	0/1(1)	0	0/1(1)	0/1(1)	0/1(1)

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	M3			0	M2			0	M1			0	M0		
W																
Reset	0	0/1(1)	0/1(1)	0/1(1)	0	0/1(1)	0/1(1)	0/1(1)	0	0/1(1)	0/1(1)	0/1(1)	0	0/1(1)	0/1(1)	0/1(1)

1. Refer to PRSn register reset values in *Section 7.3.3: Crossbar switch* of *Chapter 7: Device configuration*.

Figure 161. Priority Registers Slave (XBAR_PRS*n*)

Table 256. XBAR_PRS*n* field descriptions

Field	Description
1:3 M7	Master 7 priority Sets the arbitration priority for this port on the associated slave port: 000 This master has level 1 (highest) priority when accessing the slave port. 001 This master has level 2 priority when accessing the slave port. 010 This master has level 3 priority when accessing the slave port. 011 This master has level 4 priority when accessing the slave port. 100 This master has level 5 priority when accessing the slave port. 101 This master has level 6 priority when accessing the slave port. 110 This master has level 7 priority when accessing the slave port. 111 This master has level 8 (lowest) priority when accessing the slave port.
5:7 M6	Master 6 priority Sets the arbitration priority for this port on the associated slave port: 000 This master has level 1 (highest) priority when accessing the slave port. 001 This master has level 2 priority when accessing the slave port. 010 This master has level 3 priority when accessing the slave port. 011 This master has level 4 priority when accessing the slave port. 100 This master has level 5 priority when accessing the slave port. 101 This master has level 6 priority when accessing the slave port. 110 This master has level 7 priority when accessing the slave port. 111 This master has level 8 (lowest) priority when accessing the slave port.
9:11 M5	Master 5 priority Sets the arbitration priority for this port on the associated slave port: 000 This master has level 1 (highest) priority when accessing the slave port. 001 This master has level 2 priority when accessing the slave port. 010 This master has level 3 priority when accessing the slave port. 011 This master has level 4 priority when accessing the slave port. 100 This master has level 5 priority when accessing the slave port. 101 This master has level 6 priority when accessing the slave port. 110 This master has level 7 priority when accessing the slave port. 111 This master has level 8 (lowest) priority when accessing the slave port.
13:15 M4	Master 4 priority Sets the arbitration priority for this port on the associated slave port: 000 This master has level 1 (highest) priority when accessing the slave port. 001 This master has level 2 priority when accessing the slave port. 010 This master has level 3 priority when accessing the slave port. 011 This master has level 4 priority when accessing the slave port. 100 This master has level 5 priority when accessing the slave port. 101 This master has level 6 priority when accessing the slave port. 110 This master has level 7 priority when accessing the slave port. 111 This master has level 8 (lowest) priority when accessing the slave port.

Table 256. XBAR_PRS*n* field descriptions (continued)

Field	Description
17:19 M3	Master 3 priority Sets the arbitration priority for this port on the associated slave port: 000 This master has level 1 (highest) priority when accessing the slave port. 001 This master has level 2 priority when accessing the slave port. 010 This master has level 3 priority when accessing the slave port. 011 This master has level 4 priority when accessing the slave port. 100 This master has level 5 priority when accessing the slave port. 101 This master has level 6 priority when accessing the slave port. 110 This master has level 7 priority when accessing the slave port. 111 This master has level 8 (lowest) priority when accessing the slave port.
21:23 M2	Master 2 priority Sets the arbitration priority for this port on the associated slave port: 000 This master has level 1 (highest) priority when accessing the slave port. 001 This master has level 2 priority when accessing the slave port. 010 This master has level 3 priority when accessing the slave port. 011 This master has level 4 priority when accessing the slave port. 100 This master has level 5 priority when accessing the slave port. 101 This master has level 6 priority when accessing the slave port. 110 This master has level 7 priority when accessing the slave port. 111 This master has level 8 (lowest) priority when accessing the slave port.
25:27 M1	Master 1 priority Sets the arbitration priority for this port on the associated slave port: 000 This master has level 1 (highest) priority when accessing the slave port. 001 This master has level 2 priority when accessing the slave port. 010 This master has level 3 priority when accessing the slave port. 011 This master has level 4 priority when accessing the slave port. 100 This master has level 5 priority when accessing the slave port. 101 This master has level 6 priority when accessing the slave port. 110 This master has level 7 priority when accessing the slave port. 111 This master has level 8 (lowest) priority when accessing the slave port.
29:31 M0	Master 0 priority Sets the arbitration priority for this port on the associated slave port: 000 This master has level 1 (highest) priority when accessing the slave port. 001 This master has level 2 priority when accessing the slave port. 010 This master has level 3 priority when accessing the slave port. 011 This master has level 4 priority when accessing the slave port. 100 This master has level 5 priority when accessing the slave port. 101 This master has level 6 priority when accessing the slave port. 110 This master has level 7 priority when accessing the slave port. 111 This master has level 8 (lowest) priority when accessing the slave port.

17.3.2 XBAR Control Register (XBAR_CRS*n*)

Offset: 0x0010 + *n**0x100 (*n* = 0 to 7) Access: Supervisor read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	RO	HRP	0	0	0	0	0	0	HPE7	HPE6	HPE5	HPE4	HPE3	HPE2	HPE1	HPE0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	ARB		0		PCTL		0	PARK		
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 162. XBAR Control Register (XBAR_CRS*n*)

Table 257. XBAR_CRS*n* field descriptions

Field	Description
0 RO	Read only Forces both of the slave port's registers to be read-only. After set, only a hardware reset clears it. 0 The slave port's registers are writable. 1 The slave port's registers are read-only and cannot be written (attempted writes have no effect on the registers and result in a bus error response).
1 HRP	Halt Request Priority Determines if a request to halt the crossbar is treated as the highest priority request, or the lowest priority request. 0 The halt request has the highest priority for arbitration on this slave port. 1 The halt request has the lowest initial priority for arbitration on this slave port.
8:15 HPE[7:0]	High Priority Enable (HPEx) Determines if Master x is able to temporarily elevate its request to the slave to high priority status. This can help reduce the amount of time the high priority requesting master must wait to gain control of the slave. 0 High Priority requests from Master x are ignored and are treated the same as regular requests. 1 High Priority requests from Master x can temporarily elevate the priority level of the master's request to the slave.
22:23 ARB	Arbitration mode Selects the arbitration policy for the slave port. 00 Fixed priority 01 Round-robin (rotating) priority 10 Reserved 11 Reserved

Table 257. XBAR_CRS*n* field descriptions (continued)

Field	Description
26:27 PCTL	Parking control Determines the slave port's parking control. The low-power park feature results in overall power savings if the slave port is not saturated; however, this forces an extra latency clock when any master tries to access the slave port while not in use because it is not parked on any master. 00 When no master makes a request, the arbiter parks the slave port on the master port defined by the PARK bit field. 01 When no master makes a request, the arbiter parks the slave port on the last master to be in control of the slave port. 10 When no master makes a request, the slave port is not parked on a master and the arbiter drives all outputs to a constant safe state. 11 Reserved
29:31 PARK	Park Determines which master port the current slave port parks on when no masters are actively making requests and the PCTL bits are cleared. **Note:** Only select master ports that are actually present on the device. If not, undefined behavior may occur. Also, take care of the hardwired connections between Master and Flash slaves ports for applying meaningful parking configuration. 000 Park on master port M0 001 Park on master port M1 010 Park on master port M2 011 Park on master port M3 100 Park on master port M4 101 Park on master port M5 110 Park on master port M6 111 Park on master port M7

17.3.3 Master General Purpose Control Register (XBAR_MGPCRn)

Offset: 0x0800 + *n**0x100 (*n* = 0 to 7) Access: Supervisor read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	AULB		
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0/1(1)	0/1(1)	0/1(1)

1. See MGPCRn register reset values in *Section 7.3.3: Crossbar switch* of *Chapter 7: Device configuration*.

Figure 163. Master General Purpose Control Register (XBAR_MGPCRn)

Table 258. XBAR_MGPCRn field descriptions

Field	Description
29:31 AULB	Arbitrate on Undefined Length Bursts These bits are used to select the arbitration policy during undefined length bursts by the master. These bits are initialized by hardware reset. 000 No arbitration will be allowed during undefined length burst 001 Arbitration will be allowed at any time during an undefined length burst 010 Arbitration will be allowed after 4 beats of an undefined length burst 011 Arbitration will be allowed after 8 beats of an undefined length burst 100 Arbitration will be allowed after 16 beats of an undefined length burst 101 Reserved 110 Reserved 111 Reserved

17.4 Functional description

This section provides the functional details of the crossbar switch.

17.4.1 General operation

When a master sends an access to the crossbar switch, the access is immediately taken. If the targeted slave port of the access is available, then the access is immediately presented on the slave port. It is possible to make single-clock (zero wait state) accesses through the crossbar. If the targeted slave port of the access is busy or parked on a different master port, the requesting master simply sees wait states inserted until the targeted slave port can service the master's request. The latency in servicing the request depends on each master's priority level and the responding slave's access time.

Since the crossbar switch appears to be just another slave to the master device, the master device has no knowledge of whether it actually owns the slave port it is targeting. While the master does not have control of the slave port it is targeting, it simply enters a wait state.

A master is given control of the targeted slave port only after a previous access to a different slave port completes, regardless of its priority on the newly targeted slave port. This prevents deadlock from occurring when:

- A higher priority master has:
  - An outstanding request to one slave port that has a long response time and
  - A pending access to a different slave port, and
- A lower priority master is also making a request to the same slave port as the pending access of the higher priority master.

After the master has control of the slave port it is targeting, the master remains in control of that slave port until it gives up the slave port by running an IDLE cycle or by leaving that slave port for its next access. The master could also lose control of the slave port if another higher priority master makes a request to the slave port; however, if the master is running a fixed-length burst transfer it retains control of the slave port until that transfer completes. When a master has control of a given slave port, the crossbar returns all response information from the slave back to the requesting master.

The crossbar terminates all master IDLE transfers (as opposed to allowing the termination to come from one of the slave buses). Additionally, when no master is requesting access to

a slave port, the crossbar drives IDLE transfers onto the slave bus even though a default master may be granted access to the slave port.

When a slave bus is being idled by the crossbar, it can park the slave port on the master port indicated by the XBAR_CRS*n*[PARK]. This is done in an attempt to save the initial clock of arbitration delay that otherwise would be seen if the master had to arbitrate to gain control of the slave port. The slave port can also be put into low-power park mode in attempt to save power by using XBAR_CRS*n*[PCTL].

17.4.2 Register coherency

Since the content of the registers has a real-time effect on the operation of the crossbar, it is important to understand that any register modifications take effect as soon as the register is written. The values of the registers do not track with slave-port-related master accesses; instead, they track only with slave accesses.

17.4.3 Arbitration

The crossbar switch supports two arbitration schemes: a simple fixed-priority comparison algorithm and a simple round-robin fairness algorithm. The arbitration scheme is independently programmable for each slave port.

17.4.3.1 Fixed-priority operation

When operating in fixed-priority mode, each master is assigned a unique priority level in the XBAR_PRS*n* (priority registers). If two masters request access to a slave port, the master with the higher priority in the selected priority register gains control over the slave port.

When a master makes a request to a slave port, the slave port checks whether the new requesting master's priority level is higher than that of the master that currently has control over the slave port (unless the slave port is in a parked state). The slave port performs an arbitration check at every clock edge to ensure that the proper master (if any) has control of the slave port.

If the new requesting master's priority level is higher than that of the master that currently has control of the slave port, the new requesting master is granted control over the slave port at the next clock edge. The exception to this rule is if the master that currently has control over the slave port is running a fixed-length burst transfer or a locked transfer. In this case, the new requesting master must wait until the end of the burst transfer or locked transfer before it is granted control of the slave port.

If the new requesting master's priority level is lower than the master that currently has control of the slave port, the new requesting master is forced to wait until the current master runs one of the following cycles:

- An IDLE cycle
- A non-IDLE cycle to a location other than the current slave port

17.4.3.2 Round-robin priority operation

When operating in round-robin mode, each master is assigned a relative priority based on the physical master port number. This relative priority is compared to the ID (master port number) of the last master to perform a transfer on the slave bus. The highest priority requesting master becomes owner of the slave bus at the next transfer boundary (accounting for locked and fixed-length burst transfers). Priority is based on how far the ID of the requesting master is ahead of the ID of the last master.

After access is granted to a slave port, a master may perform as many transfers as desired to that port until another master makes a request to the same slave port. The next master in line is granted access to the slave port at the next transfer boundary, or possibly on the next clock cycle if the current master has no pending access request.

As an example of arbitration in round-robin mode, assume the crossbar is implemented with master ports 0, 1, 4, and 5. If the last master of the slave port was master 1, and master 0, 4, and 5 make simultaneous requests, they are serviced in the order 4, 5, and then 0.

Parking may continue to be used in a round-robin mode, but it does not affect the round-robin pointer unless the parked master actually performs a transfer. Hand-off occurs to the next master in line after one cycle of arbitration. If the slave port is put into low-power park mode, the round-robin pointer is reset to point at master port 0, giving it the highest priority.

17.5 Initialization/application information

No initialization is required by or for the crossbar switch. Hardware reset ensures all the register bits used by the crossbar switch are properly initialized to a valid state. Settings and priorities should be programmed to achieve maximum system performance.

18 Crossbar Integrity Checker (XBIC)

18.1 Overview

The Crossbar Integrity Checker (XBIC) verifies the integrity of the crossbar transfers. For forward signals (master to slave), it is done by verifying the integrity of the attribute information using an 8-bit Error Detection Code (EDC). The EDC detects any single- or double-bit errors in the attribute information and signals the Fault Collection and Control Unit (FCCU) when an error is detected. For feedback signals (slave to master), it is done by comparing the consistence of the signals during the AHB dataphase. There are three signals from slave to master, hready, hresp0, and hresp2. If any of the master signals is different from the slave signals during dataphase, the error will be reported in the Error Status Register.

During the address phase of the system bus pipelined protocol, the XBIC generates an 8-bit EDC checkbit value for every transfer, passing these checkbits through the crossbar to the targeted slave where it is compared against the 8-bit EDC checkbits calculated from the crossbar slave attributes. The EDC is calculated for 64 bits of attribute information: 32 bits of system bus attribute control plus 32 bits associated with the processor core's decorated storage attribute. The resulting (72,64) code is a distance 4 encoding using a minimum odd weight H matrix definition. The EDC definition has been optimized for timing considerations with the system bus attribute signals exclusively using weight 3 code values and the decoration attribute using a mix of weight 3 and 5 codes.

During the data phase of the system bus pipelined protocol, the XBIC compares the three signals of hready, hresp0, hresp2 from entering the crossbar on the slave side to leaving the crossbar on the master side. Data phase is often more than one clock cycle due to wait cycles. All three signals are compared clock by clock during the whole data cycle.

18.2 Features

The XBIC has the following features:

- Verification of attribute information for all crossbar transfers
  - EDC (72,64) code protects against single and double bit errors
- Verification of feedback information for each data phase during crossbar transfer
  - hready, hresp0, and hresp2 are compared from entering the crossbar on the slave side to leaving the crossbar on the master side
- Error injection for testing
  - Programmable master and slave port specifiers
  - Programmable 8-bit toggle vector to insert error in master EDC checkbit value
  - Address, EDC syndrome, master and slave port information captured on error
- Programmable integrity check enable on a per-slave-port basis
- Programmable integrity feedback check enable on a per-master-port basis

18.3 Block diagram

The crossbar transfer attribute information for all master and slave ports is routed to the XBIC, which calculates and checks the EDC parity over the attribute information as shown in *Figure 164* and *Figure 165*.

Figure 164. XBIC system block diagram





Figure 165. XBIC block diagram



18.4 External signal description

The XBIC has no external interface signals.

18.5 Memory map and register definition

The XBIC programming model has four 32-bit registers. The programming model can only be accessed in supervisor mode using 32-bit (word) accesses. Attempted references with a different access size, to an undefined (reserved) address, with a non-supported access type (a write to a read-only register), or in user mode generate an error termination.

18.5.1 Memory map

The XBIC memory map is shown in *Table 259*.

Table 259. XBIC memory map

Address offset (hex)	Register description	Location
0x0000	XBIC Module Control Register (XBIC_MCR)	*Section 18.5.2.1*
0x0004	XBIC Error Injection Register (XBIC_EIR)	*Section 18.5.2.2*
0x0008	XBIC Error Status Register (XBIC_ESR)	*Section 18.5.2.3*
0x000C	XBIC Error Address Register (XBIC_EAR)	*Section 18.5.2.4*
0x0010–0x3FFF	Reserved	

18.5.2 Register descriptions

The following sections detail the individual registers within the XBIC programming model.

18.5.2.1 XBIC Module Control Register (XBIC_MCR)

The XBIC_MCR allows attribute integrity checking to be enabled on a per-port basis.

Offset: 0x0000 Access: Supervisor Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	SE0	SE1	SE2	SE3	SE4	SE5	SE6	SE7	ME0	ME1	ME2	ME3	ME4	ME5	ME6	ME7
W																
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 166. XBIC Module Control Register (XBIC_MCR)

Table 260. XBIC_MCR field descriptions

Field	Description
0 SE0	Slave Port Enable for EDC error detection 0 Attribute integrity checking disabled for slave port 0 1 Attribute integrity checking enabled for slave port 0
1 SE1	Slave Port Enable for EDC error detection 0 Attribute integrity checking disabled for slave port 1 1 Attribute integrity checking enabled for slave port 1
2 SE2	Slave Port Enable for EDC error detection 0 Attribute integrity checking disabled for slave port 2 1 Attribute integrity checking enabled for slave port 2
3 SE3	Slave Port Enable for EDC error detection 0 Attribute integrity checking disabled for slave port 3 1 Attribute integrity checking enabled for slave port 3

Table 260. XBIC_MCR field descriptions (continued)

Field	Description
4 SE4	Slave Port Enable for EDC error detection 0 Attribute integrity checking disabled for slave port 4 1 Attribute integrity checking enabled for slave port 4
5 SE5	Slave Port Enable for EDC error detection 0 Attribute integrity checking disabled for slave port 5 1 Attribute integrity checking enabled for slave port 5
6 SE6	Slave Port Enable for EDC error detection 0 Attribute integrity checking disabled for slave port 6 1 Attribute integrity checking enabled for slave port 6
7 SE7	Slave Port Enable for EDC error detection 0 Attribute integrity checking disabled for slave port 7 1 Attribute integrity checking enabled for slave port 7
8 ME0	Master Port Enable for slave driven signal safety check 0 Attribute integrity checking disabled for master port 0 1 Attribute integrity checking enabled for master port 0
9 ME1	Master Port Enable for slave driven signal safety check 0 Attribute integrity checking disabled for master port 1 1 Attribute integrity checking enabled for master port 1
10 ME2	Master Port Enable for slave driven signal safety check 0 Attribute integrity checking disabled for master port 2 1 Attribute integrity checking enabled for master port 2
11 ME3	Master Port Enable for slave driven signal safety check 0 Attribute integrity checking disabled for master port 3 1 Attribute integrity checking enabled for master port 3
12 ME4	Master Port Enable for slave driven signal safety check 0 Attribute integrity checking disabled for master port 4 1 Attribute integrity checking enabled for master port 4
13 ME5	Master Port Enable for slave driven signal safety check 0 Attribute integrity checking disabled for master port 5 1 Attribute integrity checking enabled for master port 5
14 ME6	Master Port Enable for slave driven signal safety check 0 Attribute integrity checking disabled for master port 6 1 Attribute integrity checking enabled for master port 6
15 ME7	Master Port Enable for slave driven signal safety check 0 Attribute integrity checking disabled for master port 7 1 Attribute integrity checking enabled for master port 7

18.5.2.2 XBIC Error Injection Register (XBIC_EIR)

The XBIC_EIR contains fields for controlling the XBIC error injection function. When an error is injected, the EDC syndrome associated with the programmed master and slave ports is modified, causing the XBIC to assert the error indication to the FCCU and capturing the transfer information in the XBIC_ESR and XBIC_EAR registers. Otherwise, transfers are not affected by XBIC error injection.

Offset: 0x0004 Access: Supervisor Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	EIE	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	SLV			MST				SYN							
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 167. XBIC Error Injection Register (XBIC_EIR)

Table 261. XBIC_EIR field descriptions

Field	Description
0 EIE	Error Injection Enable 0 Error injection disabled 1 Error injection enabled
17:19 SLV	Target Slave Port (1) Error injection is enabled for the designated slave port. Other slave ports are unaffected.
20:23 MST	Target Master ID (2) Error injection is enabled for the designated master ID. Transfers with other master IDs are not affected.
24:31 SYN	Syndrome This value is exclusive-ored with the calculated syndrome (which should be zero) to generate an error with the specified syndrome. A value of zero does not generate an error.

1. For the list of the target slave ports refer to the table ‘Crossbar switch slave assignments’ in section ‘Crossbar switch’ from ‘Device Configuration’ chapter.
2. For the list of the target master IDs refer to the table ‘SMPU logical bus master assignments’ in section ‘Crossbar switch’ from ‘Device Configuration’ chapter.

18.5.2.3 XBIC Error Status Register (XBIC_ESR)

The Error Status Register (XBIC_ESR) contains two types of error information about the *last* transfer. If an attribute integrity check error was detected, the slave port, the master port and the syndrome are captured in the SLV, MST and SYN fields. If there is a mismatch among internal signals (hready, hresp0, and hresp2) during the data phase, the slave and master port are captured in the DPSE0*x* and DPME*x* fields.

This register is cleared only on reset.

Offset: 0x0008 Access: Supervisor Read

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	VLD	DPSE0	DPSE1	DPSE2	DPSE3	DPSE4	DPSE5	DPSE6	DPSE7	DPME0	DPME1	DPME2	DPME3	DPME4	DPME5	DPME6
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	DPME7	SLV			MST				SYN							
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 168. XBIC Error Status Register (XBIC_ESR)

Table 262. XBIC_ESR field descriptions

Field	Description
0 VLD	Error Status Valid 0 No error detected, other fields of the ESR and EAR are not valid. 1 Error detected, all fields of the ESR and EAR are valid.
1 DPSE0	Data phase slave port error 0 No error on slave port 0 1 Data phase error on slave port 0
2 DPSE1	Data phase slave port error 0 No error on slave port 1 1 Data phase error on slave port 1
3 DPSE2	Data phase slave port error 0 No error on slave port 2 1 Data phase error on slave port 2
4 DPSE3	Data phase slave port error 0 No error on slave port 3 1 Data phase error on slave port 3
5 DPSE4	Data phase slave port error 0 No error on slave port 4 1 Data phase error on slave port 4
6 DPSE5	Data phase slave port error 0 No error on slave port 5 1 Data phase error on slave port 5
7 DPSE6	Data phase slave port error 0 No error on slave port 6 1 Data phase error on slave port 6
8 DPSE7	Data phase slave port error 0 No error on slave port 6 1 Data phase error on slave port 6

Table 262. XBIC_ESR field descriptions (continued)

Field	Description
9 DPME0	Data phase master port error 0 No error on master port 0 1 Data phase error on master port 0
10 DPME1	Data phase master port error 0 No error on master port 1 1 Data phase error on master port 1
11 DPME2	Data phase master port error 0 No error on master port 2 1 Data phase error on master port 2
12 DPME3	Data phase master port error 0 No error on master port 3 1 Data phase error on master port 3
13 DPME4	Data phase master port error 0 No error on master port 4 1 Data phase error on master port 4
14 DPME5	Data phase master port error 0 No error on master port 5 1 Data phase error on master port 5
15 DPME6	Data phase master port error 0 No error on master port 6 1 Data phase error on master port 6
16 DPME7	Data phase master port error 0 No error on master port 7 1 Data phase error on master port 7
17:19 SLV	Slave Port The slave port targeted by the last transfer with an error.
20:23 MST	Master ID The master ID value of the last transfer with an error.
24:31 SYN	Syndrome The syndrome calculated for the last transfer with an error. For single bit errors the signal in error can be determined, see *Table 264*.

18.5.2.4 XBIC Error Address Register (XBIC_EAR)

The Error Address Register (XBIC_EAR) contains the address of the last transfer in which an attribute integrity check error was detected on an enabled slave port. This register is only cleared on reset.

Offset: 0x000C Access: Supervisor Read

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	ADDR																															
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 169. Error Address Register (XBIC_EAR)

Table 263. XBIC_EAR Register field descriptions

Field	Description
0:31 ADDR	The address of the last transfer with an error.

18.6 Functional description

The Crossbar Integrity Checker (XBIC) verifies the integrity of the attribute information for crossbar transfers using an 8-bit Error Detection Code (EDC). The EDC detects any single or double bit errors in the attribute information and signals the Fault Collection and Control Unit (FCCU) when an error is detected. The Module Control Register (XBIC_MCR) allows integrity checking to be enabled on a per-slave-port basis. The EDC parity is generated by the XBIC for each master port during the system bus address phase pipeline stage, routed through the crossbar via a sideband signal and checked against the slave attribute EDC generated for each enabled slave port during the first system bus data phase cycle. Detection of an error does *not* generate a bus error. The XBIC attribute integrity checking is independent from the end-to-end ECC that covers the transfer address and data.

The XBIC can be programmed to intentionally inject EDC errors for testing. Error injection is targeted toward a single slave port and a single master ID at a time as determined by the settings in the Error Injection Register (XBIC_EIR). When an error is injected, the EDC syndrome is modified which causes the XBIC to assert the error indication to the FCCU. Otherwise transfers are unaffected by XBIC error injection. This approach allows the check logic to be verified without compromising the integrity of the data transfer. Once the error injection function is enabled by setting XBIC_EIR[EIE], errors are induced on all subsequent targeted transactions until XBIC_EIR[EIE] is cleared.

Forwarding errors (master to slave) are detected during the AHB address phase. When a forwarding error is detected, due either to a hardware fault or error injection, information related to the error is captured and reported in the Error Status Register (XBIC_ESR) and Error Address Register (XBIC_EAR). The XBIC_ESR and XBIC_EAR registers contain information about the *last* transfer with a detected error and are only cleared on reset. The cause of a single-bit error can be determined by the syndrome value reported in the XBIC_ESR as shown in *Table 264*. Any other syndrome indicates a multi-bit error.

XBIC also detects backward signal (slave to master) errors during AHB data phase. For the three slave driven signals (hready, hresp0, and hresp2), XBIC performs the comparison between the input of the slave port and output of the master port during the AHB data phase. When a mismatch occurs, the error will be captured. The current slave port will be registered in XBIC_ESR bit field DPSE*x*, and the current master port will be registered in XBIC_ESR bit field DSME*x*.

Table 264. Hexadecimal attribute single-bit error syndromes

Signal	SYN	Signal	SYN	Signal	SYN	Signal	SYN
hwrite	07	hbstrb[7]	70	hdecor[31]	25	hdecor[15]	23
htrans[0]	0b	hbstrb[6]	32	hdecor[30]	68	hdecor[14]	51
hsize[2]	0d	hbstrb[5]	52	hdecor[29]	c7	hdecor[13]	54
hsize[1]	0e	hbstrb[4]	a8	hdecor[28]	83	hdecor[12]	61
hsize[0]	13	hbstrb[3]	43	hdecor[27]	85	hdecor[11]	e3
hprot[5]	15	hbstrb[2]	45	hdecor[26]	86	hdecor[10]	e6
hprot[4]	16	hbstrb[1]	4c	hdecor[25]	89	hdecor[9]	f8
hprot[3]	19	hbstrb[0]	a4	hdecor[24]	8a	hdecor[8]	38
hprot[2]	1a	hmaster[3]	a2	hdecor[23]	8c	hdecor[7]	58
hprot[1]	1c	hmaster[2]	b0	hdecor[22]	49	hdecor[6]	37
hprot[0]	91	hmaster[1]	c1	hdecor[21]	92	hdecor[5]	f1
hburst[2]	a1	hmaster[0]	c2	hdecor[20]	94	hdecor[4]	3b
hburst[1]	64	hslave[2]	c4	hdecor[19]	98	hdecor[3]	3d
hburst[0]	29	hslave[1]	c8	hdecor[18]	46	hdecor[2]	3e
hmastlock	2a	hslave[0]	d0	hdecor[17]	34	hdecor[1]	4f
hunalign	2c	hdecorated	e0	hdecor[16]	4a	hdecor[0]	6e
edc[7]	80	edc[6]	40	edc[5]	20	edc[4]	10
edc[3]	08	edc[2]	04	edc[1]	02	edc[0]	01

The H matrix for the attribute EDC is shown in *Table 265*.

Table 265. XBIC H Matrix Definition

Checkbits [7:0]	Attribute Bit																															
	hwrite	htrans[0]	hsize[2]	hsize[1]	hsize[0]	hprot[5]	hprot[4]	hprot[3]	hprot[2]	hprot[1]	hprot[0]	hburst[2]	hburst[1]	hburst[0]	hmastlock	hunalign	hbstrb[7]	hbstrb[6]	hbstrb[5]	hbstrb[4]	hbsrtb[3]	hbsrtb[2]	hbsrtb[1]	hbsrtb[0]	hmaster[3]	hmaster[2]	hmaster[1]	hmaster[0]	hslave[2]	hslave[1]	hslave[0]	hdecorated
7											*	*					*			*				*	*	*	*	*	*	*	*	*
6													*				*		*		*	*	*				*	*	*	*	*	*
5												*	*	*	*	*	*	*		*				*	*	*						*
4					*	*	*	*	*	*	*						*	*	*							*					*	
3		*	*	*				*	*	*				*	*	*				*			*							*		
2	*		*	*		*	*			*			*			*						*	*	*					*			
1	*	*		*	*		*		*						*			*	*		*				*			*				
0	*	*	*		*	*		*			*	*		*							*	*					*					
Checkbits [7:0]	hdecor[31]	hdecor[30]	hdecor[29]	hdecor[28]	hdecor[27]	hdecor[26]	hdecor[25]	hdecor[24]	hdecor[23]	hdecor[22]	hdecor[21]	hdecor[20]	hdecor[19]	hdecor[18]	hdecor[17]	hdecor[16]	hdecor[15]	hdecor[14]	hdecor[13]	hdecor[12]	hdecor[11]	hdecor[10]	hdecor[9]	hdecor[8]	hdecor[7]	hdecor[6]	hdecor[5]	hdecor[4]	hdecor[3]	hdecor[2]	hdecor[1]	hdecor[0]
7			*	*	*	*	*	*	*		*	*	*								*	*	*				*					
6		*	*							*				*		*		*	*	*	*	*	*		*		*				*	*
5	*	*													*		*			*	*	*	*	*		*	*	*	*	*		*
4											*	*	*		*			*	*				*	*	*	*	*	*	*	*		
3		*					*	*	*	*			*			*							*	*	*			*	*	*	*	*
2	*		*		*	*			*			*		*	*				*			*				*			*	*	*	*
1			*	*		*		*			*			*		*	*				*	*				*		*		*	*	*
0	*		*	*	*		*			*							*	*		*	*					*	*	*	*		*	

19 Peripheral Bridge (PBRIDGE)

19.1 Introduction

The peripheral bridge converts the crossbar switch interface to an interface that can access a majority of peripherals on the device.

The peripheral bridge occupies a 64 MB portion of the address space (not all peripheral slots may be used. Refer to Device Configuration chapter or the Memory Map chapter for details on slot assignment).
The bridge includes separate clock enable inputs for each of the slots, to accommodate slower peripherals.

19.1.1 Features

Key features of the peripheral bridge are:

- Supports a pair of 32-bit transactions for selected 64-bit memory accesses
- Each independently configurable peripheral includes a clock enable, which allows peripherals to operate at any speed less than the system clock rate
- Programming model that provides memory protection functionality.

19.1.2 General operation

The slave devices connected to the peripheral bridge are modules that contain readable/writable control and status registers. The system masters read and write these registers through the peripheral bridge. The peripheral bridge generates module enables, the module address, transfer attributes, byte enables, and write data as inputs to the peripherals. The peripheral bridge captures read data from the peripheral interface and drives it to the crossbar switch.

Each peripheral is typically allocated one 16-KB block (or slot) of the memory map. Usually, the peripheral bridge uses the size of the addressed peripheral to perform proper data byte lane routing only; no bus decomposition (dynamic bus sizing) is performed. However, there are the following exceptions:

- Aligned 64-bit reads are permitted to 32-bit slots.
- Aligned 64-bit writes may be targeted to 32-bit slots.
- Aligned or misaligned 64-bit instruction fetches may also be performed to 32-bit slots.

All other 64-bit accesses result in an error response.

19.2 Memory map and register definition

Table 266. Peripheral bridge memory map

Offset address	Register	Location
0x000	Master Privilege Register A (MPRA)	*Section 19.2.1*
0x004	Master Privilege Register B (MPRB)	*Section 19.2.2*
0x008–0x1F	Reserved(2)	

Table 266. Peripheral bridge memory map (continued)

Offset address	Register	Location
0x020–0x2F	Reserved(1)	
0x030–0x3F	Reserved(2)	
0x040–0xBF	Reserved(1)	
0x0C0–0xDF	Reserved(2)	
0x0E0–0xFF	Reserved(1)	
0x100	Peripheral Access Control Register A (PACRA)	*Section 19.2.3*
0x104	Peripheral Access Control Register B (PACRB)	*Section 19.2.3*
0x108	Peripheral Access Control Register C (PACRC)	*Section 19.2.3*
0x10C	Peripheral Access Control Register D (PACRD)	*Section 19.2.3*
0x110	Peripheral Access Control Register E (PACRE)	*Section 19.2.3*
0x114	Peripheral Access Control Register F (PACRF)	*Section 19.2.3*
0x118	Peripheral Access Control Register G (PACRG)	*Section 19.2.3*
0x11C	Peripheral Access Control Register H (PACRH)	*Section 19.2.3*
0x120–0x12F	Reserved(1)	
0x130–0x13F	Reserved(2)	
0x140	Off-platform Peripheral Access Control Register A (OPACRA)	*Section 19.2.4*
0x144	Off-platform Peripheral Access Control Register B (OPACRB)	*Section 19.2.4*
0x148	Off-platform Peripheral Access Control Register C (OPACRC)	*Section 19.2.4*
0x14C	Off-platform Peripheral Access Control Register D (OPACRD)	*Section 19.2.4*
0x150	Off-platform Peripheral Access Control Register E (OPACRE)	*Section 19.2.4*
0x154	Off-platform Peripheral Access Control Register F (OPACRF)	*Section 19.2.4*
0x158	Off-platform Peripheral Access Control Register G (OPACRG)	*Section 19.2.4*
0x15C	Off-platform Peripheral Access Control Register H (OPACRH)	*Section 19.2.4*
0x160	Off-platform Peripheral Access Control Register I (OPACRI)	*Section 19.2.4*
0x164	Off-platform Peripheral Access Control Register J (OPACRJ)	*Section 19.2.4*
0x168	Off-platform Peripheral Access Control Register K (OPACRK)	*Section 19.2.4*
0x16C	Off-platform Peripheral Access Control Register L (OPACRL)	*Section 19.2.4*
0x170	Off-platform Peripheral Access Control Register M (OPACRM)	*Section 19.2.4*
0x174	Off-platform Peripheral Access Control Register N (OPACRN)	*Section 19.2.4*
0x178	Off-platform Peripheral Access Control Register O (OPACRO)	*Section 19.2.4*
0x17C	Off-platform Peripheral Access Control Register P (OPACRP)	*Section 19.2.4*
0x180	Off-platform Peripheral Access Control Register Q (OPACRQ)	*Section 19.2.4*
0x184	Off-platform Peripheral Access Control Register R (OPACRR)	*Section 19.2.4*
0x188	Off-platform Peripheral Access Control Register S (OPACRS)	*Section 19.2.4*

Table 266. Peripheral bridge memory map (continued)

Offset address	Register	Location
0x18C	Off-platform Peripheral Access Control Register T (OPACRT)	Section 19.2.4
0x190	Off-platform Peripheral Access Control Register U (OPACRU)	Section 19.2.4
0x194	Off-platform Peripheral Access Control Register V (OPACRV)	Section 19.2.4
0x198	Off-platform Peripheral Access Control Register W (OPACRW)	Section 19.2.4
0x19C	Off-platform Peripheral Access Control Register X (OPACRX)	Section 19.2.4
0x1A0	Off-platform Peripheral Access Control Register Y (OPACRY)	Section 19.2.4
0x1A4	Off-platform Peripheral Access Control Register Z (OPACRZ)	Section 19.2.4
0x1A8	Off-platform Peripheral Access Control Register AA (OPACRAA)	Section 19.2.4
0x1AC	Off-platform Peripheral Access Control Register AB (OPACRAB)	Section 19.2.4
0x1B0	Off-platform Peripheral Access Control Register AC (OPACRAC)	Section 19.2.4
0x1B4	Off-platform Peripheral Access Control Register AD (OPACRAD)	Section 19.2.4
0x1B8	Off-platform Peripheral Access Control Register AE (OPACRAE)	Section 19.2.4
0x1BC	Off-platform Peripheral Access Control Register AF (OPACRAF)	Section 19.2.4

1. The following address spaces when programmed, will not terminate in an error. Software should not program these address spaces.
2. Access to this address space will terminate in an error.

19.2.1 Master Privilege Register A (MPRA)

Each MPR specifies eight 4-bit fields defining the access privilege level associated with a bus master in the device to the various peripherals. The register provides one field per bus master. Each master is assigned depending on its logical master number. Refer to Device Configuration chapter for details about the master assignments to these registers.

The MPROT*n* field is defined as shown in *Figure 170*.




Figure 170. MPROT*n* fields

Table 267. MPROT*n* field descriptions

Field	Description
0	Reserved, should be cleared
1 MTR	Master trusted for read Determines whether the master is trusted for read accesses. 0 This master is not trusted for read accesses. 1 This master is trusted for read accesses.

Table 267. MPROT*n* field descriptions (continued)

Field	Description
2 MTW	Master trusted for writes Determines whether the master is trusted for write accesses. 0 This master is not trusted for write accesses. 1 This master is trusted for write accesses.
3 MPL	Master privilege level Determines how the privilege level of the master is determined. 0 Accesses from this master are forced to user mode. 1 Accesses from this master are not forced to user mode.

Address: 0x000 Access: Supervisor read/write

	0 1 2 3	4 5 6 7	8 9 10 11	12 13 14 15	16 17 18 19	20 21 22 23	24 25 26 27	28 29 30 31
R W	MPROT0	MPROT1	MPROT2	MPROT3	MPROT4	MPROT5	MPROT6	MPROT7
Reset	0 1 1 1	0 1 1 1	0 1 1 1	0 1 1 1	0 1 1 1	0 1 1 1	0 1 1 1	0 1 1 1

Figure 171. Master Privilege Register A (MPRA)

Table 268. MPRA field descriptions

Field	Description
0:3 MPROT0	Access privilege level associated with bus master 0
4:7 MPROT1	Access privilege level associated with bus master 1
8:11 MPROT2	Access privilege level associated with bus master 2
12:15 MPROT3	Access privilege level associated with bus master 3
16:19 MPROT4	Access privilege level associated with bus master 4
20:23 MPROT5	Access privilege level associated with bus master 5
24:27 MPROT6	Access privilege level associated with bus master 6
28:31 MPROT7	Access privilege level associated with bus master 7

19.2.2 Master Privilege Register B (MPRB)

Each MPR specifies eight 4-bit fields defining the access privilege level associated with a bus master in the device to the various peripherals. The register provides one field per bus master. Each master is assigned depending on its logical master number. Refer to Device Configuration chapter for details about the master assignments to these registers.

Address: 0x004 Access: Supervisor read/write

	0 1 2 3	4 5 6 7	8 9 10 11	12 13 14 15	16 17 18 19	20 21 22 23	24 25 26 27	28 29 30 31
R W	MPROT8	MPROT9	MPROT10	MPROT11	MPROT12	MPROT13	MPROT14	MPROT15
Reset	0 1 1 1	0 1 1 1	0 1 1 1	0 1 1 1	0 1 1 1	0 1 1 1	0 1 1 1	0 1 1 1

Figure 172. Master Privilege Register B (MPRB)

Table 269. MPRB field descriptions

Field	Description
0:3 MPROT8	Access privilege level associated with bus master 8
4:7 MPROT9	Access privilege level associated with bus master 9
8:11 MPROT10	Access privilege level associated with bus master 10
12:15 MPROT11	Access privilege level associated with bus master 11
16:19 MPROT12	Access privilege level associated with bus master 12
20:23 MPROT13	Access privilege level associated with bus master 13
24:27 MPROT14	Access privilege level associated with bus master 14
28:31 MPROT15	Access privilege level associated with bus master 15

19.2.3 Peripheral Access Control Register (PACR*x*)

Each of the on-platform peripherals has a four-bit PACR*n* field which defines the access levels supported by the given module. Eight PACR fields are grouped together to form a 32-bit PACR*x* register.

The peripheral assignments to each PACR field are defined by the memory map slot to which the peripherals are assigned. Refer to Memory Map chapter for the assignments of the device. If a peripheral is absent, the corresponding PACR field is not implemented. Reads to the location return zeros, and writes are ignored.

The PBRIDGE registers themselves are mapped into the PACR0 address space and can only be accessed in supervisor mode by trusted bus masters.

Table 270 shows the top-level structure of the PACRs.

Table 270. PACR memory map

Offset	Register	[0:3]	[4:7]	[8:11]	[12:15]	[16:19]	[20:23]	[24:27]	[28:31]
0x0100	PACRA	PACR0	PACR1	PACR2	PACR3	PACR4	PACR5	PACR6	PACR7
0x0104	PACRB	PACR8	PACR9	PACR10	PACR11	PACR12	PACR13	PACR14	PACR15
0x0108	PACRC	PACR16	PACR17	PACR18	PACR19	PACR20	PACR21	PACR22	PACR23
0x010C	PACRD	PACR24	PACR25	PACR26	PACR27	PACR28	PACR29	PACR30	PACR31
0x0110	PACRE	PACR32	PACR33	PACR34	PACR35	PACR36	PACR37	PACR38	PACR39
0x0114	PACRF	PACR40	PACR41	PACR42	PACR43	PACR44	PACR45	PACR46	PACR47
0x0118	PACRG	PACR48	PACR49	PACR50	PACR51	PACR52	PACR53	PACR54	PACR55
0x011C	PACRH	PACR56	PACR57	PACR58	PACR59	PACR60	PACR61	PACR62	PACR63

Each PACR*n* field is defined as shown in *Figure 173*.




Figure 173. PACR*n* field

Table 271. PACR*n* field descriptions

Field	Description
0	Reserved, should be cleared
1 SP	Supervisor protect Determines whether the peripheral requires supervisor privilege level for access. 0 This peripheral does not require supervisor privilege level for accesses. 1 This peripheral requires supervisor privilege level for accesses. The master privilege level must indicate supervisor access attribute, and the MPROT*n*[MPL] control bit for the master must be set. If not, the access is terminated with an error response and no peripheral access is initiated.
2 WP	Write protect Determines whether the peripheral allows write accesses. 0 This peripheral allows write accesses. 1 This peripheral is write-protected. If a write access is attempted, the access is terminated with an error response and no peripheral access is initiated.
3 TP	Trusted protect Determines whether the peripheral allows accesses from an untrusted master. 0 Accesses from an untrusted master are allowed. 1 Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated.

Address: 0x100–0x11C (PACRA–PACRH) Access: Supervisor read/write

	0 1 2 3	4 5 6 7	8 9 10 11	12 13 14 15	16 17 18 19	20 21 22 23	24 25 26 27	28 29 30 31
R W	PACR*a*	PACRb	PACRc	PACRd	PACRe	PACRf	PACRg	PACRh
Reset	0 1 0 0	0 1 0 0	0 1 0 0	0 1 0 0	0 1 0 0	0 1 0 0	0 1 0 0	0 1 0 0

Note: The reset value of PACR0 is 0101b.

Figure 174. Peripheral Access Control Registers (PACR*x*)

Table 272. PACR*x* field descriptions

Field	Description
0:3 PACRa	Access level associated with module a
4:7 PACRb	Access level associated with module b
8:11 PACRc	Access level associated with module c
12:15 PACRd	Access level associated with module d
16:19 PACRe	Access level associated with module e
20:23 PACRf	Access level associated with module f
24:27 PACRg	Access level associated with module g
28:31 PACRh	Access level associated with module h

19.2.4 Off-Platform Peripheral Access Control Registers (OPACR*x*)

Each of the off-platform peripherals has a four-bit OPACR*n* field which defines the access levels supported by the given module. Eight OPACRs are grouped together to form a 32-bit OPACR*x* register.

The peripheral assignments to each OPACR field are defined by the memory map slot to which the peripherals are assigned. Refer to Memory Map chapter for the assignments of the device. If a peripheral is absent, the corresponding OPACR is not implemented. Reads to the location return zeros and writes are ignored.

Table 273 shows the top-level structure of the OPACR registers.

Table 273. OPACR memory map

Offset	Register	[0:3]	[4:7]	[8:11]	[12:15]	[16:19]	[20:23]	[24:27]	[28:31]
0x0140	OPACRA	OPACR 0	OPACR 1	OPACR 2	OPACR 3	OPACR 4	OPACR 5	OPACR 6	OPACR 7
0x0144	OPACRB	OPACR 8	OPACR 9	OPACR 10	OPACR 11	OPACR 12	OPACR 13	OPACR 14	OPACR 15
0x0148	OPACRC	OPACR 16	OPACR 17	OPACR 18	OPACR 19	OPACR 20	OPACR 21	OPACR 22	OPACR 23
0x014C	OPACRD	OPACR 24	OPACR 25	OPACR 26	OPACR 27	OPACR 28	OPACR 29	OPACR 30	OPACR 31
0x0150	OPACRE	OPACR 32	OPACR 33	OPACR 34	OPACR 35	OPACR 36	OPACR 37	OPACR 38	OPACR 39
0x0154	OPACRF	OPACR 40	OPACR 41	OPACR 42	OPACR 43	OPACR 44	OPACR 45	OPACR 46	OPACR 47
0x0158	OPACRG	OPACR 48	OPACR 49	OPACR 50	OPACR 51	OPACR 52	OPACR 53	OPACR 54	OPACR 55
0x015C	OPACRH	OPACR 56	OPACR 57	OPACR 58	OPACR 59	OPACR 60	OPACR 61	OPACR 62	OPACR 63
0x0160	OPACRI	OPACR 64	OPACR 65	OPACR 66	OPACR 67	OPACR 68	OPACR 69	OPACR 70	OPACR 71
0x0164	OPACRJ	OPACR 72	OPACR 73	OPACR 74	OPACR 75	OPACR 76	OPACR 77	OPACR 78	OPACR 79
0x0168	OPACRK	OPACR 80	OPACR 81	OPACR 82	OPACR 83	OPACR 84	OPACR 85	OPACR 86	OPACR 87
0x016C	OPACRL	OPACR 88	OPACR 89	OPACR 90	OPACR 91	OPACR 92	OPACR 93	OPACR 94	OPACR 95
0x0170	OPACRM	OPACR 96	OPACR 97	OPACR 98	OPACR 99	OPACR 100	OPACR 101	OPACR 102	OPACR 103
0x0174	OPACRN	OPACR 104	OPACR 105	OPACR 106	OPACR 107	OPACR 108	OPACR 109	OPACR 110	OPACR 111
0x0178	OPACRO	OPACR 112	OPACR 113	OPACR 114	OPACR 115	OPACR 116	OPACR 117	OPACR 118	OPACR 119
0x017C	OPACRP	OPACR 120	OPACR 121	OPACR 122	OPACR 123	OPACR 124	OPACR 125	OPACR 126	OPACR 127
0x0180	OPACRQ	OPACR 128	OPACR 129	OPACR 130	OPACR 131	OPACR 132	OPACR 133	OPACR 134	OPACR 135
0x0184	OPACRR	OPACR 136	OPACR 137	OPACR 138	OPACR 139	OPACR 140	OPACR 141	OPACR 142	OPACR 143
0x0188	OPACRS	OPACR 144	OPACR 145	OPACR 146	OPACR 147	OPACR 148	OPACR 149	OPACR 150	OPACR 151

Table 273. OPACR memory map (continued)

Offset	Register	[0:3]	[4:7]	[8:11]	[12:15]	[16:19]	[20:23]	[24:27]	[28:31]
0x018C	OPACRT	OPACR 152	OPACR 153	OPACR 154	OPACR 155	OPACR 156	OPACR 157	OPACR 158	OPACR 159
0x0190	OPACRU	OPACR 160	OPACR 161	OPACR 162	OPACR 163	OPACR 164	OPACR 165	OPACR 166	OPACR 167
0x0194	OPACRV	OPACR 168	OPACR 169	OPACR 170	OPACR 171	OPACR 172	OPACR 173	OPACR 174	OPACR 175
0x0198	OPACRW	OPACR 176	OPACR 177	OPACR 178	OPACR 179	OPACR 180	OPACR 181	OPACR 182	OPACR 183
0x019C	OPACRX	OPACR 184	OPACR 185	OPACR 186	OPACR 187	OPACR 188	OPACR 189	OPACR 190	OPACR 191
0x01A0	OPACRY	OPACR 192	OPACR 193	OPACR 194	OPACR 195	OPACR 196	OPACR 197	OPACR 198	OPACR 199
0x01A4	OPACRZ	OPACR 200	OPACR 201	OPACR 202	OPACR 203	OPACR 204	OPACR 205	OPACR 206	OPACR 207
0x01A8	OPACRAA	OPACR 208	OPACR 209	OPACR 210	OPACR 211	OPACR 212	OPACR 213	OPACR 214	OPACR 215
0x01AC	OPACRAB	OPACR 216	OPACR 217	OPACR 218	OPACR 219	OPACR 220	OPACR 221	OPACR 222	OPACR 223
0x01B0	OPACRAC	OPACR 224	OPACR 225	OPACR 226	OPACR 227	OPACR 228	OPACR 229	OPACR 230	OPACR 231
0x01B4	OPACRAD	OPACR 232	OPACR 233	OPACR 234	OPACR 235	OPACR 236	OPACR 237	OPACR 238	OPACR 239
0x01B8	OPACRAE	OPACR 240	OPACR 241	OPACR 242	OPACR 243	OPACR 244	OPACR 245	OPACR 246	OPACR 247
0x01BC	OPACRAF	OPACR 248	OPACR 249	OPACR 250	OPACR 251	OPACR 252	OPACR 253	OPACR 254	OPACR 255

The OPACR*n* field is defined as in *Figure 175*.




Figure 175. OPACR*n* fields

Table 274. OPACR*n* field descriptions

Field	Description
0	Reserved, should be cleared
1 SP	Supervisor protect Determines whether the peripheral requires supervisor privilege level for access. 0 This peripheral does not require supervisor privilege level for accesses. 1 This peripheral requires supervisor privilege level for accesses. The master privilege level must indicate supervisor access attribute, and the MPROT*n*[MPL] control bit for the master must be set. If not, the access is terminated with an error response and no peripheral access is initiated.
2 WP	Write protect Determines whether the peripheral allows write accesses. 0 This peripheral allows write accesses. 1 This peripheral is write-protected. If a write access is attempted, the access is terminated with an error response and no peripheral access is initiated.
3 TP	Trusted protect Determines whether the peripheral allows accesses from an untrusted master. 0 Accesses from an untrusted master are allowed. 1 Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated.

Address: 0x140–0x1BC (OPACRA–OPACRAF) Access: Supervisor read/write

	0 1 2 3	4 5 6 7	8 9 10 11	12 13 14 15	16 17 18 19	20 21 22 23	24 25 26 27	28 29 30 31
R W	OPACR*a*	OPACRb	OPACRc	OPACRd	OPACRe	OPACRf	OPACRg	OPACRh
Reset	0 1 0 0	0 1 0 0	0 1 0 0	0 1 0 0	0 1 0 0	0 1 0 0	0 1 0 0	0 1 0 0

Figure 176. Off-Platform Peripheral Access Control Registers (OPACR*x*)

Table 275. OPACR*x* field descriptions

Field	Description
0:3 OPACRa	Access level associated with module a
4:7 OPACRb	Access level associated with module b
8:11 OPACRc	Access level associated with module c
12:15 OPACRd	Access level associated with module d
16:19 OPACRe	Access level associated with module e
20:23 OPACRf	Access level associated with module f

Table 275. OPACR*x* field descriptions (continued)

Field	Description
24:27 OPACRg	Access level associated with module g
28:31 OPACRh	Access level associated with module h

19.3 Functional description

The peripheral bridge serves as an interface between the crossbar switch and the slave peripheral bus. It functions as a protocol translator. Support is provided for generating a pair of 32-bit slave accesses when performing certain 64-bit peripheral accesses.

Accesses which fall within the address space of the peripheral bridge are decoded to provide individual module selects for peripheral devices on the slave bus interface.

19.3.1 Access support

Aligned and misaligned 32-bit and 16-bit accesses, as well as byte accesses, are supported for 32-bit peripherals. Misaligned accesses are supported to allow memory to be placed on the slave peripheral bus. Peripheral registers must not be misaligned, although no explicit checking is performed by the peripheral bridge. The peripheral bridge performs two slave peripheral bus transfers for allowed 64-bit transactions, to 32-bit sized peripheral slots only. All other accesses are performed with a single transfer.

All accesses to the peripheral slots must be sized less than or equal to the designated peripheral slot size. If an access is attempted which is larger (in size) than the targeted port, an error response is generated without a peripheral access.

20 System Memory Protection Unit (SMPU)

20.1 Overview


The System Memory Protection Unit (SMPU) provides hardware access control for system bus memory references. The SMPU concurrently monitors and evaluates system bus transactions using preprogrammed region descriptors that define memory spaces and their access rights. Memory references that have sufficient access control rights are allowed to complete, while references that are not mapped to any region descriptor or have insufficient rights are terminated with an access error response.

20.2 Block diagram

A simplified block diagram of the SMPU module is shown in *Figure 177*. The hardware's two-dimensional connection matrix is clearly visible with the basic access evaluation macro shown as the replicated submodule block. The crossbar switch slave ports are shown on the left, the region descriptor registers are in the middle, and the peripheral bus interface is on the right side. The evaluation macro contains two magnitude comparators connected to the start and end address registers from each region descriptor as well as the combinational logic blocks to determine the region hit and detect protection violations.

For details of the access evaluation macro, refer to *Section 20.5.1: Access evaluation macro*.

Figure 177. SMPU block diagram



20.3 Features

The SMPU feature set includes:

- Supports up to 24 program-visible 128-bit region descriptors, accessible as four 32-bit words each. (Specific module instances may support fewer than 24)
  - Each region descriptor defines an arbitrarily sized space, aligned anywhere in memory
    Region sizes can vary from a minimum of 1 byte to a maximum of (4 GB minus 1 byte)
  - Read/write access control permissions defined in region descriptor
  - Cache-inhibit attribute indicator per region descriptor
  - Hardware-assisted maintenance of the descriptor valid bit minimizes coherency issues
  - Priority given to granting permission over denying access for overlapping region descriptors
- Supports as many as eight crossbar slave ports
- Detects access errors if a memory reference does not hit in any memory region, or if the reference is illegal in all hit memory regions. If an access error occurs, the reference is terminated with an error response, and the SMPU inhibits the bus cycle being sent to the targeted slave device.
- Aborted core accesses generate instruction storage (ISI) or data storage (DSI) interrupts (refer to the documentation related to the core for details).
- Error registers (per bus master ID) capture the last faulting address, attributes, and other information.
- Global SMPU enable/disable control bit

20.4 Memory map and register definition

20.4.1 Memory map

The programing model is partitioned into three groups: control registers, error capture registers, and the data structure containing the region descriptors.

The programing model can only be referenced using 32-bit accesses. Attempted references using different access sizes, to undefined (reserved) addresses, or with a non-supported access type (a write to a read-only register, or a read of a write-only register) generate an error termination.

Note: Refer to the device configuration details for any chip-specific register information for this module. For example, a specific instance of a module may support only up to 8 region descriptors.

Table 276. SMPU memory map

Address offset	Register name	Section
0x0000	CESR0	*Section 20.4.2.1*
0x0004	CESR1	*Section 20.4.2.2*
(n=0 to 15)		
0x8*n+0x0100	EARn	*Section 20.4.2.3*

Table 276. SMPU memory map (continued)

Address offset	Register name	Section
0x8*n+0x0104	EDRn	*Section 20.4.2.4*
(n=0 to 23)		
0x10*n+0x0400	RGDn_WORD0	*Section 20.4.2.5*
0x10*n+0x0404	RGDn_WORD1	*Section 20.4.2.6*
0x10*n+0x0408	RGDn_WORD2_FMT0	*Section 20.4.2.7*
0x10*n+0x040C	RGDn_WORD3	*Section 20.4.2.8*

20.4.2 Register descriptions

20.4.2.1 Control/Error Status Register 0 (CESR0)

Address: 0x0000 Access: Supervisor read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	MERR															
W	w1c															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	1	0	0	0	0	0	0	0	0	0	0	0	HRL			GVLD
W																
Reset	1	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0

Figure 178. Control/Error Status Register 0 (CESR0)

Table 277. CESR0 field descriptions

Field	Description
0:15 MERR	Master *n* error, where the bus master number matches the bit number Indicates a captured error in EAR*n* and EDR*n*. A bit is set when the hardware detects an error and records the faulting address and attributes. It is cleared by writing '1' to it. If another error is captured at the exact same cycle as the write, the flag remains set. A find-first-one instruction (or equivalent) can detect the presence of a captured error. 0 No error has occurred for bus master *n.* 1 An error has occurred for bus master *n.*
16	Reserved This read-only bit is reserved and always has the value '1'.
28:30 HRL	Hardware revision level Specifies the SMPU's hardware and definition revision level. It can be read by software to determine the functional definition of the module.
31 GVLD	Global Valid (global enable/disable for the SMPU) 0 SMPU is disabled. All accesses from all bus masters are allowed. 1 SMPU is enabled.

20.4.2.2 Control/Error Status Register 1 (CESR1)

Address: 0x0004 Access: Supervisor read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	MEOVR															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	1	0	0	0	0	0	0	0	0	0	0	0	NRGD			
W																
Reset	1	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0

Figure 179. Control/Error Status Register 1 (CESR1)

Table 278. CESR1 field descriptions

Field	Description
0:15 MEOVR	Master *n* error overrun, where the bus master number matches the bit number Each bit in this field signals that another SMPU error for bus master *n* has occurred before the previous error was processed. The details of the first error are recorded in the EAR*n* and EDR*n* registers, and no information on subsequent errors is recorded until the associated CESR0.MERR flag is cleared. 0 No error overrun condition has been detected for bus master *n.* 1 An error overrun condition has been detected for bus master *n.*
16	Reserved This read-only bit is reserved and always has the value ‘1’.
28:31 NRGD	Number of region descriptors Indicates the number of region descriptors implemented in the SMPU. 0001 4 region descriptors 0010 8 region descriptors 0011 12 region descriptors 0100 16 region descriptors 0101 20 region descriptors 0110 24 region descriptors

20.4.2.3 Error Address Register, Bus Master *n* (EAR*n*)

When the SMPU detects an access error on bus master *n*, the 32-bit reference address is captured in this read-only register and the corresponding bit in CESR0.MERR is set. Additional information about the faulting access is captured in the corresponding EDR*n* at the same time.

Note: The corresponding EARn and EDRn registers contain information on the original access error; subsequent errors associated with the given master are recorded as overruns in the CESR1.MEOVR field until the original error is processed.

Address: 0x0100 + *n**0x8 (*n* = 0 to 15) Access: Supervisor read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	EADDR															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	EADDR															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 180. Error Address Register, Bus Master *n* (EAR*n*)

Table 279. EAR*n* field descriptions

Field	Description
0:31 EADDR	Error address Indicates the reference address from bus master *n* that generated the access error.

20.4.2.4 Error Detail Register, Bus Master *n* (EDR*n*)

When the SMPU detects an access error associated with bus master *n*, 32 bits of error detail are captured in this read-only register and the corresponding bit in CESR0.MERR is set. Information on the faulting address is captured in the corresponding EAR*n* register at the same time.

Note: The corresponding EARn and EDRn registers contain information on the original access error; subsequent errors associated with the given master are recorded as overruns in the CESR1.MEOVR field until the original error is processed.

Address: 0x0104 + *n**0x8 (*n* = 0 to 15) Access: Supervisor read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	EACD															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	EACD								1	EATTR		ERW	EMN			
W																
Reset	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0

Figure 181. Error Detail Register, Bus Master *n* (EDR*n*)

Table 280. EDR*n* field descriptions

Field	Description
0:23 EACD	Error access control detail Indicates the region descriptor with the access error, where the region descriptor number matches the bit number. If EDR*n* contains a captured error and EACD is all zeroes, an access did not hit in any region descriptor. If only a single EACD bit is set, the access error was caused by a single non-overlapping region descriptor. If two or more EACD bits are set, the access error was caused by an overlapping set of region descriptors.
24	Reserved This read-only bit is reserved and always has the value ‘1’.
25:26 EATTR	Error attributes Indicates attribute information about the faulting reference. 00 User mode, instruction access 01 User mode, data access 10 Supervisor mode, instruction access 11 Supervisor mode, data access
27 ERW	Error read/write Indicates the access type of the faulting reference. 0 Read 1 Write
28:31 EMN	Error master number Indicates the logical bus master number of the faulting reference. This field is used to determine the bus master that generated the access error.

20.4.2.5 Region Descriptor *n*, Word 0 (RGD*n*_WORD0)

Address: 0x0400 + *n**0x10 (*n* = 0 to 23) Access: Supervisor read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	SRTADDR															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	SRTADDR															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 182. Region Descriptor *n*, Word 0 (RGD*n*_WORD0)

Table 281. RGD*n*_WORD0 field descriptions

Field	Description
0:31 SRTADDR	Start address Defines the byte start address of the memory region.

20.4.2.6 Region Descriptor *n*, Word 1 (RGD*n*_WORD1)

Address: 0x0404 + *n**0x10 (*n* = 0 to 23) Access: Supervisor read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	ENDADDR															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	ENDADDR															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 183. Region Descriptor *n*, Word 1 (RGD*n*_WORD1)

Table 282. RGD*n*_WORD1 field descriptions

Field	Description
0:31 ENDADDR	End address Defines the byte end address of the memory region. **Note:** The SMPU does not verify that ENDADDR ≥ SRTADDR.

20.4.2.7 Region Descriptor *n*, Word 2 Format 0 (RGD*n*_WORD2_FMT0)

RGD_WORD2 has two formats as determined by the RGD_WORD3.FMT field.

Note: RGD_WORD2_FMT0 applies when RGD_WORD3[FMT] = 0.

RGD_WORD2_FMT0 defines the access control rights of the memory region on a per master basis. The access control rights are defined by separate read and write permissions. For these fields, the bus master number refers to the *logical* bus master number.

For the access control rights, there are two flags per logical bus master:

- Read (r) permission refers to the ability to access the referenced memory address using an operand (data) fetch or an instruction fetch.
- Write (w) permission refers to the ability to update the referenced memory address using a store (data) instruction.

Each field consists of the two flags, with (r) being in the more significant position. For example, M0P has (r) as bit 0 and (w) as bit 1.

The bit settings are as follows:

- If set, the corresponding flag allows the specific access type (r = memory read, w = memory write).
- If cleared, the specific access type is not allowed.

Writes to this word clear the region descriptor's valid bit.

Address: 0x0408 + *n**0x10 (*n* = 0 to 23) Access: Supervisor read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	M0P		M1P		M2P		M3P		M4P		M5P		M6P		M7P	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	M8P		M9P		M10P		M11P		M12P		M13P		M14P		M15P	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 184. Region Descriptor *n*, Word 2 Format 0 (RGD*n*_WORD2_FMT0)

Table 283. RGD*n*_WORD2_FMT0 field descriptions

Field	Description
0:1 M0P	Bus master 0 permissions
2:3 M1P	Bus master 1 permissions
4:5 M2P	Bus master 2 permissions
6:7 M3P	Bus master 3 permissions
8:9 M4P	Bus master 4 permissions
10:11 M5P	Bus master 5 permissions
12:13 M6P	Bus master 6 permissions
14:15 M7P	Bus master 7 permissions
16:17 M8P	Bus master 8 permissions
18:19 M9P	Bus master 9 permissions
20:21 M10P	Bus master 10 permissions
22:23 M11P	Bus master 11 permissions
24:25 M12P	Bus master 12 permissions
26:27 M13P	Bus master 13 permissions

Table 283. RGD*n*_WORD2_FMT0 field descriptions (continued)

Field	Description
28:29 M14P	Bus master 14 permissions
30:31 M15P	Bus master 15 permissions

20.4.2.8 Region Descriptor *n*, Word 3 (RGD*n*_WORD3)

The final word of the SMPU region descriptor contains the valid bit, the format select (FMT), plus other configuration bits.

Address: 0x040C + *n**0x10 (*n* = 0 to 23) Access: Supervisor read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	FMT	RO	0	CI	VLD
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 185. Region Descriptor n, Word 3 (RGDn_WORD3)

Table 284. RGD*n*_WORD3 field descriptions

Field	Description
27 FMT	Region Descriptor Format This bit selects the configuration format (FMT0 or FMT1) for this region descriptor. **Note:** A specific module instance of the SMPU may support only the FMT0 format. If so, the FMT field is read-only with a fixed value of 0 and only RGD_WORD2_FMT0 applies. 0 Use format 0 (RGD_WORD2_FMT0) 1 Use format 1 (RGD_WORD2_FMT1)
28 RO	Read-Only This bit is intended to prevent accidental writes of an SMPU region descriptor. **Note:** Setting RO in an RGD locks all four words of the RGD until a system reset; the valid bit of the RGD and the global valid bit have no effect. 0 The region descriptor can be read or written. 1 Attempted writes to any location in the region descriptor are ignored with an error-free data transfer termination.

Table 284. RGD*n*_WORD3 field descriptions (continued)

Field	Description
30 CI	Cache Inhibit Defines the cacheability attribute of the memory region. This bit is returned to the bus master that initiated the memory reference. **Note:** An address range specified in an SMPU region descriptor for a cacheable space (that is, CI = 0) must be defined with a starting address aligned on a 0-modulo-32 byte address and with a multiple of the 32 byte cache line size. 0 References to this region can be cached. 1 References to this region cannot be cached.
31 VLD	Valid Signals that the region descriptor is valid. Any write to RGD*n*_WORD0–2 clears this bit. 0 Region descriptor is invalid. 1 Region descriptor is valid.


20.5 Functional description

In this section, the functional operation of the SMPU is detailed, including the operation of the access evaluation macro and the handling of error-terminated bus cycles.

20.5.1 Access evaluation macro

The basic operation of the SMPU is performed in the access evaluation macro, a hardware structure replicated in the two-dimensional connection matrix. As shown in *Figure 186*, the access evaluation macro inputs the crossbar bus address phase signals and the contents of a region descriptor (RGD*n*), then performs two major functions: region hit determination and detection of an access protection violation. *Figure 186* shows a functional block diagram.

Figure 186. SMPU access evaluation macro



20.5.1.1 Hit determination

To determine if the current reference hits in the given region, two magnitude comparators are used with the region's start and end addresses. The boolean equation for this portion of the hit determination is:

```
region_hit = ((addr[0:31] >= RGDn_Word0[SRTADDR]) &
      (addr[0:31] <= RGDn_Word1[ENDADDR])) &
RGDn_Word3[VLD]
```

Where addr is the current reference address, RGDn_Word0.SRTADDR and RGDn_Word1.ENDADDR are the start and end addresses, and RGDn_Word3.VLD is the valid bit.

Note: The SMPU does not verify that ENDADDR ≥ SRTADDR.

Region hit determination is based only on an address comparison of the first byte being accessed; that is, the SMPU does not check the size of the access to make sure it fits within an allowed region.

20.5.1.2 Privilege violation determination

While the access evaluation macro is determining the region hit, the logic is also evaluating whether the current access is allowed by the permissions defined in the region descriptor. Using the master signal, a set of effective permissions is generated from the relevant fields in the region descriptor. The protection violation logic then evaluates the access against the effective permissions, using the specification shown in *Table 285*.

Table 285. Protection violation definition

Access type	Access permissions		Protection violation?
	r	w	
Instruction fetch read	0	—	Yes, no read permission
	1	—	No, access is allowed
Data read	0	—	Yes, no read permission
	1	—	No, access is allowed
Data write	—	0	Yes, no write permission
	—	1	No, access is allowed

20.5.2 Putting it all together and error terminations

For each slave port monitored, the SMPU performs a reduction-AND of all the individual terms from each access evaluation macro. This expression then terminates the bus cycle with an error and reports an access error for three conditions:

1. The access does not hit in any region descriptor.
2. The access hits in a single region descriptor and that region has a protection violation.
3. The access hits in multiple (overlapping) regions and all regions have protection violations.

As shown in the third condition, granting permission is a higher priority than denying access for overlapping regions. This approach is more flexible to system software in region descriptor assignments. For an example of the use of overlapping region descriptors, refer to *Section 20.7*.

20.6 Initialization information

At system startup, load the required number of region descriptors, including setting RGD*n*_Word3.VLD. Setting CESR0.GVLD enables the module.

If the system requires that all the loaded region descriptors be enabled simultaneously, first ensure that the entire SMPU is disabled (CESR0.GVLD = 0). Next, load the appropriate region descriptors (RGD*n*), including the setting of the RGDn_Word3.VLD bits. Finally, set CESR0.GVLD to enable the entire module.

A region descriptor must be set to allow access to the SMPU registers if further changes are needed.

20.7 Application information

In an operational system, interfacing with the SMPU is generally classified into the following activities:

- Creating a new memory region: Load the appropriate region descriptor into an available RGD*n*, using four sequential 32-bit writes. The hardware assists in the maintenance of the valid bit, so if this approach is followed, there are no coherency issues with the multi-cycle descriptor writes.
- Modifying a region descriptor: Load the updates into the region descriptor using sequential 32-bit writes. Writing to Word3 re-enables the region descriptor valid bit. The hardware assists in the maintenance of the valid bit, so if this approach is followed, there are no coherency issues with the multi-cycle descriptor writes.
- Removing a region descriptor: Clearing RGD*n*_Word3.VLD deletes an existing region descriptor.
- Accessing the SMPU: Allocate a region descriptor to restrict SMPU access to supervisor mode from a specific master.
- Detecting an access error: The current bus cycle is terminated with an error response and EAR*n* and EDR*n* capture information on the faulting reference. The error-terminated bus cycle typically initiates an error response in the originating bus master. For example, a processor core may respond with a bus error exception, while a data movement bus master may respond with an error interrupt. The processor can retrieve the captured error address and detail information simply by reading E{A,D}R*n*. CESR0.MERR signals. The error registers contain the captured fault data.
- Overlapping region descriptors: Applying overlapping regions often reduces the number of descriptors required for a given set of access controls. In the overlapping memory space, the protection rights of the corresponding region descriptors are logically summed together (the boolean OR operator).

The following dual-core system example contains four bus masters: the two processors (CP0, CP1) and two DMA engines (DMA1, a traditional data movement engine transferring data between RAM and peripherals, and DMA2, a second engine transferring data to/from the RAM only). Consider the following region descriptor assignments:

Table 286. Overlapping region descriptor example

Region description	RGDn		CP0	CP1	DMA1	DMA2	System memory map space
CP0 code	0		rwx	r--	—	—	Flash
CP1 code	1		r--	rwx	—	—	
CP0 data & stack	2		rw-	—	—	—	RAM
CP0 → CP1 shared data	2	3	r--	r--	—	—	
CP1 → CP0 shared data	4						
CP1 data & stack	4		—	rw-	—	—	
Shared DMA data	5		rw-	rw-	rw	rw	
SMPU	6		rw-	rw-	—	—	Peripheral space
Peripherals	7		rw-	rw-	rw	—	

In this example, there are eight descriptors used to span nine regions in the three main spaces of the system memory map (flash, RAM, and peripheral space). Each region indicates the specific permissions for each of the four bus masters, and this definition provides an assigned set of shared, private, and executable memory spaces.

Of particular interest are the two overlapping spaces: region descriptors 2 & 3 and 3 & 4.

The space defined by RGD2 with no overlap is a private data and stack area that provides read/write access to CP0 only. The overlapping space between RGD2 and RGD3 defines a shared data space for passing data from CP0 to CP1, and the access controls are defined by the logical OR of the two region descriptors. Thus, CP0 has (rw- | r--) = (rw-) permissions, while CP1 has (--- | r--) = (r--) permission in this space. Both DMA engines are excluded from this shared processor data region. The overlapping spaces between RGD3 and RGD4 defines another shared data space, this one for passing data from CP1 to CP0. For this overlapping space, CP0 has (r-- | ---) = (r--) permission, while CP1 has (rw- | r--) = (rw-) permission. The non-overlapped space of RGD4 defines a private data and stack area for CP1 only.

The space defined by RGD5 is a shared data region, accessible by all four bus masters. Finally, the slave peripheral space mapped onto the peripheral bus is partitioned into two regions: one containing the SMPU's programming model accessible only to the two processor cores and the remaining peripheral region accessible to both processors and the traditional DMA1 master.

This simple example is intended to show one possible application of the capabilities of the SMPU in a typical system.

21 Intelligent AHB Gasket (IAHBG)

21.1 Introduction

This section details the intelligent bridging gasket between the fast and slow clock domains. The intelligent operation of the gasket initiates pending reads early and optimizes bursts to recover some of the performance that is lost on a registered interface between different clock domains. Pending reads begin even if there is not an hready to the master. Non-bursted writes only begin when the slave is IDLE, pending writes wait until IDLE.

The IAHBG complies with the AHBV6lite protocol, including an extension to support masters that do address retraction during the error termination sequence or abort a burst read due to an error termination or another non-error termination like cache inhibit termination.

Table 287 lists the available operation modes.

Table 287. Operation modes available

Operating mode (Master:Slave)	Comments
0:0	Flowthru (no register wall)
1:1	Master and slave at same operating frequency; gasket performance optimizations on by default
2:1	Master at twice frequency of slave; gasket performance optimizations on by default
1:2	Slave at twice frequency of master; gasket performance optimizations on by default
4:1	Master at four times frequency of slave; gasket performance optimizations disabled at this time
1:4	Slave at four times frequency of master; gasket performance optimizations disabled at this time

21.2 Timing modes

21.2.1 1:1

In the 1:1 timing mode the master is running at the same clock frequency as the slave. The pending read can either be a single or burst transaction.

21.2.2 2:1

In the 2:1 timing mode the master is running at twice the clock frequency of the slave. The 4:1 mode is very similar to the 2:1 mode. The pending read can either be a single or burst transaction.

21.2.3 1:2

In the 1:2 timing mode, the slave is running at twice the clock frequency of the master. The 1:4 mode is very similar to the 1:2 mode. The pending read can either be a single or burst transaction.

Because the slave is operating at a faster clock frequency than the master, the transactions from the master must be stored into a queue of data and response attribute registers. At a certain point during the master burst transactions, the queue is either emptied into the master for a burst read or it is emptied into the slave for a burst write.

22 Semaphores2 (SEMA42)

22.1 Introduction

The peripheral platform shell includes a memory-mapped module that provides robust hardware support needed in multi-core systems for implementing semaphores and provides a simple mechanism to achieve “lock and unlock” operations via a single write access. The hardware semaphore module is an architecture-neutral solution that provides hardware-enforced gates as well as other useful system functions related to the gating mechanisms.

22.1.1 Multi-core programming

Multi-processor systems require a function that can be used to safely and easily provide a locking mechanism that is then used by system software to control access to shared data structures, shared hardware resources, and so on. These gating mechanisms are used by the software to serialize (and synchronize) writes to shared data or resources, or both to prevent race conditions and preserve memory coherency between different processes and processors.

Consider the following description of a typical use-case. Processor X enters a section of code where shared data values are to be updated. It must first acquire a semaphore; this can be considered to be locking (or closing) a software gate. Once the gate has been locked, a properly architected software system does not allow other processes (or processors) to execute the same code segment or modify the shared data structure protected by the gate; in other words, other processes/processors are locked out. Many software implementations include a spin-wait loop within the lock function until the locking of the gate is accomplished. Once the lock has been obtained, processor X continues execution and updates the data values protected by the particular lock. Once the updates are complete, processor X unlocks (or opens) the software gate, allowing other processes/processors access to the updated data values.

There are three important rules that must be followed for a correctly implemented system solution:

1. All writes to shared data values or shared hardware resources must be protected by a “gate” variable.
2. Once a processor locks a gate, accesses to the shared data or resources by other processes/processors must be blocked. This is enforced by software conventions.
3. The processor that locks a particular gate is the only processor that can open (unlock) that gate.

Information in the hardware gate identifying the locking processor are useful for system-level debugging.

22.1.2 Features

The Semaphores module implements hardware-enforced semaphores as an IPS-mapped slave peripheral device. The feature set includes:

- Module definition supporting 16, 32, or 64 hardware-enforced gates in a multi-processor configuration, where up to 15 processors can be supported; cp*X* is meant to represent core processor *X*.
  - Gates appear as an *n*-entry byte-size array with read and write accesses (*n* = 16, 32, 64).
    - Processors lock gates by writing “processor_number+1” to the appropriate gate and must read back the gate value to verify the lock operation was successful.
    - Once locked, the gate is unlocked by a write of zeroes from the locking processor.
    - The number of implemented gates is specified by a hardware configuration define.
  - Each hardware gate appears as a 16-state, 4-bit state machine.
    - 16-state implementation

      if gate = 0x0, then state = unlocked

      if gate = 0x1, then state = locked by processor (master) 0


      if gate = 0x2, then state = locked by processor (master) 1

      ...

      if gate = 0xF, then state = locked by processor (master) 14
    - Uses the logical bus master number as a reference attribute plus the specified data patterns to validate all write operations.
    - Once locked, the gate can (and must) be unlocked by a write of zeroes from the locking processor.
  - Secure reset mechanisms are supported to clear the contents of individual gates, as well as a clear_all capability.
- Memory-mapped IPS slave peripheral platform module
  - Interface to the IPS bus for programming-model accesses

A simplified block diagram of the Semaphores module is shown in *Figure 187*. In the diagram, the register blocks named gate0, gate1,..., gate (*n* – 2), gate (*n* – 1) include the finite state machines implementing the semaphore gates.

Figure 187. Semaphores2 block diagram



22.2 Memory map/register definition

Table 288. Memory map/register definition

Address offset	Register name	Access	Reset value	Section/page
0x0000 + n*0x1	Semaphores2 Gate 0 – Semaphores2 Gate 15 (SEMA4_GATE0–SEMA4_GATE15)	R/W	0x00	*Section 22.2.1*
0x0010–0x003F	Reserved			

Table 288. Memory map/register definition (continued)

Address offset	Register name	Access	Reset value	Section/page
0x0040	Semaphores2 Reset Gate (SEMA4_RSTGT)	R/W	0x0000	*Section 22.2.2*
0x0042–0xFFFF	Reserved			

22.2.1 Semaphores2 Gate *n* Register (SEMA4_GATE*n*)

Each semaphore gate is implemented in a 4-bit finite state machine, right-justified in a byte data structure. The hardware uses the logical bus master number in conjunction with the data patterns to validate all attempted write operations. Only processor bus masters can modify the gate registers. Once locked, a gate can (and must) be opened (unlocked) by the locking processor core.

Multiple gate values can be read in a single access, but only a single gate can be updated via a write operation at a time. Attempted writes with a data value that is neither the unlock value nor the appropriate lock value (processor_number + 1) are simply treated as “no operation” and do not affect any gate state. Attempts to write multiple gates in a single aligned access with a size larger than an 8-bit (byte) reference generate an error termination and do not allow any gate state changes.

Offset: 0x0000 + *n**0x1 (*n* = 0 to 15) Access: Supervisor Read/Write

	0	1	2	3	4	5	6	7
R	0	0	0	0	GTFSM			
W								
Reset	0	0	0	0	0	0	0	0

Figure 188. Semaphores2 Gate *n* Register (SEMA4_GATE*n*)

Table 289. SEMA4_GATE*n* field descriptions

Field	Description
4:7 GTFSM	Gate Finite State Machine The hardware gate is maintained in a 16-state implementation, defined as: 0000 The gate is unlocked (free). 0001 The gate has been locked by processor 0. 0010 The gate has been locked by processor 1. 0011 The gate has been locked by processor 2. 0100 The gate has been locked by processor 3. 0101 The gate has been locked by processor 4. 0110 The gate has been locked by processor 5. 0111 The gate has been locked by processor 6. 1000 The gate has been locked by processor 7. 1001 The gate has been locked by processor 8. 1010 The gate has been locked by processor 9. 1011 The gate has been locked by processor 10. 1100 The gate has been locked by processor 11. 1101 The gate has been locked by processor 12. 1110 The gate has been locked by processor 13. 1111 The gate has been locked by processor 14. **Note:** The state of the gate reflects the last processor that locked it, which can be useful during system debug. For more details, see *Section 22.2.1: Semaphores2 Gate n Register (SEMA4_GATEn)*.

22.2.2 Semaphores2 (Secure) Reset Gate (SEMA4_RSTGT)

Although the intent of the hardware gate implementation specifies a protocol where the locking processor must unlock the gate, it is recognized that system operation may require a reset function to re-initialize the state of any gate(s) without requiring a system-level reset.

To support this special gate reset requirement, the Semaphores module implements a “secure” reset mechanism that allows a hardware gate (or all the gates) to be initialized by following a specific dual-write access pattern. Using a technique similar to that required for the servicing of a software watchdog timer, the secure gate reset requires two consecutive writes with predefined data patterns from the same processor to force the clearing of the specified gate(s). The required access pattern is:

1. A processor performs a 16-bit write to the SEMA4_RSTGT memory location. The most significant byte (SEMA4_RSTGT[RSTGDP]) must be 0xE2; the least significant byte is a “don’t_care” for this reference.
2. The same processor then performs a second 16-bit write to the SEMA4_RSTGT location. For this write, the upper byte (SEMA4_RSTGT[RSTGDP]) is the logical complement of the first data pattern (0x1D) and the lower byte (SEMA4_RSTGT[RSTGTN]) specifies the gate(s) to be reset. This gate field can specify a single gate be cleared, or else that all gates are to be cleared. If the same processor writes incorrect data on the second access or another processor performs the second write access, the special gate reset sequence is aborted and no error signal will be asserted.
3. Reads of the SEMA4_RSTGT location return information on the 2-bit state machine (SEMA4_RSTGT[RSTGSM]) that implements this function, the bus master performing the reset (SEMA4_RSTGT[RSTGMS]), and the gate number(s) last cleared

(SEMA4_RSTGT[RSTGTN]). Reads of the SEMA4_RSTGT register do not affect the secure reset finite state machine in any manner.

Offset: 0x0040 Access: Supervisor Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	RSTGSM		RSTGMS				RSTGTN							
W	RSTGDP															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 189. Semaphores2 (Secure) Reset Gate (SEMA4_RSTGT)

Table 290. SEMA4_RSTGT field descriptions


Field	Description
0:7 RSTGDP	Reset Gate Data Pattern This write-only field is accessed with the specified data patterns on the two consecutive writes to enable the gate reset mechanism. For the first write, RSTGDP=0xE2 while the second write requires RSTGDP=0x1D.
2:3 RSTGSM	Reset Gate Finite State Machine The reset state machine is maintained in a 2-bit, 3-state implementation, defined as: 00 Idle, waiting for the first data pattern write. 01 Waiting for the second data pattern write. 10 The 2-write sequence has completed. Generate the specified gate reset(s). After the reset is performed, this machine returns to the idle (waiting for first data pattern write) state. The “10” state persists for only one clock cycle. Software will never be able to observe this state. 11 This state encoding is never used and therefore reserved. Reads of the SEMA4_RSTGT register return the encoded state machine value. Note that the RSTGSM=10 state is valid for only a single machine cycle, so it is impossible for a read to return this value.
4:7 RSTGMS	Reset Gate Bus Master This 4-bit read-only field records the logical number of the bus master performing the gate reset function. The reset function requires that the two consecutive writes to this register must be initiated by the same bus master to succeed. This field is updated each time a write to this register occurs. The association between system bus master port numbers, the associated bus master device, and the logical processor number is SoC-specific. Consult the device reference manual for this information.
8:15 RSTGTN	Reset Gate Number This 8-bit field specifies the specific hardware gate to be reset. This field is updated by the second write. If RSTGTN < 64, then *reset the single gate* defined by RSTGTN, else *reset all the gates.*

22.3 Functional description

Functional operation of the Semaphores module and specific details of the state machines of the SEMA4_GATE*n* registers are provided as follows.

As described previously, each of the SEMA4_GATE*n* registers implements a 4-bit, 16-state machine. A *simplified* diagram of the state transitions for each gate is shown in *Figure 190*.

Figure 190. SEMA4_GATE*n* state machine



The bus master number is used to identify core processor *X* (cp*X*) where the notation cpE is used to represent core processor 14 (= 0xE). The platform passes the AHB bus master number through the PBRIDGE controller and drives the signal to the Semaphores module as an IPS sideband signal.

The state transitions for SEMA4_GATE*n* are defined in *Table 291*.

Table 291. SEMA4_GATE*n* state transitions

Current State	Next State	Transition	Description
—	idle	1	Any reset, whether a system reset or a software-initiated gate reset, unconditionally forces the gate into the idle state.
idle	idle	2	Unless a write of the appropriate lock value from the corresponding processor occurs, the gate remains in the idle state.

Table 291. SEMA4_GATE*n* state transitions (continued)

Current State	Next State	Transition	Description
idle	cp0_lock	3	When a write of the “cp0_lock” data value is initiated by processor 0, the gate transitions into the cp0_lock state.
idle	cpE_lock	4	When a write of the “cpE_lock” value is initiated by processor 0xE, the gate transitions into the cpE_lock state.
cp0_lock	cp0_lock	5	Once in this state, the gate remains here if any attempted write is not from cp0 with the unlock data value.
cp0_lock	idle	6	The gate returns to the idle (unlocked) state once a write from cp0 with the unlock data value occurs.
cpE_lock	cpE_lock	7	Once in this state, the gate remains here if any attempted write is not from cpE with the unlock data value.
cpE_lock	idle	8	The gate returns to the idle (unlocked) state once a write from cpE with the unlock data value occurs.

As previously noted, the following gate data values are used:

- The lock data value is (processor number + 1) where the processor number and the platform bus master number are the same.
- The unlock data value is 0x00.

23 Interrupt Controller (INTC)

23.1 Introduction

Note: For the chip-specific implementation details of this module's instances, refer to the Section 7.3.6: Interrupt controller (INTC) configuration.

The INTC:

- Provides priority-based preemptive scheduling of interrupt requests
- Schedules interrupt requests (IRQs) from software and internal peripherals to one or more processors (PRCs)
- Provides interrupt prioritization and preemption, interrupt masking, interrupt priority elevation, and protocol support

This scheduling scheme is suitable for statically scheduled hard real-time systems.

The INTC is targeted to work with a Power Architecture processor and is capable of processing high-demand interrupt sources where the Interrupt Service Routines (ISRs) nest to multiple levels, but it also can be used with other processors and applications.

For high-priority interrupt requests in these target applications, it is necessary to minimize the interval between the assertion of the interrupt request from the peripheral and the point at which the processor is performing useful work to service the interrupt request. The INTC supports this goal by providing a unique vector for each interrupt request source. It also provides 64 priorities so that lower priority ISRs do not delay the execution of higher priority ISRs. Since each individual application will have different priorities for each source of interrupt request, the priority of each interrupt request is configurable.


When multiple tasks share a resource, coherent accesses to that resource need to be supported. The INTC supports the Priority Ceiling Protocol for coherent accesses. By providing a modifiable priority mask, the priority can be raised temporarily so that all tasks which share the resource are unable to preempt each other.

Multiple processors can assert interrupt requests to each other through software-settable interrupt requests. These same software-settable interrupt requests can also be used to separate the work involved in servicing an interrupt request into two parts, a high-priority portion and a low-priority portion. The high-priority portion is initiated by a peripheral interrupt request, but then the ISR can assert a software-settable interrupt request to finish the servicing in a lower priority ISR. Therefore these software-settable interrupt requests can be used instead of having the peripheral ISR schedule a task through the RTOS.

23.2 Block diagram

The block diagram for the INTC is shown in *Figure 191*.

Figure 191. INTC block diagram



23.3 Features

- Each peripheral interrupt source is software-steerable to processors 0, 1 or 2 or any combination of interrupt request outputs
- 32 software-settable interrupt request sources
- 10-bit vector
  - Unique vector for each interrupt request source
  - Hardware connection to processor or read from register
- Each interrupt source can be programmed to one of 64 priorities
- Each interrupt source can be triggered by software
- Preemption
  - Preemptive prioritized interrupt requests to processor
  - ISR with higher priority preempts ISRs or tasks with lower priorities
  - Automatic pushing or popping of preempted priority to or from a LIFO
  - Ability to modify the ISR or task priority; modifying the priority can be used to implement the Priority Ceiling Protocol for accessing shared resources
  - 3 INTC clock cycles from interrupt request into interrupt request to CPU
- Low latency
  - 3 INTC clock cycles from receipt of interrupt request from peripheral to interrupt request to processor; four clock cycles from receipt of software request

23.4 Modes of operation

The interrupt controller operates with the following handshaking modes: software vector mode and hardware vector mode. The state of the hardware vector enable bit, INTC_BCR[HVEN*x*], determines which mode is used. In Power Architecture devices, software vector mode uses the autovector mode of the Processor for a single entry point for the ISR (16 bytes of vector space available), whereas the hardware vector mode uses the non-autovector mode where the vector offset from the INTC is provided to the Processor (4 bytes for each IRQ). In debug mode the interrupt controller operation is identical to its normal operation of software vector mode or hardware vector mode.

23.4.1 Software vector mode

In software vector mode, software (that is, the interrupt exception handler) must read a register in the INTC to obtain the vector associated with the interrupt request to the processor. The INTC will use software vector mode for a given processor when its associated HVEN*x* bit in INTC_BCR (refer to *Section 23.5.2.1*) is negated. The hardware vector enable signal to any processor is driven as negated when its associated HVEN*x* bit is negated. The vector is read from the INTC_IACKR*x* registers (refer to *Section 23.5.2.4*). Reading the INTC_IACKR*x* negates the interrupt request to the associated processor. Even if a higher priority interrupt request has arrived while waiting for this interrupt acknowledge, the interrupt request to the processor will negate for at least one clock. The reading also pushes the PRI value in INTC_CPR*x* (refer to *Section 23.5.2.3*) onto the associated LIFO, and updates PRI in the associated INTC_CPR*x* with the new priority.

23.4.2 Hardware vector mode

In hardware vector mode, the hardware causes the first instruction that will be executed (when handling the interrupt request to the processor) to be an instruction that is specific to that vector. Therefore the interrupt exception handler is specific to a peripheral or software-settable interrupt request, rather than being common to all of them. The INTC will use hardware vector mode for a given processor when its associated HVEN*x* bit in INTC_BCR is asserted. The hardware vector enable signal to the associated processor is driven as asserted.

When the interrupt request to the associated processor asserts, the interrupt vector signal is updated. The value of that interrupt vector is the unique vector associated with the preempting peripheral or software-settable interrupt request. The vector value matches the value of the INTVEC field in the INTC_IACKR*x*, depending on which processor was assigned to handle a given interrupt source.

The assertion of the interrupt acknowledge signal for a given processor pushes the associated PRI value in the associated INTC_CPR*x* register onto the associated LIFO and updates the associated PRI in the associated INTC_CPR*x* register with the new priority. This pushing of the PRI value onto the associated LIFO and updating PRI in the associated INTC_CPR*x* does not occur when the associated interrupt acknowledge signal asserts and the INTC_SSCIRs (refer to *Section 23.5.2.6: INTC Software Set/Clear Interrupt Register n (INTC_SSCIRn)*) is written at a time such that the PRI value in the associated INTC_CPR*x* register would need to be pushed and the previously last pushed PRI value would need to be popped simultaneously. In this case, PRI in the associated INTC_CPR*x* is updated with the new priority, and the associated LIFO is neither pushed nor popped.

23.5 Memory map and register definition

23.5.1 Memory map

Table 292 is the INTC memory map.

The actual availability and number of registers are chip-specific. For this information, refer to the chapter that describes how modules are configured and connected.

Table 292. INTC memory map

Address offset	Register	Location
0x0000	INTC Block Configuration Register (INTC_BCR)	*Section 23.5.2.1*
0x0004	INTC Master Protection Register (INTC_MPROT)	*Section 23.5.2.2*
0x0008–0x000F	Reserved	
0x0010	INTC Current Priority Register for Processor 0 (INTC_CPR0)	*Section 23.5.2.3*
0x0014	INTC Current Priority Register for Processor 1 (INTC_CPR1)	*Section 23.5.2.3*
0x0018	INTC Current Priority Register for Processor 2 (INTC_CPR2)	*Section 23.5.2.3*
0x001C–0x001F	Reserved	
0x0020	INTC Interrupt Acknowledge Register for Processor 0 (INTC_IACKR0)	*Section 23.5.2.4*
0x0024	INTC Interrupt Acknowledge Register for Processor 1 (INTC_IACKR1)	*Section 23.5.2.4*

Table 292. INTC memory map (continued)

Address offset	Register	Location
0x0028	INTC Interrupt Acknowledge Register for Processor 2 (INTC_IACKR2)	*Section 23.5.2.4*
0x002C–0x002F	Reserved	
0x0030	INTC End Of Interrupt Register for Processor 0 (INTC_EOIR0)	*Section 23.5.2.5*
0x0034	INTC End Of Interrupt Register for Processor 1 (INTC_EOIR1)	*Section 23.5.2.5*
0x0038	INTC End Of Interrupt Register for Processor 2 (INTC_EOIR2)	*Section 23.5.2.5*
0x003C–0x003F	Reserved	
0x0040–0x005F	INTC Software Set/Clear Interrupt Register 0–31 (INTC_SSCIR0–INTC_SSCIR31)	*Section 23.5.2.6*
0x0060–0x085F	INTC Priority Select Registers 0–1023 (INTC_PSR0–INTC_PSR1023)	*Section 23.5.2.7*
0x0860–0x0FFF	Reserved	

Note: A transfer error will be asserted if an access is attempted outside of the memory map or for any unimplemented registers. For example, if the design has only 512 interrupt sources and a source > 512 is accessed, a transfer error is asserted.

23.5.2 Register descriptions

With the exception of the INTC_SSCIR*n* and INTC_PSR*n* registers, all of the registers are 32-bit. Any combination of accessing the four bytes of a register with a single access is supported, provided that the access does not cross a register boundary. These supported accesses include types and sizes of 8 bits, aligned 16 bits, misaligned 16 bits to the middle two bytes, and aligned 32 bits.

Although INTC_SSIR*n* are 8-bit wide and INTC_PSR*n* are 16-bit wide, they can be accessed with a single 16-bit or 32-bit access, provided that the access does not cross a 32-bit boundary.

Some registers have specific exceptions to these rules, as outlined in their definitions.

In software vector mode, the effects of a read of the INTC Interrupt Acknowledge register (INTC_IACKR*x*) are the same regardless of the size of the read. In software or hardware vector mode, the size of a write to the INTC end-of-interrupt register (INTC_EOIR*x*) does not affect the operation of the write.

23.5.2.1 INTC Block Configuration Register (INTC_BCR)

The Block Configuration Register is used to configure options of the INTC.

The master ID is used to determine if this register can be written by a given processor. Only the processor with master ID zero will be allowed write access, otherwise, a termination error is asserted.

If INTC_MPROT[MPROT] = 0 (disabled), all processors have write access to this register.

If INTC_MPROT[MPROT] = 1 (enabled), the processor with master ID 0, 1 or 2 = INTC_MPROT[ID] has write access, otherwise, a termination error is asserted.

Offset: 0x0000 Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	Reserved	0	0	0	HVEN2	0	0	0	HVEN1	0	0	0	HVEN0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 192. INTC Block Configuration Register (INTC_BCR)

Table 293. INTC_BCR field descriptions

Field	Description
23 HVEN2	Hardware vector enable. Controls whether the INTC is in hardware vector mode or software vector mode. Refer to *Section 23.4*, for the details of the handshaking with the processor in each mode. 0 Software vector mode 1 Hardware vector mode
27 HVEN1	Hardware vector enable. Controls whether the INTC is in hardware vector mode or software vector mode. Refer to *Section 23.4*, for the details of the handshaking with the processor in each mode. 0 Software vector mode 1 Hardware vector mode
31 HVEN0	Hardware vector enable Controls whether the INTC is in hardware vector mode or software vector mode. Refer to *Section 23.4*, for the details of the handshaking with the processor in each mode. 0 Software vector mode 1 Hardware vector mode

23.5.2.2 INTC Master Protection Register (INTC_MPROT)

The Master Protection Register is used to protect cores from writing to other cores INTC registers.

Offset: 0x0004 Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	ID		0	0	0	MPROT
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 193. INTC Master Protection Register (INTC_MPROT)

Table 294. INTC_MPROT field descriptions

Field	Description
26:27 ID	ID This register can only be updated if MPROT=0 or if processor master ID=ID. When MPROT is set, the ID should also be updated to indicate which master can write to any register in the INTC memory map. 00 master0 (reset default) 01 master1 10 master2
31 MPROT	Master Protection Controls what programming space a given master can write to. If MPROT is disabled, then all masters can write to any valid entry of the INTC memory map. If MPROT is enabled, INTC_MPROT[ID] can write to any valid entry of the INTC memory map but other masters can only write to their assigned resources. Once MPROT is enabled by a master, only that master may modify INTC_MPROT. 0 Master programming space protection disabled 1 Master programming space protection enabled

23.5.2.3 INTC Current Priority Register for Processor *x* (INTC_CPR*x*)

The INTC_CPR*x* masks any peripheral or software-settable interrupt request that is set at the same or lower priority as the current value of the INTC_CPR*x*[PRI] field from generating an interrupt request to the processor. When the INTC Interrupt Acknowledge register (INTC_IACKR*x*) is read in software vector mode or the interrupt acknowledge signal from the processor is asserted in hardware vector mode, the value of PRI is pushed onto the LIFO, and PRI is updated with the priority of the preempting interrupt request. When the INTC end-of-interrupt register (INTC_EOIR*x*) is written, the LIFO is popped into the INTC_CPR*x* PRI field. An exception case in hardware vector mode to this behavior is described in *Section 23.4.2*.

The masking priority can be raised or lowered by writing to the PRI field, supporting the priority ceiling protocol. Refer to *Section 23.7.5*.

The master ID is used to determine if this register can be written by a given processor. The processor with master ID zero will be allowed write access. Only the corresponding processor will have write access, otherwise, a termination error is asserted.

If INTC_MPROT[MPROT] = 0 (disabled), all processors have write access to this register.

If INTC_MPROT[MPROT] = 1 (enabled), the processor with master ID 0, 1 or 2 = INTC_MPROT[ID] or the corresponding processor has write access, otherwise, a termination error is asserted.

Note: A store to modify the PRI field that closely precedes or follows an access to a shared resource may result in a non-coherent access to that resource. Refer to Section 23.7.5.2, for example code to ensure coherency.

0x0010 (INTC_CPR0)
Offset: 0x0014 (INTC_CPR1) Access: User read/write
0x0018 (INTC_CPR2)

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	PRI					
W																
Reset	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1

Figure 194. INTC Current Priority Register for Processor *x* (INTC_CPR*x*)

Table 295. INTC_CPR*x* field descriptions

Field	Description
26:31 PRI	Priority of the currently executing ISR, according to the field values 63 (highest priority) down to 0 (lowest priority).

23.5.2.4 INTC Interrupt Acknowledge Register for Processor *x* (INTC_IACKR*x*)

The Interrupt Acknowledge Register for Processor *x* provides a value which can be used to load the address of an ISR from a vector table. The vector table can be composed of addresses of the ISRs specific to their respective interrupt vectors.

Also, in software vector mode, the INTC_IACKR*x* has side effects from reads unless INTC_MPROT[MPROT] = 1 and processor with master ID 0, 1 or 2 != INTC_MPROT[ID]. Therefore, it must not be read speculatively while in this mode. The side effects are the same regardless of the size of the read. Reading the INTC_IACKR*x* does not have side effects in hardware vector mode.

The master ID is used to determine if this register can be written by a given processor. The processor with master ID zero will be allowed write access. Only the corresponding processor will have write access, otherwise, a termination error is asserted.

If INTC_MPROT[MPROT] = 0 (disabled), all processors have read and write access to this register.

If INTC_MPROT[MPROT] = 1 (enabled), the processor with master ID 0, 1 or 2 = INTC_MPROT[ID] or the corresponding processor has read and write access, otherwise, a termination error is asserted.

Offset: 0x0020 (INTC_IACKR0) / 0x0024 (INTC_IACKR1) / 0x0028 (INTC_IACKR2) — Access: User write always; non-speculative read(1)

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	VTBA															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	VTBA				INTVEC										0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

1. When the corresponding INTC_BCR[HVEN*x*] = 1, a read of the INTC_IACKR*x* has no side effects.

Figure 195. INTC Interrupt Acknowledge Register for Processor *x* (INTC_IACKR*x*)

Table 296. INTC_IACKR*x* field descriptions

Field	Description
0:19 VTBA	Vector table base address Must be set with the base address of the vector table prior to enabling interrupts.
20:29 INTVEC	Interrupt vector Vector of the peripheral or software-settable interrupt request that caused the interrupt request to the processor. When the interrupt request to the processor asserts, the INTVEC is updated, whether the INTC is in software or hardware vector mode.

23.5.2.5 INTC End of Interrupt Register for Processor *x* (INTC_EOIR*x*)

Writing to the INTC_EOIR*x* signals the end of the servicing of the interrupt request. When the INTC_EOIR*x* is written, the priority last pushed on the LIFO is popped into INTC_CPR*x*. The values and size of data written to the INTC_EOIR*x* are ignored. Those values and sizes written to this register neither update the INTC_EOIR*x* contents nor affect whether the LIFO pops. Typically, when you write to this register, write four all-zero bytes.

The master ID is used to determine if this register can be written by a given processor. The processor with master ID zero will be allowed write access. Only the corresponding processor will have write access, otherwise, a termination error is asserted.

If INTC_MPROT[MPROT] = 0 (disabled), all processors have write access to this register.

If INTC_MPROT[MPROT] = 1 (enabled), the processor with master ID 0, 1 or 2 = INTC_MPROT[ID] or the corresponding processor has write access, otherwise, a termination error is asserted.

Offset: 0x0030 (INTC_EOIR0) / 0x0034 (INTC_EOIR1) / 0x0038 (INTC_EOIR2) — Access: User write-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R																
W	EOI															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R																
W	EOI															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 196. INTC End of Interrupt Register for Processor *x* (INTC_EOIR*x*)

Table 297. INTC_EOIR*x* field descriptions

Field	Description
0:31 EOI	End of Interrupt Write four all-zero bytes to this field to signal the end of the servicing of an interrupt request.

23.5.2.6 INTC Software Set/Clear Interrupt Register *n* (INTC_SSCIR*n*)

The INTC_SSCIR registers support the setting or clearing of software-settable interrupt requests. These registers contain independent sets of bits to set and clear a corresponding flag bit by software. Unlike the SWT bit in the PSRs, the INTC_SSCIR registers do not require a read-modify-write. With the exception of being set by software, this flag bit behaves the same as a flag bit set within a peripheral. This flag bit generates an interrupt request within the INTC just like a peripheral interrupt request. Writing a 1 to SET will leave SET unchanged at 0 but will set CLR. Writing a 0 to SET will have no effect. CLR is the flag bit. Writing a 1 to CLR will clear it. Writing a 0 to CLR will have no effect. If a 1 is written to a pair of SET and CLR bits at the same time, CLR is asserted, regardless of whether CLR was asserted before the write.

Figure 197 shows the structure of the first INTC_SSCIR. The other registers follow the same structure.

Any processor will be allowed to write to any of the SET bits in the INTC_SSCIR*n* registers. The CLR bit will only be writable by the processor which has been assigned to handle that interrupt request, as determined by the setting of the INTC_PSR*n*[PRC_SEL*x*]. An attempt by any other processor to write the CLR bit and not the SET bit will result in a termination error.

Note: Since the four software settable interrupts in a word can be assigned to different processors, the cores with non-zero master IDs must only write the INTC_SSCIRn registers using a byte operation. A write of any other size will result in a termination error.

Any processor will be allowed to write to any of the SET bits in the INTC_SSCIR*n* registers.

If INTC_MPROT[MPROT] = 0 (disabled), all processors can write to the CLR bit.

If INTC_MPROT[MPROT] = 1 (enabled), the processor with master ID 0, 1 or 2 = INTC_MPROT[ID] or the corresponding processor can write to the CLR bit and not the SET bit, otherwise, a termination error is asserted.

Note: If INTC_MPROT[MPROT] is enabled, processors with master ID != INTC_MPROT[ID] must only write the INTC_SSCIRn registers using a byte operation. A write of any other size will result in a termination error.

Offset: 0x0040 + *n**0x1 (*n* = 0 to 31) Access: User read/write

	0	1	2	3	4	5	6	7
R	0	0	0	0	0	0	0	CLR
W							SET	w1c
Reset	0	0	0	0	0	0	0	0

Figure 197. INTC Software Set/Clear Interrupt Register *n* (INTC_SSCIR*n*)

Table 298. INTC_SSCIR*n* field descriptions

Field	Description
6 SET	Set flag bit Writing a 1 will set the corresponding CLR bit. Writing a 0 will have no effect. Each SET is read as a 0.
7 CLR	Clear flag bit CLR is the flag bit. Writing a 1 to CLR will clear it provided that a 1 is not written simultaneously to its corresponding SET bit. Writing a 0 to CLR will have no effect. 0 Interrupt request not pending within INTC. 1 Interrupt request pending within INTC.

23.5.2.7 INTC Priority Select Register *n* (INTC_PSR*n*)

The Priority Select Registers support the selection of an individual priority for each source of interrupt request, and the routing of the request to one or more processors. The unique vector of each peripheral or software-settable interrupt request determines which INTC_PSR*n* is assigned to that interrupt request. The software-settable interrupt requests are assigned the lowest numbered vectors, and their priorities are configured in the lowest numbered INTC_PSR registers. The peripheral interrupt requests are assigned to vectors immediately following the software-settable interrupt requests, and their priorities are configured in the immediately following INTC_PSR registers. The peripheral interrupt requests are assigned vectors 32–1023, and their priorities are configured in INTC_PSR32–1023, respectively.

Figure 198 and *Figure 199* show the structure and numbering scheme of the first and last PSRs, respectively. The other registers follow the same numbering scheme.

Only the processor with master ID zero will be allowed to write the INTC_PSR*n*[PRC_SEL*x*,SWT]. When writing the INTC_PSR[PRI], only the processor with master ID 0 and the processor whose master ID matches the setting of the INTC_PSR*n*[PRC_SEL*x*] will be allowed to write the INTC_PSR*n*[PRI]. An attempt by any other processor to write the INTC_PSR*n*[PRI] will result in a termination error.

If INTC_MPROT[MPROT] = 0 (disabled), all processors have write access.

Note: If INTC_MPROT[MPROT] = 1 (enabled), the processor with master ID 0, 1 or 2 = INTC_MPROT[ID] or the corresponding processor has write access to INTC_PSRn[PRC_SELx,SWT], otherwise, a termination error is asserted. When writing the INTC_PSRn[PRI], only the processor with master ID 0, 1 or 2 = INTC_MPROT[ID] and the processor who's master ID 0, 1 or 2 matches the setting of the INTC_PSRn[PRC_SELx] will be allowed to write the INTC_PSRn[PRI]. An attempt by any other processor to write the INTC_PSRn[PRI] will result in a termination error. Unlike the peripheral interrupt request PSRs, there is no SWT bit in the PSRs corresponding to the software-settable interrupt requests.

Interrupts are not detected while the PSRs are being written.

Note: If INTC_MPROT[MPROT] is enabled, the core with master ID 0, 1 or 2 = INTC_MPROT[ID] will be able to write the INTC_PSRn with either byte, half-word or word operations. All other master IDs are restricted to byte operations to the INTC_PSRn[PRI] bits (the odd addresses). Any other sized write operation, or a byte operation to the INTC_PSRn[PRC_SELx] (the even byte) will result in a termination error.

Note: The core with master ID 0 will be able to write the INTC_PSRn with either byte, half-word or word operations. All other master IDs are restricted to byte operations to the INTC_PSRn[PRI] bits (the odd addresses). Any other sized write operation, or a byte operation to the INTC_PSRn[PRC_SELx] (the even byte) will result in a termination error.

Offset: 0x0060 + *n* * 0x2 (*n* = 0 to 31) Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	PRC_SEL0	PRC_SEL1	PRC_SEL2	Reserved	0	0	0	0	0	0	PRI					
W																
Reset	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 198. INTC Priority Select Register *n* (INTC_PSR*n*)

Table 299. INTC_PSR*n* field descriptions

Field	Description
0 PRC_SEL0	Processor 0 select bit If an interrupt source is enabled, PRC_SEL0 selects whether the interrupt request is to be sent to processor 0.
1 PRC_SEL1	Processor 1 select bit If an interrupt source is enabled, PRC_SEL1 selects whether the interrupt request is to be sent to processor 1.
2 PRC_SEL2	Processor 2 select bit If an interrupt source is enabled, PRC_SEL2 selects whether the interrupt request is to be sent to processor 2.
10:15 PRI	Priority select Selects the priority for the interrupt requests. PRI has values 63 (highest priority) down to 0 (lowest priority).

Offset: 0x0060 + *n* * 0x2 (*n*=32 to 1023) Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	PRC_SEL0	PRC_SEL1	PRC_SEL2	Reserved	0	0	0	SWT	0	0	PRI					
W																
Reset	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 199. INTC Priority Select Register *n* (INTC_PSR*n*)

Table 300. INTC_PSR*n* field descriptions

Field	Description
0 PRC_SEL0	Processor 0 select bit If an interrupt source is enabled, PRC_SEL0 selects whether the interrupt request is to be sent to processor 0.
1 PRC_SEL1	Processor 1 select bit If an interrupt source is enabled, PRC_SEL1 selects whether the interrupt request is to be sent to processor 1.
2 PRC_SEL2	Processor 2 select bit If an interrupt source is enabled, PRC_SEL2 selects whether the interrupt request is to be sent to processor 2.
7 SWT	This bit is only available in PSRs that do not correspond to the SSCIRs. The SWT bit supports triggering an interrupt by software rather than hardware. This is an alternative to setting a flag bit in a peripheral. This flag bit generates an interrupt request within the INTC just like a peripheral interrupt request. Writing a '1' to SWT*n* sets the bit. On the interrupt acknowledge cycle, the SWT*n* bit is cleared. The SWT function works both in hardware and software vector mode. It is only cleared by the enabled Processor(s) defined in the PRC_SEL*n* field of the PSR.
10:15 PRI	Priority select Selects the priority for the interrupt requests. PRI has values 63 (highest priority) down to 0 (lowest priority).

23.6 Functional description

The functional description involves the areas of interrupt request sources, priority management, and handshaking with the processor. In addition, spaces in the memory map have been reserved for other possible implementations of the INTC.

23.6.1 Interrupt request sources

The INTC has two types of interrupt requests, peripheral and software-settable. These interrupt requests can assert on any clock cycle.

The INTC has no spurious vector support. Therefore, if an asserted peripheral or software-settable interrupt request, whose PRI value in INTC_PSR*n* is higher than the PRI value in INTC_CPR*x*, negates before the interrupt request to the processor for that peripheral or software-settable interrupt request is acknowledged, then the interrupt request to the processor still can assert (or will remain asserted) for that peripheral or software-settable interrupt request. In this case, the interrupt vector will correspond to that peripheral or

software-settable interrupt request. Also, the PRI value in the associated INTC_CPR*x* is updated with the corresponding PRI value in INTC_PSR*n*.

Furthermore, clearing the peripheral interrupt request's enable bit in the peripheral, or (alternatively) setting its mask bit, has the same consequences as clearing its flag bit. Setting its enable bit or clearing its mask bit while its flag bit is asserted has the same effect on the INTC as an interrupt event setting the flag bit.

23.6.1.1 Peripheral interrupt requests

An interrupt event in a peripheral's hardware sets a flag bit which resides in that peripheral. The interrupt request from the peripheral is driven by that flag bit.

The time from when the peripheral starts to drive its peripheral interrupt request to the INTC, to the time that the INTC starts to drive the interrupt request to the processor, is three clocks.

23.6.1.2 Software-settable interrupt requests

The software set/clear interrupt registers (INTC_SSCIR*n*) support the setting or clearing of software-settable interrupt requests. These registers contain independent sets of bits to set and clear a corresponding flag bit by software. An interrupt request is triggered by software by writing a 1 to a SET bit in INTC_SSCIR*n*. This write sets the corresponding CLR bit, which is a flag bit, resulting in the interrupt request. The interrupt request is cleared by writing a 1 to the CLR bit. Specific behavior includes the following:

- Writing a 1 to SET leaves SET unchanged at 0 but sets the flag bit (which is the CLR bit).
- Writing a 0 to SET has no effect.
- Writing a 1 to CLR clears the flag (CLR) bit.
- Writing a 0 to CLR has no effect.
- If a 1 is written to a pair of SET and CLR bits at the same time, the flag (CLR) is set, regardless of whether CLR was asserted before the write.

The time from the write to the SET bit, to the time that the INTC starts to drive the interrupt request to the processor, is four clocks.

Any processor x will be allowed to write to any of the SET bits in the Software Set/Clear Interrupt registers. The CLR bit will only be writable by the processor x which has been assigned to handle that interrupt request, as determined by the setting of the INTC_PSR*n*[PRC_SEL*x*] bits.

23.6.1.3 Unique vector for each interrupt request source

Each peripheral and software-settable interrupt request is assigned a hardwired unique 10-bit vector. Software-settable interrupts 0–31 are assigned vectors 0–31, respectively. The peripheral interrupt requests are assigned vectors from 32 to a number as high as needed to cover all peripheral interrupt requests.

23.6.2 Priority management

The asserted interrupt requests are compared to each other based on their PRI*n* and PRC_SEL*x* values set in INTC_PSR*n*. The result of that comparison also is compared to PRI in the associated INTC_CPR*x*. The results of those comparisons are used to manage

the priority of the ISR being executed by the associated processor. The associated LIFO also assists in managing that priority.

23.6.2.1 Current priority and preemption

The priority arbitrator, selector, encoder, and comparator logic shown in *Figure 191* are used to compare the priority of the asserted interrupt requests to the current priority. If the priority of any asserted peripheral or software-settable interrupt request is higher than the current priority for a given processor, then the interrupt request to the processor is asserted. Also, a unique vector for the preempting peripheral or software-settable interrupt request is generated for the associated INTC_IACKR*x*, and if in hardware vector mode, for the interrupt vector provided to the processor.

23.6.2.1.1 Priority tree

The priority tree for each processor compares all the priorities of all of the asserted interrupt requests assigned to that processor, both peripheral and software-settable. The output of the priority tree is the highest of those priorities assigned to a given processor. Also, any interrupt requests which have this highest priority are output as asserted interrupt requests to the associated selector logic.

23.6.2.1.2 Selector

If only one interrupt request from the associated priority tree is asserted, then it is passed as asserted to the associated encoder logic. If multiple interrupt requests from the associated priority tree are asserted, then only the one with the lowest vector is passed as asserted to the associated encoder logic. The lower vector is chosen regardless of the time order of the assertions of the peripheral or software-settable interrupt requests.

23.6.2.1.3 Encoder

The encoder logic generates the unique 10-bit vector for the asserted interrupt request from the request selector subblock for the associated processor.

23.6.2.1.4 Comparator

The comparator logic compares the highest priority output from the associated priority arbitrator subblock with PRI in the associated INTC_CPR*x*. If the comparator detects that this highest priority is higher than the current priority, then it asserts the interrupt request to the associated processor. This interrupt request to the processor asserts whether this highest priority is raised above the value of PRI in the associated INTC_CPR*x*, or the PRI value in the associated INTC_CPR*x* is lowered below this highest priority. This highest priority then becomes the new priority which is written to PRI in the associated INTC_CPR*x* when the interrupt request to the processor is acknowledged. Interrupt requests whose PRI in INTC_PSR*n* are zero will not cause a preemption because their PRI will not be higher than PRI in the associated INTC_CPR*x*.

Another function of the comparator is to signal an update of the INTC_IACKR*x* with the vector number of the first interrupt that arrives that has a priority higher than the current priority. Once the vector number and priority are captured, they cannot be superseded by a higher priority interrupt until an update of the INTC_CPR*x* occurs. In software vector mode, higher priority interrupts can supersede the previously captured interrupt vector number and priority until the time a hardware or software interrupt acknowledge is processed.

23.6.2.2 Stack (LIFO)

The LIFO stores the preempted PRI values from the associated INTC_CPR*x*. Therefore, because these priorities are stacked within the INTC, if interrupts need to be enabled during the ISR, at the beginning of the interrupt exception handler the PRI value in the associated INTC_CPR*x* does not need to be loaded from the associated INTC_CPR*x* and stored onto the context stack. Likewise at the end of the interrupt exception handler, the priority does not need to be loaded from the context stack and stored in the associated INTC_CPR*x*.

The PRI value in the associated INTC_CPR*x* is pushed onto the LIFO when the associated INTC_IACKR*x* is read in software vector mode or the interrupt acknowledge signal from the associated processor is asserted in hardware vector mode. The priority is popped into PRI in the associated INTC_CPR*x* whenever the associated INTC_EOIR*x* is written. An exception case in hardware vector mode to this behavior is described in *Section 23.4.2*.

Although the INTC supports up to 64 priorities, an ISR executing with PRI in the INTC_CPR*x* equal to 63 will not be preempted. Therefore, the LIFO supports the stacking of 63 priorities. However, the LIFO is only 62 entries deep. An entry for a priority of 0 is not needed because of the ways that pushing onto a full LIFO and popping an empty LIFO are treated. If the LIFO is pushed 63 or more times than it is popped, the priorities first pushed are overwritten. A priority of 0 would be an overwritten priority. However, the LIFO will pop zeroes if it is popped more times than it is pushed. Therefore, although a priority of 0 was overwritten, it is regenerated with the popping of an empty LIFO.

23.6.3 Handshaking with processor

23.6.3.1 Software vector mode handshaking

23.6.3.1.1 Acknowledging interrupt request to processor

The software vector mode handshaking can be used with processors that only support an interrupt request to them, or processors that support both an interrupt request by itself as well as an interrupt request with an interrupt vector. The software vector mode handshaking even supports processors that always expect an interrupt vector with the interrupt request to them. Refer to *Figure 200*.


A timing diagram of the interrupt request and acknowledge handshaking in software vector mode, along with the handshaking near the end of the interrupt exception handler, is shown in *Figure 200*. The INTC examines the peripheral and software-settable interrupt requests. When it finds an asserted peripheral or software-settable interrupt request with a higher priority than PRI in the associated INTC_CPR*x*, it asserts the interrupt request to the associated processor. The INTVEC field in the associated INTC_IACKR*x* is updated with the preempting interrupt request's vector when the interrupt request to the processor is asserted. The INTVEC field retains that value until the next time the interrupt request to the processor is asserted. The rest of the handshaking is described in *Section 23.4.1*.

23.6.3.1.2 End of interrupt exception handler

Before the interrupt exception handling completes, INTC_EOIR*x* must be written. When it is written, the associated LIFO is popped so that the preempted priority is restored into PRI of the associated INTC_CPR*x*. Before it is written, the peripheral or software-settable flag bit must be cleared so that the peripheral or software-settable interrupt request is negated.

When returning from the preemption, the INTC does not search for the peripheral or software-settable interrupt request whose ISR was preempted. Depending on how much the ISR has progressed, that interrupt request may no longer even be asserted. When PRI in the associated INTC_CPR*x* is lowered to the priority of the preempted ISR, the interrupt request for the preempted ISR or any other asserted peripheral or software-settable interrupt request at or below that priority will not cause a preemption. Instead, after the restoration of the preempted context, the processor will return to the instruction address that it had been going to execute next, before it was preempted. This next instruction is part of the preempted ISR or the interrupt exception handler's prolog or epilog.

Figure 200. Timing diagram of software vector mode handshaking




23.6.3.2 Hardware vector mode handshaking

A timing diagram of the interrupt request and acknowledge handshaking in hardware vector mode, along with the handshaking near the end of the interrupt exception handler, is shown in *Figure 201*. As in software vector mode, the INTC examines the peripheral and software-settable interrupt requests, and when it finds an asserted interrupt request with a higher priority than PRI in the associated INTC_CPR*x*, it asserts the interrupt request to the associated processor. The INTVEC field in the associated INTC_IACKR*x* is updated with the preempting peripheral or software-settable interrupt request's vector when the interrupt request to the processor is asserted. The INTVEC field retains that value until the next time the interrupt request to the associated processor is asserted. In addition, the value of the interrupt vector to the associated processor matches the value of the INTVEC field in the associated INTC_IACKR*x*. The rest of the handshaking is described in *Section 23.4.2*.

The handshaking near the end of the interrupt exception handler, that is the writing to the associated INTC_EOIR*x*, is the same as in software vector mode. Refer to *Section 23.6.3.1.2: End of interrupt exception handler*.

Figure 201. Timing diagram for hardware vector mode handshaking



23.7 Initialization/application information

23.7.1 Initialization flow

After exiting reset, all of the PRI and PRC_SEL*x* fields in INTC_PSR*n* are zero, and PRI in the INTC_CPR*x* registers is 31. These reset values will prevent the INTC from asserting the interrupt request to the processors. The enable or mask bits in the peripherals are reset such that the peripheral interrupt requests are negated. An initialization sequence for allowing the peripheral and software-settable interrupt requests to cause an interrupt request to the processor is:

- Interrupt_request_initialization:
  - Configure HVEN*x* in INTC_BCR.
  - Configure VTBA in INTC_IACKR*x.*
  - Raise the PRI fields and set the PRC_SEL*x* fields to the desired processor in INTC_PSR*n*.
  - Set the enable bits or clear the mask bits for the peripheral interrupt requests.
  - Lower PRI in INTC_CPR*x* to zero.
  - Enable processor(s) recognition of interrupts.

23.7.2 Interrupt exception handler

These example interrupt exception handlers excerpts use Power Architecture assembly code.

23.7.2.1 Software vector mode

In software vector mode for Power Architecture, there are 16 bytes of vector space available at the single ISR entry point.

```
interrupt_exception_handler:
b  interrupt_exception_handler_continued
   # 16 bytes available, branch to continue

interrupt_exception_handler_continued:
code to create stack frame, save working register, and save SRR0 and SRR1
(Power Architecture Save/Restore registers) (not shown)

lis     r3,INTC_IACKRx@ha     # form adjusted upper half of INTC_IACKRx
                              # address
lwz     r3,INTC_IACKRx@l(r3)  # load INTC_IACKRx, which clears request to
                              # processor
lwz     r3,0x0(r3)            # load address of ISR from vector table
wrteei  1                     # enable processor recognition of interrupts

code to save rest of context required by Power Architecture EABI (Embedded
Binary Application Interface) (not shown)

mtlr    r3            # move the INTC_IACKRx address into the link register
blrl                  # branch to ISR; link register updated with epilog
                      # address

epilog:
code to restore most of context required by Power Architecture EABI (not
shown)

# Popping the LIFO after the restoration of most of the context and the
# disabling of processor recognition of interrupts eases the calculation of
# the maximum stack depth at the cost of postponing the servicing of the
# next interrupt request.
mbar                          # ensure store to clear flag bit has completed
lis     r3,INTC_EOIRx@ha      # form adjusted upper half of INTC_EOIRx
                              # address
li      r4,0x0                # form 0 to write to INTC_EOIRx
wrteei  0                     # disable processor recognition of interrupts
stw     r4,INTC_EOIRx@l(r3)   # store to INTC_EOIRx, informing INTC to lower
                              # priority
```

```
code to restore SRR0 and SRR1, restore working registers, and delete stack
frame (not shown)

rfi

vector_table_base_address:
address of ISR for interrupt with vector 0
address of ISR for interrupt with vector 1
   .
   .
   .
address of ISR for interrupt with vector 1022
address of ISR for interrupt with vector 1023

ISRn:
code to service the interrupt event (not shown)
code to clear flag bit which drives interrupt request to INTC (not shown)

blr       # return to epilog
```

23.7.2.2 Hardware vector mode

This interrupt exception handler is useful with processor and system bus implementations that support a hardware vector.

```
interrupt_exception_handlern:
b  interrupt_exception_handler_continuedn # 16 bytes available, branch to
                                          # continue

interrupt_exception_handler_continuedn:
code to create stack frame, save working register, and save SRR0 and SRR1
(not shown)

wrteei  1       # enable processor recognition of interrupts

code to save rest of context required by Power Architecture EABI (not shown)

bl      ISRn    # branch to ISR for interrupt with vector n

epilog:
code to restore most of context required by Power Architecture EABI (not
shown)

# Popping the LIFO after the restoration of most of the context and the
# disabling of processor recognition of interrupts eases the calculation of
# the maximum stack depth at the cost of postponing the servicing of the
# next interrupt request.
mbar                        # ensure store to clear flag bit has completed
```

```
lis     r3,INTC_EOIRx@ha      # form adjusted upper half of INTC_EOIRx
                              # address
li      r4,0x0                # form 0 to write to INTC_EOIRx
wrteei  0                     # disable processor recognition of interrupts
stw     r4,INTC_EOIRx@l(r3)   # store to INTC_EOIRn, informing INTC to lower
priority

SRR0 and SRR1, restore working registers, and delete stack frame (not shown)

rfi

ISRn:
code to service the interrupt event
code to clear flag bit which drives interrupt request to INTC

blr# branch to epilog
```

23.7.3 ISR, RTOS, and task hierarchy

The RTOS and all of the tasks under its control typically execute with PRI in INTC_CPR*x* having a value of 0. The RTOS will execute the tasks according to whatever priority scheme it may have, but that priority scheme is independent and has a lower priority of execution than the priority scheme of the INTC. In other words, the ISRs execute above INTC_CPR*x* priority 0 and outside the control of the RTOS while RTOS executes at INTC_CPR*x* priority 0, and while the tasks execute at different priorities under the control of the RTOS, they also execute at INTC_CPR*x* priority 0.

If a task shares a resource with an ISR and the Priority Ceiling Protocol (PCP) is being used to manage that shared resource, then the task's priority can be elevated in the INTC_CPR*x* while the shared resource is being accessed.

An ISR whose PRI in INTC_PSR*n* has a value of 0 will not cause an interrupt request to the selected processor, even if its peripheral or software-settable interrupt request is asserted. For a peripheral interrupt request, not setting its enable bit or disabling the mask bit will cause it to remain negated, which consequently also will not cause an interrupt request to the processor. Since the ISRs are outside the control of the RTOS, this ISR will not run unless called by another ISR or the interrupt exception handler, perhaps after executing another ISR.

23.7.4 Order of execution

An ISR with a higher priority can preempt an ISR with a lower priority, regardless of the unique vectors associated with each of their peripheral or software-settable interrupt requests. However, if multiple peripheral or software-settable interrupt requests are asserted, more than one of these interrupt requests has the highest priority and that priority is high enough to cause preemption, the INTC selects the one with the lowest unique vector regardless of the order in time that they asserted. However, the ability to meet deadlines with this scheduling scheme is no less than if the ISRs execute in the time order that their peripheral or software-settable interrupt requests asserted.

The example in *Table 301* shows the order of execution of both cases, ISRs with different priorities and ISRs with the same priority.

Table 301. Order of ISR execution example

		Code executing at end of step						
Step#	**Step Description**	**RTOS**	**ISR108[1]**	**ISR208**	**ISR308**	**ISR408**	**interrupt exception handler**	**PRI in INTC_CPR at end of step**
1	RTOS at priority 0 is executing.	X						0
2	Peripheral interrupt request 100 at priority 1 asserts. Interrupt taken.		X					1
3	Peripheral interrupt request 400 at priority 4 asserts. Interrupt taken.					X		4
4	Peripheral interrupt request 300 at priority 3 asserts.					X		4
5	Peripheral interrupt request 200 at priority 3 asserts.					X		4
6	ISR408 completes. Interrupt exception handler writes to INTC_EOIR*x*.						X	1
7	Interrupt taken. ISR208 starts to execute, even though peripheral interrupt request 300 asserted first.			X				3
8	ISR208 completes. Interrupt exception handler writes to INTC_EOIR*x*.						X	1
9	Interrupt taken. ISR308 starts to execute.				X			3
10	ISR308 completes. Interrupt exception handler writes to INTC_EOIR*x*.						X	1
11	ISR108 completes. Interrupt exception handler writes to INTC_EOIR*x*.						X	0
12	RTOS continues execution.	X						0

1. ISR108 executes for peripheral interrupt request 100 because the first eight ISRs are for software-settable interrupt requests.

23.7.5 Priority ceiling protocol

23.7.5.1 Elevating priority

The PRI field in INTC current priority register (INTC_CPR*x*) is elevated in the OSEK PCP to the ceiling of all of the priorities of the ISRs that share a resource. This protocol therefore allows coherent accesses of the ISRs to that shared resource.

For example, ISR1 has a priority of 1, ISR2 has a priority of 2, and ISR3 has a priority of 3. They all share the same resource. Before ISR1 or ISR2 can access that resource, they must raise the PRI value in INTC_CPR0 to *x*, the ceiling of all of the ISR priorities. After they release the resource, they must lower the PRI value in INTC_CPR*x* to prevent further priority inversion. If they do not raise their priority, then ISR2 can preempt ISR1, and ISR3 can preempt ISR1 or ISR2, possibly corrupting the shared resource. Another possible failure mechanism is deadlock if the higher priority ISR needs the lower priority ISR to release the resource before it can continue, but the lower priority ISR cannot release the resource until the higher priority ISR completes and execution returns to the lower priority ISR.

Using the PCP instead of disabling processor recognition of all interrupts eliminates the time when accessing a shared resource that all higher priority interrupts are blocked. For example, while ISR3 cannot preempt ISR1 while it is accessing the shared resource, all of the ISRs with a priority higher than 3 can preempt ISR1.

23.7.5.2 Ensuring coherency

23.7.5.2.1 Interrupt with blocked priority

A scenario can exist that can cause non-coherent accesses to the shared resource. As an example, ISR1 and ISR2 both share a resource. ISR1 has a lower priority than ISR2. ISR1 is executing, and it writes to the INTC_CPR*x*. The instruction following this store is a store to a value in a shared coherent data block. Either just before or at the same time as the first store, the INTC asserts the interrupt request to the processor because the peripheral interrupt request for ISR2 has asserted. As the processor is responding to the interrupt request from the INTC, and as it is aborting transactions and flushing its pipeline, it is possible (in some implementations) that both of these stores are executed. ISR2 thereby assumes that it can access the data block coherently, but the data block has been corrupted.

OSEK uses the GetResource and ReleaseResource system services to manage access to a shared resource. To prevent this corruption of a coherent data block, modifications to PRI in INTC_CPR*x* can be made by those system services with the code sequence:

Figure 202. OSEK Code Sequence


```
GetResource:
   wrteei  0       # disable external interrupts to the Processor
   raise   PRI     # Write to CPR, cache inhibit, guarded
   mbar            # flush out writes from store buffer
   wrteei  1       # enable external interrupts to the Processor
   isync           # re-fetch Processor pipeline

ReleaseResource:
   mbar            # flush out writes from store buffer
   wrteei  0       # disable external interrupts to the Processor
   lower   PRI     # Write to CPR, cache inhibit, guarded
   wrteei  1       # enable external interrupts to the Processor
```

23.7.5.2.1.1 Interrupt request to processor

Referencing *Figure 191*, the interrupt request logic to the processor is shown in *Figure 203*.

Figure 203. Interrupt request block diagram



Assuming that there are no IRQ*n* deasserted (no pending interrupt requests to processor *x*), if one of the external interrupt sources (INT_SOURCES) has a priority higher than the INTC_CPR*x*, then interrupt request to the processor (IRQ*n*) is asserted. It will stay asserted until one of the following conditions is true:

- Interrupt acknowledge (IACKR*x*) is asserted
- If the EE*n* bit has been cleared by the wrteei instruction (refer to *Figure 202*), IRQ*n* will be re-evaluated when processor *x* writes to the INTC_CPR*x* while processor *x* ignores IRQ*n*

This provides a safe way to guarantee that no interrupts will be recognized by processor x while updating the INTC_CPR*x*.

23.7.5.2.2 Raised priority preserved

Before the instruction and after the GetResource system service executes, all pending transactions are complete. These pending transactions can include an ISR for a peripheral or software-settable interrupt request whose priority was equal to or lower than the raised priority. Also, during the epilog of the interrupt exception handler for this preempting ISR, the raised priority has been restored from the LIFO to PRI in INTC_CPR*x*. The shared coherent data block now can be accessed coherently. *Figure 204* shows the timing diagram for this scenario, and *Table 302* explains the events. The example is for software vector mode. Except for the method of retrieving the vector and acknowledging the interrupt request to the processor, hardware vector mode is identical.

Figure 204. Timing diagram of raised priority preserved




Table 302. Raised priority preserved events

Event	Description
A	Peripheral interrupt request with name equal to 200, asserts during execution of ISR108 running at priority 1.
B	Interrupt request to processor asserts. INTVEC in INTC_IACKR*x* updates with vector for that peripheral interrupt request.
C	ISR108 writes to INTC_CPR*x* to raise priority to 3 before accessing shared coherent data block.
D	PRI in INTC_CPR*x* now at 3, reflecting the write. This write, just before accessing data block, is the last instruction the processor executes before being interrupted.
E	Interrupt exception handler prolog acknowledges interrupt by reading INTC_IACKR*x*.
F	PRI of 3 pushed onto LIFO. PRI in INTC_CPR*x* updates to 2, the priority of ISR208.
G	ISR208 clears its flag bit, deasserting its peripheral interrupt request.
H	Interrupt exception handler epilog writes to INTC_EOIR*x*.
I	LIFO pops 3, restoring the raised priority onto PRI in INTC_CPR*x*. Next value to pop from LIFO is the priority from before peripheral interrupt request with name equal to 100 interrupted. ISR108 now can access data block coherently after interrupt exception handler executes rfi instruction.

23.7.6 Selecting priorities according to request rates and deadlines

The selection of the priorities for the ISRs can be made using Rate Monotonic Scheduling (RMS) or a superset of it, Deadline Monotonic Scheduling (DMS). In RMS, the ISRs which have higher request rates have higher priorities. In DMS, if the deadline is before the next time the ISR is requested, then the ISR is assigned a priority according to the time from the request for the ISR to the deadline, not from the time of the request for the ISR to the next request for it.

For example, ISR1 executes every 100 µs, ISR2 executes every 200 µs, and ISR3 executes every 300 µs. ISR1 has a higher priority than ISR2 which has a higher priority than ISR3. However, if ISR3 has a deadline of 150 µs, then it has a higher priority than ISR2.

The INTC supports 64 priorities, which may be many fewer than the number of ISRs. In this case, the ISRs should be grouped with other ISRs that have similar deadlines. For example, a priority could be allocated for every time the request rate doubles. ISRs with request rates around 1 ms would share a priority, ISRs with request rates around 500 µs would share a priority, ISRs with request rates around 250 µs would share a priority, and so on. With this approach, a range of ISR request rates of 2^{16} could be covered, regardless of the number of ISRs.

Reducing the number of priorities does cause some priority inversion, which reduces the processor's ability to meet its deadlines. However, reducing the number of priorities can reduce the size and latency through the interrupt controller. It also allows easier management of ISRs with similar deadlines that share a resource. They can be placed at the same priority without any further priority inversion, and they do not need to use the PCP to access the shared resource.

23.7.7 Software-settable interrupt requests

The software-settable interrupt requests can be used in two ways. They can be used to schedule a lower priority portion of an ISR and for processors to interrupt other processors in a multiple processor system.

23.7.7.1 Scheduling a lower priority portion of an ISR

A portion of an ISR needs to be executed at the PRI value in INTC_PSR*n*, which becomes the PRI value in INTC_CPR*x* with the interrupt acknowledge. The ISR, however, can have a portion of it which need not be executed at this higher priority. Therefore, executing this later portion which need not be executed at this higher priority can prevent the execution of ISRs which do not have a higher priority than the earlier portion of the ISR but do have a higher priority than the later portion of the ISR needs. This preemptive scheduling inefficiency reduces the processor's ability to meet its deadlines.

One option is for the ISR to complete the earlier higher priority portion, but then schedule through the RTOS a task to execute the later lower priority portion. However, some RTOSs can require a large amount of time for an ISR to schedule a task. Therefore, a second option is for the ISR, after completing the higher priority portion, to set a SET bit in INTC_SSCIR*n*. Writing a 1 to SET causes a software-settable interrupt request. This software-settable interrupt request, which usually will have a lower PRI value in the INTC_PSR*n*, therefore will not cause preemptive scheduling inefficiencies.

23.7.7.2 Scheduling an ISR on another processor

Since the SET bits in the INTC_SSCIR*n* are memory mapped, processors in multiple processor systems can schedule ISRs on the other processors. One possible application is if one processor simply wants to command another processor to perform a piece of work, and the initiating processor does not need to use the results of that work. If the initiating processor needs to know if the processor executing the software-settable ISR has not completed the work before asking it to again execute that ISR, it can check if the corresponding CLR bit in INTC_SSCIR*n* is asserted before again writing a 1 to the SET bit.

Another application is the sharing of a block of data. For example, a first processor has completed accessing a block of data and wants a second processor to then access it. Furthermore, after the second processor has completed accessing the block of data, the first processor again wants to access it. The accesses to the block of data must be done coherently. The procedure is that the first processor writes a 1 to a SET bit on the second processor. The second processor, after accessing the block of data, clears the corresponding CLR bit and then writes 1 to a SET bit on the first processor, informing it that it now can access the block of data.

23.7.8 Lowering priority within an ISR

In implementations without the software-settable interrupt requests in INTC_SSCIR*n*, one way (besides scheduling a task through an RTOS) to prevent preemptive scheduling inefficiencies with an ISR whose work spans multiple priorities (as described in *Section 23.7.7.1*) is to lower the current priority. However, the INTC has a LIFO whose depth is determined by the number of priorities.

Note: Lowering the PRI value in INTC_CPRx within an ISR to below the ISR's corresponding PRI value in INTC_PSRn allows more preemptions than the depth of the LIFO can support.

Therefore, through its use of the LIFO the INTC does not support lowering the current priority within an ISR as a way to avoid preemptive scheduling inefficiencies.

23.7.9 Negating an interrupt request outside of its ISR

23.7.9.1 Negating an interrupt request as a side effect of an ISR

Some peripherals have flag bits which can be cleared as a side effect of servicing a peripheral interrupt request. For example, reading a specific register can clear the flag bits, and consequently their corresponding interrupt requests too. This clearing as a side effect of servicing a peripheral interrupt request can cause the negation of other peripheral interrupt requests besides the peripheral interrupt request whose ISR presently is executing. This negating of a peripheral interrupt request outside of its ISR can be a desired effect.

23.7.9.2 Negating multiple interrupt requests in one ISR

An ISR can clear other flag bits besides its own flag bit. One reason that an ISR clears multiple flag bits is because it serviced those other flag bits, and therefore the ISRs for these other flag bits do not need to be executed.

23.7.9.3 Proper setting of interrupt request priority

Whether an interrupt request negates outside of its own ISR due to the side effect of an ISR execution or the intentional clearing of a flag bit, the priorities of the peripheral or software-settable interrupt requests for these other flag bits must be selected properly. Their PRI

values in INTC_PSR*n* must be selected to be at or lower than the priority of the ISR that cleared their flag bits. Otherwise, those flag bits still can cause the interrupt request to the processor to assert. Furthermore, the clearing of these other flag bits also has the same timing relationship to the writing to INTC_SSCIR*n* as the clearing of the flag bit that caused the present ISR to be executed. Refer to *Section 23.6.3.1.2* for more information.

A flag bit whose enable bit or mask bit is negating its peripheral interrupt request can be cleared at any time, regardless of the peripheral interrupt request's PRI value in INTC_PSR*n*.

23.7.10 Examining LIFO contents

Normally the user does not need to know the contents of the LIFO, or even how deep the LIFO is nested. Although the LIFO contents are not memory-mapped, the user can read the contents by popping the LIFO and reading the PRI field in the INTC current priority register (INTC_CPR*x*). Disabling processor recognition of interrupts while examining the LIFO contents provides a coherent view of the preempted priorities. The code sequence is:

```
pop_lifo:
   store to INTC_EOIRx
   load INTC_CPRx, examine PRI, and store onto stack
   if PRI is not zero or value when interrupts were enabled, branch to
pop_lifo
```

When the examination is complete, the LIFO can be restored using this code sequence:

```
push_lifo:
   load stacked PRI value and store to INTC_CPRx
   load INTC_IACKRx
   if stacked PRI values are not depleted, branch to push_lifo
```

Note: Reading the INTC_IACKRx acknowledges the interrupt request to the processor and updates the INTC_CPRx[PRI] with the priority of the preempting interrupt request. If the processor recognition of interrupts is disabled during the LIFO restoration, interrupt requests to the processor can go undetected. However, because the peripheral or software-settable interrupt requests are not cleared, the peripheral interrupt request to the processor re-asserts when INTC_CPRx[PRI] is lower than the priorities of those peripheral or software-settable interrupt requests.

23.8 Interrupt sources

The list of interrupt sources is chip-specific. For this list, refer to the chapter that describes how modules are configured and connected.

24 Enhanced Direct Memory Access (eDMA)


Note: For the chip-specific implementation details of this module's instances, please refer to the device configuration section.

24.1 Introduction

The enhanced direct memory access (eDMA) controller is a second-generation module capable of performing complex data transfers with minimal intervention from a host processor. The hardware microarchitecture includes a DMA engine that performs source- and destination-address calculations, and the actual data-movement operations, along with local memory containing transfer control descriptors for each of the 64 channels.

Figure 205 illustrates the eDMA module.

Figure 205. eDMA block diagram



24.1.1 Features

The eDMA is a highly-programmable data-transfer engine optimized to minimize the intervention from the host processor. It is intended for use in applications where the data

size to be transferred is statically known and not defined within the data packet itself. The eDMA module features:

- Data movements via dual-address transfers: read from source, write to destination:
  - Programmable source and destination addresses and transfer size, plus support for enhanced addressing modes.
- 64-channel implementation that performs complex data transfers with minimal intervention from a host processor.
  - Internal data buffer, used as temporary storage to support 16- and 32-byte burst transfers.
  - Connections to the crossbar switch for bus mastering the data movements.
- Transfer control descriptor (TCD) organized to support two-deep, nested transfer operations.
  - 32-byte TCD stored in local memory for each channel.
  - An inner data transfer loop defined by a minor byte transfer count.
  - An outer data transfer loop defined by a major iteration count.
- Channel activation via one of three methods:
  - Explicit software initiation.
  - Initiation via a channel-to-channel linking mechanism for continuous transfers.
  - Peripheral-paced hardware requests (one per channel).
- Fixed-priority and round-robin channel arbitration.
- Channel completion reported via optional interrupt requests.
  - One interrupt per channel, optionally asserted at completion of major iteration count.
  - Optional error terminations per channel and logically summed together to form one error interrupt to the interrupt controller.
- Optional support for scatter/gather DMA processing.
- Support for complex data structures.
- Support to cancel transfers via software.

Throughout this chapter, *n* is used to reference the channel number.

24.2 Modes of operation

The eDMA supports the following modes of operation.

24.2.1 Normal mode

In Normal mode, the eDMA transfers data between a source and a destination. The source and destination can be a memory block or an I/O block capable of operation with the eDMA.

A service request initiates a transfer of a specific number of bytes (NBYTES) as specified in the transfer control descriptor (TCD). The minor loop is the sequence of read-write operations that transfers these NBYTES per service request. Each service request executes one iteration of the major loop, which transfers NBYTES of data.

24.2.2 Debug mode

DMA operation is configurable in Debug mode via the control register:

- If CR[EDBG] is cleared, the DMA continues to operate.
- If CR[EDBG] is set, the eDMA stops transferring data. If Debug mode is entered while a channel is active, the eDMA continues operation until the channel retires.

24.2.3 Wait mode

Before entering Wait mode the DMA attempts to complete its current transfer. After the transfer completes the device enters Wait mode.

24.3 Memory map/register definition

The eDMA's programming model is partitioned into two regions:

- The first region defines a number of registers providing control functions.
- The second region corresponds to the local transfer control descriptor memory.

Some registers are implemented as two 32-bit registers, and include an H and L suffix, signaling the high and low portions of the control function. *Table 303* provides a 32-bit view of the eDMA's memory map.

Each channel requires a 32-byte transfer control descriptor for defining the desired data movement operation. The channel descriptors are stored in the local memory in sequential order: channel 0 to channel 63. Each TCD*n* definition is presented as 11 registers of 16 or 32 bits.

Reading reserved bits in a register returns the value of zero and writes to reserved bits in a register are ignored. Reading or writing a reserved memory location generates a bus error.

Table 303. DMA memory map

Address offset	Register name	Location
0x0000	Control Register (eDMA_CR)	*Section 24.3.1*
0x0004	Error Status Register (eDMA_ES)	*Section 24.3.2*
0x0008	Enable Request Register High (eDMA_ERQH)	*Section 24.3.3*
0x000C	Enable Request Register Low (eDMA_ERQL)	*Section 24.3.4*
0x010	Enable Error Interrupt Register High (eDMA_EEIH)	*Section 24.3.5*
0x0014	Enable Error Interrupt Register Low (eDMA_EEIL)	*Section 24.3.6*
0x0018	Set Enable Request Register (eDMA_SERQ)	*Section 24.3.7*
0x0019	Clear Enable Request Register (eDMA_CERQ)	*Section 24.3.8*
0x001A	Set Enable Error Interrupt Register (eDMA_SEEI)	*Section 24.3.9*
0x001B	Clear Enable Error Interrupt Register (eDMA_CEEI)	*Section 24.3.10*
0x001C	Clear Interrupt Request Register (eDMA_CINT)	*Section 24.3.11*
0x001D	Clear Error Register (eDMA_CERR)	*Section 24.3.12*
0x001E	Set START Bit Register (eDMA_SSRT)	*Section 24.3.13*

Table 303. DMA memory map (continued)

Address offset	Register name	Location
0x001F	Clear DONE Status Bit Register (eDMA_CDNE)	*Section 24.3.14*
0x0020	Interrupt Request Register High (eDMA_INTH)	*Section 24.3.15*
0x0024	Interrupt Request Register Low (eDMA_INTL)	*Section 24.3.16*
0x0028	Error Register High (eDMA_ERRH)	*Section 24.3.17*
0x002C	Error Register Low (eDMA_ERRL)	*Section 24.3.18*
0x0030	Hardware Request Status Register High (eDMA_HRSH)	*Section 24.3.19*
0x0034	Hardware Request Status Register Low (eDMA_HRSL)	*Section 24.3.20*
0x0038–0x00FF	Reserved	
eDMA channel registers per channel (*n* = 0 to 63)		
0x0100 + *n**0x1	Channel *n* Priority Register (eDMA_DCHPRI*n*)	*Section 24.3.21*
0x0140–0x0FFF	Reserved	
0x1000+*n**0x20	TCD Source Address (eDMA_TCD*n*_SADDR)	*Section 24.3.22*
0x1004+*n**0x20	TCD Transfer Attributes (eDMA_TCD*n*_ATTR)	*Section 24.3.23*
0x1006+*n**0x20	TCD Signed Source Address Offset (eDMA_TCD*n*_SOFF)	*Section 24.3.24*
0x1008+*n**0x20	TCD Minor Byte Count (Minor Loop Disabled) (eDMA_TCD*n*_NBYTES_MLNO)	*Section 24.3.25*
	TCD Signed Minor Loop Offset (Minor Loop Enabled and Offset Disabled) (eDMA_TCD*n*_NBYTES_MLOFFNO)	*Section 24.3.26*
	TCD Signed Minor Loop Offset (Minor Loop and Offset Enabled) (eDMA_TCD*n*_NBYTES_MLOFFYES)	*Section 24.3.27*
0x100C+*n**0x20	TCD Last Source Address Adjustment (eDMA_TCD*n*_SLAST)	*Section 24.3.28*
0x1010+*n**0x20	TCD Destination Address (eDMA_TCD*n*_DADDR)	*Section 24.3.29*
0x1014+*n**0x20	TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled) (eDMA_TCD*n*_CITER_ELINKYES)	*Section 24.3.30*
	TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled) (eDMA_TCD*n*_CITER_ELINKNO)	*Section 24.3.31*
0x1016+*n**0x20	TCD Signed Destination Address Offset (eDMA_TCD*n*_DOFF)	*Section 24.3.32*
0x1018+*n**0x20	TCD Last Destination Address Adjustment/Scatter Gather Address (eDMA_TCD*n*_DLASTSGA)	*Section 24.3.33*
0x101C+*n**0x20	TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled) (eDMA_TCD*n*_BITER_ELINKYES)	*Section 24.3.34*
	TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled) (eDMA_TCD*n*_BITER_ELINKNO)	*Section 24.3.35*
0x101E+*n**0x20	TCD Control and Status (eDMA_TCD*n*_CSR)	*Section 24.3.36*

24.3.1 Control Register (eDMA_CR)

The CR defines the basic operating configuration of the DMA.

The DMA arbitrates channel service requests in four groups (0, 1, 2, 3) of 16 channels each. Group 3 contains channels 63–48; group 2 contains channels 47–32; group 1 contains channels 31–16; and group 0 contains channels 15–0.

Arbitration within a group can be configured to use a fixed-priority or a round-robin scheme. In fixed-priority arbitration, the highest priority channel requesting service is selected to execute. The channel priority registers assign the priorities (refer to the DCHPRI*n* registers). In Round-Robin Arbitration mode, the channel priorities are ignored, and channels within each group are cycled through without regard to priority.

Note: Writes to the DMA_CR must be performed only when the DMA channels are inactive (TCDn_CSR[ACTIVE] bits are cleared).

The group priorities operate in a similar fashion. In Group Fixed-Priority Arbitration mode, channel service requests in the highest priority group are executed first where priority level 3 is the highest and priority level 0 is the lowest. The group priorities are assigned in the GRP*n*PRI fields of the DMA Control Register (CR). All group priorities must have unique values prior to the occurrence of any channel service requests; otherwise, a configuration error will be reported. In Group Round-Robin mode, the group priorities are ignored and the groups are cycled through without regard to priority.

Address: 0x0000 Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0														CX	ECX
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	GRP3PRI		GRP2PRI		GRP1PRI		GRP0PRI		EMLM	CLM	HALT	HOE	ERGA	ERCA	EDBG	0
W																
Reset	0/1(1)	0/1(1)	0/1(1)	0/1(1)	0/1(1)	0/1(1)	0/1(1)	0/1(1)	0	0	0	0	0	0	0	0

1. The number of channel groups and the reset value of eDMA_CR register are eDMA module specific. eDMA_0_CR = 0x0000_0000 and eDMA_1_CR = 0x0000_E400. Refer to the Device Configuration chapter for details.

Figure 206. Control Register (eDMA_CR)

Table 304. eDMA_CR field descriptions

Field	Description
14 CX	Cancel transfer 0 Normal operation 1 Cancel the remaining data transfer. Stop the executing channel and force the minor loop to finish. The cancel takes effect after the last write of the current read/write sequence. The CXFR bit clears itself after the cancel has been honored. This cancel retires the channel normally as if the minor loop was completed.
15 ECX	Error cancel transfer 0 Normal operation 1 Cancel the remaining data transfer in the same fashion as the CX bit. Stop the executing channel and force the minor loop to finish. The cancel takes effect after the last write of the current read/write sequence. The ECX bit clears itself after the cancel is honored. In addition to canceling the transfer, ECX treats the cancel as an error condition; thus updating the ES register and generating an optional error interrupt.
16:17 GRP3PRI	Channel group 3 priority Group 3 priority level when fixed-priority group arbitration is enabled. **Note:** This bit-field is valid and applicable only for eDMA_1 module. Please take care that the afore mentioned note depends by number of channels of eDMA module implemented on device: eDMA with 64 CHs has got GRP(0,1,2,3)PRI eDMA with 32 CHs has got GRP(0,1)PRI eDMA with 16 CHs has not got GRPxPRI
18:19 GRP2PRI	Channel group 2 priority Group 2 priority level when fixed-priority group arbitration is enabled. **Note:** This bit-field is valid and applicable only for eDMA_1 module.
20:21 GRP1PRI	Channel group 1 priority Group 1 priority level when fixed-priority group arbitration is enabled. **Note:** This bit-field is valid and applicable only for eDMA_1 module.
22:23 GRP0PRI	Channel group 0 priority Group 0 priority level when fixed-priority group arbitration is enabled.
24 EMLM	Enable minor loop mapping 0 Disabled. TCD*n*.word2 is defined as a 32-bit NBYTES field. 1 Enabled. TCD*n*.word2 is redefined to include individual enable fields, an offset field, and the NBYTES field. The individual enable fields allow the minor loop offset to be applied to the source address, the destination address, or both. The NBYTES field is reduced when either offset is enabled.
25 CLM	Continuous Link mode 0 A minor loop channel link made to itself goes through channel arbitration before being activated again. 1 A minor loop channel link made to itself does not go through channel arbitration before being activated again. Upon minor loop completion, the channel activates again if that channel has a minor loop channel link enabled and the link channel is itself. This effectively applies the minor loop offsets and restarts the next minor loop.

Table 304. eDMA_CR field descriptions (continued)

Field	Description
26 HALT	Halt DMA operations 0 Normal operation 1 Stall the start of any new channels. Executing channels are allowed to complete. Channel execution resumes when this bit is cleared.
27 HOE	Halt on error 0 Normal operation 1 Any error causes the HALT bit to set. Subsequently, all service requests are ignored until the HALT bit is cleared.
28 ERGA	Enable round-robin group arbitration 0 Fixed-priority arbitration is used for selection among the groups. 1 Round-robin arbitration is used for selection among the groups.
29 ERCA	Enable round-robin channel arbitration 0 Fixed-priority arbitration is used for channel selection within each group. 1 Round-robin arbitration is used for channel selection within each group.
30 EDBG	Enable debug 0 When in Debug mode the DMA continues to operate. 1 When in Debug mode, the DMA stalls the start of a new channel. Executing channels are allowed to complete. Channel execution resumes when the system or the EDBG bit is cleared.

24.3.2 Error Status Register (eDMA_ES)

The ES provides information concerning the last recorded channel error. Channel errors can be caused by a configuration error (an illegal setting in the transfer-control descriptor or an illegal priority register setting in Fixed Arbitration mode) or an error termination to a bus master read or write cycle.

Refer to *Section 24.4.3*, for more details.

Address: 0x0004 Access: User read-write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	VLD	0	0	0	0	0	0	0	0	0	0	0	0	0	UCE	ECX
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	GPE	CPE	ERRCHN						SAE	SOE	DAE	DOE	NCE	SGE	SBE	DBE
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 207. Error Status Register (eDMA_ES)

Table 305. eDMA_ES field descriptions

Field	Description
0 VLD	ERRH and ERRL status bits 0 No ERR bits are set. 1 At least one ERR bit is set indicating a valid error exists that has not been cleared.
14 UCE	Uncorrectable ECC error 0 No uncorrectable ECC error 1 The last recorded error was an uncorrectable TCD RAM error.
15 ECX	Transfer canceled 0 No canceled transfers. 1 The last recorded entry was a zeroed transfer by the error cancel transfer input.
16 GPE	Group priority error 0 No group priority error 1 The last recorded error was a configuration error among the group priorities. All group priorities are not unique.
17 CPE	Channel priority error 0 No channel priority error 1 The last recorded error was a configuration error in the channel priorities. Channel priorities are not unique.
18:23 ERRCHN	Error channel number or canceled channel number GPE or last recorded error canceled transfer.
24 SAE	Source address error 0 No source address configuration error. 1 The last recorded error was a configuration error detected in the TCD*n*_SADDR field. TCD*n*_SADDR is inconsistent with TCD*n*_ATTR[SSIZE].
25 SOE	Source offset error 0 No source offset configuration error 1 The last recorded error was a configuration error detected in the TCD*n*_SOFF field. TCD*n*_SOFF is inconsistent with TCD*n*_ATTR[SSIZE].
26 DAE	Destination address error 0 No destination address configuration error 1 The last recorded error was a configuration error detected in the TCD*n*_DADDR field. TCD*n*_DADDR is inconsistent with TCD*n*_ATTR[DSIZE].
27 DOE	Destination offset error 0 No destination offset configuration error 1 The last recorded error was a configuration error detected in the TCD*n*_DOFF field. TCD*n*_DOFF is inconsistent with TCD*n*_ATTR[DSIZE].
28 NCE	NBYTES/CITER configuration error 0 No NBYTES/CITER configuration error 1 The last recorded error was a configuration error detected in the TCD*n*_NBYTES or TCD*n*_CITER fields.
29 SGE	Scatter/gather configuration error 0 No scatter/gather configuration error 1 The last recorded error was a configuration error detected in the TCD*n*_DLASTSGA field. This field is checked at the beginning of a scatter/gather operation after major loop completion if TCD*n*_CSR[ESG] is enabled. TCD*n*_DLASTSGA is not on a 32-byte boundary.

Table 305. eDMA_ES field descriptions (continued)

Field	Description
30 SBE	Source bus error 0 No source bus error 1 The last recorded error was a bus error on a source read.
31 DBE	Destination bus error 0 No destination bus error 1 The last recorded error was a bus error on a destination write.

24.3.3 Enable Request Register High (eDMA_ERQH)

The ERQ{H,L} registers provide a bitmap for the 64 implemented channels to enable the request signal for each channel. ERQH supports channels 63–32, while EQRL covers channels 31–00. The state of any given channel enable is directly affected by writes to this register; it is also affected by writes to the SERQ and CERQ. The {S,C}ERQ registers are provided so the request enable for a single channel can easily be modified without needing to perform a read-modify-write sequence to the ERQ{H,L}.

DMA request input signals and this enable request flag must be asserted before a channel's hardware service request is accepted. The state of the eDMA enable request flag does not affect a channel service request made explicitly through software or a linked channel request.

Address: 0x0008 Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	ERQ 63	ERQ 62	ERQ 61	ERQ 60	ERQ 59	ERQ 58	ERQ 57	ERQ 56	ERQ 55	ERQ 54	ERQ 53	ERQ 52	ERQ 51	ERQ 50	ERQ 49	ERQ 48
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	ERQ 47	ERQ 46	ERQ 45	ERQ 44	ERQ 43	ERQ 42	ERQ 41	ERQ 40	ERQ 39	ERQ 38	ERQ 37	ERQ 36	ERQ 35	ERQ 34	ERQ 33	ERQ 32
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 208. Enable Request Register High (eDMA_ERQH)

Table 306. eDMA_ERQH field descriptions

Field	Description
0:31 ERQ[63:32]	Enable DMA Request x 0 The DMA request signal for the corresponding channel is disabled. 1 The DMA request signal for the corresponding channel is enabled.

24.3.4 Enable Request Register Low (eDMA_ERQL)

The ERQ{H,L} registers provide a bit map for the 64 implemented channels to enable the request signal for each channel. ERQH supports channels 63–32, while EQRL covers channels 31–00.

The state of any given channel enable is directly affected by writes to this register; it is also affected by writes to the SERQ and CERQ. The {S,C}ERQ registers are provided so the request enable for a single channel can easily be modified without needing to perform a read-modify-write sequence to the ERQ{H,L}.

DMA request input signals and this enable request flag must be asserted before a channel's hardware service request is accepted. The state of the DMA enable request flag does not affect a channel service request made explicitly through software or a linked channel request.

Address: 0x000C Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	ERQ 31	ERQ 30	ERQ 29	ERQ 28	ERQ 27	ERQ 26	ERQ 25	ERQ 24	ERQ 23	ERQ 22	ERQ 21	ERQ 20	ERQ 19	ERQ 18	ERQ 17	ERQ 16
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	ERQ 15	ERQ 14	ERQ 13	ERQ 12	ERQ 11	ERQ 10	ERQ 9	ERQ 8	ERQ 7	ERQ 6	ERQ 5	ERQ 4	ERQ 3	ERQ 2	ERQ 1	ERQ 0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 209. Enable Request Register Low (eDMA_ERQL)

Table 307. eDMA_ERQL field descriptions

Field	Description
0:31 ERQ[31:0]	Enable DMA Request x 0 The DMA request signal for the corresponding channel is disabled. 1 The DMA request signal for the corresponding channel is enabled.

24.3.5 Enable Error Interrupt Register High (eDMA_EEIH)

The EEI{H,L} registers provide a bit map for the 64 channels to enable the error interrupt signal for each channel. EEIH supports channels 63–32, while EEIL covers channels 31–00. The state of any given channel's error interrupt enable is directly affected by writes to this register; it is also affected by writes to the SEEI and CEEI. The {S,C}EEI are provided so the error interrupt enable for a single channel can easily be modified without the need to perform a read-modify-write sequence to the EEI{H,L} registers.

The DMA error indicator and the error interrupt enable flag must be asserted before an error interrupt request for a given channel is asserted to the interrupt controller.

Address: 0x0010 Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	EEI	EEI	EEI	EEI	EEI	EEI	EEI	EEI	EEI	EEI	EEI	EEI	EEI	EEI	EEI	EEI
W	63	62	61	60	59	58	57	56	55	54	53	52	51	50	49	48
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	EEI	EEI	EEI	EEI	EEI	EEI	EEI	EEI	EEI	EEI	EEI	EEI	EEI	EEI	EEI	EEI
W	47	46	45	44	43	42	41	40	39	38	37	36	35	34	33	32
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 210. Enable Error Interrupt Register High (eDMA_EEIH)

Table 308. eDMA_EEIH field descriptions

Field	Description
0:31 EEI[63:32]	Enable error interrupt x 0 The error signal for corresponding channel does not generate an error interrupt. 1 The assertion of the error signal for corresponding channel generates an error interrupt request.

24.3.6 Enable Error Interrupt Register Low (eDMA_EEIL)

The Enable Error Interrupt Register Low (DMA_EEIL) provides a bit map for the 64 channels to enable the error interrupt signal for each channel. EEIH supports channels 63–32, while EEIL covers channels 31–00. The state of any given channel's error interrupt enable is directly affected by writes to this register; it is also affected by writes to the SEEI and CEEI. The {S,C}EEI are provided so the error interrupt enable for a single channel can easily be modified without the need to perform a read-modify-write sequence to the EEI{H,L} registers.

The DMA error indicator and the error interrupt enable flag must be asserted before an error interrupt request for a given channel is asserted to the interrupt controller.

Address: 0x0014 Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	EEI	EEI	EEI	EEI	EEI	EEI	EEI	EEI	EEI	EEI	EEI	EEI	EEI	EEI	EEI	EEI
W	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	EEI	EEI	EEI	EEI	EEI	EEI	EEI	EEI	EEI	EEI	EEI	EEI	EEI	EEI	EEI	EEI
W	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 211. Enable Error Interrupt Register Low (eDMA_EEIL)

Table 309. eDMA_EEIL field descriptions

Field	Description
0:31 EEI[31:0]	Enable error interrupt x 0 The error signal for corresponding channel does not generate an error interrupt. 1 The assertion of the error signal for corresponding channel generates an error interrupt request.

24.3.7 Set Enable Request Register (eDMA_SERQ)

The Set Enable Request Register (DMA_SERQ) provides a simple memory-mapped mechanism to set a given bit in the ERQ{H,L} to enable the DMA request for a given channel. The data value on a register write causes the corresponding bit in the ERQ{H,L} to be set. Setting the SAER bit provides a global set function, forcing the entire contents of ERQL} to be set. If the NOP bit is set, the command is ignored. This allows you to write multiple-byte registers as a 32-bit word. Reads of this register return all zeroes.

Address: 0x0018 Access: User write-only

	0	1	2	3	4	5	6	7
R	0	0	0					
W	NOP	SAER	SERQ					
Reset	0	0	0	0	0	0	0	0

Figure 212. Set Enable Request Register (eDMA_SERQ)

Table 310. eDMA_SERQ field descriptions

Field	Description
0 NOP	0 Normal operation 1 No operation, ignore bits 1–7 of this register
1 SAER	Set all enable requests 0 Set only those ERQ bits specified in the SERQ field 1 Set all bits in ERQ{H,L}
2:7 SERQ	Set enable request Sets the corresponding bit in ERQ{H,L}

24.3.8 Clear Enable Request Register (eDMA_CERQ)

The Clear Enable Request Register (DMA_CERQ) provides a simple memory-mapped mechanism to clear a given bit in the ERQ{H,L} to disable the DMA request for a given channel. The data value on a register write causes the corresponding bit in the ERQ{H,L} to be cleared. Setting the CAER bit provides a global clear function, forcing the entire contents of the ERQ{H,L} to be cleared, disabling all DMA request inputs.

If NOP is set, the command is ignored. This allows you to write multiple-byte registers as a 32-bit word. Reads of this register return all zeroes.

Address: 0x0019 Access: User write-only

	0	1	2	3	4	5	6	7
R	0	0	0					
W	NOP	CAER	CERQ					
Reset	0	0	0	0	0	0	0	0

Figure 213. Clear Enable Request Register (eDMA_CERQ)

Table 311. eDMA_CERQ field descriptions

Field	Description
0 NOP	0 Normal operation 1 No operation, ignore bits 1–7 of this register
1 CAER	Clear all enable requests 0 Clear only those ERQ bits specified in the CERQ field 1 Clear all bits in ERQ
2:7 CERQ	Clear enable request Clears the corresponding bit in ERQ{H,L}

24.3.9 Set Enable Error Interrupt Register (eDMA_SEEI)

The Set Enable Error Interrupt Register (DMA_SEEI) provides a simple memory-mapped mechanism to set a given bit in the EEI{H,L} to enable the error interrupt for a given channel. The data value on a register write causes the corresponding bit in the EEI{H,L} to be set. Setting the SAEE bit provides a global set function, forcing the entire EEI{H,L} contents to be set. If the NOP bit is set, the command is ignored. This allows you to write multiple-byte registers as a 32-bit word. Reads of this register return all zeroes.

Address: 0x001A Access: User write-only

	0	1	2	3	4	5	6	7
R	0	0	0					
W	NOP	SAEE	SEEI					
Reset	0	0	0	0	0	0	0	0

Figure 214. Set Enable Error Interrupt Register (eDMA_SEEI)

Table 312. eDMA_SEEI field descriptions

Field	Description
0 NOP	0 Normal operation 1 No operation, ignore bits 1–7 of this register
1 SAEE	Sets all enable error interrupts 0 Set only those EEI bits specified in the SEEI field. 1 Sets all bits in EEI.
2:7 SEEI	Set enable error interrupt Sets the corresponding bit in EEI{H,L}

24.3.10 Clear Enable Error Interrupt Register (eDMA_CEEI)

The Clear Enable Error Interrupt Register (DMA_CEEI) provides a simple memory-mapped mechanism to clear a given bit in the EEI{H,L} to disable the error interrupt for a given channel. The data value on a register write causes the corresponding bit in the EEI{H,L} to be cleared. Setting the CAEE bit provides a global clear function, forcing the EEI{H,L} contents to be cleared, disabling all DMA request inputs.

If the NOP bit is set, the command is ignored. This allows you to write multiple-byte registers as a 32-bit word. Reads of this register return all zeroes.

Address: 0x001B Access: User write-only

	0	1	2	3	4	5	6	7
R	0	0	0					
W	NOP	CAEE	CEEI					
Reset	0	0	0	0	0	0	0	0

Figure 215. Clear Enable Error Interrupt Register (eDMA_CEEI)

Table 313. eDMA_CEEI field descriptions

Field	Description
0 NOP	0 Normal operation 1 No operation, ignore bits 1–7 of this register
1 CAEE	Clear all enable error interrupts 0 Clear only those EEI bits specified in the CEEI field 1 Clear all bits in EEI
2:7 CEEI	Clear enable error interrupt Clears the corresponding bit in EEI{H,L}

24.3.11 Clear Interrupt Request Register (eDMA_CINT)

The Clear Interrupt Request Register (DMA_CINT) provides a simple, memory-mapped mechanism to clear a given bit in the INT{H,L} to disable the interrupt request for a given channel. The given value on a register write causes the corresponding bit in the INT{H,L} to be cleared. Setting the CAIR bit provides a global clear function, forcing the entire contents of the INT{H,L} to be cleared, disabling all DMA interrupt requests.

If the NOP bit is set, the command is ignored. This allows you to write multiple-byte registers as a 32-bit word. Reads of this register return all zeroes.

Address: 0x001C Access: User write-only

	0	1	2	3	4	5	6	7
R	0	0	0					
W	NOP	CAIR	CINT					
Reset	0	0	0	0	0	0	0	0

Figure 216. Clear Interrupt Request Register (eDMA_CINT)

Table 314. eDMA_CINT field descriptions

Field	Description
0 NOP	0 Normal operation 1 No operation, ignore bits 1–7 of this register
1 CAIR	Clear all interrupt requests 0 Clear only those INT bits specified in the CINT field 1 Clear all bits in INT{H,L}
2:7 CINT	Clear interrupt request Clears the corresponding bit in INT{H,L}

24.3.12 Clear Error Register (eDMA_CERR)

The CERR provides a simple memory-mapped mechanism to clear a given bit in the ERR{H,L} to disable the error condition flag for a given channel. The given value on a register write causes the corresponding bit in the ERR{H,L} to be cleared. Setting the CAEI bit provides a global clear function, forcing the ERR{H,L} contents to be cleared, clearing all channel error indicators. If the NOP bit is set, the command is ignored. This allows you to write multiple-byte registers as a 32-bit word. Reads of this register return all zeroes.

Address: 0x001D Access: User write-only

	0	1	2	3	4	5	6	7
R	0	0	0					
W	NOP	CAEI	CERR					
Reset	0	0	0	0	0	0	0	0

Figure 217. Clear Error Register (eDMA_CERR)

Table 315. eDMA_CERR field descriptions

Field	Description
0 NOP	0 Normal operation 1 No operation, ignore bits 1–7 of this register
1 CAEI	Clear all error indicators 0 Clear only those ERR bits specified in the CERR field 1 Clear all bits in ERR
2:7 CERR	Clear error indicator Clears the corresponding bit in ERR{H,L}

24.3.13 Set START Bit Register (eDMA_SSRT)

The Set START Bit Register (DMA_SSRT) provides a simple memory-mapped mechanism to set the START bit in the TCD of the given channel. The data value on a register write causes the START bit in the corresponding transfer control descriptor to be set. Setting the SAST bit provides a global set function, forcing all START bits to be set. If the NOP bit is set, the command is ignored. This allows you to write multiple-byte registers as a 32-bit word. Reads of this register return all zeroes.

Address: 0x001E Access: User write-only

	0	1	2	3	4	5	6	7
R	0	0	0					
W	NOP	SAST	SSRT					
Reset	0	0	0	0	0	0	0	0

Figure 218. Set START Bit Register (eDMA_SSRT)

Table 316. eDMA_SSRT field descriptions

Field	Description
0 NOP	0 Normal operation 1 No operation, ignore bits 1–7 of this register
1 SAST	Set all START bits (activates all channels) 0 Set only those TCD*n*_CSR[START] bits specified in the SSRT field 1 Set all bits in TCD*n*_CSR[START]
2:7 SSRT	Set START bit Sets the corresponding bit in TCD*n*_CSR[START]

24.3.14 Clear DONE Status Bit Register (eDMA_CDNE)

The Clear DONE Status Bit Register (DMA_CDNE) provides a simple memory-mapped mechanism to clear the DONE bit in the TCD of the given channel. The data value on a register write causes the DONE bit in the corresponding transfer control descriptor to be cleared. Setting the CADN bit provides a global clear function, forcing all DONE bits to be cleared. If the NOP bit is set, the command is ignored. This allows you to write multiple-byte registers as a 32-bit word. Reads of this register return all zeroes.

Address: 0x001F Access: User write-only

	0	1	2	3	4	5	6	7
R	0	0	0					
W	NOP	CADN	CDNE					
Reset	0	0	0	0	0	0	0	0

Figure 219. Clear DONE Status Bit Register (eDMA_CDNE)

Table 317. eDMA_CDNE field descriptions

Field	Description
0 NOP	0 Normal operation 1 No operation, ignore bits 1–7 of this register
1 CADN	Clears all DONE bits 0 Clears only those TCD*n*_CSR[DONE] bits specified in the CDNE field 1 Clears all bits in TCD*n*_CSR[DONE]
2:7 CDNE	Clear DONE bit Clears the corresponding bit in TCD*n*_CSR[DONE]

24.3.15 Interrupt Request Register High (eDMA_INTH)

The Interrupt Request Register High (DMA_INTH) provides a bit map for the upper half of 64 channels signaling the presence of an interrupt request for each channel. Depending on the appropriate bit setting in the transfer-control descriptions, the eDMA engine generates an interrupt on a data transfer completion. The outputs of this register are directly routed to the interrupt controller (INTC). During the interrupt-service routine associated with any given channel, it is the software's responsibility to clear the appropriate bit, negating the interrupt request. Typically, a write to the CINT in the interrupt service routine is used for this purpose.

The state of any given channel's interrupt request is directly affected by writes to this register; it is also affected by writes to the CINT. On writes to the INT, a '1' in any bit position clears the corresponding channel's interrupt request. A zero in any bit position has no effect on the corresponding channel's current interrupt status. The CINT is provided so the interrupt request for a single channel can easily be cleared without the need to perform a read-modify-write sequence to the INT{H,L}.

Address: 0x0020 Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	INT 63	INT 62	INT 61	INT 60	INT 59	INT 58	INT 57	INT 56	INT 55	INT 54	INT 53	INT 52	INT 51	INT 50	INT 49	INT 48
W	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	INT 47	INT 46	INT 45	INT 44	INT 43	INT 42	INT 41	INT 40	INT 39	INT 38	INT 37	INT 36	INT 35	INT 34	INT 33	INT 32
W	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 220. Interrupt Request Register High (eDMA_INTH)

Table 318. eDMA_INTH field descriptions

Field	Description
0:31 INT[63:32]	Interrupt request x 0 The interrupt request for corresponding channel is cleared. 1 The interrupt request for corresponding channel is active.

24.3.16 Interrupt Request Register Low (eDMA_INTL)

The Interrupt Request Register Low (DMA_INTL) provides a bit map for the lower half of the 64 channels signaling the presence of an interrupt request for each channel. Depending on the appropriate bit setting in the transfer-control descriptors, the eDMA engine generates an interrupt at data transfer completion. The outputs of this register are directly routed to the interrupt controller (INTC). During the interrupt-service routine associated with any given channel, it is the software's responsibility to clear the appropriate bit, negating the interrupt request. Typically, a write to the CINT in the interrupt service routine is used for this purpose.

The state of any given channel's interrupt request is directly affected by writes to this register; it is also affected by writes to the CINT. On writes to the INT, a '1' in any bit position clears the corresponding channel's interrupt request. A zero in any bit position has no effect on the corresponding channel's current interrupt status. The CINT is provided so the interrupt request for a single channel can easily be cleared without the need to perform a read-modify-write sequence to the INT{H,L}.

Address: 0x0024 Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	INT 31	INT 30	INT 29	INT 28	INT 27	INT 26	INT 25	INT 24	INT 23	INT 22	INT 21	INT 20	INT 19	INT 18	INT 17	INT 16
W	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	INT 15	INT 14	INT 13	INT 12	INT 11	INT 10	INT 9	INT 8	INT 7	INT 6	INT 5	INT 4	INT 3	INT 2	INT 1	INT 0
W	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 221. Interrupt Request Register Low (eDMA_INTL)

Table 319. eDMA_INTL field descriptions

Field	Description
0:31 INT[31:0]	Interrupt request x 0 The interrupt request for corresponding channel is cleared. 1 The interrupt request for corresponding channel is active.

24.3.17 Error Register High (eDMA_ERRH)

The ERR{H,L} provides a bit map for the 64 channels, signaling the presence of an error for each channel. ERRH supports channels 63–32, while ERRL covers channels 31–00. The eDMA engine signals the occurrence of a error condition by setting the appropriate bit in this register. The outputs of this register are enabled by the contents of the EEI, then logically summed across groups of 16, 32, and 64 channels to form several group error interrupt requests that are then routed to the interrupt controller. During the execution of the interrupt-service routine associated with any DMA errors, it is software's responsibility to clear the appropriate bit, negating the error-interrupt request. Typically, a write to the CERR in the interrupt-service routine is used for this purpose. The normal DMA channel completion indicators (setting the transfer control descriptor DONE flag and the possible assertion of an interrupt request) are not affected when an error is detected.

The content of this register can also be polled because a non-zero value indicates the presence of a channel error regardless of the state of the EEI. The state of any given channel's error indicators is affected by writes to this register; it is also affected by writes to the CERR. On writes to the ERR, a one in any bit position clears the corresponding channel's error status. A zero in any bit position has no effect on the corresponding channel's current error status. The CERR is provided so the error indicator for a single channel can easily be cleared.

Address: 0x0028 Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	ERR 63	ERR 62	ERR 61	ERR 60	ERR 59	ERR 58	ERR 57	ERR 56	ERR 55	ERR 54	ERR 53	ERR 52	ERR 51	ERR 50	ERR 49	ERR 48
W	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	ERR 47	ERR 46	ERR 45	ERR 44	ERR 43	ERR 42	ERR 41	ERR 40	ERR 39	ERR 38	ERR 37	ERR 36	ERR 35	ERR 34	ERR 33	ERR 32
W	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 222. Error Register High (eDMA_ERRH)

Table 320. eDMA_ERRH field descriptions

Field	Description
0:31 ERR[63:32]	Error in channel x 0 An error in the corresponding channel has not occurred. 1 An error in the corresponding channel has occurred.

24.3.18 Error Register Low (eDMA_ERRL)

The ERR{H,L} provides a bit map for the 64 channels, signaling the presence of an error for each channel. ERRH supports channels 63–32, while ERRL covers channels 31–00. The eDMA engine signals the occurrence of an error condition by setting the appropriate bit in this register. The outputs of this register are enabled by the contents of the EEI, then logically summed across groups of 16, 32, and 64 channels to form several group error interrupt requests that are then routed to the interrupt controller. During the execution of the interrupt-service routine associated with any DMA errors, it is software's responsibility to clear the appropriate bit, negating the error-interrupt request. Typically, a write to the CERR in the interrupt-service routine is used for this purpose. The normal DMA channel completion indicators (setting the transfer control descriptor DONE flag and the possible assertion of an interrupt request) are not affected when an error is detected.

The contents of this register can also be polled because a non-zero value indicates the presence of a channel error regardless of the state of the EEI. The state of any given channel's error indicators is affected by writes to this register; it is also affected by writes to the CERR. On writes to the ERR, a one in any bit position clears the corresponding channel's error status. A zero in any bit position has no effect on the corresponding channel's current error status. The CERR is provided so the error indicator for a single channel can easily be cleared.

Address: 0x002C Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	ERR 31	ERR 30	ERR 29	ERR 28	ERR 27	ERR 26	ERR 25	ERR 24	ERR 23	ERR 22	ERR 21	ERR 20	ERR 19	ERR 18	ERR 17	ERR 16
W	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	ERR 15	ERR 14	ERR 13	ERR 12	ERR 11	ERR 10	ERR 9	ERR 8	ERR 7	ERR 6	ERR 5	ERR 4	ERR 3	ERR 2	ERR 1	ERR 0
W	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 223. Error Register Low (eDMA_ERRL)

Table 321. eDMA_ERRL field descriptions

Field	Description
0:31 ERR[31:0]	Error in channel x 0 An error in the corresponding channel has not occurred. 1 An error in the corresponding channel has occurred.

24.3.19 Hardware Request Status Register High (eDMA_HRSH)

The HRS{H,L} provides a bit map for the DMA channels, signaling the presence of a qualified hardware service request for each channel. HRSH supports channels 63–32, while HRSL covers channels 31–00. The Hardware Request Status bits reflect the current state of the register and qualified (via the ERQ{H,L} fields) DMA request signals as seen by the DMA's arbitration logic. This view into the hardware request signals may be used for debug purposes.

Note: These bits reflect the state of the request as seen by the arbitration logic. Therefore, this status is affected by the ERQ{H,L} bits.

Address: 0x0030 Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	HRS 63	HRS 62	HRS 61	HRS 60	HRS 59	HRS 58	HRS 57	HRS 56	HRS 55	HRS 54	HRS 53	HRS 52	HRS 51	HRS 50	HRS 49	HRS 48
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	HRS 47	HRS 46	HRS 45	HRS 44	HRS 43	HRS 42	HRS 41	HRS 40	HRS 39	HRS 38	HRS 37	HRS 36	HRS 35	HRS 34	HRS 33	HRS 32
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 224. Hardware Request Status Register High (eDMA_HRSH)

Table 322. eDMA_HRSH field descriptions

Field	Description
0:31 HRS[63:32]	Hardware request status channel x 0 A hardware service request for the corresponding channel is not present. 1 A hardware service request for the corresponding channel is present.

24.3.20 Hardware Request Status Register Low (eDMA_HRSL)

The HRS{H,L} provides a bit map for the DMA channels, signaling the presence of a qualified hardware service request for each channel. HRSH supports channels 63–32, while HRSL covers channels 31–00. The Hardware Request Status bits reflect the current state of the register and qualified (via the ERQ{H,L} fields) DMA request signals as seen by the DMA's arbitration logic. This view into the hardware request signals may be used for debug purposes.

Note: These bits reflect the state of the request as seen by the arbitration logic. Therefore, this status is affected by the ERQ{H,L} bits.

Address: 0x0034 Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	HRS 31	HRS 30	HRS 29	HRS 28	HRS 27	HRS 26	HRS 25	HRS 24	HRS 23	HRS 22	HRS 21	HRS 20	HRS 19	HRS 18	HRS 17	HRS 16
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	HRS 15	HRS 14	HRS 13	HRS 12	HRS 11	HRS 10	HRS 9	HRS 8	HRS 7	HRS 6	HRS 5	HRS 4	HRS 3	HRS 2	HRS 1	HRS 0
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 225. Hardware Request Status Register Low (eDMA_HRSL)

Table 323. eDMA_HRSL field descriptions

Field	Description
0:31 HRS[31:0]	Hardware request status channel x 0 A hardware service request for the corresponding channel is not present. 1 A hardware service request for the corresponding channel is present.

24.3.21 Channel *n* Priority Register (eDMA_DCHPRI*n*)

When the Fixed-Priority Channel Arbitration mode is enabled (CR[ERCA] = 0), the contents of these registers define the unique priorities associated with each channel within a group. The channel priorities are evaluated by numeric value; for example, 0 is the lowest priority, 1 is the next higher priority, then 2, 3, and so on. Software must program the channel priorities with unique values. Otherwise, a configuration error is reported. The range of the priority value is limited to the values of 0 through 15.

When read, the GRPPRI bits of the DCHPRI*n* register reflect the current priority level of the group of channels in which the corresponding channel resides. GRPPRI bits are not

affected by writes to the DCHPRI*n* registers. The group priority is assigned in the DMA control register.

Address: 0x0100 + *n**0x1 (*n* = 0 to 63) Access: User read/write

	0	1	2	3	4	5	6	7
R	ECP	DPA	GRPPRI		CHPRI			
W								
Reset(1)	0	0	x	x	0	0	0	0

1. x = Undefined at reset.

Figure 226. Channel *n* Priority Register (eDMA_DCHPRI*n*)

Table 324. eDMA_DCHPRI*n* field descriptions

Field	Description
0 ECP	Enable channel preemption This bit resets to zero. 0 Channel *n* cannot be suspended by a higher priority channel's service request. 1 Channel *n* can be temporarily suspended by the service request of a higher priority channel.
1 DPA	Disable preempt ability This bit resets to zero. 0 Channel *n* can suspend a lower priority channel. 1 Channel *n* cannot suspend any channel, regardless of channel priority.
2:3 GRPPRI	Channel *n* current group priority Group priority assigned to this channel group when fixed-priority arbitration is enabled. These two bits are read only; writes are ignored. **Note:** Reset value for the group and channel priority fields, GRPPRI and CHPRI, is equal to the corresponding channel number for each priority register, that is, DCHPRI31[GRPPRI] = 0b01 and DCHPRI31[CHPRI] equals 0b1111.
4:7 CHPRI	Channel *n* arbitration priority Channel priority when fixed-priority arbitration is enabled. **Note:** Reset value for the group and channel priority fields, GRPPRI and CHPRI, is equal to the corresponding channel number for each priority register, that is, DCHPRI31[GRPPRI] = 0b01 and DCHPRI31[CHPRI] equals 0b1111.

24.3.22 TCD Source Address (eDMA_TCD*n*_SADDR)

Refer to *Figure 227* and *Table 325* for details.

Address: 0x1000 + *n**0x20 (*n* = 0 to 63) Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	SADDR															
Reset(1)	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	SADDR															
Reset(1)	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x

1. x = Undefined at reset.

Figure 227. TCD Source Address (eDMA_TCD*n*_SADDR)

Table 325. eDMA_TCD*n*_SADDR field descriptions

Field	Description
0:31 SADDR	Source address Memory address pointing to the source data.

24.3.23 TCD Transfer Attributes (eDMA_TCD*n*_ATTR)

Refer to *Figure 228* and *Table 326* for details.

Address: 0x1004 + *n**0x20 (*n* = 0 to 63) Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	SMOD				SSIZE				DMOD				DSIZE			
Reset(1)	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x

1. x = Undefined at reset.

Figure 228. TCD Transfer Attributes (eDMA_TCD*n*_ATTR)

Table 326. eDMA_TCD*n*_ATTR field descriptions

Field	Description
0:4 SMOD	Source address modulo 0 Source address modulo feature is disabled. Not 0 This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range.
5:7 SSIZE	Source data transfer size Using a reserved encoding causes a configuration error. 000 8-bit 001 16-bit 010 32-bit 011 64-bit 100 Reserved 101 32-byte 110 Reserved 111 Reserved
8:12 DMOD	Destination address modulo See the SMOD definition.
13:15 DSIZE	Destination data transfer size See the SSIZE definition.

24.3.24 TCD Signed Source Address Offset (eDMA_TCD*n*_SOFF)

Refer to *Figure 229* and *Table 327* for details.

Address: 0x1006 + *n**0x20 (*n* = 0 to 63) Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	SOFF															
Reset(1)	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x

Figure 229. TCD Signed Source Address Offset (eDMA_TCD*n*_SOFF)

1. x = Undefined at reset.

Table 327. eDMA_TCD*n*_SOFF field descriptions

Field	Description
0:15 SOFF	Source address signed offset Sign-extended offset applied to the current source address to form the next-state value as each source read is completed.

24.3.25 TCD Minor Byte Count (Minor Loop Disabled) (eDMA_TCD*n*_NBYTES_MLNO)

Refer to *Figure 230* and *Table 328* for details.

If minor loop mapping is disabled (CR[EMLM] = 0), TCD word 2 is defined as follows.

Address: 0x1008+ *n**0x20 (*n* = 0 to 63) Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	NBYTES															
Reset(1)	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	NBYTES															
Reset(1)	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x

1. x = Undefined at reset.

Figure 230. TCD Minor Byte Count (Minor Loop Disabled) (eDMA_TCD*n*_NBYTES_MLNO)

Table 328. eDMA_TCD*n*_NBYTES_MLNO field descriptions


Field	Description
0:31 NBYTES	Minor byte transfer count Number of bytes to be transferred in each service request of the channel. As a channel activates, the appropriate TCD contents load into the eDMA engine, and the appropriate reads and writes perform until the minor byte transfer count has transferred. This is an indivisible operation and cannot be halted. (Although, it may be stalled by using the bandwidth control field, or via preemption.) After the minor count is exhausted, the SADDR and DADDR values are written back into the TCD memory, the major iteration count is decremented and restored to the TCD memory. If the major iteration count is completed, additional processing is performed. **Note:** An NBYTES value of 0x0000_0000 is interpreted as a 4 GB transfer.

24.3.26 TCD Signed Minor Loop Offset (Minor Loop Enabled and Offset Disabled) (eDMA_TCD*n*_NBYTES_MLOFFNO)

TCD Word 2 is defined as follows if:

- Minor loop mapping is enabled (CR[EMLM] = 1) and
- SMLOE = 0 and DMLOE = 0

Address: 0x1008 + *n**0x20 (*n* = 0 to 63) Access: User read/write



1. x = Undefined at reset.

Figure 231. TCD Signed Minor Loop Offset (Minor Loop Enabled and Offset Disabled) (eDMA_TCD*n*_NBYTES_MLOFFNO)

Table 329. eDMA_TCD*n*_NBYTES_MLOFFNO field descriptions


Field	Description
0 SMLOE	Source minor loop offset enable Selects whether the minor loop offset is applied to the source address upon minor loop completion. 0 The minor loop offset is not applied to the SADDR. 1 The minor loop offset is applied to the SADDR.
1 DMLOE	Destination minor loop offset enable Selects whether the minor loop offset is applied to the destination address upon minor loop completion. 0 The minor loop offset is not applied to the DADDR. 1 The minor loop offset is applied to the DADDR.
2:31 NBYTES	Minor byte transfer count Number of bytes to be transferred in each service request of the channel. As a channel activates, the appropriate TCD contents load into the eDMA engine, and the appropriate reads and writes perform until the minor byte transfer count has transferred. This is an indivisible operation and cannot be halted. (Although, it may be stalled by using the bandwidth control field, or via preemption.) After the minor count is exhausted, the SADDR and DADDR values are written back into the TCD memory, the major iteration count is decremented and restored to the TCD memory. If the major iteration count is completed, additional processing is performed.

24.3.27 TCD Signed Minor Loop Offset (Minor Loop and Offset Enabled) (eDMA_TCD*n*_NBYTES_MLOFFYES)

TCD Word 2 is defined as follows if:

- Minor loop mapping is enabled (CR[EMLM] = 1) and
- Minor loop offset enabled (SMLOE or DMLOE = 1)

Address: 0x1008+ *n**0x20 (*n* = 0 to 63) Access: User read/write



1. x = Undefined at reset.

Figure 232. TCD Signed Minor Loop Offset (Minor Loop and Offset Enabled) (eDMA_TCD*n*_NBYTES_MLOFFYES)

Table 330. eDMA_TCD*n*_NBYTES_MLOFFYES field descriptions

Field	Description
0 SMLOE	Source minor loop offset enable Selects whether the minor loop offset is applied to the source address upon minor loop completion. 0 The minor loop offset is not applied to the SADDR. 1 The minor loop offset is applied to the SADDR.
1 DMLOE	Destination minor loop offset enable Selects whether the minor loop offset is applied to the destination address upon minor loop completion. 0 The minor loop offset is not applied to the DADDR. 1 The minor loop offset is applied to the DADDR.
2:21 MLOFF	If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes.
22:31 NBYTES	Minor byte transfer count Number of bytes to be transferred in each service request of the channel. As a channel activates, the appropriate TCD contents load into the eDMA engine, and the appropriate reads and writes perform until the minor byte transfer count has transferred. This is an indivisible operation and cannot be halted. (Although, it may be stalled by using the bandwidth control field, or via preemption.) After the minor count is exhausted, the SADDR and DADDR values are written back into the TCD memory, the major iteration count is decremented and restored to the TCD memory. If the major iteration count is completed, additional processing is performed.

24.3.28 TCD Last Source Address Adjustment (eDMA_TCD*n*_SLAST)

Address: 0x100C + *n**0x20 (*n* = 0 to 63) Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	SLAST															
Reset(1)	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	SLAST															
Reset(1)	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x

1. = Undefined at reset.

Figure 233. TCD Last Source Address Adjustment (eDMA_TCD*n*_SLAST)

Table 331. eDMA_TCD*n*_SLAST field descriptions

Field	Description
0:31 SLAST	Last source address adjustment Adjustment value added to the source address at the completion of the major iteration count. This value can be applied to restore the source address to the initial value, or adjust the address to reference the next data structure.

24.3.29 TCD Destination Address (eDMA_TCD*n*_DADDR)

See TCD Destination Address register figure and DMA_TCD*n*_DADDR field descriptions table as follows.

Address: 0x1010 + *n**0x20 (*n* = 0 to 63) Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	DADDR															
Reset(1)	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	DADDR															
Reset(1)	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x

1. x = Undefined at reset.

Figure 234. TCD Destination Address (eDMA_TCD*n*_DADDR)

Table 332. eDMA_TCD*n*_DADDR field descriptions

Field	Description
0:31 DADDR	Destination address Memory address pointing to the destination data.

24.3.30 TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled) (eDMA_TCD*n*_CITER_ELINKYES)

See TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled) register figure and DMA_TCDn_CITER_ELINKYES field descriptions table as follows.

Address: 0x1014 + *n**0x20 (*n* = 0 to 63) Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	ELINK	LINKCH							CITER							
Reset(1)	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x

1. x = Undefined at reset.

Figure 235. TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled) (eDMA_TCD*n*_CITER_ELINKYES)

Table 333. eDMA_TCD*n*_CITER_ELINKYES field descriptions

Field	Description
0 ELINK	Enable channel-to-channel linking on minor-loop complete As the channel completes the minor loop, this flag enables linking to another channel, defined by the LINKCH field. The link target channel initiates a channel service request via an internal mechanism that sets the TCD*n*_CSR[START] bit of the specified channel. If channel linking is disabled, the CITER value is extended to 15 bits in place of a link channel number. If the major loop is exhausted, this link mechanism is suppressed in favor of the MAJORELINK channel linking. **Note:** This bit must be equal to the BITER[ELINK] bit. Otherwise, a configuration error is reported. 0 The channel-to-channel linking is disabled. 1 The channel-to-channel linking is enabled.
1:6 LINKCH	Link channel number If channel-to-channel linking is enabled (ELINK = 1), then after the minor loop is exhausted, the eDMA engine initiates a channel service request to the channel defined by these six bits by setting that channel's TCD*n*_CSR[START] bit.
7:15 CITER	Current major iteration count This 9-bit (ELINK = 1) or 15-bit (ELINK = 0) count represents the current major loop count for the channel. It is decremented each time the minor loop is completed and updated in the transfer control descriptor memory. After the major iteration count is exhausted, the channel performs a number of operations (for example: final source and destination address calculations), optionally generating an interrupt to signal channel completion before reloading the CITER field from the beginning iteration count (BITER) field. **Note:** When the CITER field is initially loaded by software, it must be set to the same value as that contained in the BITER field. If the channel is configured to execute a single service request, the initial values of BITER and CITER should be 0x0001.

24.3.31 TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled) (eDMA_TCD*n*_CITER_ELINKNO)

See TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled) register figure and DMA_TCDn_CITER_ELINKNO field descriptions table as follows.

Address: 0x1014 + *n**0x20 (*n* = 0 to 63) Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	ELINK	CITER														
Reset(1)	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x

1. x = Undefined at reset.

Figure 236. TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled) (eDMA_TCD*n*_CITER_ELINKNO)

Table 334. eDMA_TCD*n*_CITER_ELINKNO field descriptions

Field	Description
0 ELINK	Enable channel-to-channel linking on minor-loop complete As the channel completes the minor loop, this flag enables linking to another channel, defined by the LINKCH field. The link target channel initiates a channel service request via an internal mechanism that sets the TCD*n*_CSR[START] bit of the specified channel. If channel linking is disabled, the CITER value is extended to 15 bits in place of a link channel number. If the major loop is exhausted, this link mechanism is suppressed in favor of the MAJORELINK channel linking. **Note:** This bit must be equal to the BITER[ELINK] bit. Otherwise, a configuration error is reported. 0 The channel-to-channel linking is disabled. 1 The channel-to-channel linking is enabled.
1:15 CITER	Current major iteration count This 9-bit (ELINK = 1) or 15-bit (ELINK = 0) count represents the current major loop count for the channel. It is decremented each time the minor loop is completed and updated in the transfer control descriptor memory. After the major iteration count is exhausted, the channel performs a number of operations (for example, final source and destination address calculations), optionally generating an interrupt to signal channel completion before reloading the CITER field from the beginning iteration count (BITER) field. **Note:** When the CITER field is initially loaded by software, it must be set to the same value as that contained in the BITER field. If the channel is configured to execute a single service request, the initial values of BITER and CITER should be 0x0001.

24.3.32 TCD Signed Destination Address Offset (eDMA_TCD*n*_DOFF)

See TCD Signed Destination Address Offset register figure and DMA_TCD*n*_DOFF field descriptions table as follows.

Address: 0x1016 + *n**0x20 (*n* = 0 to 63) Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	DOFF															
Reset(1)	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x

1. x = Undefined at reset.

Figure 237. TCD Signed Destination Address Offset (eDMA_TCD*n*_DOFF)

Table 335. eDMA_TCD*n*_DOFF field descriptions

Field	Description
0:15 DOFF	Destination address signed offset Sign-extended offset applied to the current destination address to form the next-state value as each destination write is completed.

24.3.33 TCD Last Destination Address Adjustment/Scatter Gather Address (eDMA_TCD*n*_DLASTSGA)

Address: 0x1018 + *n**0x20 (*n* = 0 to 63) Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	DLASTSGA															
Reset(1)	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	DLASTSGA															
Reset(1)	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x

1. x = Undefined at reset

Figure 238. TCD Last Destination Address Adjustment/Scatter Gather Address (eDMA_TCD*n*_DLASTSGA)

Table 336. eDMA_TCD*n*_DLASTSGA field descriptions

Field	Description

0:31
DLASTSGA
	Destination last address adjustment or the memory address for the next transfer control descriptor to be loaded into this channel (scatter/gather).
	If (TCD*n*_CSR[ESG] = 0) then
	– Adjustment value added to the destination address at the completion of the major iteration count. This value can apply to restore the destination address to the initial value or adjust the address to reference the next data structure.
	else
	– This address points to the beginning of a 0-modulo-32-byte region containing the next transfer control descriptor to be loaded into this channel. This channel reload is performed as the major iteration count completes. The scatter/gather address must be 0-modulo-32-byte, else a configuration error is reported.

24.3.34 TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled) (eDMA_TCD*n*_BITER_ELINKYES)

Address: 0x101C + *n**0x20 (*n* = 0 to 63) Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	ELINK	LINKCH							BITER							
W																
Reset(1)	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x

1. x = Undefined at reset.


Figure 239. TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled) (eDMA_TCD*n*_BITER_ELINKYES)

Table 337. eDMA_TCD*n*_BITER_ELINKYES field descriptions

Field	Description
0 ELINK	Enables channel-to-channel linking on minor loop complete As the channel completes the minor loop, this flag enables the linking to another channel, defined by BITER[LINKCH]. The link target channel initiates a channel service request via an internal mechanism that sets the TCD*n*_CSR[START] bit of the specified channel. If channel linking disables, the BITER value extends to 15 bits in place of a link channel number. If the major loop is exhausted, this link mechanism is suppressed in favor of the MAJORELINK channel linking. **Note:** When the software loads the TCD, this field must be set equal to the corresponding CITER field. Otherwise, a configuration error is reported. As the major iteration count is exhausted, the contents of this field is reloaded into the CITER field. 0 The channel-to-channel linking is disabled. 1 The channel-to-channel linking is enabled.
1:6 LINKCH	Link channel number If channel-to-channel linking is enabled (ELINK = 1), then after the minor loop is exhausted, the eDMA engine initiates a channel service request at the channel defined by these six bits by setting that channel's TCD*n*_CSR[START] bit. **Note:** When the software loads the TCD, this field must be set equal to the corresponding CITER field. Otherwise, a configuration error is reported. As the major iteration count is exhausted, the contents of this field is reloaded into the CITER field.
7:15 BITER	Starting major iteration count As the transfer control descriptor is first loaded by software, this 9-bit (ELINK = 1) or 15-bit (ELINK = 0) field must be equal to the value in the CITER field. As the major iteration count is exhausted, the contents of this field are reloaded into the CITER field. **Note:** When the software loads the TCD, this field must be set equal to the corresponding CITER field. Otherwise, a configuration error is reported. As the major iteration count is exhausted, the contents of this field is reloaded into the CITER field. If the channel is configured to execute a single service request, the initial values of BITER and CITER should be 0x0001.

24.3.35 TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled) (eDMA_TCD*n*_BITER_ELINKNO)

Address: 0x101C + *n**0x20 (*n* = 0 to 63) Access: User read/write



1. x = Undefined at reset.

Figure 240. TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled) (eDMA_TCD*n*_BITER_ELINKNO)

Table 338. eDMA_TCD*n*_BITER_ELINKNO field descriptions

Field	Description
0 ELINK	Enables channel-to-channel linking on minor loop complete As the channel completes the minor loop, this flag enables the linking to another channel, defined by BITER[LINKCH]. The link target channel initiates a channel service request via an internal mechanism that sets the TCD*n*_CSR[START] bit of the specified channel. If channel linking disables, the BITER value extends to 15 bits in place of a link channel number. If the major loop is exhausted, this link mechanism is suppressed in favor of the MAJORELINK channel linking. **Note:** When the software loads the TCD, this field must be set equal to the corresponding CITER field. Otherwise, a configuration error is reported. As the major iteration count is exhausted, the contents of this field is reloaded into the CITER field. 0 The channel-to-channel linking is disabled. 1 The channel-to-channel linking is enabled.
1:15 BITER	Starting major iteration count As the transfer control descriptor is first loaded by software, this 9-bit (ELINK = 1) or 15-bit (ELINK = 0) field must be equal to the value in the CITER field. As the major iteration count is exhausted, the contents of this field are reloaded into the CITER field. **Note:** When the software loads the TCD, this field must be set equal to the corresponding CITER field. Otherwise, a configuration error is reported. As the major iteration count is exhausted, the contents of this field is reloaded into the CITER field. If the channel is configured to execute a single service request, the initial values of BITER and CITER should be 0x0001.

24.3.36 TCD Control and Status (eDMA_TCD*n*_CSR)

See TCD Control and Status register figure and eDMA_TCD*n*_CSR field descriptions table as follows.

Address: 0x101E + *n**0x20 (*n* = 0 to 63) Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	BWC		MAJORLINKCH						DONE	ACTIVE	MAJORELINK	ESG	DREQ	INTHALF	INTMAJOR	START
Reset(1)	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x

1. x = Undefined at reset.

Figure 241. TCD Control and Status (eDMA_TCD*n*_CSR)

Table 339. eDMA_TCD*n*_CSR field descriptions

Field	Description
0:1 BWC	Bandwidth control Throttles the amount of bus bandwidth consumed by the eDMA. In general, as the eDMA processes the minor loop, it continuously generates read/write sequences until the minor count is exhausted. This field forces the eDMA to stall after the completion of each read/write access to control the bus request bandwidth seen by the crossbar switch (XBS). **Note:** If the source and destination sizes are equal, this field is ignored between the first and second transfers and after the last write of each minor loop. This behavior is a side effect of reducing start-up latency. 00 No eDMA engine stalls 01 Reserved 10 eDMA engine stalls for 4 cycles after each r/w 11 eDMA engine stalls for 8 cycles after each r/w

2:7
MAJORLINKCH
	Link channel number
	If (MAJORELINK = 0) then
	– No channel-to-channel linking (or chaining) is performed after the major loop counter is exhausted.
	else
	– After the major loop counter is exhausted, the eDMA engine initiates a channel service request at the channel defined by these six bits by setting that channel's TCD*n*_CSR[START] bit.

8 DONE	Channel done This flag indicates the eDMA has completed the major loop. The eDMA engine sets it as the CITER count reaches zero; The software clears it, or the hardware when the channel is activated. **Note:** This bit must be cleared to write the MAJORELINK or ESG bits. This bit resets to zero.
9 ACTIVE	Channel active This flag signals the channel is currently in execution. It is set when channel service begins, and the eDMA clears it as the minor loop completes or if any error condition is detected.

Table 339. eDMA_TCD*n*_CSR field descriptions (continued)

Field	Description
10 MAJORELINK	Enable channel-to-channel linking on major loop complete As the channel completes the major loop, this flag enables the linking to another channel, defined by MAJORLINKCH. The link target channel initiates a channel service request via an internal mechanism that sets the TCD*n*_CSR[START] bit of the specified channel. **Note:** To support the dynamic linking coherency model, this field is forced to zero when written to while the TCD*n*_CSR[DONE] bit is set. 0 The channel-to-channel linking is disabled. 1 The channel-to-channel linking is enabled.
11 ESG	Enable scatter/gather processing As the channel completes the major loop, this flag enables scatter/gather processing in the current channel. If enabled, the eDMA engine uses DLASTSGA as a memory pointer to a 0-modulo-32 address containing a 32-byte data structure loaded as the transfer control descriptor into the local memory. **Note:** To support the dynamic scatter/gather coherency model, this field is forced to zero when written to while the TCD*n*_CSR[DONE] bit is set. 0 The current channel's TCD is normal format. 1 The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution.
12 DREQ	Disable request {H,L} 0 The channel's ERQ bit is not affected. 1 The channel's ERQ bit is cleared when the major loop is complete.
13 INTHALF	Enable an interrupt when major counter is half complete If this flag is set, the channel generates an interrupt request by setting the appropriate bit in the INT when the current major iteration count reaches the halfway point. Specifically, the comparison performed by the eDMA engine is (CITER == (BITER >> 1)). This halfway point interrupt request is provided to support double-buffered (aka ping-pong) schemes or other types of data movement where the processor needs an early indication of the transfer's progress. **Note:** If BITER is set to 1, do not use INTHALF. Use INTMAJOR instead. 0 The half-point interrupt is disabled. 1 The half-point interrupt is enabled.
14 INTMAJOR	Enable an interrupt when major iteration count completes If this flag is set, the channel generates an interrupt request by setting the appropriate bit in the INT when the current major iteration count reaches zero. 0 The end-of-major loop interrupt is disabled 1 The end-of-major loop interrupt is enabled
15 START	Channel start If this flag is set, the channel is requesting service. The eDMA hardware automatically clears this flag after the channel begins execution. This bit resets to zero. 0 The channel is not explicitly started. 1 The channel is explicitly started via a software initiated service request.

24.4 Functional description

This section provides a description of the DMA request sources, an overview of the microarchitecture, and functional operation of the eDMA module.

24.4.1 eDMA microarchitecture

The eDMA module is partitioned into two major modules: the eDMA engine and the transfer-control descriptor local memory. Additionally, the eDMA engine is further partitioned into four submodules:

- eDMA engine
  - Address path:

    This block implements registered versions of two channel transfer control descriptors, channel x and channel y, and manages all master bus-address calculations. All the channels provide the same functionality. This structure allows data transfers associated with one channel to be preempted after the completion of a read/write sequence if a higher priority channel activation is asserted while the first channel is active. After a channel is activated, it runs until the minor loop is completed, unless preempted by a higher priority channel. This provides a mechanism (enabled by DCHPRI*n*[ECP]) where a large data move operation can be preempted to minimize the time another channel is blocked from execution.

    When any channel is selected to execute, the contents of its TCD are read from local memory and loaded into the address path channel x registers for a normal start and into channel y registers for a preemption start. After the minor loop completes execution, the address path hardware writes the new values for the TCD*n* _{SADDR, DADDR, CITER} back to local memory. If the major iteration count is exhausted, additional processing is performed, including updates to the final address pointer, reloading the TCD*n* _CITER field, and a possible fetch of the next TCD*n* from memory as part of a scatter/gather operation.
  - Data path:

    This block implements the bus master read/write datapath. It includes 32 bytes of register storage and the necessary multiplex logic to support any data alignment. The internal read data bus is the primary input, and the internal write data bus is the primary output.

    The address and data path modules directly support the two-stage pipelined internal bus. The address path module represents the first stage of the bus pipeline (address phase), while the data path module implements the second stage of the pipeline (data phase).
  - Program model/channel arbitration:

    This block implements the first section of the eDMA programming model as well as the channel arbitration logic. The programming model registers are connected to the internal peripheral bus (not shown). The eDMA peripheral request inputs and interrupt request outputs are also connected to this block (via control logic).
  - Control:

    This block provides all the control functions for the eDMA engine. For data transfers where the source and destination sizes are equal, the eDMA engine performs a series of source read/destination write operations until the number of bytes specified in the minor loop byte count has moved. For descriptors where the sizes are not equal, multiple accesses of the smaller size data are required for each reference of the larger size. As an example, if the source size references 16-

bit data and the destination is 32-bit data, two reads are performed, then one 32-bit write.

- Transfer control descriptor memory
  - Memory controller:

    This logic implements the dual-ported controller, managing accesses from the eDMA engine as well as references from the internal peripheral bus.


    As noted earlier, in the event of simultaneous accesses, the eDMA engine is given priority and the peripheral transaction is stalled.
  - Memory array:

    TCD storage is implemented using a single-port, synchronous RAM array.

24.4.2 eDMA basic data flow


The basic flow of a data transfer can be partitioned into three segments. As shown in *Figure 242*, the first segment involves the channel activation. In the diagram, this example uses the assertion of the eDMA peripheral request signal to request service for channel *n*. Channel activation via software and the TCD*n*_CSR[START] bit follows the same basic flow as peripheral requests. The eDMA request input signal is registered internally and then routed through the eDMA engine: first through the control module, then into the program model and channel arbitration. In the next cycle, channel arbitration is performed, using the fixed-priority or round-robin algorithm. After arbitration is complete, the activated channel number is sent through the address path and converted into the address to access the local memory for TCD*n*. Next, the TCD memory is accessed and the descriptor read from the local memory and loaded into the eDMA engine address path channel x or y registers. The TCD memory is 64-bit wide to minimize the time needed to fetch the activated channel descriptor and load it into the address path channel x or y registers.

Figure 242. DMA operation, part 1




In the second part of the basic data flow as shown in *Figure 243* the modules associated with the data transfer (address path, data path, and control) sequence through source reads and destination writes to perform the actual data movement. The source reads are initiated and the fetched data is temporarily stored in the data path block until it is gated onto the internal bus during the destination write. This source read/destination write processing continues until the minor byte count has transferred.

Figure 243. DMA operation, part 2



After the minor byte count has moved, the final phase of the basic data flow is performed. In this segment, the address path logic performs updates to certain fields in the appropriate TCD, for example, SADDR, DADDR, and CITER. If the major iteration count is exhausted, additional operations are performed. These include the final address adjustments and reloading of the BITER field into the CITER. Assertion of an optional interrupt request also occurs at this time, as a possible fetch of a new TCD from memory does using the scatter/gather address pointer included in the descriptor. The updates to the TCD memory and the assertion of an interrupt request are shown in *Figure 244*.

Figure 244. DMA operation, part 3



24.4.3 Error reporting and handling

Channel errors are reported in the ES register and can be caused by:

- A configuration error (an illegal setting in the transfer-control descriptor or an illegal priority register setting in Fixed Arbitration mode),
- An uncorrectable ECC error, or
- An error termination to a bus master read or write cycle.

A configuration error is reported when the starting source or destination address, source or destination offsets, minor loop byte count, or the transfer size represent an inconsistent state. Each of these possible causes is detailed in the list below:

- The addresses and offsets must be aligned on 0-modulo-transfer-size boundaries.
- The minor loop byte count must be a multiple of the source and destination transfer sizes.
- All source reads and destination writes must be configured to the natural boundary of the programmed transfer size, respectively.
- In Fixed Arbitration mode, a configuration error is caused by any two channel priorities being equal within a group, or any group priority levels being equal among the groups.

All channel priority levels within a group must be unique and all group priority levels among the groups must be unique when Fixed Arbitration mode is enabled.

- If a scatter/gather operation is enabled upon channel completion, a configuration error is reported if the scatter/gather address (DLAST_SGA) is not aligned on a 32-byte boundary.
- If minor loop channel linking is enabled upon channel completion, a configuration error is reported when the link is attempted if the TCD*n*_CITER[E_LINK] bit does not equal the TCD*n*_BITER[E_LINK] bit.

If enabled, all configuration error conditions, except the scatter/gather and minor-loop link errors, report as the channel activates and asserts an error interrupt request. A scatter/gather configuration error is reported when the scatter/gather operation begins at major loop completion when properly enabled. A minor loop channel link configuration error is reported when the link operation is serviced at minor loop completion.

If a system bus read or write is terminated with an error, the data transfer is stopped and the appropriate bus error flag set. In this case, the state of the channel's transfer control descriptor is updated by the eDMA engine with the current source address, destination address, and current iteration count at the point of the fault. When a system-bus error occurs, the channel terminates after the read or write transaction (which is already pipelined after errant access) has completed. If a bus error occurs on the last read prior to beginning the write sequence, the write executes using the data captured during the bus error. If a bus error occurs on the last write prior to switching to the next read sequence, the read sequence executes before the channel terminates due to the destination bus error.

If an uncorrectable ECC error occurs during a peripheral bus access, the access is terminated with a bus error. The occurrence of an uncorrectable ECC error during an eDMA engine read causes the eDMA engine to stop the active channel immediately. The ECC error and channel number are recorded in the eDMA's Error Status register.

A transfer may be canceled by software with the CR[CX] bit. When a cancel transfer request is recognized, the DMA engine stops processing the channel. The current read-write sequence is allowed to finish. If the cancel occurs on the last read-write sequence of a major or minor loop, the cancel request is discarded and the channel retires normally.

The error cancel transfer is the same as a cancel transfer except the ES register is updated with the canceled channel number and ECX is set. The TCD of a canceled channel contains the source and destination addresses of the last transfer saved in the TCD. If the channel needs to be restarted, you must re-initialize the TCD since the aforementioned fields no longer represent the original parameters. When a transfer is canceled by the error cancel transfer mechanism, the channel number is loaded into DMA_ES[ERRCHN] and ECX and VLD are set. In addition, an error interrupt may be generated if enabled.

The occurrence of any error causes the eDMA engine to stop the active channel immediately, and the appropriate channel bit in the eDMA error register is asserted. At the same time, the details of the error condition are loaded into the ES register. The major loop complete indicators, setting the transfer control descriptor DONE flag and the possible assertion of an interrupt request, are not affected when an error is detected. After the error status has been updated, the eDMA engine continues operating by servicing the next appropriate channel. A channel that experiences an error condition is not automatically disabled. If a channel is terminated by an error and then issues another service request before the error is fixed, that channel executes and terminates with the same error condition.

24.4.4 Channel preemption

Channel preemption is enabled on a per-channel basis by setting the DCHPRI*n*[ECP] bit. Channel preemption allows the executing channel's data transfers to temporarily suspend in favor of starting a higher priority channel. After the preempting channel has completed all its minor loop data transfers, the preempted channel is restored and resumes execution. After the restored channel completes one read/write sequence, it is again eligible for preemption. If any higher priority channel is requesting service, the restored channel is suspended and the higher priority channel is serviced. Nested preemption (attempting to preempt a preempting channel) is not supported. After a preempting channel begins execution, it cannot be preempted. Preemption is available only when fixed arbitration is selected for both group and channel arbitration modes.

A channel's ability to preempt another channel can be disabled by setting DCHPRI*n*[DPA]. When a channel's preempt ability is disabled, that channel cannot suspend a lower priority channel's data transfer; regardless of the lower priority channel's ECP setting. This allows for a pool of low-priority, large data-moving channels to be defined. These low-priority channels can be configured so that they do not preempt each other, thus preventing a low-priority channel from consuming the preempt slot normally available to a true, high-priority channel.

24.4.5 eDMA performance

This section addresses the performance of the eDMA module, focusing on two separate metrics. In the traditional data movement context, performance is best expressed as the peak data transfer rates achieved using the eDMA. In most implementations, this transfer rate is limited by the speed of the source and destination address spaces. In a second context where device-paced movement of single data values to/from peripherals is dominant, a measure of the requests that can be serviced in a fixed time is a more interesting metric. In this environment, the speed of the source and destination address spaces remains important, but the microarchitecture of the eDMA also factors significantly into the resulting metric.

The peak transfer rates for several different source and destination transfers are shown in *Table 340* and *Table 341*. The following assumptions apply to those tables:

- Internal SRAM can be accessed with zero wait states when viewed from the system bus data phase.
- All internal peripheral bus reads require one wait-state, and internal peripheral bus writes one wait-state, again viewed from the system bus data phase.
- All internal peripheral bus accesses are 32 bits in size.
- All internal SRAM accesses are 64 bits in size.

Table 340 presents a peak transfer rate comparison, measured in megabytes per second.

Table 340. eDMA peak transfer rates (Mbyte/s)

System speed, width	From internal SRAM to internal SRAM	From 32-bit internal peripheral bus to internal SRAM	From internal SRAM to 32-bit internal peripheral bus
100 MHz, 64 bits	400.0	160.0	160.0
150 MHz, 64 bits	600.0	240.0	240.0
200 MHz, 64 bits	800.0	320.0	320.0

The second performance metric is a measure of the number of DMA requests that can be serviced in a given amount of time. For this metric, it is assumed the peripheral request causes the channel to move a single internal peripheral bus-mapped operand to/from internal SRAM. The same timing assumptions used in the previous example apply to this calculation. In particular, this metric also reflects the time required to activate the channel. The eDMA design supports the following hardware service request sequence:

- Cycle 1: eDMA peripheral request is asserted.
- Cycle 2: The eDMA peripheral request is registered locally in the eDMA module and qualified. (TCD*n* _CSR[START] bit initiated requests start at this point with the registering of the user write to TCD*n* Word 7).
- Cycle 3: Channel arbitration begins.
- Cycle 4: Channel arbitration completes. The transfer control descriptor local memory read is initiated.
- Cycles 5–6: The first two parts of the activated channel's TCD is read from the local memory. The memory width to the eDMA engine is 64 bits, so the entire descriptor can be accessed in four cycles.
- Cycle 7: The first system bus read cycle is initiated, as the third part of the channel's TCD is read from the local memory. Depending on the state of the crossbar switch, arbitration at the system bus may insert an additional cycle of delay here.
- Cycles 8 to $x^{(j)}$: The last part of the TCD is read in. This cycle represents the first data phase for the read, and the address phase for the destination write.

  The exact timing from this point is a function of the transfer size and response times for the channel's read and write accesses. In this case of two internal peripheral bus reads and a single 64-bit internal SRAM write, the combined data phase time is five cycles. For a single SRAM read and two 64-bit internal peripheral bus writes, the combined data phase time is five cycles.
- Cycle $x^{(j)}$ + 1: This cycle represents the data phase of the last destination write.
- Cycle $x^{(j)}$ + 2: The eDMA engine completes the execution of the inner minor loop and prepares to write back the required TCD*n* fields into the local memory. The TCD*n* Word 7 is read and checked for channel linking or scatter/gather requests.
- Cycle $x^{(j)}$ + 3: The appropriate fields in the first part of the TCD*n* are written back into the local memory.
- Cycle $x^{(j)}$ + 4: The fields in the second part of the TCD*n* are written back into the local memory. This cycle coincides with the next channel arbitration cycle start.
- Cycle $x^{(j)}$ + 5: The next channel to be activated performs the read of the first part of its TCD from the local memory. This is equivalent to Cycle 4 for the first channel's service request.

Assuming zero wait states on the system bus, DMA requests can be processed every nine cycles. Assuming an average of the access times associated with internal peripheral bus-to-SRAM (three cycles) and SRAM-to-internal peripheral bus (three cycles), DMA requests can be processed every 10 cycles (4 + (3 + 3)/2 + 3). This is the time from Cycle 4 to Cycle *x* + 5. The resulting peak request rate, as a function of the system frequency, is shown in *Table 341*. This metric represents millions of requests per second. A single read/write operation with same transfer size for the source and destination is assumed.

j. "*x*" represents an undefined cycle value dependent on transfer sizes and response times for the channel's read and write accesses.

Table 341. eDMA peak request rate (MReq/s)

System frequency (MHz)	Request rate	
	zero wait states	with wait states
100.0	11.1	10.0
150.0	16.6	15.0
200.0	22.2	20.0

A general formula to compute the peak request rate (with overlapping requests) is:

Equation 1 PEAKreq = freq / [entry + (1 + read_ws) + (1 + write_ws) + exit]

where:

- PEAKreq = peak request rate
- freq = system frequency
- entry = channel startup (4 cycles)
- read_ws = wait states seen during the system bus read data phase
- write_ws = wait states seen during the system bus write data phase
- exit = channel shutdown (3 cycles)

For example: consider a system with the following characteristics:

- Internal SRAM can be accessed with zero wait states when viewed from the system bus data phase.
- All internal peripheral bus reads require one wait state, and internal peripheral bus writes one wait-state, again viewed from the system bus data phase.
- System operates at 150 MHz.

For an SRAM to internal peripheral bus transfer,

Equation 2 PEAKreq = 150 MHz / [4 + (1 + 0) + (1 + 1) + 3] cycles = 15.0 Mreq/s

For an internal peripheral bus-to-SRAM transfer,

Equation 3 PEAKreq = 150 MHz / [4 + (1 + 1) + (1 + 0) + 3] cycles = 15.0 Mreq/s

The minimum number of cycles to perform a single read/write, with zero wait states on the system bus, from a cold start (where no channel is executing and the eDMA is idle):

- 11 cycles for a software (TCD*n*_CSR[START] bit) request
- 12 cycles for a hardware (eDMA peripheral request signal) request

Two cycles account for the arbitration pipeline and one extra cycle on the hardware request resulting from the internal registering of the eDMA peripheral request signals. For the peak request rate calculations above, the arbitration and request registering are absorbed in or overlap the previous executing channel.

When channel linking or scatter/gather is enabled, a two cycle delay is imposed on the next channel selection and startup. This allows the link channel or the scatter/gather channel to be eligible and considered in the arbitration pool for next channel selection.

24.5 Initialization/application information

The following sections discuss initialization of the eDMA and programming considerations.

24.5.1 eDMA initialization

A typical initialization of the eDMA has the following sequence:

1. Write the CR register if a configuration other than the default is desired.
2. Write the channel priority levels into the DCHPRI*n* registers if a configuration other than the default is desired.
3. Enable error interrupts in the EEI registers if so desired.
4. Write the 32-byte TCD for each channel that may request service.
5. Enable any hardware service requests via the ERQ register.
6. Request channel service by software (setting the TCD*n*_CSR[START] bit) or hardware (slave device asserting its eDMA peripheral request signal).

After any channel requests service, a channel is selected for execution based on the arbitration and priority levels written into the programmer's model. The eDMA engine reads the entire TCD, including the TCD control and status fields (shown in *Table 342*) for the selected channel into its internal address path module. As the TCD is read, the first transfer is initiated on the internal bus unless a configuration error is detected. Transfers from the source (as defined by the source address, TCD*n*_SADDR) to the destination (as defined by the destination address, TCD*n*_DADDR) continue until the specified number of bytes (TCD*n*_NBYTES) are transferred. When the transfer is complete, the eDMA engine's local TCD*n*_SADDR, TCD*n*_DADDR, and TCD*n*_CITER are written back to the main TCD memory and any minor loop channel linking is performed, if enabled. If the major loop is exhausted, further post processing executes (interrupts, major loop channel linking, and scatter/gather operations) if enabled.

Table 342. TCD control and status fields

TCD*n*_CSR field name	Description
START	Control bit to start channel explicitly when using a software initiated DMA service (automatically cleared by hardware)
ACTIVE	Status bit indicating the channel is currently in execution
DONE	Status bit indicating major loop completion (cleared by software when using a software initiated DMA service)
D_REQ	Control bit to disable DMA request at end of major loop completion when using a hardware initiated DMA service
BWC	Control bits for throttling bandwidth control of a channel
E_SG	Control bit to enable scatter-gather feature
INT_HALF	Control bit to enable interrupt when major loop is half complete
INT_MAJ	Control bit to enable interrupt when major loop completes

Figure 245 shows how each DMA request initiates one minor-loop transfer (iteration) without CPU intervention. DMA arbitration can occur after each minor loop, and one level of

minor loop DMA preemption is allowed. The number of minor loops in a major loop is specified by the beginning iteration count (BITER).

Figure 245. Example of multiple loop iterations





Figure 246 lists the memory array terms and how the TCD settings interrelate.

Figure 246. Memory array terms



24.5.2 DMA programming errors

The eDMA performs various tests on the transfer control descriptor to verify consistency in the descriptor data. Most programming errors are reported on a per-channel basis with the exception of two errors: the group priority error (ES[GPE]) and the channel priority error (ES[CPE]).

For all error types other than group or channel priority errors, the channel number causing the error is recorded in the ES register. If the error source is not removed before the next activation of the problem channel, the error is detected and recorded again.

Channel priority errors are identified within a group once that group has been selected as the active group. For example:

1. The eDMA is configured for fixed-group and fixed-channel arbitration modes.
2. Group 3 is the highest priority and all channels are unique in that group.
3. Group 2 is the next highest priority and has two channels with the same priority level.
4. If Group 3 has any service requests, those requests will be executed.
5. Once all of Group 3 requests have completed, Group 2 will be the next active group.
6. If Group 2 has a service request, then an undefined channel in Group 2 will be selected and a channel priority error will occur.
7. This repeats until all of the Group 2 requests have been removed or a higher priority Group 3 request comes in.

In this sequence, for item 2, the eDMA Acknowledge lines will assert only if the selected channel is requesting service via the eDMA peripheral request signal. If interrupts are enabled for all channels, the user will get an error interrupt, but the channel number for the ERR register and the error interrupt request line may be wrong because they reflect the

selected channel. A group priority error is global and any request in any group will cause a group priority error.

If priority levels are not unique, when any channel requests service, a channel priority error is reported. The highest (channel/group) priority with an active request is selected, but the lowest numbered (channel/group) with that priority is selected by arbitration and executed by the eDMA engine. The hardware service request handshake signals, error interrupts, and error reporting is associated with the selected channel.

24.5.3 DMA Arbitration mode considerations

This section discusses arbitration considerations for the eDMA.

24.5.3.1 Fixed-group arbitration, fixed-channel arbitration

In this mode, the channel service request from the highest priority channel in the highest priority group is selected to execute. If the eDMA is programmed so the channels within one group use “fixed” priorities, and that group is assigned the highest “fixed” priority of all groups, it is possible for that group to take all the bandwidth of the eDMA controller—that is, no other groups will be serviced if there is always at least one DMA request pending on a channel in the highest priority group when the controller arbitrates the next DMA request. The advantage of this scenario is that latency can be small for channels that need to be serviced quickly. Preemption is available in this scenario only.

24.5.3.2 Round-robin group arbitration, fixed-channel arbitration

The occurrence of one or more DMA requests from one or more groups, the channel with the highest priority from a specific group will be serviced first. Groups are serviced starting with the highest group number with a service request and rotating through to the lowest group number containing a service request.

Once the channel request is serviced, the group round-robin algorithm will select the highest pending request from the next group in the round-robin sequence. Servicing continues round-robin, always servicing the highest priority channel in the next group in the sequence, or just skipping a group if it has no pending requests.

If a channel requests service at a rate that equals or exceeds the round-robin service rate, then that channel will always be serviced before lower priority channels in the same group, and thus the lower priority channels will never be serviced. The advantage of this scenario is that no one group will consume all the eDMA bandwidth. The highest priority channel selection latency is potentially greater than fixed/fixed arbitration. Excessive request rates on high priority channels could prevent the servicing of lower priority channels in the same group.

24.5.3.3 Round-robin group arbitration, round-robin channel arbitration

Groups will be serviced as described in *Section 24.5.3.2: Round-robin group arbitration, fixed-channel arbitration*, but this time channels will be serviced in channel number order. Only one channel is serviced from each requesting group for each round-robin pass through the groups.

Within each group, channels are serviced starting with the highest channel number and rotating through to the lowest channel number without regard to channel priority levels.

Because channels are serviced in round-robin manner, any channel that generates DMA requests faster than a combination of the group round-robin service rate and the channel

service rate for its group will not prevent the servicing of other channels in its group. Any DMA requests that are not serviced are simply lost, but at least one channel will be serviced.

This scenario ensures that all channels will be guaranteed service at some point, regardless of the request rates. However, the potential latency could be quite high. All channels are treated equally. Priority levels are not used in round-robin/round-robin mode.

24.5.3.4 Fixed-group arbitration, round-robin channel arbitration

The highest priority group with a request will be serviced. Lower priority groups will be serviced if no pending requests exist in the higher priority groups.

Within each group, channels are serviced starting with the highest channel number and rotating through to the lowest channel number without regard to the channel priority levels assigned within the group.

This scenario could cause the same bandwidth consumption problem as indicated in *Section 24.5.3.1: Fixed-group arbitration, fixed-channel arbitration* but all the channels in the highest priority group will get serviced. Service latency will be short on the highest priority group, but could potentially get much longer as the group priority decreases.

24.5.4 DMA transfer

This section discusses how to perform DMA transfers with the eDMA.

24.5.4.1 Single request

To perform a simple transfer of *n* bytes of data with one activation, set the major loop to one (TCD*n*_CITER = TCD*n*_BITER = 1). The data transfer begins after the channel service request is acknowledged and the channel is selected to execute. After the transfer is complete, the TCD*n*_CSR[DONE] bit is set and an interrupt generates if properly enabled.

For example, the following TCD entry is configured to transfer 16 bytes of data. The eDMA is programmed for one iteration of the major loop, transferring 16 bytes per iteration. The source memory has a byte wide memory port located at 0x1000. The destination memory has a 32-bit-wide port located at 0x2000. The address offsets are programmed in increments to match the transfer size: one byte for the source and four bytes for the destination. The final source and destination addresses are adjusted to return to their beginning values.

```
TCDn_CITER = TCDn_BITER = 1
TCDn_NBYTES = 16
TCDn_SADDR = 0x1000
TCDn_SOFF = 1
TCDn_ATTR[SSIZE] = 0
TCDn_SLAST = -16
TCDn_DADDR = 0x2000
TCDn_DOFF = 4
TCDn_ATTR[DSIZE] = 2
TCDn_DLAST_SGA= -16
TCDn_CSR[INT_MAJ] = 1
TCDn_CSR[START] = 1 (Should be written last after all other fields have
 been initialized)
All other TCDn fields = 0
```

This generates the following event sequence:

1. User write to the TCD*n*_CSR[START] bit requests channel service.
2. The channel is selected by arbitration for servicing.
3. eDMA engine writes: TCD*n*_CSR[DONE] = 0, TCD*n*_CSR[START] = 0, TCD*n*_CSR[ACTIVE] = 1.
4. eDMA engine reads: channel TCD data from local memory to internal register file.
5. The source-to-destination transfers are executed as follows:
   a) Read byte from location 0x1000, read byte from location 0x1001, read byte from 0x1002, read byte from 0x1003.
   b) Write 32 bits to location 0x2000 → first iteration of the minor loop.
   c) Read byte from location 0x1004, read byte from location 0x1005, read byte from 0x1006, read byte from 0x1007.
   d) Write 32 bits to location 0x2004 → second iteration of the minor loop.
   e) Read byte from location 0x1008, read byte from location 0x1009, read byte from 0x100A, read byte from 0x100B.
   f) Write 32 bits to location 0x2008 → third iteration of the minor loop.
   g) Read byte from location 0x100C, read byte from location 0x100D, read byte from 0x100E, read byte from 0x100F.
   h) Write 32 bits to location 0x200C → last iteration of the minor loop → major loop complete.
6. The eDMA engine writes: TCD*n*_SADDR = 0x1000, TCD*n*_DADDR = 0x2000, TCD*n*_CITER = 1 (TCD*n*_BITER).
7. The eDMA engine writes: TCD*n*_CSR[ACTIVE] = 0, TCD*n*_CSR[DONE] = 1, INT[*n*] = 1.
8. The channel retires and the eDMA goes idle or services the next channel.

24.5.4.2 Multiple requests

Besides transferring 32 bytes via two hardware requests, the next example is the same as the previous one. The only fields that change are the major loop iteration count and the final address offsets. The eDMA is programmed for two iterations of the major loop transferring 16 bytes per iteration. After the channel's hardware requests are enabled in the ERQ register, the slave device initiates channel service requests.

```
TCDn_CITER = TCDn_BITER = 2
TCDn_SLAST = -32
TCDn_DLAST_SGA = -32
```

This would generate the following sequence of events:

1. First hardware (eDMA peripheral) request for channel service.
2. The channel is selected by arbitration for servicing.
3. eDMA engine writes: TCD*n*_CSR[DONE] = 0, TCD*n*_CSR[START] = 0, TCD*n*_CSR[ACTIVE] = 1.
4. eDMA engine reads: channel TCD*n* data from local memory to internal register file.
5. The source to destination transfers are executed as follows:
   a) Read byte from location 0x1000, read byte from location 0x1001, read byte from 0x1002, read byte from 0x1003.
   b) Write 32 bits to location 0x2000 → first iteration of the minor loop.

c) Read byte from location 0x1004, read byte from location 0x1005, read byte from 0x1006, read byte from 0x1007.
d) Write 32 bits to location 0x2004 → second iteration of the minor loop.
e) Read byte from location 0x1008, read byte from location 0x1009, read byte from 0x100A, read byte from 0x100B.
f) Write 32 bits to location 0x2008 → third iteration of the minor loop.
g) Read byte from location 0x100C, read byte from location 0x100D, read byte from 0x100E, read byte from 0x100F.
h) Write 32 bits to location 0x200C → last iteration of the minor loop.

6. eDMA engine writes: TCD*n*_SADDR = 0x1010, TCD*n*_DADDR = 0x2010, TCD*n*_CITER = 1.
7. eDMA engine writes: TCD*n*_CSR[ACTIVE] = 0.
8. The channel retires → one iteration of the major loop. The eDMA goes idle or services the next channel.
9. Second hardware (eDMA peripheral) requests channel service.
10. The channel is selected by arbitration for servicing.
11. eDMA engine writes: TCD*n*_CSR[DONE] = 0, TCD*n*_CSR[START] = 0, TCD*n*_CSR[ACTIVE] = 1.
12. eDMA engine reads: channel TCD data from local memory to internal register file.
13. The source to destination transfers are executed as follows:
    a) Read byte from location 0x1010, read byte from location 0x1011, read byte from 0x1012, read byte from 0x1013.
    b) Write 32 bits to location 0x2010 → first iteration of the minor loop.
    c) Read byte from location 0x1014, read byte from location 0x1015, read byte from 0x1016, read byte from 0x1017.
    d) Write 32 bits to location 0x2014 → second iteration of the minor loop.
    e) Read byte from location 0x1018, read byte from location 0x1019, read byte from 0x101A, read byte from 0x101B.
    f) Write 32 bits to location 0x2018 → third iteration of the minor loop.
    g) Read byte from location 0x101C, read byte from location 0x101D, read byte from 0x101E, read byte from 0x101F.
    h) Write 32 bits to location 0x201C → last iteration of the minor loop → major loop complete.
14. eDMA engine writes: TCD*n*_SADDR = 0x1000, TCD*n*_DADDR = 0x2000, TCD*n*_CITER = 2(TCD*n*_BITER).
15. eDMA engine writes: TCD*n*_CSR[ACTIVE] = 0, TCD*n*_CSR[DONE] = 1, INT[*n*] = 1.
16. The channel retires → major loop complete. The eDMA goes idle or services the next channel.

24.5.4.3 Modulo feature

The modulo feature of the eDMA provides the ability to implement a circular data queue in which the size of the queue is a power of 2. MOD is a 5-bit field for the source and destination in the TCD, and it specifies which lower address bits increment from their original value after the address + offset calculation. All upper address bits remain the same as in the original value. A setting of 0 for this field disables the modulo feature.

Table 343 shows how the transfer addresses are specified based on the setting of the MOD field. Here a circular buffer is created where the address wraps to the original value while the 28 upper address bits (0x1234567x) retain their original value. In this example the source address is set to 0x12345670, the offset is set to 4 bytes, and the MOD field is set to 4, allowing for a 16-byte size queue.

Table 343. Modulo feature example

Transfer number	Address
1	0x12345670
2	0x12345674
3	0x12345678
4	0x1234567C
5	0x12345670
6	0x12345674

24.5.5 eDMA TCD*n* status monitoring

This section discusses how to monitor eDMA status.

24.5.5.1 Minor loop complete

There are two methods to test for minor loop completion when using software initiated service requests. The first is to read the TCD*n*_CITER field and test for a change. Another method may be extracted from the sequence shown below. The second method is to test the TCD*n*_CSR[START] bit and the TCD*n*_CSR[ACTIVE] bit. The minor-loop-complete condition is indicated by both bits reading zero after the TCD*n*_CSR[START] was set. Polling the TCD*n*_CSR[ACTIVE] bit may be inconclusive, because the active status may be missed if the channel execution is short in duration.

The TCD status bits execute a sequence for a software activated channel as shown in *Table 344*.

Table 344. TCD status sequence – software activated channel

Step	TCD*n*_CSR bits			State
	START	ACTIVE	DONE	
1	1	0	0	Channel service request via software
2	0	1	0	Channel is executing
3a	0	0	0	Channel has completed the minor loop and is idle
3b	0	0	1	Channel has completed the major loop and is idle

The best method to test for minor-loop completion when using hardware (peripheral) initiated service requests is to read the TCD*n*_CITER field and test for a change. The hardware request and acknowledge handshake signals are not visible in the programmer's model.

The TCD status bits execute a sequence for a hardware-activated channel as shown in *Table 345*.

Table 345. TCD status sequence – hardware activated channel

Step	TCD*n*_CSR bits			State
	START	ACTIVE	DONE	
1	0	0	0	Channel service request via hardware (peripheral request asserted)
2	0	1	0	Channel is executing
3a	0	0	0	Channel has completed the minor loop and is idle
3b	0	0	1	Channel has completed the major loop and is idle

For both activation types, the major-loop-complete status is explicitly indicated via the TCD*n*_CSR[DONE] bit. The TCD*n*_CSR[START] bit is cleared automatically when the channel begins execution regardless of how the channel activates.

24.5.5.2 Active channel TCD*n* reads

The eDMA reads back the true TCD*n*_SADDR, TCD*n*_DADDR, and TCD*n*_NBYTES values if read while a channel executes. The true values of the SADDR, DADDR, and NBYTES are the values the eDMA engine currently uses in its internal register file and not the values in the TCD local memory for that channel. The addresses (SADDR and DADDR) and NBYTES (decrements to zero as the transfer progresses) can give an indication of the progress of the transfer. All other values are read back from the TCD local memory.

24.5.5.3 Preemption status

Preemption is available only when fixed arbitration is selected for both group and channel arbitration modes. A preemptive situation is one in which a preempt-enabled channel runs and a higher priority request becomes active. When the eDMA engine is not operating in Fixed-Group, Fixed-Channel Arbitration mode, the determination of the actively running relative priority outstanding requests become undefined. Channel and group priorities are treated as equal (constantly rotating) when Round-Robin Arbitration mode is selected.

The TCD*n*_CSR[ACTIVE] bit for the preempted channel remains asserted throughout the preemption. The preempted channel is temporarily suspended while the preempting channel executes one major loop iteration. If two TCD*n*_CSR[ACTIVE] bits are set simultaneously in the global TCD map, a higher priority channel is actively preempting a lower priority channel.

24.5.6 Channel linking

Channel linking (or chaining) is a mechanism where one channel sets the TCD*n*_CSR[START] bit of another channel (or itself), therefore initiating a service request for that channel. When properly enabled, the EDMA engine automatically performs this operation at the major or minor loop completion.

The minor loop channel linking occurs at the completion of the minor loop (or one iteration of the major loop). The TCD*n*_CITER[E_LINK] field determines whether a minor loop link is requested. When enabled, the channel link is made after each iteration of the major loop

except for the last. When the major loop is exhausted, only the major loop channel link fields are used to determine if a channel link should be made. For example, the initial fields of:

```
TCDn_CITER[E_LINK] = 1
TCDn_CITER[LINKCH] = 0xC
TCDn_CITER[CITER] value = 0x4
TCDn_CSR[MAJOR_E_LINK] = 1
TCDn_CSR[MAJOR_LINKCH] = 0x7
```

executes as:

1. Minor loop done → set TCD12_CSR[START] bit
2. Minor loop done → set TCD12_CSR[START] bit
3. Minor loop done → set TCD12_CSR[START] bit
4. Minor loop done, major loop done → set TCD7_CSR[START] bit

When minor loop linking is enabled (TCD*n*_CITER[E_LINK] = 1), the TCD*n*_CITER[CITER] field uses a 9-bit vector to form the current iteration count. When minor loop linking is disabled (TCD*n*_CITER[E_LINK] = 0), the TCD*n*_CITER[CITER] field uses a 15-bit vector to form the current iteration count. The bits associated with the TCD*n*_CITER[LINKCH] field are concatenated onto the CITER value to increase the range of the CITER.

Note: The TCDn_CITER[E_LINK] bit and the TCDn_BITER[E_LINK] bit must equal or a configuration error is reported. The CITER and BITER vector widths must be equal to calculate the major loop, half-way done interrupt point.

Table 346 summarizes how a DMA channel can link to another DMA channel (that is, how it can use another channel's TCD) at the end of a loop.

Table 346. Channel linking parameters

Desired link behavior	TCD control field name	Description
Link at end of minor loop	CITER[E_LINK]	Enable channel-to-channel linking on minor loop completion (current iteration)
	CITER[LINKCH] Link channel number when linking at end of minor loop (current iteration)	
Link at end of major loop	CSR[MAJOR_E_LINK]	Enable channel-to-channel linking on major loop completion
	CSR[MAJOR_LINKCH] Link channel number when linking at end of major loop	

24.5.7 Dynamic programming

24.5.7.1 The following sections describe dynamic programming.

24.5.7.2 Dynamic priority changing

The following two options are recommended for dynamically changing channel priority levels:

1. Switch to Round-Robin Channel Arbitration mode, change the channel priorities, then switch back to Fixed Arbitration mode.
2. Disable all the channels within a group, then change the channel priorities within that group only, then enable the appropriate channels.

The following two options are available for dynamically changing group priority levels:

1. Switch to Round-Robin Group Arbitration mode, change the group priorities, then switch back to Fixed Arbitration mode.
2. Disable all channels, change the group priorities, then enable the appropriate channels.

24.5.7.3 Dynamic channel linking

Dynamic channel linking is the process of setting the TCD.major.e_link bit during channel execution. This bit is read from the TCD local memory at the end of channel execution, thus allowing the user to enable the feature during channel execution.

Because the user is allowed to change the configuration during execution, a coherency model is needed. Consider the scenario where the user attempts to execute a dynamic channel link by enabling the TCD.major.e_link bit at the same time the eDMA engine is retiring the channel. The TCD.major.e_link would be set in the programmer's model, but it would be unclear whether the actual link was made before the channel retired.

The coherency model in *Table 347* is recommended when executing a dynamic channel link request.

Table 347. Coherency model for a dynamic channel link request

Step	Action
1	Write 1b to the TCD.major.e_link bit.
2	Read back the TCD.major.e_link bit.
3	Test the TCD.major.e_link request status: – If TCD.major.e_link = 1b, the dynamic link attempt was successful. – If TCD.major.e_link = 0b, the attempted dynamic link did not succeed (the channel was already retiring).

For this request, the TCD local memory controller forces the TCD.major.e_link bit to zero on any writes to a channel's TCD.word7 after that channel's TCD.done bit is set, indicating the major loop is complete.

Note: The user must clear the TCD.done bit before writing the TCD.major.e_link bit. The TCD.done bit is cleared automatically by the eDMA engine after a channel begins execution.

24.5.7.4 Dynamic scatter/gather

Dynamic scatter/gather is the process of setting the TCD.e_sg bit during channel execution. This bit is read from the TCD local memory at the end of channel execution, thus allowing the user to enable the feature during channel execution.

Because the user is allowed to change the configuration during execution, a coherency model is needed. Consider the scenario where the user attempts to execute a dynamic scatter/gather operation by enabling the TCD.e_sg bit at the same time the eDMA engine is

retiring the channel. The TCD.e_sg would be set in the programmer's model, but it would be unclear whether the actual scatter/gather request was honored before the channel retired.

Two methods for this coherency model are shown in the following subsections. Method 1 has the advantage of reading the major.linkch field and the e_sg bit with a single read. For both dynamic channel linking and scatter/gather requests, the TCD local memory controller forces the TCD.major.e_link and TCD.e_sg bits to zero on any writes to a channel's TCD.word7 if that channel's TCD.done bit is set indicating the major loop is complete.

Note: The user must clear the TCD.done bit before writing the TCD.major.e_link or TCD.e_sg bits. The TCD.done bit is cleared automatically by the eDMA engine after a channel begins execution.

24.5.7.4.1 Method 1 (channel not using major loop channel linking)

For a channel not using major loop channel linking, the coherency model in *Table 348* may be used for a dynamic scatter/gather request.

When the TCD.major.e_link bit is zero, the TCD.major.linkch field is not used by the eDMA. In this case, the TCD.major.linkch bits may be used for other purposes. This method uses the TCD.major.linkch field as a TCD identification (ID).

Table 348. Coherency model for method 1

Step	Action
1	When the descriptors are built, write a unique TCD ID in the TCD.major.linkch field for each TCD associated with a channel using dynamic scatter/gather.
2	Write 1b to theTCD.d_req bit. *Note: Should a dynamic scatter/gather attempt fail, setting the d_req bit will prevent a future hardware activation of this channel. This stops the channel from executing with a destination address (daddr) that was calculated using a scatter/gather address (written in the next step) instead of a dlast final offset value.*
3	Write theTCD.dlast_sga field with the scatter/gather address.
4	Write 1b to the TCD.e_sg bit.
5	Read back the 16 bit TCD control/status field.
6	Test the TCD.e_sg request status and TCD.major.linkch value: – If e_sg = 1b, the dynamic link attempt was successful. – If e_sg = 0b and the major.linkch (ID) did not change, the attempted dynamic link did not succeed (the channel was already retiring). – If e_sg = 0b and the major.linkch (ID) changed, the dynamic link attempt was successful (the new TCD's e_sg value cleared the e_sg bit).

24.5.7.4.2 Method 2 (channel using major loop linking)

For a channel using major loop channel linking, the coherency model in *Table 349* may be used for a dynamic scatter/gather request. This method uses the TCD.dlast_sga field as a TCD identification (ID).

Table 349. Coherency model for method 2

Step	Action
1	Write 1b to theTCD.d_req bit. **Note:** Should a dynamic scatter/gather attempt fail, setting the d_req bit will prevent a future hardware activation of this channel. This stops the channel from executing with a destination address (daddr) that was calculated using a scatter/gather address (written in the next step) instead of a dlast final offset value.
2	Write theTCD.dlast_sga field with the scatter/gather address.
3	Write 1b to the TCD.e_sg bit.
4	Read back the TCD.e_sg bit.
5	Test the TCD.e_sg request status: – If e_sg = 1b, the dynamic link attempt was successful. – If e_sg = 0b, read the 32-bit TCD dlast_sga field. – If e_sg = 0b and the dlast_sga did not change, the attempted dynamic link did not succeed (the channel was already retiring). – If e_sg = 0b and the dlast_sga changed, the dynamic link attempt was successful (the new TCD's e_sg value cleared the e_sg bit).

25 DMA channel multiplexer (DMACHMUX)


25.1 Introduction

Note: For the chip-specific implementation details of this module's instances, refer to the chip configuration information.

25.1.1 Overview

The DMA channel multiplexer (DMACHMUX) allows to route 61 DMA peripheral sources (called slots) to 16 DMA channels. This is illustrated in *Figure 247*.

Figure 247. DMACHMUX block diagram



25.1.2 Features

The DMACHMUX provides these features.

- 61 peripheral slots + 2 always-on slots can be routed to 16 channels.
- 16 independently selectable DMA channels routers.
  - The first 3 channels additionally provide a trigger functionality.
- Each channel router can be assigned to one of 61 possible peripheral DMA slots or to one of the 2 always-on slots.

25.1.3 Modes of operation

The following operation modes are available.

- Disabled Mode
  In this mode, the DMA channel is disabled. Since disabling and enabling of DMA channels is done primarily via the DMA configuration registers, this mode is used mainly as the reset state for a DMA channel in the DMACHMUX. It may also be used to temporarily suspend a DMA channel while reconfiguration of the system takes place (for example, changing the period of a DMA trigger).
- Normal Mode
  In this mode, a DMA source (such as DSPI transmit or DSPI receive for example) is routed directly to the specified DMA channel. The operation of the DMACHMUX in this mode is completely transparent to the system.
- Periodic Trigger Mode
  In this mode, a DMA source may only request a DMA transfer (such as when a transmit buffer becomes empty or a receive buffer becomes full) periodically. Configuration of the period is done in the registers of the Periodic Interrupt Timer (PIT). This mode is only available for channels 0–2 of each DMACHMUX instance.

25.2 External signal description

The DMACHMUX has no external pins.

25.3 Memory map and register definition

25.3.1 Memory map

Table 350 lists the DMACHMUX memory-mapped registers. All addresses are offsets; the absolute address can be computed by adding the specified offset to the base address of the DMACHMUX.

Table 350. DMACHMUX memory map

Address offset	Register	Location
eDMA channel registers per channel (*n* = 0 to 15)		
0x0000 + n*0x1	Channel n Configuration registers (CHCFGn)	*Section 25.3.2.1*

All registers are accessible via 8-bit, 16-bit, or 32-bit accesses. However, 16-bit accesses must be aligned to 16-bit boundaries, and 32-bit accesses must be aligned to 32-bit boundaries. As an example, CHCFG0 through CHCFG3 are accessible by a 32-bit READ/WRITE to address ‘Base + 0x00’, but performing a 32-bit access to address ‘Base + 0x01’ is illegal.

25.3.2 Register descriptions

This section provides a detailed description of the memory-mapped registers in the DMACHMUX.

25.3.2.1 Channel n Configuration registers (CHCFGn)

Each of the DMA channels can be independently enabled/disabled and associated with one of the DMACHMUX slots (peripheral slots or always-on slots) in the system.

Address: 0x0000 + n*0x1 (*n* = 0 to 15) Access: User read/write




Figure 248. Channel n Configuration registers (CHCFGn)

Table 351. CHCFGn field descriptions

Field	Description
0 ENBL	DMA Channel Enable ENBL enables the DMA Channel. 0 DMA channel is disabled. This mode is primarily used during configuration of the DMACHMUX. The DMA has separate channel enables/disables, which should be used to disable or reconfigure a DMA channel 1 DMA channel is enabled
1 TRIG	DMA Channel Trigger Enable (for triggered channels only) TRIG enables the periodic trigger capability for the DMA Channel. 0 Triggering is disabled. If triggering is disabled, and the ENBL bit is set, the DMA Channel will simply route the specified source to the DMA channel 1 Triggering is enabled
2:7 SOURCE	DMA Channel Source (DMACHMUX slot) SOURCE specifies which DMA source, if any, is routed to a particular DMA channel. Please refer to “Device configuration” chapter for further details about the peripherals and their slot numbers

Table 352. Channel and trigger enabling

ENBL	TRIG	Function	Mode
0	X	DMA Channel is disabled	Disabled Mode

Table 352. Channel and trigger enabling (continued)

ENBL	TRIG	Function	Mode
1	0	DMA Channel is enabled with no triggering (transparent)	Normal Mode
1	1	DMA Channel is enabled with triggering	Periodic Trigger Mode

Note: Setting multiple CHCFG registers with the same source value will result in unpredictable behavior.

Before changing the trigger or source settings a DMA channel must be disabled via the CHCFG[n].ENBL bit.

25.4 DMACHMUX functional description

This section provides a functional description of the DMACHMUX. The primary purpose of the DMACHMUX is to provide flexibility in the system's use of the available DMA channels. As such, configuration of the DMACHMUX is intended to be a static procedure done during execution of the system boot code. However, if the procedure outlined in *Section 25.5.2: Enabling and configuring sources* is followed, the configuration of the DMACHMUX may be changed during the normal operation of the system.

Functionally, the DMACHMUX channels may be divided into two classes.


- Channels which implement the normal routing functionality plus periodic triggering capability.
- Channels which implement only the normal routing functionality.

25.4.1 DMA channels with periodic triggering capability

Besides the normal routing functionality, the first 3 channels of the DMACHMUX provide a special periodic triggering capability that can be used to provide an automatic mechanism to transmit bytes, frames or packets at fixed intervals without the need for processor intervention. The trigger is generated by the Periodic Interrupt Timer (PIT): such as the configuration of the periodic triggering interval is done via configuration registers in the PIT. Please refer to the Periodic Interrupt Timer (PIT) chapter for more information on this topic.


Note: The dynamic nature of the system (such as DMA channel priorities, bus arbitration, interrupt service routine lengths) is such that, the number of clock cycles between a trigger and the actual DMA transfer cannot be guaranteed.

Figure 249. DMACHMUX triggered channels




The DMA channel triggering capability allows the system to schedule regular DMA transfers, usually on the transmit side of certain peripherals, without the intervention of the processor. This trigger works by gating the request from the Peripheral to the DMA until a trigger event has been seen. This is illustrated in *Figure 250*.

Figure 250. DMACHMUX channel triggering: normal operation



Once the DMA request has been serviced, the peripheral will negate its request, effectively resetting the gating mechanism until the peripheral re-asserts its request AND the next trigger event is seen. This means that if a trigger is seen, but the peripheral is not requesting a transfer, that trigger will be ignored. This situation is illustrated in *Figure 251*.

Figure 251. DMACHMUX channel triggering: ignored trigger



This triggering capability may be used with any peripheral that supports DMA transfers, and is most useful for two types of situations.

- Periodically polling external devices on a particular bus. As an example, the transmit side of an SPI is assigned to a DMA channel with a trigger, as described above. Once setup, the SPI will request DMA transfers (presumably from memory) as long as its transmit buffer is empty. By using a trigger on this channel, the SPI transfers can be automatically performed every 5 µs (as an example). On the receive side of the SPI, the SPI and DMA can be configured to transfer receive data into memory, effectively implementing a method to periodically read data from external devices and transfer the results into memory without processor intervention.
- Using the GPIO Ports to drive or sample waveforms. By configuring the DMA to transfer data to one or more GPIO ports, it is possible to create complex waveforms using tabular data stored in on-chip memory. Conversely, using the DMA to periodically transfer data from one or more GPIO ports, it is possible to sample complex waveforms and store the results in tabular form in on-chip memory.

A more detailed description of the capability of each trigger (such as resolution, range of values) may be found in Periodic Interrupt Timer (PIT) chapter and in the Ethernet chapter.

25.4.2 DMA channels with no triggering capability

The other channels of the DMACHMUX provide the normal routing functionality as described in *Section 25.1.3: Modes of operation*.

25.4.3 “Always Enabled” DMA sources

In addition to the peripherals that can be used as DMA sources, there are 2 additional DMA sources that are “always enabled”. Unlike the peripheral DMA sources, where the peripheral controls the flow of data during DMA transfers, the *“always enabled”* sources provide no such “throttling” of the data transfers. These sources are most useful in the following cases:

- Doing DMA transfers to/from GPIO: Moving data from/to one or more GPIO pins, either unthrottled (that is, as fast as possible), or periodically (using the DMA triggering capability).
- Doing DMA transfers from memory to memory: Moving data from memory to memory, typically as fast as possible, sometimes with software activation.
- Doing DMA transfers from memory to the external bus (or vice-versa): Similar to memory to memory transfers, this is typically done as quickly as possible.
- Any DMA transfer that requires software activation: Any DMA transfer that should be explicitly started by software.

In cases where software should initiate the start of a DMA transfer, a *“always enabled”* DMA source can be used to provide maximum flexibility. When activating a DMA channel via software, subsequent executions of the minor loop require a new “*start*” event be sent. This

can either be a new software activation, or a transfer request from the DMACHMUX. The options for doing this are:

- Transfer all data in a single minor loop. By configuring the DMA to transfer all of the data in a single minor loop (that is major loop counter = 1), no reactivation of the channel is necessary. The disadvantage to this option is the reduced granularity in determining the load that the DMA transfer will incur on the system. For this option, the DMA channel should be disabled in the DMACHMUX.
- Use explicit software reactivation. In this option, the DMA is configured to transfer the data using both minor and major loops, but the processor is required to reactivate the channel (by writing to the DMA registers) *after every minor loop*. For this option, the DMA channel should be disabled in the DMACHMUX.
- Use a *"always enabled"* DMA source. In this option, the DMA is configured to transfer the data using both minor and major loops, and the DMACHMUX does the channel reactivation. For this option, the DMA channel should be enabled and pointing to an *"always enabled"* source. Note that the reactivation of the channel can be continuous (DMA triggering is disabled) or can use the DMA triggering capability. In this manner, it is possible to execute periodic transfers of packets of data from one source to another, without processor intervention.

25.5 Initialization/Application information

25.5.1 Reset

The reset state of each individual bit is shown within the Register Description section (refer to *Section 25.3.2: Register descriptions*). In summary, after reset, all channels are disabled and must be explicitly enabled before use.

25.5.2 Enabling and configuring sources

To enable a source with periodic triggering:

1. Determine with which DMA channel the source will be associated. Note that only the first 2 DMA channels have periodic triggering capability.
2. Clear the CHCFG[ENBL] and CHCFG[TRIG] fields of the DMA channel.
3. Ensure that the DMA channel is properly configured in the DMA. The DMA channel may be enabled at this point.
4. Configure the corresponding timer.
5. Select the source to be routed to the DMA channel. Write to the corresponding CHCFG register, ensuring that the CHCFG[ENBL] and CHCFG[TRIG] fields are set.

Note: The following is an example. Refer to the chip configuration details for the number of this device's DMA channels that have triggering capability.

Example 1 Configure source #5 Transmit for use with DMA Channel 2, with periodic triggering capability:

1. Write 0x00 to CHCFG2 (Base Address + 0x02).
2. Configure Channel 2 in the DMA, including enabling the channel.
3. Configure a timer for the desired trigger interval.
4. Write 0xC5 to CHCFG2 (Base Address + 0x02).

The following code example illustrates steps #1 and #4 above:

In file **registers.h:**

```
#define DMAMUX_BASE_ADDR     0xFC084000/* Example only ! */
/* Following example assumes char is 8-bits */
volatile unsigned char *CHCFG0 = (volatile unsigned char *)
(DMAMUX_BASE_ADDR+0x0000);
volatile unsigned char *CHCFG1 = (volatile unsigned char *)
(DMAMUX_BASE_ADDR+0x0001);
volatile unsigned char *CHCFG2 = (volatile unsigned char *)
(DMAMUX_BASE_ADDR+0x0002);
volatile unsigned char *CHCFG3 = (volatile unsigned char *)
(DMAMUX_BASE_ADDR+0x0003);
volatile unsigned char *CHCFG4 = (volatile unsigned char *)
(DMAMUX_BASE_ADDR+0x0004);
volatile unsigned char *CHCFG5 = (volatile unsigned char *)
(DMAMUX_BASE_ADDR+0x0005);
volatile unsigned char *CHCFG6 = (volatile unsigned char *)
(DMAMUX_BASE_ADDR+0x0006);
volatile unsigned char *CHCFG7 = (volatile unsigned char *)
(DMAMUX_BASE_ADDR+0x0007);
volatile unsigned char *CHCFG8 = (volatile unsigned char *)
(DMAMUX_BASE_ADDR+0x0008);
volatile unsigned char *CHCFG9 = (volatile unsigned char *)
(DMAMUX_BASE_ADDR+0x0009);
volatile unsigned char *CHCFG10= (volatile unsigned char *)
(DMAMUX_BASE_ADDR+0x000A);
volatile unsigned char *CHCFG11= (volatile unsigned char *)
(DMAMUX_BASE_ADDR+0x000B);
volatile unsigned char *CHCFG12= (volatile unsigned char *)
(DMAMUX_BASE_ADDR+0x000C);
volatile unsigned char *CHCFG13= (volatile unsigned char *)
(DMAMUX_BASE_ADDR+0x000D);
volatile unsigned char *CHCFG14= (volatile unsigned char *)
(DMAMUX_BASE_ADDR+0x000E);
volatile unsigned char *CHCFG15= (volatile unsigned char *)
(DMAMUX_BASE_ADDR+0x000F);
```

In File **main.c:**

```
#include "registers.h"
   :
   :
*CHCFG2 = 0x00;
*CHCFG2 = 0xC5;
```

To enable a source without periodic triggering:

1. Determine with which DMA channel the source will be associated. Note that only the first 3 DMA channels have periodic triggering capability.
2. Clear the CHCFG[ENBL] and CHCFG[TRIG] fields of the DMA channel.
3. Ensure that the DMA channel is properly configured in the DMA. The DMA channel may be enabled at this point.
4. Select the source to be routed to the DMA channel. Write to the corresponding CHCFG register, ensuring that CHCFG[ENBL] is set while CHCFG[TRIG] is cleared.

Note: The following is an example. Refer to the chip configuration details for the number of this device's DMA channels that have triggering capability.

Example 2 Configure source #5 Transmit for use with DMA Channel 2, with no periodic triggering capability:

1. Write 0x00 to CHCFG2 (Base Address + 0x02).
2. Configure Channel 2 in the DMA, including enabling the channel.
3. Write 0x85 to CHCFG2 (Base Address + 0x02).

The following code example illustrates steps #1 and #3 above:

In File **registers.h:**

```
#define DMAMUX_BASE_ADDR     0xFC084000/* Example only ! */
/* Following example assumes char is 8-bits */
volatile unsigned char *CHCFG0 = (volatile unsigned char *)
(DMAMUX_BASE_ADDR+0x0000);
volatile unsigned char *CHCFG1 = (volatile unsigned char *)
(DMAMUX_BASE_ADDR+0x0001);
volatile unsigned char *CHCFG2 = (volatile unsigned char *)
(DMAMUX_BASE_ADDR+0x0002);
volatile unsigned char *CHCFG3 = (volatile unsigned char *)
(DMAMUX_BASE_ADDR+0x0003);
volatile unsigned char *CHCFG4 = (volatile unsigned char *)
(DMAMUX_BASE_ADDR+0x0004);
volatile unsigned char *CHCFG5 = (volatile unsigned char *)
(DMAMUX_BASE_ADDR+0x0005);
volatile unsigned char *CHCFG6 = (volatile unsigned char *)
(DMAMUX_BASE_ADDR+0x0006);
volatile unsigned char *CHCFG7 = (volatile unsigned char *)
(DMAMUX_BASE_ADDR+0x0007);
volatile unsigned char *CHCFG8 = (volatile unsigned char *)
(DMAMUX_BASE_ADDR+0x0008);
volatile unsigned char *CHCFG9 = (volatile unsigned char *)
(DMAMUX_BASE_ADDR+0x0009);
volatile unsigned char *CHCFG10= (volatile unsigned char *)
(DMAMUX_BASE_ADDR+0x000A);
volatile unsigned char *CHCFG11= (volatile unsigned char *)
(DMAMUX_BASE_ADDR+0x000B);
volatile unsigned char *CHCFG12= (volatile unsigned char *)
(DMAMUX_BASE_ADDR+0x000C);
```

```
  volatile unsigned char *CHCFG13= (volatile unsigned char *)
(DMAMUX_BASE_ADDR+0x000D);
  volatile unsigned char *CHCFG14= (volatile unsigned char *)
(DMAMUX_BASE_ADDR+0x000E);
  volatile unsigned char *CHCFG15= (volatile unsigned char *)
(DMAMUX_BASE_ADDR+0x000F);
```

In File **main.c:**

```
  #include "registers.h"
     :
     :
  *CHCFG2 = 0x00;
  *CHCFG2 = 0x85;
```

Disabling a source:

A particular DMA source may be disabled by not writing the corresponding source value into any of the CHCFG registers. Additionally, some module specific configuration may be necessary. Please refer to the appropriate section for more details.

Switching the source of a DMA Channel:

1. Disable the DMA channel in the DMA and reconfigure the channel for the new source.
2. Clear the ENBL and TRIG bits of the DMA channel.
3. Select the source to be routed to the DMA channel. Write to the corresponding CHCFG register, ensuring that the ENBL and TRIG bits are set.

Example 3 Switch DMA Channel 8 from source #5 transmit to source #7 transmit:

1. In the DMA configuration registers, disable DMA channel 8 and reconfigure it to handle the transfers to peripheral slot 7. This example assumes channel 8 does not have triggering capability.
2. Write 0x00 to CHCFG8 (Base Address + 0x08).
3. Write 0x87 to CHCFG8 (Base Address + 0x08). (In this example, setting the TRIG bit would have no effect, due to the assumption that channels 8 does not support the periodic triggering functionality).

The following code example illustrates steps #2 and #3 above.

In File **registers.h:**

```
  #define DMAMUX_BASE_ADDR     0xFC084000/* Example only ! */
  /* Following example assumes char is 8-bits */
  volatile unsigned char *CHCFG0 = (volatile unsigned char *)
(DMAMUX_BASE_ADDR+0x0000);
  volatile unsigned char *CHCFG1 = (volatile unsigned char *)
(DMAMUX_BASE_ADDR+0x0001);
  volatile unsigned char *CHCFG2 = (volatile unsigned char *)
(DMAMUX_BASE_ADDR+0x0002);
  volatile unsigned char *CHCFG3 = (volatile unsigned char *)
(DMAMUX_BASE_ADDR+0x0003);
  volatile unsigned char *CHCFG4 = (volatile unsigned char *)
(DMAMUX_BASE_ADDR+0x0004);
```

```
  volatile unsigned char *CHCFG5 = (volatile unsigned char *)
(DMAMUX_BASE_ADDR+0x0005);
  volatile unsigned char *CHCFG6 = (volatile unsigned char *)
(DMAMUX_BASE_ADDR+0x0006);
  volatile unsigned char *CHCFG7 = (volatile unsigned char *)
(DMAMUX_BASE_ADDR+0x0007);
  volatile unsigned char *CHCFG8 = (volatile unsigned char *)
(DMAMUX_BASE_ADDR+0x0008);
  volatile unsigned char *CHCFG9 = (volatile unsigned char *)
(DMAMUX_BASE_ADDR+0x0009);
  volatile unsigned char *CHCFG10= (volatile unsigned char *)
(DMAMUX_BASE_ADDR+0x000A);
  volatile unsigned char *CHCFG11= (volatile unsigned char *)
(DMAMUX_BASE_ADDR+0x000B);
  volatile unsigned char *CHCFG12= (volatile unsigned char *)
(DMAMUX_BASE_ADDR+0x000C);
  volatile unsigned char *CHCFG13= (volatile unsigned char *)
(DMAMUX_BASE_ADDR+0x000D);
  volatile unsigned char *CHCFG14= (volatile unsigned char *)
(DMAMUX_BASE_ADDR+0x000E);
  volatile unsigned char *CHCFG15= (volatile unsigned char *)
(DMAMUX_BASE_ADDR+0x000F);
```

In File **main.c:**

```
  #include "registers.h"
     :
     :
  *CHCFG8 = 0x00;
  *CHCFG8 = 0x87;
```

26 Clocking

26.1 Introduction

This chapter describes the architecture of the system level clocks and includes the following information:

- System clock specifics
- Clock architecture
- Clock sources
- Clock monitoring
- Programmable clock dividers
- Clock control registers
- Progressive Clock Switching (PCS)

Note: This chapter only covers clocks that are generated on the device. Protocol clocks that are provided by external devices are covered in the respective chapters where they are used.

The system clock (SYS_CLK) services the processing and streaming shell modules (include the main CPUs Main Core_0/1/2 and Checker Core_2s), that run in the high-speed domain, memories and debug logic. Its independence from the peripheral clocks allows SYS_CLK to be a frequency modulated (FM) clock with reduced electromagnetic emissions while having a precise clock for the peripheral timer and communication functions. It can be reduced during low computational activity periods to lower power consumption while providing a fixed frequency to the communication interfaces and timers.

The internal 16 MHz RC oscillator (IRCOSC) services device boot up and may be enabled via the Mode Entry Module in the event of PLL or external oscillator failure. See the “Mode Entry Module (MC_ME)” chapter for details.

The alternative clock sources are:

- External oscillator/crystal (XOSC)
- Internal 16 MHz RC oscillator (IRCOSC)
- PLL0 (PLL0_PHI)
- PLL1 (PLL1_PHI)

Auxiliary Clock Selectors in the Clock Generation Module (MC_CGM) allow developers to select an independent clock source for each system peripheral. There is an additional System Clock Selector used exclusively for the system clock.

The outputs of the module clock selectors have individual dividers that can divide the clock selector outputs by up to 1024 for a given peripheral.

Clock Monitor Units (CMUs) are connected to outputs of clock dividers to verify that clock frequencies stay within operating limits and can be configured to signal an interrupt or initiate a system reset when an issue with a clock is found.


26.2 Clock generation

The top-level clock generation architecture can be seen in *Figure 252* and *Figure 253*. See *Chapter 29: Clock Generation Module (MC_CGM)* for details on the Fractional Clock Dividers. All clock selectors and dividers are located and programmed in the MC_CGM, with

the exception of the Hardware Security Module (HSM) clock divider. All dividers are integer dividers (1, 2, 3, …, *n*) with the ranges shown in the divider blocks in *Figure 252* and *Figure 253*. All dividers connected to the System Clock Selector must have 50% duty cycle outputs.

Note: Clock Monitoring Units CMU1 to CMU17 in Figure 252 and *Figure 253 use IRCOSC as their reference clock. The user can select either IRCOSC or XOSC as the reference clock for CMU_0.*

Figure 252. Clock generation (part 1 of 2)



Note 1: all dividers shown in the diagram are integer dividers with a range of 1, 2, 3,..., n.
FCD are fractional clock dividers. All clock dividers are 50% duty cycle.

Note 2: Core 0 divisor is located at address is 0xF7FB0000 + 0x640
Core 1 divisor is located at address is 0xF7FB0000 + 0x644

Note 3: CGM_SC_DC0 divisor can only be set to 1.

Note 4: Within the stand-by domain.


Note 5: Ethernet clock is shown in a separate chapter.

Note 6: Divide by 2 in case FR_MCR[BITRATE] is set to 10/8/5 Mbit/s.
Divide by 4 in case FR_MCR[BITRATE] is set to 2.5 Mbit/s.

Note 7: Divide by 1 in case FR_MCR[BITRATE] is set to 10/8/5 Mbit/s.
Divide by 2 in case FR_MCR[BITRATE] is set to 2.5 Mbit/s.


Note 8: Since Aux2 and Aux5 have a single source(PLL0), SW has to ensure to disable PCTL of peripherals working on these two auxes, before turning off PLL0 in any mode of MC_ME.

Figure 253. Clock generation (part 2 of 2) - PSI5 clock tree



26.2.1 STAND-BY Domain

Figure 254. Clock distribution in Stand-by Domain



Note 1: IP registers clock, gated for each IP in main domain. not running during stand-by.
Note 2: Default selection on IRC 16MHz. To be set when entering in stand -by.Selection of alternate clock from main domain when stand-by is not used.

ADC 10-bit conversion frequency in smart stand-by: 8MHz (IRCOSC 16 MHz divided by 2). This frequency guarantees the ADC precision required during stand-by.

IRCOSC clock is used to clock all the other IPs used for Smart-stand-by (SSWU). It can be used also to clock PMC during stand-by.

Divider for RCOSC vs ADC and stand-by peripherals can be fixed or programmable (suggested ratios: 1, 2, 4).

IRCOSC can be used without fine calibration during Smart stand-by, if Tmax during stand-by is less than 55°C.

IRCOSC hard macro can be put in power down (see “Smart Stby Gating” in *Figure 254*) when not necessary to clock IPs for Smart-stand-by. This adds a 5 µs delay due to IRCOSC wake up to the smart stand-by execution time, but this delay is acceptable. IRCOSC will be woken up by an RTC/API trigger and will be put in power down by the SSWU Stand-by CTU end of sequence signaling.

Upon entering the stand-by domain, the SW shall switch both the PLL off, because they will not be switched on when the stand-by mode is exited. Rather, the SW shall turn them on again when exiting from the stand-by mode.

26.2.2 MC_CGM registers

Table 353 shows the relationship between the clocks in *Figure 252*, *Figure 253* and the MC_CGM registers.

Table 353. MC_CGM relationship to clocks

MC_CGM register(s)	Register description	Output clock	CMU[1]
CGM_SC_DC0	System Clock Divider Configuration 0	CHKR_CLK (Checker Core_2s) CORE_CLK (Core_0/1/2) XBAR_CLK HSM_CLK	CMU_1_CORE_XBAR
CGM_SC_DC1	System Clock Divider Configuration 1	HPBM_CLK (DMA0/1, SWT, STM, INTC, SDMMC, OctalSPI)	CMU_2_HPBM
CGM_SC_DC2	System Clock Divider Configuration 2	PBRIDGE_CLK (All peripheral bridges and peripherals not connected to any other system clock divider)	CMU_3_PBRIDGE
CGM_SC_DC3	System Clock Divider Configuration 3	FBRIDGE_CLK (SEMA42)	CMU_11_FBRIDGE
CGM_SC_DC4	System Clock Divider Configuration 4	PFBRIDGE_CLK (M_CANx)	CMU_14_PFBRIDGE
CGM_AC0_DC0 CGM_AC0_SC	Aux Clock 0 Divider Configuration 0 Aux Clock 0 Select Control	SARADC_CLK	CMU_6_SARADC
CGM_AC0_DC1 CGM_AC0_SC	Aux Clock 0 Divider Configuration 1 Aux Clock 0 Select Control	EMIOS_CLK	CMU_12_EMIOS

Table 353. MC_CGM relationship to clocks (continued)

MC_CGM register(s)	Register description	Output clock	CMU[1]
CGM_AC1_DC0 CGM_AC1_SC	Aux Clock 1 Divider Configuration 0 Aux Clock 1 Select Control	CAN_CLK3	—
CGM_AC2_DC0	Aux Clock 2 Divider Configuration 0	FRAY_CLK	—
CGM_AC2_DC1	Aux Clock 2 Divider Configuration 1	PLL0_PHI_DIV (as reference clock to PLL_ETH)	—
CGM_AC3_SC	Aux Clock 3 Select Control	PLL0	—
CGM_AC4_SC	Aux Clock 4 Select Control	PLL1	—
CGM_AC5_DC0	Aux Clock 5 Divider Configuration 0	PSI5_f189_CLK	CMU_8_PSI5_F189
CGM_AC5_DC1	Aux Clock 5 Divider Configuration 1	PSI5_f125_CLK	CMU_9_PSI5_F125
CGM_AC5_DC2	Aux Clock 5 Divider Configuration 2	PSI5_1µs_CLK	CMU_10_PSI5_1us
CGM_AC5_CDC0	Aux Clock 5 Cascaded Divider Configuration 0	PSI5_S_TS_CLK	—
CGM_AC5_CDC1	Aux Clock 5 Cascaded Divider Configuration 1	PSI5_S_DDSR_CLK	—
CGM_AC5_CDC2	Aux Clock 5 Cascaded Divider Configuration 2	PSI5_S_WD_CLK	—
CGM_AC5_CDC10	Aux Clock 5 Cascaded Divider Configuration 10	PSI5_S_DDSR0_CLK	—
CGM_AC5_CDC11	Aux Clock 5 Cascaded Divider Configuration 11	PSI5_S_DDSR1_CLK	—
CGM_AC5_CDC12	Aux Clock 5 Cascaded Divider Configuration 12	PSI5_S_DDSR2_CLK	—
CGM_AC5_CDC13	Aux Clock 5 Cascaded Divider Configuration 13	PSI5_S_DDSR3_CLK	—
CGM_AC5_CDC20	Aux Clock 5 Cascaded Divider Configuration 20	PSI5_S_WD0_CLK	—
CGM_AC5_CDC21	Aux Clock 5 Cascaded Divider Configuration 21	PSI5_S_WD1_CLK	—
CGM_AC5_CDC22	Aux Clock 5 Cascaded Divider Configuration 22	PSI5_S_WD2_CLK	—
CGM_AC5_CDC23	Aux Clock 5 Cascaded Divider Configuration 23	PSI5_S_WD3_CLK	—
CGM_AC6_DC0 CGM_AC6_SC	Aux Clock 6 Divider Configuration 0 Aux Clock 6 Select Control	SYSCLK0	—
CGM_AC8_DC0 CGM_AC8_SC	Aux Clock 8 Divider Configuration 0 Aux Clock 8 Select Control	CAN_CLK0	—
CGM_AC9_DC0 CGM_AC9_SC	Aux Clock 9 Divider Configuration 0 Aux Clock 9 Select Control	RTI_CLK	—
CGM_AC10_SC	Aux Clock 10 Select Control	ETH_PLL_REF_CLK	—

Table 353. MC_CGM relationship to clocks (continued)

MC_CGM register(s)	Register description	Output clock	CMU(1)
CGM_AC11_DC0 CGM_AC11_SC	Aux Clock 11 Divider Configuration 0 Aux Clock 11 Select Control	CAN_CLK1	—
CGM_AC12_DC0 CGM_AC12_SC	Aux Clock 12 Divider Configuration 0 Aux Clock 12 Select Control	DSPI_CLK0 (DSPI4/5)	—
CGM_AC12_DC1 CGM_AC12_SC	Aux Clock 12 Divider Configuration 1 Aux Clock 12 Select Control	DSPI_CLK1 (DSPI0/1/2/3/6/7/8/9)	—
CGM_AC12_DC2 CGM_AC12_SC	Aux Clock 12 Divider Configuration 2 Aux Clock 12 Select Control	LIN_CLK0 (LIN0/1/2/3/4/5/6/14/15/16/17/18)	—
CGM_AC12_DC3 CGM_AC12_SC	Aux Clock 12 Divider Configuration 3 Aux Clock 12 Select Control	LIN_CLK1 (LIN7/8/9/10/11/12/13/19/20/21/22/23)	—
CGM_AC12_DC4 CGM_AC12_SC	Aux Clock 12 Divider Configuration 4 Aux Clock 12 Select Control	PER_CLK0	—
CGM_AC13_DC0 CGM_AC13_SC	Aux Clock 13 Divider Configuration 0 Aux Clock 13 Select Control	CAN_CLK2	—
CGM_AC14_DC0 CGM_AC14_SC	Aux Clock 14 Divider Configuration 0 Aux Clock 14 Select Control	MMC_CLK	CMU_15_MMC_CLK
CGM_AC14_DC1 CGM_AC14_SC	Aux Clock 14 Divider Configuration 1 Aux Clock 14 Select Control	OCTSPI_CLK	CMU_16_ OCTSPI_CLK
CGM_AC15_DC0 CGM_AC15_SC	Aux Clock 15 Divider Configuration 0 Aux Clock 15 Select Control	PER_CLK1	CMU_17_PER_CLK1
Note: See the Clock Generation Module (MC_CGM) for specifics on register implementation.			

1. CMU_0 and CMU_18 are not shown in the table since they do not monitor an output clock from the MC_CGM.

26.3 System clock frequency limitations

The maximum frequency of operation for the device system level clocks is given in *Table 354*.

Table 354. Maximum system level clock frequencies

Clock Selector	Nominal programmed max output frequency for input to dividers (MHz)	SC_DC number	Divider logic	Divider setting when SYS_CLK is running on PLL clock (fast clock mode)	Divider setting when SYS_CLK is running on XOSC or IRCOSC (slow clock mode)
System clock selector(1)	200	0	CORE_CLK	SYS_CLK / 1	SYS_CLK / 1
System clock selector(1)	200	1	HPBM_CLK	SYS_CLK / 2	SYS_CLK / 1

Table 354. Maximum system level clock frequencies (continued)

Clock Selector	Nominal programmed max output frequency for input to dividers (MHz)	SC_DC number	Divider logic	Divider setting when SYS_CLK is running on PLL clock (fast clock mode)	Divider setting when SYS_CLK is running on XOSC or IRCOSC (slow clock mode)
System clock selector(1)	200	2	PBRIDGE_CLK	SYS_CLK / 4	SYS_CLK / 1
System clock selector(1)	200	3	FBRIDGE_CLK	SYS_CLK / 1	SYS_CLK / 1
System clock selector(1)	200	4	PFBRIDGE_CLK	SYS_CLK / 1 (2) or SYS_CLK / 2 or SYS_CLK / 4	SYS_CLK / 1
System clock selector(1)	200	—	HSM_CLK (3)	SYS_CLK / 2	

Note: The user is responsible to verify that these values are not exceeded.
Note: Refer to *Figure 252* and *Figure 253* for clocking architecture overview.

1. System clock selection is a component of the device run mode switching process. Refer to the Mode Entry Module (MC_ME) chapter for details.
2. PFBRIDGE_CLK = SYS_CLK/1 is only supported when SYS_CLK is less than or equal to 160MHz.
3. Maximum frequency is related to HSM core clock (HSM_CLK). Refer to *Figure 256* for details.

Table 355. Maximum auxiliary level clock frequencies

Clock Selector	Nominal programmed max output frequency for input to dividers	Divider	Divider logic	Nominal programmed divider max output frequency (MHz)
Aux Clock 0 Selector	400	0	SARADC_CLK	16
Aux Clock 0 Selector	400	1	EMIOS_CLK(1)	100
Aux Clock 1 Selector	400	0	CAN_CLK3	80
Aux Clock 2 Selector	400	0	FRAY_CLK(2)	80
Aux Clock 2 Selector	400	1	PLL0_PHI_DIV	40
Aux Clock 3 Selector	Refer to the Data Sheet	—	PLL0	—
Aux Clock 4 Selector	Refer to the Data Sheet	—	PLL1	—
Aux Clock 5 Selector	400	0	PSI5_f189_CLK (FCD output)	6.048

Table 355. Maximum auxiliary level clock frequencies (continued)

Clock Selector	Nominal programmed max output frequency for input to dividers	Divider	Divider logic	Nominal programmed divider max output frequency (MHz)
Aux Clock 5 Selector	400	1	PSI5_f125_CLK	4
Aux Clock 5 Selector	400	2	PSI5_1us_CLK	1
Aux Clock 5 Selector	400	CDC0	PSI5_S_TS_CLK	1
Aux Clock 5 Selector	400	CDC1	PSI5_S_DDSR_CLK	1
Aux Clock 5 Selector	400	CDC10	PSI5_S_DDSR0_CLK	1
Aux Clock 5 Selector	400	CDC11	PSI5_S_DDSR1_CLK	1
Aux Clock 5 Selector	400	CDC12	PSI5_S_DDSR2_CLK	1
Aux Clock 5 Selector	400	CDC13	PSI5_S_DDSR3_CLK	1
Aux Clock 5 Selector	400	CDC2	PSI5_S_WD_CLK	1
Aux Clock 5 Selector	400	CDC20	PSI5_S_WD_CLK0	1
Aux Clock 5 Selector	400	CDC21	PSI5_S_WD_CLK1	1
Aux Clock 5 Selector	400	CDC22	PSI5_S_WD_CLK2	1
Aux Clock 5 Selector	400	CDC23	PSI5_S_WD_CLK3	1
Aux Clock 6 Selector	400	0	SYSCLK0	Refer to the Data Sheet, section “I/O output DC characteristics”
Aux Clock 8 Selector	400	0	CAN_CLK0	80
Aux Clock 9 Selector	40	0	RTI_CLK	40
Aux Clock 10 Selector	Refer to the Data Sheet	—	PLL_ETH	—
Aux Clock 11 Selector	400	0	CAN_CLK1	80
Aux Clock 12 Selector	400	0	DSPI_CLK0(3)	100
Aux Clock 12 Selector	400	1	DSPI_CLK1	100

Table 355. Maximum auxiliary level clock frequencies (continued)

Clock Selector	Nominal programmed max output frequency for input to dividers	Divider	Divider logic	Nominal programmed divider max output frequency (MHz)
Aux Clock 12 Selector	400	2	LIN_CLK0	100
Aux Clock 12 Selector	400	3	LIN_CLK1	100
Aux Clock 12 Selector	400	4	PER_CLK0	100
Aux Clock 13 Selector	400	0	CAN_CLK2	80
Aux Clock 14 Selector	400	0	MMC_CLK	50
Aux Clock 14 Selector	400	1	OCTSPI_CLK(4)	200
Aux Clock 15 Selector	400	0	PER_CLK1	100
Note: The user is responsible to verify that these values are not exceeded. **Note:** Refer to the *Figure 252* and *Figure 253* for clocking architecture overview.				

1. When BCTU is used to route a trigger event to SARADC, its clock (EMIOS_CLK) must be greater than SARADC_CLK.
2. 80 MHz maximum frequency is at aux divider output. The maximum frequency of FRAY_CLK after the multiplexer is 40 MHz.
3. DSPI_CLK frequency should always be greater than or equal to 1.25 times of PBRIDGE_CLK.
4. OCTSPI_CLK should be programmed at double the frequency of desired Octalspi frequency while using it in DTR mode.

26.3.1 JTAG frequencies

Table 356 shows the maximum frequencies of the JTAG interface.

Table 356. JTAG frequencies

Configuration	e200z4 max. internal JTAG frequency	Max. external JTAG frequency	Notes
Unconfigured clock	—	Refer to electrical characteristics for maximum usable external JTAG frequency	Assumes 16 MHz clock on PD (IRC) with +/- 1.5% tolerance, and JTAG usable at 1/2 CPU frequency
Clock configured to 200 MHz	100 MHz		JTAG usable at 1/2 CPU frequency

26.4 Default clock configuration

At power up, the 16 MHz IRC is the default system clock for the chip. All clock source and clock control blocks should be reset to their default state.

All auxiliary clock selectors will have a default selection of the first available clock source mapped on the respective clock mux. All clock dividers attached to Auxiliary clock selectors (that is not the System clock selectors) are disabled by default.

At power up, all system clock (SYS_CLK branch) dividers are set to 1 to allow a fast DCF reading operation. From the end of Phase 3, all system clock (SYS_CLK branch) dividers are set to divide by a ratio as described in *Table 357*. The SW shall be able to change them accordingly with the divisor range (keeping in account the clock constraints).

Table 357. SYS_CLK divisor clock ratios at power up

Divisor	Description	Ratio
CGM_SC_DC0	cores, XBAR	1
CGM_SC_DC1	high speed bridge	2
CGM_SC_DC2	slow peripheral bridge	4
CGM_SC_DC3	fast peripheral bridge	1
CGM_SC_DC4	slow-fast peripheral bridge	2

Software must have the option to switch the system clock between the available clocks (PLL, XTAL, RCOSC) and must not cause a glitch.

Under the software responsibility, the value chosen for the divisors CGM_SC_DC0, CGM_SC_DC1 and CGM_SC_DC2 shall respect the ratios shown in *Table 357*

Synchronous IP blocks need to be clocked during reset for proper initialization. After reset, all clock gates should be disabled except for the clocks required for Core_2 execution. The internal RC oscillator is always kept on and the output clock is considered as safe. This safe clock must be used in the event of PLL or oscillator failure.

26.5 Clock sources

The following clock sources are described in this section:

- PLL0
- PLL1 (SSCG - Spread Spectrum Clock Generator (FM))
- PLL_ETH
- External oscillator (XOSC)
- External Clock (EXTAL Bypass)
- 16 MHz internal RC oscillator (IRCOSC)

IRCOSC is also the system clock available during the STANDBY and it is placed in STANDBY power domain.

Additionally, there are two low power oscillators in STANDBY domain:


- Low power RC oscillator 1024 KHz (LPRC)
- Slow external crystal oscillator 32 KHz (SXOSC)

These two low power oscillators can be used as clock for counters of API/RTC.

26.5.1 PLL

The Dual PLL provides separate system and peripheral clocks as shown in *Figure 252*. The PLLs are disabled after power is cycled and must be enabled by software. The block diagram for the Dual PLL is shown in *Figure 255*.

Figure 255. SPC58xHx PLL digital interface block diagram



26.5.1.1 PLL0: base PLL (non-FM)

This primary PLL provides a clock that is not Frequency Modulated to the peripheral IPs and the reference clock to PLL1.

The input clock sources for PLL0 are:

- XOSC
- IRCOSC
- The external reference clock (input on the EXTAL pin)

The output clocks from PLL0 are:

- PHI: drives the peripheral clock and the system clock when PLL1 is not locked or active.
- PHI1: provides the input reference clock for PLL1.

26.5.1.2 PLL1: FMPLL

PLL1 is a Frequency Modulated PLL (FMPLL) that is used to drive the system clock.

The input clocks to PLL1 are:

- PHI1 output clock from PLL0
- The external reference clock.

The output clock from PLL1 is:

PHI: drives the system clock. The PHI output clock contains a fractional divider that can be applied to the loop divide of the PLL to achieve good granularity in the PLL1 PHI output clock frequency.

26.5.1.3 PLL_ETH

This PLL provides a clock that is not frequency modulated to Ethernet1 IP for managing Delay-on-Source for its Tx clock.

The input sources for PLL_ETH are:

1. XOSC
2. ETH1_RX clock div1/div5 based on speed
3. Divided clock from PLL0, derived from CGM_AC2_DC1

The output clock from PLL_ETH has to be programmed at 500 Mhz. This clock is further used in Ethernet_1 module for Tx clock purpose.

26.5.1.4 PLL register interface

This device has two digital interfaces for the dual PLLs. One is to control configuration parameters for PLL0 and PLL1. The other is to control configuration parameters for PLL_ETH. The digital interface provides register control of all features of the PLLs. Details are provided in the “Dual PLL Digital Interface” chapter.

26.5.1.5 PLL register write protection

The PLL registers defined in *Table 358* have write protection with:

- Soft locking: can be unlocked by software after being previously locked.
- Hard locking: can only be unlocked by a reset once locked.

The REG_PROT module is used to implement the PLL register write protection (refer to *Section 7.10.5: Register protection (REG_PROT) configuration* in *Chapter 7: Device configuration* for details).

Table 358. PLL register write protection

Offset	Register
0x00	PLL0 Control Register (PLL0CR)
0x04	PLL0 Status Register (PLL0SR)
0x08	PLL0 Divider Register (PLL0DIVR)
0x20	PLL1 Control Register (PLL1CR)
0x24	PLL1 Status Register (PLL1SR)
0x28	PLL1 Divider Register (PLL1DIVR)
0x2C	PLL1 Frequency Modulation Register (PLL1FMR)
0x30	PLL1 Fractional Divider Register (PLL1FDR)
Note: Refer to Register Protection Configuration chapter for bit field details.	

26.5.1.6 PLL register reset values

All reset values for the PLLDIG registers that are device specific are shown in *Table 359*. All other register reset values are shown in the Dual PLL Digital Interface chapter.

Table 359. Dual PLL Digital Interface register reset values

Offset (hex)	Register	Reset value (hex)
0x0008	PLL0 Divider Register (PLL0DV)	0x0000_0000
0x0028	PLL1 Divider Register (PLL1DV)	0x0000_0000
0x0034	Reserved	—
0x0038	Reserved	—

26.5.1.7 Loss of clock detection

Loss of clock detection should be enabled at all times when the PLLs are enabled. There is a software option to generate a reset or interrupt in the event of a loss of clock condition.

26.5.1.8 PLLDIG initialization information

Configure PLL0 and related modules.

1. With PLL0 disabled, program PLL0 clock source in MC_CGM_AC3_SC[SELCTL]. Default source is 16 MHz IRCOSC. Write MC_CGM_AC3_SC[SELCTL] = 1 to select XOSC as source.
2. Program PLL0DV[PREDIV], PLL0DV[RFDPHI1], PLL0DV[MFD] and PLL0DV[RFDPHI].
3. If desired, modify the XOSC_CTL[EOCV] to adjust the external oscillator stabilization count, used when the external oscillator is turned on (by the MC_ME).
4. If necessary, modify the CMU frequency meter values (CMU_MDR and CMU_FDR) used to monitor the XOSC frequency. XOSC frequency is compared to the IRCOSC source when XOSC is turned on.

Turn on XOSC and PLL0.

5. Configure a mode configuration for turning on PLL0 and XOSC. In a mode configuration register (for example, MC_ME_DRUN_MC) set MC_ME_<mode>_MC[XOSCON] = 1 and MC_ME_<mode>_MC[PLL0ON] = 1. If desired, also set MC_ME_<mode>_MC[SYSCLK] = 2 for this new mode configuration to use PLL0(PLL0 PHI output) as the sysclk.
6. Enter that mode by two writes to MC_ME_CTRL register to enter that mode. This is required even if entering the same mode.

Wait for the mode transition to complete.

7. Wait for the mode transition to complete by polling MC_ME_GS[S_MTRANS] or enabling an interrupt for flag MC_ME_IS[I_MTC]. A timer, even if it is the watchdog, should be used to make sure the mode transition completes. Mode transition will NOT complete until:

   XOSC counter expires (if the new mode configuration changes MC_ME_<mode>_MC[XOSCON] = 1), and

   PLL is locked (if the new mode configuration changes MC_ME_<mode>_MC[PLL0ON] = 1)
8. Confirm the desired target mode was entered by checking the status of MC_ME_GS[S_CURRENT_MODE].

Configure PLL1 and related modules.

9. With PLL1 disabled, program PLL1 clock source in MC_CGM_AC4_SC[SELCTL]. Default is MC_CGM_AC4_SC[SELCTL] = 1 which selects XOSC.
10. Program PLL1DV[MFD] and PLL1DV[RFDPHI].
11. If required, program the PLL1FM register with the desired frequency modulation parameters and enable FM modulation, PLL1FM[MODEN] = 1. The PLL1FM register must not be written after PLL1 is enabled and operating in normal mode.

Turn on PLL1.

12. Configure a mode configuration for turning on PLL1, and keeping XOSC and PLL1 on. In a mode configuration register (for example, MC_ME_DRUN_MC), initialize MC_ME_<mode>_MC[XOSCON] = 1, MC_ME_<mode>_MC[PLL1ON] = 1 and MC_ME_<mode>_MC[PLL1ON] = 1. If desired, also set MC_ME_<mode>_MC[SYSCLK] = 4 for this new mode configuration to use PLL1 as the sysclk.
13. Enter that mode by two writes to ME_CTRL register to enter that mode. This is required even if entering the same mode.

Wait for the mode transition to complete.

14. Wait for the mode transition to complete by polling MC_ME_GS[S_TRANS] or enabling an interrupt for flag MC_ME_IS[I_MTC]. A timer, even if it is the watchdog, should be used to make sure the mode transition completes. Mode transition will NOT complete until:

    XOSC counter expires (if the new mode configuration changes XOSCON to 1), and

    PLL1 is locked (if the new mode configuration changes MC_ME_<mode>_MC[PLL1ON] = 1).
15. Confirm the desired target mode was entered by checking the status of MC_ME_GS[S_CURRENT_MODE].

Note: Refer to the "Mode Entry Module (MC_ME)" chapter in this Reference Manual for more details.

PLL_ETH is not controlled by MC_ME, it is controlled by PLL_DIG_ETH only.

26.5.2 External oscillator (XOSC)

The external oscillator (XOSC):

- Is a reference for the on-chip PLLs.
- Can be used as a clock source for the ADCs, timer, serial interfaces, RTI and as a system clock source.
- Is available for observation on either of the SYSCLK0/1 pins.
- Is used as a reference to calibrate the IRCOSC frequency.

The external oscillator allows a crystal or external clock to be used as the reference clock for the microcontroller. The XOSC has the following features:

- Internal load capacitors for 20 MHz/40 MHz crystal oscillators
- Automatic Loop Control (ALC) to remove need for external series resistor
- Gain selection for <= 20 MHz and 40 MHz crystals to allow for optimal startup margin without overdrive issues
- Reference clock to PLL0
- Reference clock to CMU0 (IRCOSC trimming)
- Option to drive the CAN and FlexRay protocol clocks directly from the XOSC

The XOSC provides support for 4 MHz - 40 MHz crystal inputs, has integrated load capacitors and ALC to remove the need for external series resistor

26.5.2.1 XOSC Start-up

Enabling of the oscillator at startup is determined by a bit of Miscellaneous DCF in UTEST Flash memory (refer to *Table 135: DCF client list* in *Chapter 9: Device Configuration Format (DCF) Records*). The default value has the XOSC disabled:

UTEST Miscellaneous[24] = 0 (XOSC_EN).

If enabled, the oscillator is started in PHASE 3 of the reset sequence: after negation of the internal POR circuits but while the external PORST input is asserted. This is done to allow fast application start-up time while accounting for settling time of the power regulators.

The selection of internal or external load capacitors on the XTAL/EXTAL pins is also determined by a bit in the UTEST row of flash memory. The default value is external load capacitors:

UTEST Miscellaneous[25] = 1 (XOSC_EXT_LOAD).

Load capacitor values are determined by the crystal manufacturer data sheet requirements, while accounting for stray PCB and on-chip capacitance. Refer to the device data sheet for on-chip capacitance values.

When using the internal load capacitors for the oscillator, the startup value of the capacitors is stored in the UTEST row of the flash memory. During PHASE 3 of the device reset sequence, the oscillator UTEST values are read and driven to the oscillator. The enable/disable state of the oscillator is captured in the MC_ME module at this time. After reset, the oscillator can be enabled/disabled by software in the MC_ME module. Internal load capacitor selection is maintained by the oscillator if disabled after reset. The default reset value for the XOSC trimming capacitors does not trim the internal capacitor values:

UTEST Miscellaneous[26:30] = 00000b (XOSC_LOAD_CAP_SEL).

The internal load capacitor values stored in UTEST flash memory row have triple-voting flip-flop (TVF) implementation to prevent an incorrect value causing an undetectable error in the system.

The XOSC has the ability to be started with 4 MHz - 40 MHz crystal. The default value of this field is for an 35 MHz - 40 MHz:

UTEST Miscellaneous[19:21] = 111b (XOSC_FREQ_SEL).

Refer to the FLASH memory chapter for more information on the UTEST row programming.

26.5.2.2 XOSC register write protection

The XOSC registers defined in *Table 360* have write protection with:

- Soft locking: can be unlocked by software after being previously locked.
- Hard locking: can only be unlocked by a reset once locked.

The REG_PROT module is used to implement the XOSC register write protection.

Table 360. XOSC register write protection

Offset	Register	Protections
0x00	XOSC Control Register (XOSC_CTL)	Yes
Note: refer to “Register Protection Configuration” chapter for bit field details		

26.5.2.3 XOSC reset value

Table 361 shows the default reset value for the XOSC registers.

Table 361. XOSC register reset values

Offset	Register	Reset value
0x00	XOSC Control Register (XOSC_CTL)	0x8030_8000

26.5.3 16 MHz internal RC oscillator (IRCOSC)

The 16 MHz internal RC oscillator default clock is always enabled on reset and can be the clock source for the PLLs. The register interface is for user trimming of the oscillator and dividing output from 1 to 32.

26.5.3.1 IRCOSC register interface

A dedicated digital interface for the IRCOSC has a user register for fine tuning the IRCOSC frequency. Other read-only registers contain settings and values for the IRCOSC temperature sensor, voltage regulator and capacitor trimming.

26.5.3.2 IRCOSC reset value

Table 362 shows the default reset value for the IRCOSC registers.

Table 362. IRCOSC register reset values

Offset	Register	Reset value
0x04	Native Trimming Register (NT)	0x0000_0000
0x08	Temperature Trimming Register (TT)	0x0000_0000


26.5.3.3 IRCOSC register write protection

The IRCOSC registers do not utilize write protection.

26.6 Peripheral clocks

Figure 256 shows the clock distribution to the cores and peripheral modules.

Figure 256. Clock distribution



26.6.1 HSM clock divider

The clock dividers for the HSM core and random number generator (TRNG) are located outside the HSM, but not in the MC_CGM. These dividers are controlled by the HSM. The minimum possible divider after reset is ‘divide by 2’.

The HSM contains an internal PIT/RTI block, which is clocked by the IRCOSC.

The HSM has an internal clock monitor on its input clock, so there is no need for a Clock Monitoring Unit (CMU) for the HSM_CLK in *Figure 252*.

26.6.2 PSI5 clock dividers

The SPC58xHx microcontroller includes four PSI5 modules, all of which use the three common clocks shown in *Figure 252*. The required frequencies for these clocks are generated from PLL0 as follows:

- $F_{PSI5_f189_CLK} = F_{PLL0_PHI}$ / ((CGM_AC5_DC0[DIV] + 1) / 10CGM_AC5_DC0[FMT]) = 6.048 MHz ±0.1%
- $F_{PSI5_f125_CLK} = F_{PLL0_PHI}$ / (CGM_AC5_DC1[DIV] + 1) = 4 MHz
- $F_{PSI5_1us_CLK} = F_{PLL0_PHI}$ / (CGM_AC5_DC2[DIV] + 1) = 1 MHz

The nine PSI5-S clocks are generated by dividing the PSI5_1µs_CLK further via a second and a third level of 'cascaded' clock dividers. The individual frequencies are, therefore, derived from the PLL0 PHI frequency as follows:

- $F_{PSI5_S_TS_CLK} = F_{PLL0_PHI}$ / ((CGM_AC5_DC2[DIV] +1) * (CGM_AC5_CDC0[DIV]+1))
- $F_{PSI5_S_DDSR0_CLK} = F_{PLL0_PHI}$ / ((CGM_AC5_DC2[DIV] +1) * (CGM_AC5_CDC1[DIV]+1) * (CGM_AC5_CDC10[DIV]+1))
- $F_{PSI5_S_DDSR1_CLK} = F_{PLL0_PHI}$ / ((CGM_AC5_DC2[DIV] +1) * (CGM_AC5_CDC1[DIV]+1) * (CGM_AC5_CDC11[DIV]+1))
- $F_{PSI5_S_DDSR2_CLK} = F_{PLL0_PHI}$ / ((CGM_AC5_DC2[DIV] +1) * (CGM_AC5_CDC1[DIV]+1) * (CGM_AC5_CDC12[DIV]+1))
- $F_{PSI5_S_DDSR3_CLK} = F_{PLL0_PHI}$ / ((CGM_AC5_DC2[DIV] +1) * (CGM_AC5_CDC1[DIV]+1) * (CGM_AC5_CDC13[DIV]+1))
- $F_{PSI5_S_WD0_CLK} = F_{PLL0_PHI}$ / ((CGM_AC5_DC2[DIV] +1) * (CGM_AC5_CDC2[DIV]+1) * (CGM_AC5_CDC20[DIV]+1))
- $F_{PSI5_S_WD1_CLK} = F_{PLL0_PHI}$ / ((CGM_AC5_DC2[DIV] +1) * (CGM_AC5_CDC2[DIV]+1) * (CGM_AC5_CDC21[DIV]+1))
- $F_{PSI5_S_WD2_CLK} = F_{PLL0_PHI}$ / ((CGM_AC5_DC2[DIV] +1) * (CGM_AC5_CDC2[DIV]+1) * (CGM_AC5_CDC22[DIV]+1))
- $F_{PSI5_S_WD3_CLK} = F_{PLL0_PHI}$ / ((CGM_AC5_DC2[DIV] +1) * (CGM_AC5_CDC2[DIV]+1) * (CGM_AC5_CDC23[DIV]+1))

26.6.3 Ethernet clocking

The Ethernet module requires external protocol clock sources for MII and RMII interface modes. The MII clock is 25 MHz in 100 Mbps mode and 2.5 MHz in 10 Mbps mode. The RMII clock is 50 MHz in both modes.

Refer Device configuration chapter for the connections for the Ethernet clocks.

26.6.3.1 Reference Clock for PTP Timestamp Logic

The Ethernet Module supports the Precision Time Protocol (PTP) as defined in IEEE 1588. The PTP Reference clock is the clock at which the PTP system time gets updated. It is connected to PER_CLK1 clock tree provided by the system clock generation module.

Based on the PTP a configurable Pulse-Per-Second signal can be generated as trigger source for several other modules on the device or as periodic pulse as alternate output on a GPIO (refer to *Figure 26.6.3.1*).

26.6.4 FlexRay clocking

The FlexRay protocol clock is sourced from the PLL0_PHI clock or the external oscillator (XOSC), but its source selection is different from other modules:

1. PLL0_PHI enters the MC_CGM where it is divided by a value configured in the CGM_AC2_DC0 register and output as FRAY_PLL_CLK.
2. FRAY_PLL_CLK passes through the Pseudo Random Clock Divider (PRCD) which:

   Divides FRAY_PLL_CLK by 16.

   Adds approximately 40% of random jitter to both edges of the clock.
3. An internal multiplexer selects the PRCD output or XOSC as the resultant FRAY_CLK.

PLL0_PHI is the source whenever the PRCD is enabled. PRCD is passive in normal operation and has no impact on the clock frequency.

When XOSC is the input clock to the FlexRay controller, a 40 MHz crystal is required for proper operation. Both edges of the clock are used by the module to achieve the required 80 MHz frequency.

Selection of PLL or XOSC as the FlexRay clock is shown in *Chapter 29: Clock Generation Module (MC_CGM)*.

26.6.5 M_CAN clocking

26.6.5.1 M_CAN subsystem 0

The CAN_CLK0 is configured in the CGM via the following registers:

- CGM_AC8_SC selects the XOSC or PLL0:PHI as the clock source.
- CGM_AC8_DC0 reduces the CAN_CLK by configuring the dividing factor from 1 to 64.

The CAN_0 clock passes through the Pseudo Random Clock Divider (PRCD) which:

- Divides CAN_CLK by 16.
- Adds approximately 40% of random jitter to both edges of the clock.

PLL0.PHI is the source whenever the PRCD is enabled. PRCD is passive in normal operation and has no impact on the clock frequency.

26.6.5.2 M_CAN subsystem 1

The CAN_CLK1 is configured in the CGM via the following registers:

- CGM_AC11_SC selects the XOSC or PLL0:PHI as the clock source.
- CGM_AC11_DC0 reduces the CAN_CLK by configuring the dividing factor from 1 to 64.

The CAN_1 clock passes through the Pseudo Random Clock Divider (PRCD) which:

- Divides CAN_CLK by 16.
- Adds approximately 40% of random jitter to both edges of the clock.

PLL0.PHI is the source whenever the PRCD is enabled. PRCD is passive in normal operation and has no impact on the clock frequency.

26.6.5.3 M_CAN subsystem 2

The CAN_CLK2 is configured in the CGM via the following registers:

- CGM_AC13_SC selects the XOSC or PLL0:PHI as the clock source.
- CGM_AC13_DC0 reduces the CAN_CLK by configuring the dividing factor from 1 to 64.

The CAN_2 clock passes through the Pseudo Random Clock Divider (PRCD) which:

- Divides CAN_CLK by 16.
- Adds approximately 40% of random jitter to both edges of the clock.

PLL0.PHI is the source whenever the PRCD is enabled. PRCD is passive in normal operation and has no impact on the clock frequency.

26.6.5.4 M_CAN subsystem 3

The CAN_CLK3 is configured in the CGM via the following registers:

- CGM_AC1_SC selects the XOSC or PLL0:PHI as the clock source.
- CGM_AC1_DC0 reduces the CAN_CLK by configuring the dividing factor from 1 to 64.

The CAN_3 clock passes through the Pseudo Random Clock Divider (PRCD) which:

- Divides CAN_CLK by 16.
- Adds approximately 40% of random jitter to both edges of the clock.

PLL0.PHI is the source whenever the PRCD is enabled. PRCD is passive in normal operation and has no impact on the clock frequency.

26.6.6 System Clock

The system clock SYSCLK0 has an independent source clock selected from:

- PLL0_PHI and PLL1_PHI.
- Internal oscillator (IRCOSC)
- External oscillator (XOSC)
- RTC clock

The register CGM_AC6_SC configures the clocks for SYSCLK0. Refer to *Figure 252*.

26.7 Clock monitoring

For all safety relevant clocks the microcontroller uses clock monitoring units (CMUs) to detect a missing clock or incorrect frequency.

Each CMU is programmed independently (refer to *Figure 252* for CMU distribution) and uses the IRCOSC or XOSC as the clock monitor reference.

Detailed information on the CMUs can be found in the Clock Monitor Unit chapter.

26.7.1 CMU configuration

This section explains the CMU configuration.

Figure 257 shows the block diagram for CMU0 on the SPC58xHx.

Figure 257. CMU0 block diagram





Figure 258 shows the block diagram for the other CMUs on the SPC58xHx.

Figure 258. Other CMUs block diagram



26.7.1.1 Clock input sources

Table 363 shows the clocks that are monitored by each CMU. These signals are connected internally on the chip, but are not accessible via pins on the boundary of the device. IRCOSC is the reference clock for all clock monitors. Only CMU0 implements the XOSC monitor. CMU0 uses the IRCOSC clock to measure if the XOSC is too low. CMU0 can also be used to calibrate the IRCOSC frequency using the XOSC. All other CMUs are configured identically.

Table 363. Clock input sources

Clock module	Monitored clock	CMU group
CMU_0_PLL0_XOSC_IRCOSC_LPRC	PLL0:PHI, XOSC, IRCOSC, LPRC	—
CMU_1_CORE_XBAR	XBAR_CLK	CMU_Platform
CMU_2_HPBM	HPBM_CLK	CMU_Platform
CMU_3_PBRIDGE	PBRIDGE_CLK	CMU_Platform
CMU_6_SARADC	SARADC_CLK	CMU_other
CMU_8_F189	PSI5_f189_CLK	CMU_other
CMU_9_F125	PSI5_f125_CLK	CMU_other
CMU_10_1us	PSI5_1us_CLK	CMU_other
CMU_11_FBRIDGE	FBRIDGE_CLK	CMU_Platform
CMU_12_EMIOS	EMIOS_CLK, BCTU_CLK	CMU_other
CMU_14_PFBRIDGE	PFBRIDGE_CLK	CMU_Platform
CMU_15_MMC	MMC_CLK	—
CMU_16_OCTSPI	OCTSPI_CLK	—
CMU_17_PER_CLK1	PER_CLK1	—
CMU_18_ETH	ETH1.TXCLK	—

26.7.1.2 CMU registers and field availability

Table 364 specifies which registers and fields are available for a given CMU.

Table 364. CMU register availability

Address offset	Register	CMU	Note
0x0000	CMU_CSR	All	CMU_CSR[SFM] and CMU_CSR[CKSEL1] in CMU0 only.
0x0004	CMU_FDR	CMU0	—
0x0008	CMU_HFREFR	All	—
0x000C	CMU_LFREFR	All	—
0x0010	CMU_ISR	All	CMU_ISR[OLRI] in CMU0 only.
0x0014	Reserved	—	—
0x0018	CMU_MDR	CMU0	—

26.7.1.3 CMU register write protection

The CMU registers defined in *Table 365* have write protection with:

- Soft locking: can be unlocked by software after being previously locked.
- Hard locking: can only be unlocked by a reset once locked.

The REG_PROT module is used to implement the CMU register write protection (refer to *Section 7.10.5: Register protection (REG_PROT) configuration* in *Chapter 7: Device configuration* for details).

Table 365. CMU register write protection

Offset	Register(1)
0x0000	CMU Control Status Register (CMU_CSR)
0x0004	CMU Frequency Display Register (CMU_FDR)
0x0008	CMU High Frequency Reference Register CLKMN1 (CMU_HFREFR)
0x000C	CMU Low Frequency Reference Register CLKMN1 (CMU_LFREFR)
0x0010	CMU Interrupt Status Register (CMU_ISR)
0x0014	Reserved
0x0018	CMU Measurement Duration Register (CMU_MDR)

1. Refer to Register Protection chapter for bit field details.

26.7.2 PLL0 monitor

Software can program an upper and lower limit on the expected PLL0 PHI output clock frequency. If the monitor is enabled and the measured frequency is above or below the limits, a flag bit is set and an interrupt, if enabled, is generated. The default condition of the clock monitor is disabled.

26.7.3 External oscillator (XOSC) monitor

The XOSC frequency is compared to a minimum value limit. If the measured XOSC frequency is below the limit, a flag is set and an interrupt, if enabled, is generated.

26.7.4 Internal RC oscillator (IRCOSC) monitor

The period of the IRCOSC can be measured in CMU0, using the XOSC as a reference. This allows for application trimming of the IRCOSC frequency.

26.7.5 System clock monitors

A CMU is assigned to monitor the frequency of the cores, XBAR, peripheral bridges, peripheral, PSI5 and ADC clocks (refer to *Figure 252*).The HSM does not have an assigned CMU since it has its own internal clock monitor.

26.8 Loss of system clock behavior

This device has built-in mechanisms for detecting loss of the oscillator or PLL clocks, and provides several options for reaction to a loss of clock in the application. *Figure 259* gives a high-level view of the loss of clock logic.

26.8.1 Loss of PLL/XOSC clock

As shown in *Figure 259*, each loss of lock signal from each PLL and the XOSC failure signals are monitored by the FCCU.

When a clock failure occurs, the FCCU can be programmed to generate:

- A short reset sequence: the PLL, XOSC, MC_ME, and MC_CGM are reset to their default states and the system clock is switched to the IRCOSC.
- A long reset sequence: the PLL, XOSC, MC_ME, and MC_CGM are reset to their default states and the system clock is switched to the IRCOSC.

There is no automatic system clock switch, and the user is required to program the switch through the Mode Entry module (MC_ME).


Note: In case of failures related to clocks, device functionality is no more granted till next reset. User should program properly all the safety mechanisms available in oder to reach a device safe-state.

26.8.2 Loss of IRCOSC clock

There is no automatic system clock switch, and the user is required to program the switch through the Mode Entry module (MC_ME).

The frequency of the IRCOSC clock is monitored by the frequency meter in CMU_0. There is no automated trigger of an FCCU error condition if the IRCOSC fails. Since the IRCOSC is the boot clock, a failure is a catastrophic failure.

Figure 259. Loss of clock logic



26.9 Progressive clock switching

The Progressive Clock Switching (PCS) blocks are shown in the system-level clock diagram in *Figure 252*. They are used for ramping the system. Refer to *Section 29.4.1.2: Progressive system clock switching* from *Chapter 29: Clock Generation Module (MC_CGM)* for more information on the PCS.

27 Dual PLL digital interface (PLLDIG)

27.1 Introduction


The MCU provides a user interface and control over the dual PLL system composed of PLL0 and PLL1 blocks (PLLDIG). The two analog PLL blocks are cascaded, with the PHI1 output of PLL0 feeding the clock input of PLL1 as shown in *Chapter 26: Clocking*. The key feature of the dual PLL architecture is the ability to drive peripherals from the PLL0 PHI output, which is non-modulated and independent of the core clock frequency. The core and platform clocks are driven by PLL1 PHI frequency modulated output.

Note: For chip-specific implementation details, refer to Chapter 26: Clocking.

27.2 Block diagram

Figure 260 shows the block diagram of the PLL Digital Interface.

Figure 260. Dual PLL digital interface block diagram



27.3 Features

The Dual PLLDIG has the following features:

- Supports dual PLL in cascaded mode with PLL0 clock out as reference clock to PLL1.
- Reference clock pre-divider for finer frequency synthesis resolution.
- Reduced frequency divider for reducing the PLL0/PLL1 output clock frequency without causing the PLLs to lose lock.
- Programmable frequency modulation on PLL1.
- The frequency range after the prescaler is required to be 8-20Mhz.
- Lock detect circuitry reports when the PLLs have achieved frequency lock, and continuously monitors lock status to report loss of lock conditions.
  - User-selectable ability to generate an interrupt request upon loss of lock.
  - The loss of lock indication is sent to the FCCU via the system glue logic.

Note: Please refer to the device datasheet for information on the input and output clock frequency range.

27.4 Modes of operation

The operating mode of the PLLs is determined by the value of PLL*n*CR[CLKCFG]. The mode of operation for the PLL is defined below:

Normal mode with reference, and either PLL0 or both PLLs enabled.

Note: Mode changes are controlled by configuring the Mode Entry mode configuration registers (<ME_mode>_MC).

Normal mode is defined as the mode where the clocks are driven by the PLL. When using a crystal for the clock reference, reset should remain asserted until the oscillator has stabilized.

When PLL0 is powered down and working in bypass mode, PLL1 should be bypassed and powered down. PLL1 should be configured to work in normal mode only after PLL0 has achieved lock (for example, bypass with PLL0 running or PLL0 in normal mode, PLL*n*SR[LOCK] = 1).

27.4.1 Normal mode with reference, PLL0 or both PLLs enabled

In the normal mode, PLL0 receives an input clock from the reference and the pre-divider. PLL0 multiplies the frequency to create the PLL0 output clock. The user must supply a crystal that is within the appropriate frequency range, the crystal manufacturer recommended external support circuitry and short signal route from the MCU to the crystal.

PLL0 generates a non-modulated clock which drives PLL0_PHI1. PLL1 can generate a frequency modulated clock or a non-modulated clock (for example, locked on a single frequency). The modulation rate, modulation depth, output divider (Reduced Frequency Divider) and whether the PLL1 is modulated or not can be programmed by writing to the PLL1FM register, *Section 27.5.2.7: PLL1 frequency modulation register (PLL1FM)*.

Note: While powering down the PLLs, user must ensure that PLL1 is powered down first followed by powering down PLL0 for proper shut off.

Note: Only when the PLL0 achieves lock should PLL1 be configured to work in either mode by programming the appropriate <ME_mode>_MC register (see Section 27.7: Initialization information).

27.5 Memory map and register definition

This section provides the memory map and detailed descriptions of all registers for configuring the PLLs.

27.5.1 Memory map

Table 366 shows the memory map. Addresses are given as offsets from the module base address. All registers can be accessed using 8-bit, 16-bit or 32-bit addressing.

Table 366. Dual PLL digital interface memory map

Offset (hex)	Register	Section
0x0000	PLL0 Control Register (PLL0CR)	*Section 27.5.2.1*
0x0004	PLL0 Status Register (PLL0SR)	*Section 27.5.2.2*
0x0008	PLL0 Divider Register (PLL0DV)	*Section 27.5.2.3*
0x000C–0x001F	Reserved	
0x0020	PLL1 Control Register (PLL1CR)	*Section 27.5.2.4*
0x0024	PLL1 Status Register (PLL1SR)	*Section 27.5.2.5*
0x0028	PLL1 Divider Register (PLL1DV)	*Section 27.5.2.6*
0x002C	PLL1 Frequency Modulation Register (PLL1FM)	*Section 27.5.2.7*
0x0030	PLL1 Fractional Divide Register (PLL1FD)	*Section 27.5.2.8*
0x0034–0x003F	Reserved	

27.5.2 Register descriptions

Some of the register reset values are specifically configured for each unique device by external configuration signals or parameters.

27.5.2.1 PLL0 control register (PLL0CR)

Offset: 0x0000 Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	CLKCFG(3)		EXPDIE	0(1)	0(1)	0(1)	LOLIE(2)	0(1)	0(1)	0(1)
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

1. This field can be written at any time, but writes are ignored. Reads returns previously written value.
2. Refer to the Clocking chapter for details on loss of lock management.
3. CLKCFG can be written, but writes have no effect. Mode changes are implemented by writing to the appropriate <ME_mode>_MC register. Exception is CLKCFG bits control the PD for PLL_DIG_ETH.

Figure 261. PLL0 control register (PLL0CR)

Table 367. PLL0CR field descriptions

Field	Description
22:23 CLKCFG	Clock configuration This field indicates the operational state of PLL. 00 PLL off. 01 Reserved 10 Reserved. 11 Normal mode with PLL running When PLLs are externally powered down the CLKCFG field changes to 00b. When external power down is removed, these bits will read 11b. **Note:** In cascaded PLL configuration (PLL0 driving the reference clock for PLL1) the external power down signal for PLL1 must be removed only when PLL0 has locked, PLL0SR[LOCK] = 1.
24 EXPDIE	External power down cycle complete indication interrupt enable This bit enables generation of an interrupt when the external power down of the PLL is complete (for example, PLLs are powered down and powered back up). 0 Ignore interrupt. Interrupt not requested 1 Enable interrupt request on power down cycle completion and enable the FCCU failure “Loss of lock flag PLL0”
28 LOLIE	Loss of lock interrupt enable The LOLIE bit enables a loss of lock interrupt request when PLL0SR[LOLF] = 1. If PLL0SR[LOLF] = 0 or PLL0CR[LOLIE] = 0, the interrupt request is ignored. The interrupt request only occurs in normal mode. 0 Ignore loss of lock. Interrupt not requested 1 Enable interrupt request upon loss of lock

27.5.2.2 PLL0 status register (PLL0SR)

Offset: 0x0004 Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	EXTPDF	0	0	0	LOLF	LOCK	0	0
W									w1c		*(1)		w1c		*(1)	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

1. This field is reserved, read only.

Figure 262. PLL0 status register (PLL0SR)

Table 368. PLL0SR field descriptions

Field	Description
24 EXTPDF	External power down cycle complete indication interrupt flag This bit indicates that the external power down of the PLL is complete (for example, PLLs are powered down and then powered up). User must write 1 to clear this bit. 0 PLLs not power cycled. Interrupt not requested 1 PLLs power down cycle is complete. Interrupt is requested
28 LOLF	Loss of lock flag This bit provides the interrupt flag for the loss of lock condition. Software must write 1 to LOLF to clear it, writing 0 has no effect. The flag is set when the PLL loses lock or when the divider/modulation registers are changed on the fly. This flag bit is sticky in the sense that if lock is reacquired, the bit will remain set until cleared by either writing 1 or asserting reset. 0 No loss of lock detected. Interrupt service not requested 1 Loss of lock detected. Interrupt service requested
29 LOCK	Lock status bit Indicates whether PLL has acquired lock. 0 PLL is unlocked 1 PLL is locked

27.5.2.3 PLL0 divider register (PLL0DV)

The PLL0DV register provides the PHI/PHI1 output clock reduced frequency dividers, pre-divider, and loop divider.
The values of PREDIV and MFD should not be changed when the PLL is on and locked (working in Normal mode). If these fields are changed without powering down the PLL, the PLL will lose lock and generate either a reset or an interrupt, based on which is enabled.
The reduced frequency divider fields (RFDPHI, RFDPHI1) can be modified at anytime, but the changes only become effective after PLL0 is disabled, then re-enabled.

Offset: 0x0008 Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	RFDPHI1				0	0	0	0	0	RFDPHI					
W																
Reset	0	_(1)	_(1)	_(1)	_(1)	0	0	0	0	0	_(1)	_(1)	_(1)	_(1)	_(1)	_(1)

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	PREDIV			0	0	0	0	0	MFD						
W																
Reset	0	_(1)	_(1)	_(1)	0	0	0	0	0	_(1)	_(1)	_(1)	_(1)	_(1)	_(1)	_(1)

1. Refer to the Clocking chapter for default reset value information.

Figure 263. PLL0 divider register (PLL0DV)

Table 369. PLL0DV field descriptions

Field	Description
1:4 RFDPHI1	PHI1 reduced frequency divider This 4-bit field determines the VCO/2 clock post divider for driving the PHI1 output clock. 00xx Reserved 0100 Divide by 4 0101 Divide by 5 ... 1110 Divide by 14 1111 Divide by 15
10:15 RFDPHI	PHI reduced frequency divider This 6-bit field determines the VCO clock post divider for driving the PHI output clock. 00 Reserved 01 Divide by 1 02 Divide by 2 03 Divide by 3 ... 3E Divide by 62 3F Divide by 63

Table 369. PLL0DV field descriptions (continued)

Field	Description
17:19 PREDIV	Input clock pre-divider This 3-bit field controls the value of the divider on the input clock. The output of the pre-divider circuit generates the reference clock to the PLL analog loop. The PREDIV value 000b causes the input clock to be inhibited. 000 Clock inhibit 001 Divide by 1 010 Divide by 2 ... 110 Divide by 6 111 Divide by 7
25:31 MFD	Loop multiplication factor divider This 7-bit field controls the value of the divider in the feedback loop. The value specified by the MFD bits establishes the multiplication factor applied to the reference frequency. 00 Reserved ... 07 Reserved 08 Divide by 8 ... 7E Divide by 126 7F Divide by 127

27.5.2.4 PLL1 control register (PLL1CR)

Offset: 0x0020 Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	CLKCFG(3)		EXPDIE	0(1)	0(1)	0(1)	LOLIE(2)	0(1)	0(1)	0(1)
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

1. This field can be written at any time, but writes are ignored. Reads returns previously written value.
2. Refer to the Clocking chapter for details on loss of lock management.
3. CLKCFG can be written, but writes have no effect. Mode changes are implemented by writing to the appropriate <ME_mode>_MC register.

Figure 264. PLL1 control register (PLL1CR)

Table 370. PLL1CR field descriptions

Field	Description
22:23 CLKCFG	Clock configuration This field indicates the operational state of PLL. 00 PLL off 01 Reserved 10 Reserved 11 Normal mode with PLL running When PLLs are externally powered down the CLKCFG field changes to 00b. When external power down is removed, these bits will read 11b. **Note:** In cascaded PLL configuration (PLL0 driving the reference clock for PLL1) the external power down signal for PLL1 must be removed only when PLL0 has locked, PLL0SR[LOCK] = 1.
24 EXPDIE	External power down cycle complete indication interrupt enable This bit enables generation of an interrupt when the external power down of the PLL is complete (for example, PLLs are powered down and powered back up). 0 Ignore interrupt. Interrupt not requested 1 Enable interrupt request on power down cycle completion
28 LOLIE	Loss of lock interrupt enable The LOLIE bit enables a loss of lock interrupt request when PLL1SR[LOLF] = 1. If PLL1SR[LOLF] = 0 or PLL1CR[LOLIE] = 0, the interrupt request is ignored. The interrupt request only occurs in normal mode. 0 Ignore loss of lock. Interrupt not requested 1 Enable interrupt request upon loss of lock and enable the FCCU failure “Loss of clock flag PLL1”

27.5.2.5 PLL1 status register (PLL1SR)

Offset: 0x0024 Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	EXTPDF	0	0	0	LOLF	LOCK	0	0
W									w1c		*(1)		w1c		*(1)	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

1. This field is reserved, read only.

Figure 265. PLL1 status register (PLL1SR)

Table 371. PLL1SR field descriptions

Field	Description
24 EXTPDF	External power down cycle complete indication interrupt flag This bit indicates that the external power down of the PLL is complete (for example, PLLs are powered down and then powered up). User must write 1 to clear this bit. 0 PLLs not power cycled. Interrupt not requested 1 PLLs power down cycle is complete. Interrupt is requested
28 LOLF	Loss of lock flag This bit provides the interrupt flag for the loss of lock condition. Software must write 1 to LOLF to clear it, writing 0 has no effect. The flag is set when the PLL loses lock or when the divider/modulation registers are changed on the fly. This flag bit is sticky in the sense that if lock is reacquired, the bit will remain set until cleared by either writing 1 or asserting reset. 0 No loss of lock detected. Interrupt service not requested 1 Loss of lock detected. Interrupt service requested
29 LOCK	Lock status bit Indicates whether PLL has acquired lock. 0 PLL is unlocked 1 PLL is locked

27.5.2.6 PLL1 divider register (PLL1DV)

The PLL1DV register provides the output clock reduced frequency dividers and loop divider values.
The value of MFD should not be changed when the PLL is on and locked (working in Normal mode). If the field is changed without powering down the PLL, the PLL will lose lock and generate either a reset or an interrupt, based on which is enabled.
The reduced frequency divider field (RFDPHI) can be modified at anytime, but the changes only become effective after PLL1 is disabled, then reenabled.

Offset: 0x0028 Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	RFDPHI[1]					
W																
Reset	0	0	_(1)	_(1)	_(1)	_(1)	_(1)	_(1)	0	0	_(1)	_(1)	_(1)	_(1)	_(1)	_(1)

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	MFD[1]						
W																
Reset	0	0	0	0	0	0	0	0	0	_(1)	_(1)	_(1)	_(1)	_(1)	_(1)	_(1)

1. Refer to the Clocking chapter for default reset value information.

Figure 266. PLL1 divider register (PLL1DV)

Table 372. PLL1DV field descriptions

Field	Description
10:15 RFDPHI	PHI reduced frequency divider This 6-bit field determines the VCO clock post divider for driving the PHI output clock. 0x00 Reserved 0x01 Divide by 1 0x02 Divide by 2 ... 0x3E Divide by 62 0x3F Divide by 63
25:31 MFD	Loop multiplication factor divider This 7-bit field controls the value of the divider in the feedback loop. The value specified by the MFD bits establishes the multiplication factor applied to the reference frequency. 0x10 Divide by 16 0x11 Divide by 17 .... 0x21 Divide by 33 0x22 Divide by 34 All other settings are reserved

27.5.2.7 PLL1 frequency modulation register (PLL1FM)

The PLL1FM register enables frequency modulation on PLL1 and provides controls for the FM spread spectrum, modulation depth and modulation rate. This register should be written when PLL1CR[CLKCFG] = 00b (PLL1 powered down).
Changing the values of PLL1FM[MODEN] and PLL1FM[MODSEL] fields once the PLL is running, and has locked, can result in the PLL losing its lock and the device being reset (if PLL1CR[LOLRE] = 1). The PLL would then require power cycling to regain normal functionality.
The modulation period (PLL1FM[MODPRD]) and increment step fields (PLL1FM[INCSTP]) can be changed without losing lock, however, the output clock from PLL may have an incorrect frequency for a few cycles after either of these updates (as defined in the datasheet).

Offset: 0x002C Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	MODEN	MODSEL	MODPRD												
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	INCSTP														
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 267. PLL1 frequency modulation register (PLL1FM)

Table 373. PLL1FM field descriptions

Field	Description
1 MODEN	Modulation enable This bit enables the frequency modulation. 0 Frequency modulation disabled 1 Frequency modulation enabled
2 MODSEL	Modulation selection This bit selects whether modulation is centered around the nominal frequency or spread below the nominal frequency. 0 Modulation centered around nominal frequency 1 Modulation spread below nominal frequency
3:15 MODPRD	Modulation period This 13-bit field is the binary equivalent of the modulation period variable derived from the formula: $MODPRD = round(\frac{f_{ref}}{4 \times f_{mod}})$ where f_{ref} represents the frequency of the feedback divider and f_{mod} represents the modulation frequency (refer to equation in *Section 27.6.3*).
17:31 INCSTP	Increment step This 15-bit field is the binary equivalent of the INCSTP variable derived from the formula: $INCSTEP = round(\frac{(2^{15} - 1) \times MD \times PLL1CR[MFD]}{100 \times 5 \times MODPRD})$ where *md* represents the peak modulation depth in percentage (+/- *MD* for centered modulation, -2**MD* for modulation below nominal frequency), and MFD represents the nominal value of the feedback loop divider (refer to equation in *Section 27.6.3*).

27.5.2.8 PLL1 fractional divider register (PLL1FD)

The PLL1FD register provides the enable and fractional divide factor for the loop divider. This register should be written when PLL1CR[CLKCFG] = 00b (PLL1 powered down). Changing the values of FDEN once the PLL is running, and has locked, can result in the PLL losing its lock and the device being reset (if PLL1CR[LOLRE] = 1). The PLL would then require power cycling to regain normal functionality.
The dither disable and fractional divider fields can be changed without losing lock, however, the output clock from PLL can have an incorrect frequency for a few cycles after either of these updates.

Offset: 0x0030 Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	FDEN	0	0	0	0	0	0	0	0	0	0	0	0	DTHDIS	
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	FRCDIV											
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 268. PLL1 fractional divider register (PLL1FD)

Table 374. PLL1FD field descriptions

Field	Description
1 FDEN	Fractional divide enable This bit enables the fractional divider in the loop divider for PLL1. 0 Fractional divide disabled 1 Fractional divide enabled
14:15 DTHDIS	Dither disable Bit 14 and bit 15 control noise of SSCG and Fractional controller. 00 Increase PLL multiplication factor by 1/2^13 and has maximum noise control of SSCG and Fractional controller. 01 Increase PLL multiplication factor by 1/2^13 and has some noise control of SSCG and Fractional controller. 10 No influence on PLL multiplication factor and has some noise control of SSCG and Fractional controller. 11 No influence on PLL multiplication factor and no noise control of SSCG and Fractional controller.
20:31 FRCDIV	Fractional divide input When the fractional divide is disabled, the VCO clock frequency is the product of the input clock and the loop divide factor (MFD). When fractional divide is enabled, the mean VCO clock frequency is given by: $\text{VCO Frequency} = \text{InputClock} \times (\text{PLL1DV[MFD]} + (\text{FRCDIV} \div 2^{12}))$ where FRCDIV is the decimal equivalent of the FRCDIV bits (refer to *Section 27.6.2*). **Note:** Depending on DTHDIS value the multiplication factor can change as described in DTHDIS field description.

27.6 Functional description

This section explains the operation and configuration of the Dual PLLDIG module.

27.6.1 Input clock frequency

PLL0 and PLL1 are designed to operate over an input clock frequency range. The operating ranges for each PLL are discussed in detail in the *SPC58xHx datasheet*.

27.6.2 Clock configuration

The relationship between input and output frequency is determined by programming the PLL0DV, PLL1DV and PLL1FD registers, and calculated according to the following equations:

Equation 4

$$f_{pll0_phi} = f_{pll0_ref} \times \frac{PLL0DV[MFD]}{PLL0DV[PREDIV] \times PLL0DV[RFDPHI]}$$

Equation 5

$$f_{pll0_phi1} = f_{pll0_ref} \times \frac{PLL0DV[MFD]}{PLL0DV[PREDIV] \times PLL0DV[RFDPHI1]}$$

Equation 6

$$f_{pll1_phi} = f_{pll1_ref} \times \left(\frac{PLL1DV[MFD] + \frac{PLL1FD[FRCDIV]}{2^{12}}}{2 \times PLL1DV[RFDPHI]} \right)$$

Note: Depending on DTHDIS value the multiplication factor of *Equation 6* can change as described in PLL1DV[DTHDIS] field description (refer to *Table 374*).

The relationship between the VCO frequency f_{VCO} and the output frequency of the PLLs is determined by the configuration of the PLL0DV, PLL1DV and PLL1FD registers, according to the following equations:

Equation 7

$$f_{pll0_VCO} = \frac{f_{pll0_ref} \times PLL0DV[MFD] \times 2}{PLL0DV[PREDIV]}$$

Equation 8

$$f_{pll1_VCO} = f_{pll1_ref} \times \left(PLL1DV[MFD] + \frac{PLL1FD[FRCDIV]}{2^{12}} \right)$$

Note: Depending on DTHDIS value the multiplication factor of Equation 8 can change as described in PLL1DV[DTHDIS] field description (refer to Table 374).

Note: f_{pll0_phi1} is the reference clock generated by PLL0 for PLL1.

When programming the PLLs, user software must not violate the maximum system clock frequency or max/min VCO frequency specification for PLL0 or PLL1 (refer to the device

datasheet). Furthermore, the PLL0DV[PREDIV] value must not be set to any value that causes the input frequency to the phase detector of analog PLL blocks to go below the prescribed ranges.

The lock signal and PLL*n*SR[LOCK] flag are immediately negated if the fields of PLL*n*DV are changed without powering down the analog PLLs.

When any of these events occur, an internal timer is initialized to count 64 cycles of the PLL input clock. During this period (64 cycles and a few extra clock cycles for synchronization, for example, 64 to 72 cycles), the PLL*n*SR[LOCK] flag is held negated. After the timer expires, the PLL*n*SR[LOCK] flag reflects the value coming from the PLL lock detection circuitry. To prevent an immediate reset, the PLL*n*CR[LOLRE] bit of the respective PLLs must be cleared before doing any of the above operations.


Note: The PLL must be powered down and powered up by configuring <ME_mode>_MC before PLL0CR[PREDIV], PLL0CR[MFD], PLL1CR[MFD] or the input reference clock values are modified.

The recommended procedure to program the PLLs and engage normal mode is shown in *Section 27.7*.

27.6.3 Frequency modulation

Frequency modulation uses a triangular profile as shown in *Figure 269*. The modulation frequency and depth are controlled using PLL1FM[MODPRD] and PLL1FM[INCSTP].

Figure 269. Triangular frequency modulation



Note: The device maximum operating frequency includes the frequency modulation. If center modulation is selected, the fsys must be below fmax by MD percentage such that fmax = fsys(1 + MD%). Refer to the Analog PLL chapter for more details.

The following equations define how to calculate PLL1FM[MODPRD] (*Equation 9*) and PLL1FM[INCSTP] (*Equation 10*) based on the frequency of the feedback divider (f_{pll1_ref}), the modulation frequency (f_{mod}) and the modulation depth percentage (MD):

Equation 9

$$\text{PLL1FM[MODPRD]} = \text{round}\left(\frac{f_{pll1_ref}}{4 \times f_{mod}}\right)$$

Equation 10

$$\text{PLL1FM[INCSTP]} = \text{round}\left(\frac{(2^{15}-1)\times \text{MD}\times \text{PLL1DV[MFD]}}{100\times 5\times \text{PLL1FM[MODPRD]}}\right)$$

PLL1FM[MODPRD] and PLL1FM[INCSTP] are subject to the following restriction:

Equation 11

$$(\text{PLL1FM[MODPRD]}\times \text{PLL1FM[INCSTP]}) < 2^{15}$$

Because of the above rounding operations, the effective modulation depth applied to the FMPLL is given by the following formula:

Equation 12

$$\text{ModulationDepth} = \text{round}\left(\frac{\text{PLL1FM[MODPRD]}\times \text{PLL1FM[INCSTP]}\times 100\times 5}{(2^{15}-1)\times \text{PLL1DV[MFD]}}\right)$$

As an example, suppose the following configuration:

- Input frequency: 40 MHz
- Loop divider (PLL1DV[MFD]): 20
- Input divider: 1
- Output divider RFD: 5
- VCO frequency: 40 MHz × 20 = 800 MHz
- PLL output frequency: 800 MHz / 2*RFD = 800 MHz / 10 = 80 MHz
- Center spread (PLL1FM[MODSEL] = 0)
- Modulation frequency: 200 kHz
- Modulation depth: ± 1.9% (3.8% peak-to-peak)
- PLL1FM[MODPRD] = Round[(40 × 10^6) / (4 × 200 × 10^3)] = Round[50] = 50
- PLL1FM[INCSTP] = Round[((2^{15} – 1) × 1.9× 20) / (100 × 5 × 50)] = Round[49.8] = 50
- PLL1FM[MODPRD] × PLL1FM[INCSTP] = 50 × 50 = 2500 (which is less than 2^{15})
- MD (quantized) = ((50 × 50 × 100 × 5) / ((2^{15} – 1) × 20) = 1.90740%

In this example, the modulation error is 0.00740%.

The FM parameters do not get reset when PLL0 looses its lock. These parameters get reset on destructive reset. Whenever PLL0 gets relocked FM modulation starts with the previous values. The sequence for reprogramming the FM is:

1. Power down PLL1[k]
2. Program the PLL1FM while PLL1 is powered down
3. Power up the PLL1[l]

k. By writing <ME_mode>_MC[PLL1ON] = 0b.

l. By writing <ME_mode>_MC[PLL1ON] = 1b.

27.7 Initialization information

Coming out of reset the PLLs are disabled per the DRUN mode configuration register (<*ME*>_DRUN_MC). The recommended procedure[m] to program the PLLs and enter normal mode is:

1. Configure PLL0 and related modules.

   Program PLL0DV[PREDIV], PLL0DV[RFDPHI1], PLL0DV[MFD] and PLL0DV[RFDPHI].

   a) With PLL0 disabled, program PLL0 clock source in <CGM_ACn>_SC[SELCTL]. Default source is 16 MHz IRCOSC. Write <CGM_ACn>_SC[SELCTL] = 1 to select XOSC as source.

   b) Program PLL0DV[PREDIV], PLL0DV[RFDPHI1], PLL0DV[MFD] and PLL0DV[RFDPHI].

   c) If desired, modify the XOSC_CTL[EOCV] to adjust the external oscillator stabilization count, used when the external oscillator is turned on (by the Mode Entry module).

   d) If necessary, modify the CMU frequency meter values (CMU_MDR and CMU_FDR) used to monitor the XOSC frequency. XOSC frequency is compared to the IRCOSC source when XOSC is turned on.

2. Turn on XOSC and PLL0.

   a) Configure a mode configuration for turning on PLL0 and XOSC. In a mode configuration register (for example, <ME>_DRUN_MC) set <ME_mode>_MC[XOSCON] = 1 and <ME_mode>_MC[PLL0ON] = 1. If desired, also set <ME_mode>_MC[SYSCLK] = 2 for this new mode configuration to use PLL0 (PLL0 PHI output) as the sysclk.

   b) Enter that mode by two writes to <ME>_CTRL register to enter that mode. This is required even if re-entering the same mode.

3. Wait for the mode transition to complete.

   a) Wait for the mode transition to complete by polling <ME>_GS[S_MTRANS] or enabling an interrupt for flag <ME>_IS[I_MTC]. A timer, even if it is the watchdog,

m. The steps from 1 to 6 describe a recommended way to initialize the PLLs. But the mode_transition from DRUN to RUNx with the PLLs ON (with PLL1 as sys_clk and PLL0_PHI1 as source of PLL1 and all other clk sources enabled) can be done with a single mode transition. The only software requirement is to ensure that the reference clocks are also configured ON when the derived clock is configured ON in the target mode.

should be used to make sure the mode transition completes. Mode transition will NOT complete until:

- XOSC counter expires (if the new mode configuration changes <ME_mode>_MC[XOSCON] to 1), and

- PLL is locked (if the new mode configuration changes <ME_mode>_MC[PLL0ON] = 1).

b) Confirm the desired target mode was entered by checking the status of <ME>_GS[S_CURRENT_MODE].

4. Configure PLL1 and related modules
   a) With PLL1 disabled, program PLL1 clock source in <CGM_ACn>_SC[SELCTL]. Default is <CGM_ACn>_SC[SELCTL] = which selects XOSC.
   b) Program PLL1DV[MFD] and PLL1DV[RFDPHI].
   c) If required, program the PLL1FM register with the desired frequency modulation parameters and enable FM modulation, PLL1FM[MODEN] = 1. The PLL1FM register must not be written after PLL1 is enabled and operating in normal mode.
5. Turn on PLL1
   a) Configure a mode configuration for turning on PLL1, and keeping XOSC and PLL0 on. In a mode configuration register (for example, <ME>_DRUN_MC), initialize <ME_mode>_MC[XOSCON] = 1, <ME_mode>_MC[PLL0ON] = 1 and <ME_mode>_MC[PLL1ON] = 1. If desired, also set <ME_mode>_MC[SYSCLK] = 4 for this new mode configuration to use PLL1 as the sysclk.
   b) Enter that mode by two writes to <ME>_CTRL register to enter that mode. This is required even if re-entering the same mode.
6. Wait for the mode transition to complete.
   a) Wait for the mode transition to complete by polling <ME>_GS[S_TRANS] or enabling an interrupt for flag <ME>_IS[I_MTC]. A timer, even if it is the watchdog, should be used to make sure the mode transition completes. Mode transition will NOT complete until:

      XOSC counter expires (if the new mode configuration changes <ME_mode>_MC[XOSCON] = 1), and PLL1 is locked (if the new mode configuration changes <ME_mode>_MC[PLL1ON] = 1).

   b) Confirm the desired target mode was entered by checking the status of <ME>_GS[S_CURRENT_MODE].

Note: Refer to the Mode Entry module chapter for more details.

28 Clock Monitor Unit (CMU)

28.1 Introduction

The Clock Monitor Unit (CMU), also referred to as clock quality checker or clock fault detector, serves three purposes:

- Measures the frequency of clock sources CLKMT0_RMN with CLKMN0_RMT as the reference clock
- Monitors CLKMN0_RMT frequency with CLKMT0_RMN as reference clock
- Monitors CLKMN1 frequency with CLKMT0_RMN as reference clock and also detects if the monitored clock frequency leaves an upper or lower frequency boundary

One of the tasks is to supervise the integrity of the various clock sources on the chip, for example CLKMN0_RMT or CLKMN1. If the monitored clock frequency is less than the reference clock, or it violates an upper or lower frequency boundary, the CMU detects and reports this event. These events signal the FCCU, which can take necessary corrective actions as its configuration dictates.

The CMU can monitor CLKMN0_RMT, which must have a frequency higher than that of CLKMT0_RMN divided by the division factor shown in CMU_CSR[RCDIV], and reports this event. The CMU can also monitor CLKMN1 and generate events when the CLKMN1 frequency is less than the CLKMT0_RMN frequency divided by four or if CLKMN1 leaves an upper or lower frequency boundary. The upper and lower frequency boundaries are defined by the CMU High Frequency Reference Register (CMU_HFREFR) and CMU Low Frequency Reference Register (CMU_LFREFR).

The second task of the CMU is to provide a frequency meter, which allows measuring the frequency of one clock source against a reference clock. This is useful to allow the calibration of the metered clocks (such as CLKMT0_RMN), as well as to be able to correct/calculate the time deviation of a counter that is clocked by the metered clocks.

Note: Refer to the clocking chapter for the number of instances of the CMU in this device.

28.1.1 Main features

- CLKMT0_RMN frequency measurement with CLKMN0_RMT as the reference clock.
- CLKMN0_RMT monitoring with respect to CLKMT0_RMN/n clock.
- Upper or lower frequency boundary monitoring of CLKMN1 with respect to CLKMT0_RMN / 4.
- Event generation for various failures detected inside monitoring unit.

28.2 Block diagram

The block diagram of the CMU module(s) is shown in the clocking chapter of this reference manual.

28.3 Signals

Table 375 describes the signals on the boundary of the CMU (in alphabetical order).

Table 375. Signal description

Signal	I/O	Description
CLKMN0_RMT	I	Monitored Clock Signal 0/Metered Clock Signal Reference: Receives a clock signal that the CMU compares to a specified low-limit frequency to determine whether the frequency of the clock signal is greater than the specified limit. Also provides a reference clock signal for all metered clock signals.
CLKMN1	I	Monitored Clock Signal 1: Receives a clock signal that the CMU compares to specified low-limit and high-limit frequencies to determine whether the frequency of the clock signal is between the specified limits.
CLKMT0_RMN	I	Metered Clock Signal 0/Monitored Clock Signal Reference: Receives a clock signal that the CMU measures against a reference clock frequency. Also provides a reference clock signal for all monitored clock signals.

Note: Refer to the clocking chapter for device specific clock sources of each CMU.

28.4 Memory map and register definition

This section describes in address order all the CMU registers. Each description includes a standard register diagram with an associated figure number. The CMU memory map is listed in *Table 376*.

Table 376. CMU memory map

Address offset	Register	Location
0x0000	CMU Control Status Register (CMU_CSR)	*Section 28.4.1.1*
0x0004	CMU Frequency Display Register (CMU_FDR)	*Section 28.4.1.2*
0x0008	CMU High Frequency Reference Register CLKMN1 (CMU_HFREFR)	*Section 28.4.1.3*
0x000C	CMU Low Frequency Reference Register CLKMN1 (CMU_LFREFR)	*Section 28.4.1.4*
0x0010	CMU Interrupt Status Register (CMU_ISR)	*Section 28.4.1.5*
0x0014–0x0017	Reserved	
0x0018	CMU Measurement Duration Register (CMU_MDR)	*Section 28.4.1.6*

Note: See Clocking chapter for register and field availability details.

28.4.1 Register descriptions

28.4.1.1 CMU Control Status Register (CMU_CSR)

Offset: 0x0000 Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	SFM(1)	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	CKSEL1(1)		0	0	0	0	0	RCDIV(1)		CME
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

1. Not all CMU blocks will utilize this feature. Refer to clocking chapter for device specific CMU implementation details.

Figure 270. CMU Control Status Register (CMU_CSR)

Table 377. CMU_CSR field descriptions

Field	Description
8 SFM	Start Frequency Measure The software can only set this bit to start a clock frequency measure. It is reset by hardware when the measure is ready in the CMU_FDR register. CMU_MDR[MD] must be written before enabling frequency measurement (CMU_CSR[SFM] = 1). Do not write CMU_MDR[MD] while CMU_CSR[SFM] = 1. Software should only read the value of CMU_FDR[FD] bits once the hardware has cleared the CMU_CSR[SFM] bit. 0 Frequency measurement is completed or not yet started. 1 Frequency measurement is not completed.
22:23 CKSEL1	Frequency measure clock selection bit CKSEL1 selects the clock to be measured by the frequency meter. This only effects CMU instances that utilizes clock metering. Not all CMU blocks will utilize this feature. See the “Clocking” chapter for device specific CMU implementation details. 00 CLKMT0_RMN is selected. 01 Reserved 10 Reserved. 11 CLKMT0_RMN is selected.

Table 377. CMU_CSR field descriptions (continued)

Field	Description
29:30 RCDIV	CLKMT0_RMN division factor These bits specify the CLKMT0_RMN division factor. The output clock frequency is f_{CLKMT0_RMN} divided by the factor 2^{RCDIV}. This output clock is used as reference clock to compare with CLKMN0_RMT for crystal clock monitor feature. Ensure clock source for CLKMN0_RMT is off before writing CMU_CSR[RCDIV] otherwise the operation can lead to a spurious OLR event. The clock division coding is as follows: 00 CLKMT0_RMN divided by 1 (No division). 01 CLKMT0_RMN divided by 2. 10 CLKMT0_RMN divided by 4. 11 CLKMT0_RMN divided by 8.
31 CME	CLKMN1 monitor enable CMU_HFREF and CMU_LFREF registers must be written before enabling the clock monitoring (CMU_CSR[CME] =1) 0 CLKMN1 monitor is disabled. 1 CLKMN1 monitor is enabled.

28.4.1.2 CMU Frequency Display Register (CMU_FDR)

The FDR is used to determine the measured frequency being monitored by the CMU.

Offset: 0x0004 Access: User read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	FD			
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	FD															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 271. CMU Frequency Display Register (CMU_FDR)

Table 378. CMU_FDR field descriptions

Field	Description
12:31 FD	Measured frequency bits This register displays the measured frequency (f_{sel}) with respect to the reference clock (f_{CLKMN0_RMT}). The measured value is given by the following formula: $f_{sel} = (f_{CLKMN0_RMT} \times CMU_MDR[MD]) / CMU_FDR[FD]$

28.4.1.3 CMU High Frequency Reference Register CLKMN1 (CMU_HFREFR)

The HFREFR is configured for the high frequency reference that the CMU will use for comparing against the monitored clock. *Figure 272* and *Table 379* show the CMU_HFREFR register.

Offset: 0x0008 Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	HFREF											
W																
Reset	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1

Figure 272. CMU High Frequency Reference Register CLKMN1 (CMU_HFREFR)

Table 379. CMU_HFREFR field descriptions

Field	Description
20:31 HFREF	High Frequency reference value These bits determine the high reference value for the CLKMN1 frequency. The reference value is given by: (HFREF / 16) × (f_{CLKMT0_RMN} / 4)

28.4.1.4 CMU Low Frequency Reference Register CLKMN1 (CMU_LFREFR)

The LFREFR is configured for the low frequency reference that the CMU will use for comparing against the monitored clock. *Figure 273* and *Table 380* show the CMU_LFREFR register.

Offset 0x000C Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	LFREF											
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 273. CMU Low Frequency Reference Register CLKMN1 (CMU_LFREFR)

Table 380. CMU_LFREFR field descriptions

Field	Description
20:31 LFREF	Low Frequency reference value These bits determine the low reference value for the CLKMN1 frequency. The reference value is given by: (LFREF / 16) × (f_{CLKMT0_RMN} / 4)

28.4.1.5 CMU Interrupt Status Register (CMU_ISR)

Offset: 0x0010 Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	FHHI	FLLI	OLRI(1)
W													—(2)	w1c	w1c	w1c
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

1. Not all CMU blocks will utilize this feature. See Clocking chapter for device specific CMU implementation details.
2. Field is read only.

Figure 274. CMU Interrupt Status Register (CMU_ISR)

Table 381. CMU_ISR field descriptions

Field	Description
29 FHHI	CLKMN1 frequency higher than high reference event status This bit is set by hardware when CLKMN1 frequency becomes higher than HFREF value and CLKMN1 is 'ON' as signaled by the MC_ME. It can be cleared by software by writing '1'. 0 No FHH event 1 FHH event occurred
30 FLLI	CLKMN1 frequency less than low reference event status This bit is set by hardware when CLKMN1 frequency becomes lower than LFREF value and CLKMN1 is 'ON' as signaled by the MC_ME. It can be cleared by software by writing '1'. 0 No FLL event 1 FLL event occurred
31 OLRI	Oscillator frequency less than f_{CLKMT0_RMN} / 2^{RCDIV} event status This bit is set by hardware when the f_{CLKMN0_RMT} is less than f_{CLKMT0_RMN} / 2^{RCDIV} frequency and CLKMN0_RMT is 'ON' as signaled by the MC_ME. It can be cleared by software by writing '1'. 0 No OLR event 1 OLR event occurred

Note: All the flags in CMU_ISR are set asynchronously. This register must be read only after a fault event is triggered by the CMU and mapped on FCCU.

Otherwise, the read access on this register may fetch an incorrect value.

Before entering low-power stop modes, all clock frequency measurements in CMU should be disabled. Failing to do so may result in spurious interrupts.

28.4.1.6 CMU Measurement Duration Register (CMU_MDR)

Offset: 0x0018 Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	MD			
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	MD															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 275. CMU Measurement Duration Register (CMU_MDR)

Table 382. CMU_MDR field descriptions

Field	Description
12:31 MD	Measurement duration bits This field displays the measurement duration in terms of selected clock (CLKMT0_RMN) cycles. This value is loaded in the frequency meter down-counter. The down-counter starts counting when CMU_CSR [SFM] = 1.

28.5 Functional description

This section describes the functionality of the CMU.

28.5.1 Frequency meter

The purpose of frequency meter is to evaluate the deviation from the nominal metered source (such as, CLKMT0_RMN) frequencies. This in turn allows either recalibration of these clocks or other timing corrections. Programming of the CMU_CSR[CKSEL1] field is used to select one of metered clocks from a multiplexer that drives a simple Frequency Meter (see the CMU Block Diagram in the Clocking chapter). The reference clock for the Frequency Meter is the CLKMN0_RMT signal. The measurement starts when CMU_CSR[SFM] = 1. The measurement duration is given by the contents of CMU_MDR[MD] in terms of number of clock cycles of the selected metered clock. The CMU_CSR[SFM] bit is cleared by hardware once the frequency measurement is complete and the count is loaded in CMU_FDR[FD]. The frequency of the selected clock (f_{sel}) can be derived from the value loaded in the CMU_FDR as shown in the following equation:

Equation 13 $f_{sel} = (f_{CLKMN0_RMT} \times MDR[MD]) / FDR[FD]$

28.5.2 CLKMN0_RMT supervisor

If frequency of CLKMN0_RMT is smaller than frequency of CLKMT0_RMN divided by $2^{CMU_CSR[RCDIV]}$ and CLKMN0_RMT is ‘ON’ as signaled by the MC_ME, then:

- The CMU writes 1 to CMU_ISR[OLRI].
- The CMU asserts the OLR signal.

28.5.3 CLKMN1 supervisor

The frequency of CLKMN1(f_{CLKMN1}) can be monitored by programming CMU_CSR[CME] = 1. CLKMN1 monitoring starts as soon as CMU_CSR[CME] = 1. This monitor can be disabled at any time by programming CMU_CSR[CME] = 0.

If fCLKMN1 is greater than the reference value determined by field CMU_HFREFR[HFREF] and CLKMN1 is ‘ON’ as signaled by the MC_ME, then:

- The CMU writes 1 to CMU_ISR[FHHI].
- The CMU asserts the FHH signal.

Note: An example of determining the HFREFActual value is as follows. Assume a fCLKMT0_RMN = 16 MHz with an accuracy of +/-5%. In order to monitor

fCLKMN1 = 200 MHz, the ideal HFREFIdeal = 800. The actual HFREF value will be 842 when the accuracy is taken into consideration (HFREFActual = (HFREFIdeal + 2) × 1.05).

IIf fCLKMN1 is lower than CMU_LFREFR[LFREF] and CLKMN1 is 'ON' as signaled by the MC_ME, then

- The CMU writes 1 to CMU_ISR[FLLI].
- The CMU asserts the FLL signal.

Note: The low reference value must be programmed considering the following factors:

- *Two cycles of f_{CLKMN1} which is the built-in tolerance of the monitor implementation*
- *Frequency variation % of f_{CLKMT0_RMN} across PVT*

For example, assuming f_{CLKMT0_RMN} is 16 MHz with +/-5% variation, in order to monitor the f_{CLKMN1} (200 MHz), the ideal $LFREF_{Ideal}$ is 800. The adjusted value considering the tolerances will be 758 ($LFREF_{Actual}$ = ($LFREF_{Ideal}$ - 2) x 0.95).

The minimum value that can be programmed in CMU_LFREFR[LFREF] is 3. The minimum frequency that can be monitored using the CLKMN1 supervisor must be >= f_{CLKMT0_RMN} / 16.

29 Clock Generation Module (MC_CGM)


29.1 Introduction

29.1.1 Overview

The clock generation module (MC_CGM) generates reference clocks for all the modules on the chip. The MC_CGM selects one of the system clock sources to supply the system clock. The MC_ME controls the system clock selection (refer to the MC_ME chapter for more details). The memory spaces of system and peripheral clock sources which have addressable memory spaces are accessed through the MC_CGM memory space.

Figure 276 shows the MC_CGM block diagram.

Figure 276. MC_CGM block diagram



29.1.2 Features

The MC_CGM includes the following features:

- generates system and peripheral clocks
- selects and enables/disables the system clock supply from system clock sources according to MC_ME control
- performs progressive system clock frequency change depending on MC_ME mode configuration
- contains a set of registers to control clock dividers for divided clock generation
- supports multiple clock sources and maps their address spaces to its memory map
- guarantees glitch-less clock transitions when changing the system clock selection
- supports 8, 16, and 32-bit wide read/write accesses

29.2 External signal description

The MC_CGM delivers output clock to the SYSCLK0 pin for off-chip use and/or observation.

29.3 Memory map and register definition

Table 383. MC_CGMmemory map

Address offset	Register	Location
0x0040	Core 0 Divider Configuration Register (CGM_CORE0_DC)	*Section 29.3.1.1*
0x0044	Core 1 Divider Configuration Register (CGM_CORE1_DC)	*Section 29.3.1.2*
0x0080	Auxiliary Clock 5 Cascaded Divider 0 Configuration Register (CGM_AC5_CDC0)	*Section 29.3.1.3*
0x0084	Auxiliary Clock 5 Cascaded Divider 1 Configuration Register (CGM_AC5_CDC1)	*Section 29.3.1.4*
0x0088	Auxiliary Clock 5 Cascaded Divider 2 Configuration Register (CGM_AC5_CDC2)	*Section 29.3.1.5*
0x0090	Auxiliary Clock 5 Cascaded Divider 10 Configuration Register (CGM_AC5_CDC10)	*Section 29.3.1.6*
0x0094	Auxiliary Clock 5 Cascaded Divider 11 Configuration Register (CGM_AC5_CDC11)	*Section 29.3.1.7*
0x0098	Auxiliary Clock 5 Cascaded Divider 12 Configuration (Register CGM_AC5_CDC12)	*Section 29.3.1.8*
0x009C	Auxiliary Clock 5 Cascaded Divider 13 Configuration Register (CGM_AC5_CDC13)	*Section 29.3.1.9*
0x00A0	Auxiliary Clock 5 Cascaded Divider 20 Configuration Register (CGM_AC5_CDC20)	*Section 29.3.1.10*
0x00A4	Auxiliary Clock 5 Cascaded Divider 21 Configuration Register (CGM_AC5_CDC21)	*Section 29.3.1.11*
0x00A8	Auxiliary Clock 5 Cascaded Divider 22 Configuration Register (CGM_AC5_CDC22)	*Section 29.3.1.12*

Table 383. MC_CGMmemory map (continued)

Address offset	Register	Location
0x00AC	Auxiliary Clock 5 Cascaded Divider 23 Configuration Register (CGM_AC5_CDC23)	*Section 29.3.1.13*
0x0100	PCS Switch Duration Register (CGM_PCS_SDUR)	*Section 29.3.1.14*
0x0104	PCS Divider Change Register 1 (CGM_PCS_DIVC1)	*Section 29.3.1.15*
0x0108	PCS Divider End Register 1 (CGM_PCS_DIVE1)	*Section 29.3.1.16*
0x010C	PCS Divider Start Register 1 (CGM_PCS_DIVS1)	*Section 29.3.1.17*
0x0110	PCS Divider Change Register 2 (CGM_PCS_DIVC2)	*Section 29.3.1.18*
0x0114	PCS Divider End Register 2 (CGM_PCS_DIVE2)	*Section 29.3.1.19*
0x0118	PCS Divider Start Register 2 (CGM_PCS_DIVS2)	*Section 29.3.1.20*
0x0128	PCS Divider Change Register 4 (CGM_PCS_DIVC4)	*Section 29.3.1.21*
0x012C	PCS Divider End Register 4 (CGM_PCS_DIVE4)	*Section 29.3.1.22*
0x0130	PCS Divider Start Register 4 (CGM_PCS_DIVS4)	*Section 29.3.1.23*
0x01D0	System Clock Divider Ratio Change Register (CGM_SC_DIV_RC)	*Section 29.3.1.24*
0x01D4	Divider Update Type Register (CGM_DIV_UPD_TYPE)	*Section 29.3.1.25*
0x01D8	Divider Update Trigger Register (CGM_DIV_UPD_TRIG)	*Section 29.3.1.26*
0x01DC	Divider Update Status Register (CGM_DIV_UPD_STAT)	*Section 29.3.1.27*
0x01E4	System Clock Select Status Register (CGM_SC_SS)	*Section 29.3.1.28*
0x01E8	System Clock Divider 0 Configuration Register (CGM_SC_DC0)	*Section 29.3.1.29*
0x01EC	System Clock Divider 1 Configuration Register (CGM_SC_DC1)	*Section 29.3.1.30*
0x01F0	System Clock Divider 2 Configuration Register (CGM_SC_DC2)	*Section 29.3.1.31*
0x01F4	System Clock Divider 3 Configuration Register (CGM_SC_DC3)	*Section 29.3.1.32*
0x01F8	System Clock Divider 4 Configuration Register (CGM_SC_DC4)	*Section 29.3.1.33*
0x0200	Auxiliary Clock 0 Select Control Register (CGM_AC0_SC)	*Section 29.3.1.34*
0x0204	Auxiliary Clock 0 Select Status Register (CGM_AC0_SS)	*Section 29.3.1.35*
0x0208	Auxiliary Clock 0 Divider 0 Configuration Register (CGM_AC0_DC0)	*Section 29.3.1.36*
0x020C	Auxiliary Clock 0 Divider 1 Configuration Register (CGM_AC0_DC1)	*Section 29.3.1.37*
0x0220	Auxiliary Clock 1 Select Control Register (CGM_AC1_SC)	*Section 29.3.1.38*
0x0224	Auxiliary Clock 1 Select Status Register (CGM_AC1_SS)	*Section 29.3.1.39*
0x0228	Auxiliary Clock 1 Divider 0 Configuration Register (CGM_AC1_DC0)	*Section 29.3.1.40*
0x0248	Auxiliary Clock 2 Divider 0 Configuration Register (CGM_AC2_DC0)	*Section 29.3.1.41*
0x24C	Auxiliary Clock 2 Divider 1 Configuration Register (CGM_AC2_DC1)	*Section 29.3.1.42*
0x0260	Auxiliary Clock 3 Select Control Register (CGM_AC3_SC)	*Section 29.3.1.43*
0x0264	Auxiliary Clock 3 Select Status Register (CGM_AC3_SS)	*Section 29.3.1.44*
0x0280	Auxiliary Clock 4 Select Control Register (CGM_AC4_SC)	*Section 29.3.1.45*

Table 383. MC_CGMmemory map (continued)

Address offset	Register	Location
0x0284	Auxiliary Clock 4 Select Status Register (CGM_AC4_SS)	*Section 29.3.1.46*
0x02A8	Auxiliary Clock 5 Divider 0 Configuration Register (CGM_AC5_DC0)	*Section 29.3.1.47*
0x02AC	Auxiliary Clock 5 Divider 1 Configuration Register (CGM_AC5_DC1)	*Section 29.3.1.48*
0x02B0	Auxiliary Clock 5 Divider 2 Configuration Register (CGM_AC5_DC2)	*Section 29.3.1.49*
0x02C0	Auxiliary Clock 6 Select Control Register (CGM_AC6_SC)	*Section 29.3.1.50*
0x02C4	Auxiliary Clock 6 Select Status Register (CGM_AC6_SS)	*Section 29.3.1.51*
0x02C8	Auxiliary Clock 6 Divider 0 Configuration Register (CGM_AC6_DC0)	*Section 29.3.1.52*
0x0300	Auxiliary Clock 8 Select Control Register (CGM_AC8_SC)	*Section 29.3.1.53*
0x0304	Auxiliary Clock 8 Select Status Register (CGM_AC8_SS)	*Section 29.3.1.54*
0x0308	Auxiliary Clock 8 Divider 0 Configuration Register (CGM_AC8_DC0)	*Section 29.3.1.55*
0x0320	Auxiliary Clock 9 Select Control Register (CGM_AC9_SC)	*Section 29.3.1.56*
0x0324	Auxiliary Clock 9 Select Status Register (CGM_AC9_SS)	*Section 29.3.1.57*
0x0328	Auxiliary Clock 9 Divider 0 Configuration Register (CGM_AC9_DC0)	*Section 29.3.1.58*
0x0340	Auxiliary Clock 10 Select Control Register (CGM_AC10_SC)	*Section 29.3.1.59*
0x0344	Auxiliary Clock 10 Select Status Register (CGM_AC10_SS)	*Section 29.3.1.60*
0x0360	Auxiliary Clock 11 Select Control Register (CGM_AC11_SC)	*Section 29.3.1.61*
0x0364	Auxiliary Clock 11 Select Status Register (CGM_AC11_SS)	*Section 29.3.1.62*
0x0368	Auxiliary Clock 11 Divider 0 Configuration Register (CGM_AC11_DC0)	*Section 29.3.1.63*
0x0380	Auxiliary Clock 12 Select Control Register (CGM_AC12_SC)	*Section 29.3.1.64*
0x0384	Auxiliary Clock 12 Select Status Register (CGM_AC12_SS)	*Section 29.3.1.65*
0x0388	Auxiliary Clock 12 Divider 0 Configuration Register (CGM_AC12_DC0)	*Section 29.3.1.66*
0x038C	Auxiliary Clock 12 Divider 1 Configuration Register (CGM_AC12_DC1)	*Section 29.3.1.67*
0x0390	Auxiliary Clock 12 Divider 2 Configuration Register (CGM_AC12_DC2)	*Section 29.3.1.68*
0x0394	Auxiliary Clock 12 Divider 3 Configuration Register (CGM_AC12_DC3)	*Section 29.3.1.69*
0x0398	Auxiliary Clock 12 Divider 4 Configuration Register (CGM_AC12_DC4)	*Section 29.3.1.70*
0x03A0	Auxiliary Clock 13 Select Control Register (CGM_AC13_SC)	*Section 29.3.1.71*
0x03A4	Auxiliary Clock 13 Select Status Register (CGM_AC13_SS)	*Section 29.3.1.72*
0x03A8	Auxiliary Clock 13 Divider 0 Configuration Register (CGM_AC13_DC0)	*Section 29.3.1.73*
0x03C0	Auxiliary Clock 14 Select Control Register (CGM_AC14_SC)	*Section 29.3.1.74*
0x03C4	Auxiliary Clock 14 Select Status Register (CGM_AC14_SS)	*Section 29.3.1.75*
0x03C8	Auxiliary Clock 14 Divider 0 Configuration Register (CGM_AC14_DC0)	*Section 29.3.1.76*
0x03CC	Auxiliary Clock 14 Divider 1 Configuration Register (CGM_AC14_DC1)	*Section 29.3.1.77*
0x03E0	Auxiliary Clock 15 Select Control Register (CGM_AC15_SC)	*Section 29.3.1.78*

Table 383. MC_CGMmemory map (continued)

Address offset	Register	Location
0x03E4	Auxiliary Clock 15 Select Status Register (CGM_AC15_SS)	*Section 29.3.1.79*
0x03E8	Auxiliary Clock 15 Divider 0 Configuration Register (CGM_AC15_DC0)	*Section 29.3.1.80*

Note: Any access to unused registers as well as write accesses to read-only registers will:

- *not change register content*
- *cause a transfer error*

29.3.1 Register descriptions

Unless otherwise noted, all registers may be accessed as 32-bit words, 16-bit half-words, or 8-bit bytes. The bytes are ordered according to big endian. For example, the CGM_PCS_DIVC1 register RATE bits may be accessed as a word at address offset 0x0104, as a half-word at address offset 0x0106, or as a byte at address offset 0x0107.

29.3.1.1 Core 0 Divider Configuration Register (CGM_CORE0_DC)

This register controls Core 0 divider.

Note: Byte and half-word write accesses are not allowed for this register. Such an access will not result in an exception; however, the value will not be loaded with the new value.

Offset: 0x0040 Access: User read/write, Supervisor read/write, Test read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	DE	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DIV
W																
Reset	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 277. Core 0 Divider Configuration Register (CGM_CORE0_DC)

Table 384. CGM_CORE0_DC field descriptions

Field	Description
0 DE	Core 0 clock divider enable This divider is always enabled. Therefore, this bit is read-only and always returns a value of ‘1’.
15 DIV	Core 0 clock divider division value The resultant Core 0 will have a period ‘DIV + 1’ times that of the Core 2/XBAR clock.

29.3.1.2 Core 1 Divider Configuration Register (CGM_CORE1_DC)

This register controls Core 1 divider.

Note: Byte and half-word write accesses are not allowed for this register. Such an access will not result in an exception; however, the value will not be loaded with the new value.

Offset: 0x0044 Access: User read/write, Supervisor read/write, Test read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	DE	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DIV
W																
Reset	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 278. Core 1 Divider Configuration Register (CGM_CORE1_DC)

Table 385. CGM_CORE1_DC field descriptions

Field	Description
0 DE	Core 1 clock divider enable This divider is always enabled. Therefore, this bit is read-only and always returns a value of ‘1’.
15 DIV	Core 1 clock divider division value The resultant Core 1 will have a period ‘DIV + 1’ times that of the Core 2/XBAR clock.

29.3.1.3 Auxiliary Clock 5 Cascaded Divider 0 Configuration Register (CGM_AC5_CDC0)

This register controls auxiliary clock 5 cascaded divider 0.

Note: Byte and half-word write accesses are not allowed for this register. Such an access will not result in an exception; however, the value will not be loaded with the new value.

Address: 0x0080 Access: User read/write, Supervisor read/write, Test read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	DE	0	0	0	0	0	DIV									
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 279. Auxiliary Clock 5 Cascaded Divider 0 Configuration Register (CGM_AC5_CDC0)

Table 386. CGM_AC5_CDC0 field descriptions

Field	Description
0 DE	Divider Enable. 0 Disable auxiliary clock 5 cascaded divider 0 1 Enable auxiliary clock 5 cascaded divider 0
6:15 DIV	Divider Division Value The resultant PSI5_S_TS_CLK will have a period '(DIV + 1) × (CGM_AC5_DC2[DIV] + 1)' times that of auxiliary clock 5. If DE is set to 0 (divider is disabled), any write access to the DIV field is ignored and the PSI5_S_TS_CLK remains disabled.

29.3.1.4 Auxiliary Clock 5 Cascaded Divider 1 Configuration Register (CGM_AC5_CDC1)

This register controls system clock divider 1.

Note: Byte and half-word write accesses are not allowed for this register. Such an access will not result in an exception; however, the value will not be loaded with the new value.

Address: 0x0084 Access: User read/write, Supervisor read/write, Test read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	DE	0	0	0	0	0	DIV									
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 280. Auxiliary Clock 5 Cascaded Divider 1 Configuration Register (CGM_AC5_CDC1)

Table 387. CGM_AC5_CDC1 field descriptions

Field	Description
0 DE	Divider Enable. 0 Disable auxiliary clock 5 cascaded divider 1 1 Enable auxiliary clock 5 cascaded divider 1
6:15 DIV	Divider Division Value The resultant PSI5_S_DDSR_CLK will have a period '(DIV + 1) × (CGM_AC5_DC2[DIV] + 1)' times that of auxiliary clock 5. If DE is set to 0 (divider is disabled), any write access to the DIV field is ignored and the PSI5_S_DDSR_CLK remains disabled.

29.3.1.5 Auxiliary Clock 5 Cascaded Divider 2 Configuration Register (CGM_AC5_CDC2)

This register controls system clock divider 2.

Note: Byte and half-word write accesses are not allowed for this register. Such an access will not result in an exception; however, the value will not be loaded with the new value.

Address: 0x0088 Access: User read/write, Supervisor read/write, Test read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	DE	0	0	0	0	0	DIV									
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 281. Auxiliary Clock 5 Cascaded Divider 2 Configuration Register (CGM_AC5_CDC2)

Table 388. CGM_AC5_CDC2 field descriptions

Field	Description
0 DE	Divider Enable. 0 Disable auxiliary clock 5 cascaded divider 2 1 Enable auxiliary clock 5 cascaded divider 2
6:15 DIV	Divider Division Value The resultant PSI5_S_WD_CLK will have a period '(DIV + 1) × (CGM_AC5_DC2[DIV] + 1)' times that of auxiliary clock 5. If DE is set to 0 (divider is disabled), any write access to the DIV field is ignored and the PSI5_S_WD_CLK remains disabled.

29.3.1.6 Auxiliary Clock 5 Cascaded Divider 10 Configuration Register (CGM_AC5_CDC10)

This register controls auxiliary clock 5 cascaded divider 10.

Note: Byte and half-word write accesses are not allowed for this register. Such an access will not result in an exception, however the value will not be loaded with the new value.

Address: 0x0090 Access: User read/write, Supervisor read/write, Test read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	DE	0	0	0	0	0	DIV									
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 282. Auxiliary Clock 5 Cascaded Divider 10 Configuration Register (CGM_AC5_CDC10)

Table 389. CGM_AC5_CDC10 field descriptions

Field	Description
0 DE	Divider Enable 0 Disable auxiliary clock 5 cascaded divider 10 1 Enable auxiliary clock 5 cascaded divider 10
6:15 DIV	Divider Division Value The resultant PSI5_S_DDSR0_CLK will have a period '(DIV + 1) × (CGM_AC5_CDC1[DIV] + 1) × (CGM_AC5_DC2[DIV] + 1)' times that of auxiliary clock 5. If DE is set to 0 (divider is disabled), any write access to the DIV field is ignored and the PSI5_S_DDSR0_CLK remains disabled.

29.3.1.7 Auxiliary Clock 5 Cascaded Divider 11 Configuration Register (CGM_AC5_CDC11)

This register controls auxiliary clock 5 cascaded divider 11.

Note: Byte and half-word write accesses are not allowed for this register. Such an access will not result in an exception, however the value will not be loaded with the new value.

Address: 0x0094 Access: User read/write, Supervisor read/write, Test read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	DE	0	0	0	0	0	DIV									
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 283. Auxiliary Clock 5 Cascaded Divider 11 Configuration Register (CGM_AC5_CDC11)

Table 390. CGM_AC5_CDC11 field descriptions

Field	Description
0 DE	Divider Enable 0 Disable auxiliary clock 5 cascaded divider 11 1 Enable auxiliary clock 5 cascaded divider 11
6:15 DIV	Divider Division Value The resultant PSI5_S_DDSR1_CLK will have a period '(DIV + 1) × (CGM_AC5_CDC1[DIV] + 1) × (CGM_AC5_DC2[DIV] + 1)' times that of auxiliary clock 5. If DE is set to 0 (divider is disabled), any write access to the DIV field is ignored and the PSI5_S_DDSR1_CLK remains disabled.

29.3.1.8 Auxiliary Clock 5 Cascaded Divider 12 Configuration Register (CGM_AC5_CDC12)

This register controls auxiliary clock 5 cascaded divider 12.

Note: Byte and half-word write accesses are not allowed for this register. Such an access will not result in an exception, however the value will not be loaded with the new value.

Address: 0x0098 Access: User read/write, Supervisor read/write, Test read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	DE	0	0	0	0	0	DIV									
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 284. Auxiliary Clock 5 Cascaded Divider 12 Configuration Register (CGM_AC5_CDC12)

Table 391. CGM_AC5_CDC12 field descriptions

Field	Description
0 DE	Divider Enable 0 Disable auxiliary clock 5 cascaded divider 12 1 Enable auxiliary clock 5 cascaded divider 12
6:15 DIV	Divider Division Value The resultant PSI5_S_DDSR2_CLK will have a period '(DIV + 1) × (CGM_AC5_CDC1[DIV] + 1) × (CGM_AC5_DC2[DIV] + 1)' times that of auxiliary clock 5. If DE is set to 0 (divider is disabled), any write access to the DIV field is ignored and the PSI5_S_DDSR2_CLK remains disabled.

29.3.1.9 Auxiliary Clock 5 Cascaded Divider 13 Configuration Register (CGM_AC5_CDC13)

This register controls auxiliary clock 5 cascaded divider 13.

Note: Byte and half-word write accesses are not allowed for this register. Such an access will not result in an exception, however the value will not be loaded with the new value.

Address: 0x009C Access: User read/write, Supervisor read/write, Test read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	DE	0	0	0	0	0	DIV									
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 285. Auxiliary Clock 5 Cascaded Divider 13 Configuration Register (CGM_AC5_CDC13)

Table 392. CGM_AC5_CDC13 field descriptions

Field	Description
0 DE	Divider Enable 0 Disable auxiliary clock 5 cascaded divider 13 1 Enable auxiliary clock 5 cascaded divider 13
6:15 DIV	Divider Division Value The resultant PSI5_S_DDSR3_CLK will have a period '(DIV + 1) × (CGM_AC5_CDC1[DIV] + 1) × (CGM_AC5_DC2[DIV] + 1)' times that of auxiliary clock 5. If DE is set to 0 (divider is disabled), any write access to the DIV field is ignored and the PSI5_S_DDSR3_CLK remains disabled.

29.3.1.10 Auxiliary Clock 5 Cascaded Divider 20 Configuration Register (CGM_AC5_CDC20)

This register controls auxiliary clock 5 cascaded divider 20.

Note: Byte and half-word write accesses are not allowed for this register. Such an access will not result in an exception, however the value will not be loaded with the new value.

Address: 0x00A0 Access: User read/write, Supervisor read/write, Test read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	DE	0	0	0	0	0	DIV									
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 286. Auxiliary Clock 5 Cascaded Divider 20 Configuration Register (CGM_AC5_CDC20)

Table 393. CGM_AC5_CDC20 field descriptions

Field	Description
0 DE	Divider Enable 0 Disable auxiliary clock 5 cascaded divider 20 1 Enable auxiliary clock 5 cascaded divider 20
6:15 DIV	Divider Division Value The resultant PSI5_S_WD0_CLK will have a period '(DIV + 1) × (CGM_AC5_CDC2[DIV] + 1) × (CGM_AC5_DC2[DIV] + 1)' times that of auxiliary clock 5. If DE is set to 0 (divider is disabled), any write access to the DIV field is ignored and the PSI5_S_WD0_CLK remains disabled.

29.3.1.11 Auxiliary Clock 5 Cascaded Divider 21 Configuration Register (CGM_AC5_CDC21)

This register controls auxiliary clock 5 cascaded divider 21.

Note: Byte and half-word write accesses are not allowed for this register. Such an access will not result in an exception, however the value will not be loaded with the new value.

Address: 0x00A4 Access: User read/write, Supervisor read/write, Test read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	DE	0	0	0	0	0	DIV									
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 287. Auxiliary Clock 5 Cascaded Divider 21 Configuration Register (CGM_AC5_CDC21)

Table 394. CGM_AC5_CDC21 field descriptions

Field	Description
0 DE	Divider Enable 0 Disable auxiliary clock 5 cascaded divider 21 1 Enable auxiliary clock 5 cascaded divider 21
6:15 DIV	Divider Division Value The resultant PSI5_S_WD1_CLK will have a period '(DIV + 1) × (CGM_AC5_CDC2[DIV] + 1) × (CGM_AC5_DC2[DIV] + 1)' times that of auxiliary clock 5. If DE is set to 0 (divider is disabled), any write access to the DIV field is ignored and the PSI5_S_WD1_CLK remains disabled.

29.3.1.12 Auxiliary Clock 5 Cascaded Divider 22 Configuration Register (CGM_AC5_CDC22)

This register controls auxiliary clock 5 cascaded divider 22.

Note: Byte and half-word write accesses are not allowed for this register. Such an access will not result in an exception, however the value will not be loaded with the new value.

Address: 0x00A8 Access: User read/write, Supervisor read/write, Test read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	DE	0	0	0	0	0	DIV									
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 288. Auxiliary Clock 5 Cascaded Divider 22 Configuration Register (CGM_AC5_CDC22)

Table 395. CGM_AC5_CDC22 field descriptions

Field	Description
0 DE	Divider Enable 0 Disable auxiliary clock 5 cascaded divider 22 1 Enable auxiliary clock 5 cascaded divider 22
6:15 DIV	Divider Division Value The resultant PSI5_S_WD2_CLK will have a period '(DIV + 1) × (CGM_AC5_CDC2[DIV] + 1) × (CGM_AC5_DC2[DIV] + 1)' times that of auxiliary clock 5. If DE is set to 0 (divider is disabled), any write access to the DIV field is ignored and the PSI5_S_WD2_CLK remains disabled.

29.3.1.13 Auxiliary Clock 5 Cascaded Divider 23 Configuration Register (CGM_AC5_CDC23)

This register controls auxiliary clock 5 cascaded divider 23.

Note: Byte and half-word write accesses are not allowed for this register. Such an access will not result in an exception, however the value will not be loaded with the new value.

Address: 0x00AC Access: User read/write, Supervisor read/write, Test read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	DE	0	0	0	0	0	DIV									
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 289. Auxiliary Clock 5 Cascaded Divider 23 Configuration Register (CGM_AC5_CDC23)

Table 396. CGM_AC5_CDC23 field descriptions

Field	Description
0 DE	Divider Enable 0 Disable auxiliary clock 5 cascaded divider 23 1 Enable auxiliary clock 5 cascaded divider 23
6:15 DIV	Divider Division Value The resultant PSI5_S_WD3_CLK will have a period '(DIV + 1) × (CGM_AC5_CDC2[DIV] + 1) × (CGM_AC5_DC2[DIV] + 1)' times that of auxiliary clock 5. If DE is set to 0 (divider is disabled), any write access to the DIV field is ignored and the PSI5_S_WD3_CLK remains disabled.

29.3.1.14 PCS Switch Duration Register (CGM_PCS_SDUR)

This register contains the progressive system clock switching duration for each step. Refer to *Section 29.4.1.2: Progressive system clock switching*, for details on how to set this value. This register is reset only on a power-on reset.

Offset: 0x0100 Access: User read/write, Supervisor read/write, Test read/write

	0	1	2	3	4	5	6	7
R W	SDUR							
POR	0	0	0	0	0	0	0	0

Figure 290. PCS Switch Duration Register (CGM_PCS_SDUR)

Table 397. CGM_PCS_SDUR field descriptions

Field	Description
0:7 SDUR	Switch Duration This value defines the duration of one PCS clock switch step in terms of IRCOSC cycles.

29.3.1.15 PCS Divider Change Register 1 (CGM_PCS_DIVC1)

This register defines the rate of frequency change and initial change value for the progressive system clock switching when switching the system clock source to or from the XOSC on ramp-up and ramp-down, respectively. Refer to *Section 29.4.1.2: Progressive system clock switching*, for details on how to set these values. This register is reset only on a power-on reset.

Note: Byte write accesses are not allowed for the INIT field of this register. Such an access will not result in an exception; however, the value will not be loaded with the new value.

Offset : 0x0104 Access: User read/write, Supervisor read/write, Test read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	INIT															
POR	0	0	0	0	0	0	1	1	1	1	1	0	0	1	1	1

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	RATE							
W																
POR	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 291. PCS Divider Change Register 1 (CGM_PCS_DIVC1)

Table 398. CGM_PCS_DIVC1 field descriptions

Field	Description
0:15 INIT	Divider Change Initial Value This is initial change value of the clock divider for the clock ramp-up phase when switching to the XOSC.
24:31 RATE	Divider Change Rate This value controls the change value of the clock divider for the clock ramp-up and ramp-down phase when switching to/from the XOSC.

29.3.1.16 PCS Divider End Register 1 (CGM_PCS_DIVE1)

This register defines the final division value for the progressive system clock switching when switching the system clock source from the XOSC on ramp-down. Refer to *Section 29.4.1.2: Progressive system clock switching*, for details on how to set this value. This register is reset only on a power-on reset.

Note: Byte and half-word write accesses are not allowed for this register. Such an access will not result in an exception; however, the value will not be loaded with the new value.

Offset: 0x0108 Access: User read/write, Supervisor read/write, Test read

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	DIVE			
W																
POR	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	DIVE															
W																
POR	0	0	0	0	0	0	1	1	1	1	1	0	0	1	1	1

Figure 292. PCS Divider End Register 1 (CGM_PCS_DIVE1)

Table 399. CGM_PCS_DIVE1 field descriptions

Field	Description
12:31 DIVE	Divider End Value This is the clock divider end value for the clock ramp-down phase when switching from the XOSC.

29.3.1.17 PCS Divider Start Register 1 (CGM_PCS_DIVS1)

This register defines the initial division value for the progressive system clock switching when switching the system clock source to the XOSC on ramp-up. Register *n* corresponds to system clock source *n*. Refer to *Section 29.4.1.2: Progressive system clock switching*, for details on how to set these values. This register is reset only on a power-on reset.

Note: Byte and half-word write accesses are not allowed for this register. Such an access will not result in an exception; however, the value will not be loaded with the new value.

Offset: 0x010C Access: User read/write, Supervisor read/write, Test read

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	DIVS			
W																
POR	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	DIVS															
W																
POR	0	0	0	0	0	0	1	1	1	1	1	0	0	1	1	1

Figure 293. PCS Divider Start Register 1 (CGM_PCS_DIVS1)

Table 400. CGM_PCS_DIVS1 field descriptions

Field	Description
12:31 DIVS	Divider Start Value This is the start value of the clock divider for the clock ramp-up phase when switching to the XOSC.

29.3.1.18 PCS Divider Change Register 2 (CGM_PCS_DIVC2)

This register defines the rate of frequency change and initial change value for the progressive system clock switching when switching the system clock source to or from the PLL0 PHI on ramp-up and ramp-down, respectively. Refer to *Section 29.4.1.2: Progressive system clock switching*, for details on how to set these values. This register is reset only on a power-on reset.

Note: Byte write accesses are not allowed for the INIT field of this register. Such an access will not result in an exception; however, the value will not be loaded with the new value.

Offset: 0x0110 Access: User read/write, Supervisor read/write, Test read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	INIT															
W																
POR	0	0	0	0	0	0	1	1	1	1	1	0	0	1	1	1

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	RATE							
W																
POR	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 294. PCS Divider Change Register 2 (CGM_PCS_DIVC2)

Table 401. CGM_PCS_DIVC2 field descriptions

Field	Description
0:15 INIT	Divider Change Initial Value This is initial change value of the clock divider for the clock ramp-up phase when switching to the PLL0 PHI.
24:31 RATE	Divider Change Rate This value controls the change value of the clock divider for the clock ramp-up and ramp-down phase when switching to/from the PLL0 PHI.

29.3.1.19 PCS Divider End Register 2 (CGM_PCS_DIVE2)

This register defines the final division value for the progressive system clock switching when switching the system clock source from the PLL0 PHI on ramp-down. Refer to *Section 29.4.1.2: Progressive system clock switching* for details on how to set this value. This register is reset only on a power-on reset.

Note: Byte and half-word write accesses are not allowed for this register. Such an access will not result in an exception; however, the value will not be loaded with the new value.

Offset: 0x0114 Access: User read/write, Supervisor read/write, Test read

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	DIVE			
W																
POR	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	DIVE															
W																
POR	0	0	0	0	0	0	1	1	1	1	1	0	0	1	1	1

Figure 295. PCS Divider End Register 2 (CGM_PCS_DIVE2)

Table 402. CGM_PCS_DIVE2 field descriptions

Field	Description
12:31 DIVE	Divider End Value This is the clock divider end value for the clock ramp-down phase when switching from the PLL0 PHI.

29.3.1.20 PCS Divider Start Register 2 (CGM_PCS_DIVS2)

This register defines the initial division value for the progressive system clock switching when switching the system clock source to the PLL0 PHI on ramp-up. Refer to *Section 29.4.1.2: Progressive system clock switching*, for details on how to set this value. This register is reset only on a power-on reset.

Note: Byte and half-word write accesses are not allowed for this register. Such an access will not result in an exception; however, the value will not be loaded with the new value.

Offset: 0x0118 Access: User read/write, Supervisor read/write, Test read

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	DIVS			
W																
POR	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	DIVS															
W																
POR	0	0	0	0	0	0	1	1	1	1	1	0	0	1	1	1

Figure 296. PCS Divider Start Register 2 (CGM_PCS_DIVS2)

Table 403. CGM_PCS_DIVS2 field descriptions

Field	Description
12:31 DIVS	Divider Start Value This is the start value of the clock divider for the clock ramp-up phase when switching to the PLL0 PHI.

29.3.1.21 PCS Divider Change Register 4 (CGM_PCS_DIVC4)

This register defines the rate of frequency change and initial change value for the progressive system clock switching when switching the system clock source to or from the PLL1 PHI on ramp-up and ramp-down, respectively. Refer to *Section 29.4.1.2: Progressive system clock switching*, for details on how to set these values. This register is reset only on a power-on reset.

Note: Byte write accesses are not allowed for the INIT field of this register. Such an access will not result in an exception; however, the value will not be loaded with the new value.

Offset: 0x0128 Access: User read/write, Supervisor read/write, Test read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	INIT															
W																
POR	0	0	0	0	0	0	1	1	1	1	1	0	0	1	1	1

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	RATE							
W																
POR	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 297. PCS Divider Change Register 4 (CGM_PCS_DIVC4)

Table 404. CGM_PCS_DIVC4 field descriptions

Field	Description
0:15 INIT	Divider Change Initial Value This is initial change value of the clock divider for the clock ramp-up phase when switching to the PLL1 PHI.
24:31 RATE	Divider Change Rate This value controls the change value of the clock divider for the clock ramp-up and ramp-down phase when switching to/from the PLL1 PHI.

29.3.1.22 PCS Divider End Register 4 (CGM_PCS_DIVE4)

This register defines the final division value for the progressive system clock switching when switching the system clock source from the PLL1 PHI on ramp-down. Refer to *Section 29.4.1.2: Progressive system clock switching*, for details on how to set this value. This register is reset only on a power-on reset.

Note: Byte and half-word write accesses are not allowed for this register. Such an access will not result in an exception; however, the value will not be loaded with the new value.

Offset: 0x012C Access: User read/write, Supervisor read/write, Test read

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	DIVE			
W																
POR	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	DIVE															
W																
POR	0	0	0	0	0	0	1	1	1	1	1	0	0	1	1	1

Figure 298. PCS Divider End Register 4 (CGM_PCS_DIVE4)

Table 405. CGM_PCS_DIVE4 field descriptions

Field	Description
12:31 DIVE	Divider End Value This is the clock divider end value for the clock ramp-down phase when switching from the PLL1 PHI.

29.3.1.23 PCS Divider Start Register 4 (CGM_PCS_DIVS4)

This register defines the initial division value for the progressive system clock switching when switching the system clock source to the PLL1 PHI on ramp-up. Refer to *Section 29.4.1.2: Progressive system clock switching* for details on how to set this value. This register is reset only on a power-on reset.

Note: Byte and half-word write accesses are not allowed for this register. Such an access will not result in an exception; however, the value will not be loaded with the new value.

Offset: 0x0130 Access: User read/write, Supervisor read/write, Test read

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	DIVS			
W																
POR	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	DIVS															
W																
POR	0	0	0	0	0	0	1	1	1	1	1	0	0	1	1	1

Figure 299. PCS Divider Start Register 4 (CGM_PCS_DIVS4)

Table 406. CGM_PCS_DIVS4 field descriptions

Field	Description
12:31 DIVS	Divider Start Value This is the start value of the clock divider for the clock ramp-up phase when switching to the PLL1 PHI.

29.3.1.24 System Clock Divider Ratio Change Register (CGM_SC_DIV_RC)

This register selects whether the system clock divider ratios will change from the current configuration to the configuration in the next update. If the value of SYS_DIV_RATIO_CHNG is ‘1’ at the time of a write to the CGM_DIV_UPD_TRIG register and a pre-loaded system clock divider update is pending, the crossbar is halted while the system clock divider update takes place. If the value of SYS_DIV_RATIO_CHNG is ‘0’, the crossbar switch is not halted. This register has no effect if the system clock divider update is configured in the CGM_DIV_UPD_TYPE register to be immediate.

An example of a divider ratio not changing is divider 0 changes from divide by 1 to divide by 2, and divider 1 changes from divide by 2 to divide by 4. The ratio is 1:2 in both configurations. An example of a divider ratio changing is divider 0 changes from divide by 1 to divide by 2, and divider 1 changes from divide by 2 to divide by 6. The ratio changes from 1:2 to 1:3. The value of SYS_DIV_RATIO_CHNG is returned to ‘1’ automatically on each write to the CGM_DIV_UPD_TRIG register.

Caution: Software must never write a ‘0’ to the SYS_DIV_RATIO_CHNG bit if the system clock divider ratios change from the current configuration to the next configuration. This can potentially cause errors in the crossbar which lead to lost data.

Offset: 0x01D0 Access: User read/write, Supervisor read/write, Test read

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
POR	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SYS_DIV_RATIO_CHNG
W																
POR	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 300. System Clock Divider Ratio Change Register (CGM_SC_DIV_RC)

Table 407. CGM_SC_DIV_RC field descriptions

Field	Description
31 SYS_DIV_ RATIO_CHNG	System Clock Divider Ratio Change 0 The system clock divider ratios does not change with the next system clock divider configuration update 1 The system clock divider ratios changes with the next system clock divider configuration update

29.3.1.25 Divider Update Type Register (CGM_DIV_UPD_TYPE)

This register selects whether the dividers associated with a clock are updated immediately on writing to the corresponding divider configuration register or only on writing to the divider update trigger register CGM_DIV_UPD_TRIG, after which the pre-loaded configuration in the divider configuration registers will take effect.

Offset : 0x01D4 Access: User read/write, Supervisor read/write, Test read

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	SYS_UPD_TYPE	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
POR	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
POR	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 301. Divider Update Type Register (CGM_DIV_UPD_TYPE)

Table 408. CGM_DIV_UPD_TYPE field descriptions

Field	Description
0 SYS_UPD_TYPE	System Clock Divider Update Type 0 The configuration for each system clock divider is updated immediately on writing to the corresponding CGM_SC_DCi register 1 The configuration for each system clock divider is pre-loaded on writing to the corresponding CGM_SC_DCi register, and the pre-loaded configurations of all the system clock dividers are updated on writing to the CGM_DIV_UPD_TRIG register

29.3.1.26 Divider Update Trigger Register (CGM_DIV_UPD_TRIG)

Writing any value to this register will cause all dividers that have corresponding bits set to ‘1’ in the CGM_DIV_UPD_TYPE register and have pre-loaded configurations to be updated immediately. Reading this register will always return all zeroes.

Offset: 0x01D8 Access: User read/write, Supervisor read/write, Test read

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0															
W	DIV_UPD_TRIGGER															
POR	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0															
W	DIV_UPD_TRIGGER															
POR	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 302. Divider Update Trigger Register (CGM_DIV_UPD_TRIG)

Table 409. CGM_DIV_UPD_TRIG field descriptions

Field	Description
0:31 DIV_UPD_TRIGGER	Writing any value to this register causes all dividers that have corresponding bits set to ‘1’ in the CGM_DIV_UPD_TYPE register and have pre-loaded configurations to be updated immediately. Reading this register always returns all zeroes.

29.3.1.27 Divider Update Status Register (CGM_DIV_UPD_STAT)

This register indicates whether a divider for each clock is in the process of being updated. If the CGM_DIV_UPD_TYPE[i] is ‘0’, CGM_DIV_UPD_STAT[i] is set to ‘1’ immediately on writing to one of the corresponding divider configuration registers. Otherwise, CGM_DIV_UPD_STAT[i] is set to ‘1’ immediately on writing to the CGM_DIV_UPD_TRIG register if one of the corresponding divider configurations has been pre-loaded. CGM_DIV_UPD_STAT[i] is cleared to ‘0’ as soon as all the corresponding dividers have been updated and the dividers generate the desired frequency.

Offset: 0x01DC Access: User read/write, Supervisor read/write, Test read

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	SYS_UPD_STAT	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
POR	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
POR	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 303. Divider Update Status Register (CGM_DIV_UPD_STAT)

Table 410. CGM_DIV_UPD_STAT field descriptions

Field	Description
0 SYS_UPD_STAT	System Clock Divider Update Status 0 The configuration for at least one system clock divider is not being updated 1 The configuration for at least one system clock divider is being updated

29.3.1.28 System Clock Select Status Register (CGM_SC_SS)

This register provides the current system clock source selection.

Offset: 0x01E4 Access: User read, Supervisor read, Test read

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	SELSTAT				0	0	0	0	SWTRG			SWIP
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 304. System Clock Select Status Register (CGM_SC_SS)

Table 411. CGM_SC_SS field descriptions

Field	Description
4:7 SELSTAT	System Clock Source Selection Status This value indicates the current source for the system clock. 0000 IRCOSC 0001 XOSC 0010 PLL0 PHI 0011 Reserved 0100 PLL1 PHI 0101 Reserved ... 1110 Reserved 1111 system clock is disabled
12:14 SWTRG	Switch Trigger cause This value indicates the cause for the latest clock source switch. 000 Reserved 001 switch after request from MC_ME succeeded 010 switch after request from MC_ME failed due inactive target clock 011 switch after request from MC_ME failed due inactive current clock 100 switch to IRCOSC due to SAFE mode request or reset succeeded 101 switch to IRCOSC due to SAFE mode request or reset, but current clock source was inactive 110 Reserved 111 Reserved
15 SWIP	Switch In Progress 0 clock source switching has completed 1 clock source switching is in progress

29.3.1.29 System Clock Divider 0 Configuration Register (CGM_SC_DC0)

This register controls system clock divider 0. Refer to *Section 29.4.1.4.1: System clock divider synchronization*, for details on division value limitations.

Note: Byte and half-word write accesses are not allowed for this register. Such an access will not result in an exception; however, the value will not be loaded with the new value.

Offset: 0x01E8 Access: User read/write, Supervisor read/write, Test read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	DE	0	0	0	0	0	0	0	0	0	DIV					
W																
Reset	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 305. System Clock Divider 0 Configuration Register (CGM_SC_DC0)

Table 412. CGM_SC_DC0 field descriptions

Field	Description
0 DE	Divider 0 Enable This divider is always enabled. Therefore, this bit is read-only and always returns a value of '1'.
10:15 DIV	Divider 0 Division Value The resultant CORE_CLK (Core_0-2), HSM_CLK, XBAR_CLK will have a period 'DIV + 1' times that of the system clock.

29.3.1.30 System Clock Divider 1 Configuration Register (CGM_SC_DC1)

This register controls system clock divider 1. Refer to *Section 29.4.1.4.1: System clock divider synchronization*, for details on division value limitations.

Note: Byte and half-word write accesses are not allowed for this register. Such an access will not result in an exception; however, the value will not be loaded with the new value.

Offset: 0x01EC Access: User read/write, Supervisor read/write, Test read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	DE	0	0	0	0	0	0	0	0	0	DIV					
W																
Reset	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 306. System Clock Divider 1 Configuration Register (CGM_SC_DC1)

Table 413. CGM_SC_DC1 field descriptions

Field	Description
0 DE	Divider 1 Enable This divider is always enabled. Therefore, this bit is read-only and always returns a value of '1'.
10:15 DIV	Divider 1 Division Value The resultant HPBM_CLK will have a period 'DIV + 1' times that of the system clock.

29.3.1.31 System Clock Divider 2 Configuration Register (CGM_SC_DC2)

This register controls system clock divider 2. Refer to *Section 29.4.1.4.1: System clock divider synchronization*, for details on division value limitations.

Note: Byte and half-word write accesses are not allowed for this register. Such an access will not result in an exception; however, the value will not be loaded with the new value.

Offset: 0x01F0 Access: User read/write, Supervisor read/write, Test read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	DE	0	0	0	0	0	0	0	0	0	DIV					
W																
Reset	1	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 307. System Clock Divider 2 Configuration Register (CGM_SC_DC2)

Table 414. CGM_SC_DC2 field descriptions

Field	Description
0 DE	Divider 2 Enable This divider is always enabled. Therefore, this bit is read-only and always returns a value of ‘1’.
10:15 DIV	Divider 2 Division Value The resultant PBRIDGE_CLK will have a period ‘DIV + 1’ times that of the system clock.

29.3.1.32 System Clock Divider 3 Configuration Register (CGM_SC_DC3)

This register controls system clock divider 3. Refer to *Section 29.4.1.4.1: System clock divider synchronization*, for details on division value limitations.

Note: Byte and half-word write accesses are not allowed for this register. Such an access will not result in an exception; however, the value will not be loaded with the new value.

Offset: 0x01F4 Access: User read/write, Supervisor read/write, Test read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	DE	0	0	0	0	0	0	0	0	0	DIV					
W																
Reset	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 308. System Clock Divider 3 Configuration Register (CGM_SC_DC3)

Table 415. CGM_SC_DC3 field descriptions

Field	Description
0 DE	Divider 3 Enable This divider is always enabled. Therefore, this bit is read-only and always returns a value of ‘1’.
10:15 DIV	Divider 3 Division Value The resultant FBRIDGE_CLK will have a period ‘DIV + 1’ times that of the system clock.

29.3.1.33 System Clock Divider 4 Configuration Register (CGM_SC_DC4)

This register controls system clock divider 4. Refer to *Section 29.4.1.4.1: System clock divider synchronization*, for details on division value limitations.

Note: Byte and half-word write accesses are not allowed for this register. Such an access will not result in an exception; however, the value will not be loaded with the new value.

Offset: 0x01F8 Access: User read/write, Supervisor read/write, Test read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	DE	0	0	0	0	0	0	0	0	0	DIV					
W																
Reset	1	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 309. System Clock Divider 4 Configuration Register (CGM_SC_DC4)

Table 416. CGM_SC_DC4 field descriptions

Field	Description
0 DE	Divider 4 Enable This divider is always enabled. Therefore, this bit is read-only and always returns a value of ‘1’.
10:15 DIV	Divider 4 Division Value The resultant PFBRIDGE_CLK will have a period ‘DIV + 1’ times that of the system clock.

29.3.1.34 Auxiliary Clock 0 Select Control Register (CGM_AC0_SC)

This register is used to select the current clock source for the following clocks:

- undivided: (unused)
- divided by auxiliary clock 0 divider 0: SARADC_CLK
- divided by auxiliary clock 0 divider 1: EMIOS_CLK

Offset: 0x0200 Access: User read/write, Supervisor read/write, Test read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	SELCTL				0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 310. Auxiliary Clock 0 Select Control Register (CGM_AC0_SC)

Table 417. CGM_AC0_SC field descriptions

Field	Description
4:7 SELCTL	Auxiliary Clock 0 Source Selection Control Selects the source for auxiliary clock 0. **Note:** Status of respective clock source must be ensured before selection. 0000 IRCOSC 0001 XOSC 0010 PLL0 PHI 0011 Reserved ... 1111 Reserved

29.3.1.35 Auxiliary Clock 0 Select Status Register (CGM_AC0_SS)

This register provides the current auxiliary clock 0 source selection.

Offset: 0x0204 Access: User read, Supervisor read, Test read

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	SELSTAT				0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 311. Auxiliary Clock 0 Select Status Register (CGM_AC0_SS)

Table 418. CGM_AC0_SS field descriptions

Field	Description
4:7 SELSTAT	Auxiliary Clock 0 Source Selection Status This value indicates the current source for auxiliary clock 0. 0000 IRCOSC 0001 XOSC 0010 PLL0 PHI 0011 Reserved ... 1111 Reserved

29.3.1.36 Auxiliary Clock 0 Divider 0 Configuration Register (CGM_AC0_DC0)

This register controls auxiliary clock 0 divider 0.

Note: Byte and half-word write accesses are not allowed for this register. Such an access will not result in an exception; however, the value will not be loaded with the new value.

Offset : 0x0208 Access: User read/write, Supervisor read/write, Test read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	DE	0	0	0	0	0	0	0	0	DIV						
W																
Reset	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 312. Auxiliary Clock 0 Divider 0 Configuration Register (CGM_AC0_DC0)

Table 419. CGM_AC0_DC0 field descriptions

Field	Description
0 DE	Divider Enable 0 Disable auxiliary clock 0 divider 0 1 Enable auxiliary clock 0 divider 0
9:15 DIV	Divider Division Value The resultant SARADC_CLK will have a period ‘DIV + 1’ times that of auxiliary clock 0. If DE is set to 0 (divider 0 is disabled), any write access to the DIV field is ignored and the SARADC_CLK remains disabled.

29.3.1.37 Auxiliary Clock 0 Divider 1 Configuration Register (CGM_AC0_DC1)

This register controls auxiliary clock 0 divider 1.

Note: Byte and half-word write accesses are not allowed for this register. Such an access will not result in an exception; however, the value will not be loaded with the new value.

Offset: 0x020C Access: User read/write, Supervisor read/write, Test read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	DE	0	0	0	0	0	0	0	0	0	0	0	DIV			
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 313. Auxiliary Clock 0 Divider 1 Configuration Register (CGM_AC0_DC1)

Table 420. CGM_AC0_DC1 field descriptions

Field	Description
0 DE	Divider Enable 0 Disable auxiliary clock 0 divider 1 1 Enable auxiliary clock 0 divider 1
12:15 DIV	Divider Division Value The resultant EMIOS_CLK will have a period 'DIV + 1' times that of auxiliary clock 0. If DE is set to 0 (divider 1 is disabled), any write access to the DIV field is ignored and the EMIOS_CLK remains disabled.

29.3.1.38 Auxiliary Clock 1 Select Control Register (CGM_AC1_SC)

This register is used to select the current clock source for the following clocks:

- undivided: (unused)
- divided by auxiliary clock 1 divider 0: CAN_CLK3

Offset: 0x0220 Access: User read/write, Supervisor read/write, Test read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	SELCTL				0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 314. Auxiliary Clock 1 Select Control Register (CGM_AC1_SC)

Table 421. CGM_AC1_SC field descriptions

Field	Description
4:7 SELCTL	Auxiliary Clock 1 Source Selection Control This value selects the current source for auxiliary clock 1. **Note:** Status of respective clock source must be ensured before selection. 0000 Reserved 0001 XOSC 0010 PLL0 PHI 0011 Reserved 0100 Reserved 0101 Reserved 0110 Reserved ... 1111 Reserved

29.3.1.39 Auxiliary Clock 1 Select Status Register (CGM_AC1_SS)

This register provides the current auxiliary clock 1 source selection.

Offset : 0x0224 Access: User read, Supervisor read, Test read

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	SELSTAT				0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 315. Auxiliary Clock 1 Select Status Register (CGM_AC1_SS)

Table 422. CGM_AC1_SS field descriptions

Field	Description
4:7 SELSTAT	Auxiliary Clock 1 Source Selection Status This value indicates the current source for auxiliary clock 1. 0000 Reserved 0001 XOSC 0010 PLL0 PHI 0011 Reserved 0100 Reserved 0101 Reserved 0110 Reserved ... 1111 Reserved

29.3.1.40 Auxiliary Clock 1 Divider 0 Configuration Register (CGM_AC1_DC0)

This register controls auxiliary clock 1 divider 0.

Note: Byte and half-word write accesses are not allowed for this register. Such an access will not result in an exception; however, the value will not be loaded with the new value.

Offset: 0x0228 Access: User read/write, Supervisor read/write, Test read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	DE	0	0	0	0	0	0	0	0	0	DIV					
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 316. Auxiliary Clock 1 Divider 0 Configuration Register (CGM_AC1_DC0)

Table 423. CGM_AC1_DC0 field descriptions

Field	Description
0 DE	Divider Enable 0 Disable auxiliary clock 1 divider 0 1 Enable auxiliary clock 1 divider 0
10:15 DIV	Divider Division Value The resultant CAN_CLK3 will have a period 'DIV + 1' times that of auxiliary clock 1. If DE is set to 0 (divider 0 is disabled), any write access to the DIV field is ignored and the CAN_CLK3 remains disabled.

29.3.1.41 Auxiliary Clock 2 Divider 0 Configuration Register (CGM_AC2_DC0)

This register controls auxiliary clock 2 divider 0 when the "CAN jitter" feature is not enabled (refer to *Section 29.4.3.1: Divider jitter injection*).

Note: Byte and half-word write accesses are not allowed for this register. Such an access will not result in an exception; however, the value will not be loaded with the new value.

Offset: 0x0248 Access: User read/write, Supervisor read/write, Test read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	DE	0	0	0	0	0	0	0	0	0	DIV					
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 317. Auxiliary Clock 2 Divider 0 Configuration Register (CGM_AC2_DC0)

Table 424. CGM_AC2_DC0 field descriptions

Field	Description
0 DE	Divider Enable 0 Disable auxiliary clock 2 divider 0 1 Enable auxiliary clock 2 divider 0
10:15 DIV	Divider Division Value The resultant FRAY_CLK will have a period 'DIV + 1' times that of auxiliary clock 2. If DE is set to 0 (divider 0 is disabled), any write access to the DIV field is ignored and the FRAY_CLK remains disabled.

29.3.1.42 Auxiliary Clock 2 Divider 1 Configuration Register (CGM_AC2_DC1)

This register controls auxiliary clock 2 divider 1.

Note: Byte and half-word write accesses are not allowed for this register. Such an access will not result in an exception; however, the value will not be loaded with the new value.

Offset: 0x024C Access: User read/write, Supervisor read/write, Test read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	DE	0	0	0	0	0	0	0	0	0	0	DIV				
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 318. Auxiliary Clock 2 Divider 1 Configuration Register (CGM_AC2_DC1)

Table 425. CGM_AC2_DC1 field descriptions

Field	Description
0 DE	Divider Enable 0 Disable auxiliary clock 2 divider 1 1 Enable auxiliary clock 2 divider 1
11:15 DIV	Divider Division Value The resultant PLL0_PHI_DIV will have a period 'DIV + 1' times that of auxiliary clock 2. If DE is set to 0 (divider 0 is disabled), any write access to the DIV field is ignored and the PLL0_PHI_DIV remains disabled.

29.3.1.43 Auxiliary Clock 3 Select Control Register (CGM_AC3_SC)

This register is used to select the current clock source for the PLL0 reference clock.

Offset: 0x0260 Access: User read/write, Supervisor read/write, Test read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	SELCTL				0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 319. Auxiliary Clock 3 Select Control Register (CGM_AC3_SC)

Table 426. CGM_AC3_SC field descriptions

Field	Description
4:7 SELCTL	Auxiliary Clock 3 Source Selection Control This value selects the current source for auxiliary clock 3. **Note:** Status of respective clock source must be ensured before selection. 0000 IRCOSC 0001 XOSC 0010 Reserved ... 1111 Reserved

29.3.1.44 Auxiliary Clock 3 Select Status Register (CGM_AC3_SS)

This register provides the current auxiliary clock 3 source selection.

Offset: 0x0264 Access: User read, Supervisor read, Test read

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	SELSTAT				0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 320. Auxiliary Clock 3 Select Status Register (CGM_AC3_SS)

Table 427. CGM_AC3_SS field descriptions

Field	Description
4:7 SELSTAT	Auxiliary Clock 3 Source Selection Status This value indicates the current source for auxiliary clock 3. 0000 IRCOSC 0001 XOSC 0010 Reserved ... 1111 Reserved

29.3.1.45 Auxiliary Clock 4 Select Control Register (CGM_AC4_SC)

This register is used to select the current clock source for the PLL1 reference clock.

Offset: 0x0280 Access: User read/write, Supervisor read/write, Test read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	SELCTL				0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 321. Auxiliary Clock 4 Select Control Register (CGM_AC4_SC)

Table 428. CGM_AC4_SC field descriptions

Field	Description
4:7 SELCTL	Auxiliary Clock 4 Source Selection Control This value selects the current source for auxiliary clock 4. **Note:** Status of respective clock source must be ensured before selection. 0000 Reserved 0001 XOSC 0010 Reserved 0011 PLL0 PHI1 0100 Reserved ... 1111 Reserved

29.3.1.46 Auxiliary Clock 4 Select Status Register (CGM_AC4_SS)

This register provides the current auxiliary clock 4 source selection.

Offset : 0x0284 Access: User read, Supervisor read, Test read

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	SELSTAT				0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 322. Auxiliary Clock 4 Select Status Register (CGM_AC4_SS)

Table 429. CGM_AC4_SS field descriptions

Field	Description
4:7 SELSTAT	Auxiliary Clock 4 Source Selection Status This value indicates the current source for auxiliary clock 4. 0000 Reserved 0001 XOSC 0010 Reserved 0011 PLL0 PHI1 0100 Reserved ... 1111 Reserved

29.3.1.47 Auxiliary Clock 5 Divider 0 Configuration Register (CGM_AC5_DC0)

This register controls auxiliary clock 5 divider 0. Refer to *Section 29.4.3.2: Fractional divider details*, for divider characteristics.

Note: Byte and half-word write accesses are not allowed for this register. Such an access will not result in an exception; however, the value will not be loaded with the new value.

Address: 0x02A8 Access: User read/write, Supervisor read/write, Test read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	DE	0	0	DIV												
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DIV_FMT	
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 323. Auxiliary Clock 5 Divider 0 Configuration Register (CGM_AC5_DC0)

Table 430. CGM_AC5_DC0 field descriptions

Field	Description
0 DE	Divider Enable 0 Disable auxiliary clock 5 divider 0 1 Enable auxiliary clock 5 divider 0
3:15 DIV	Divider Division Value The resultant PSI5_f189_CLK will have a period 'DIV + 1' times that of auxiliary clock 5. If DE is set to 0 (divider 0 is disabled), any write access to the DIV field is ignored and the PSI5_f189_CLK remains disabled.
30:31 DIV_FMT	Divider Value Format This value indicates the format of the division value for calculating the division factor 00 Division factor = (DIV + 1) / 1 01 Division factor = (DIV + 1) / 10 10 Division factor = (DIV + 1) / 100 11 Division factor = (DIV + 1) / 1,000

29.3.1.48 Auxiliary Clock 5 Divider 1 Configuration Register (CGM_AC5_DC1)

This register controls auxiliary clock 5 divider 1.

Note: Byte and half-word write accesses are not allowed for this register. Such an access will not result in an exception; however, the value will not be loaded with the new value.

Address: 0x02AC Access: User read/write, Supervisor read/write, Test read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	DE	0	0	0	0	0	DIV									
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 324. Auxiliary Clock 5 Divider 1 Configuration Register (CGM_AC5_DC1)

Table 431. CGM_AC5_DC1 field descriptions

Field	Description
0 DE	Divider Enable 0 Disable auxiliary clock 5 divider 1 1 Enable auxiliary clock 5 divider 1
6:15 DIV	Divider Division Value The resultant PSI5_f125_CLK will have a period 'DIV + 1' times that of auxiliary clock 5. If DE is set to 0 (divider 1 is disabled), any write access to the DIV field is ignored and the PSI5_f125_CLK remains disabled.

29.3.1.49 Auxiliary Clock 5 Divider 2 Configuration Register (CGM_AC5_DC2)

This register controls auxiliary clock 5 divider 2.

Note: Byte and half-word write accesses are not allowed for this register. Such an access will not result in an exception; however, the value will not be loaded with the new value.

Address: 0x02B0 Access: User read/write, Supervisor read/write, Test read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	DE	0	0	0	0	0	DIV									
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 325. Auxiliary Clock 5 Divider 2 Configuration Register (CGM_AC5_DC2)

Table 432. CGM_AC5_DC2 field descriptions

Field	Description
0 DE	Divider Enable 0 Disable auxiliary clock 5 divider 2 1 Enable auxiliary clock 5 divider 2
6:15 DIV	Divider Division Value The resultant PSI5_1us_CLK will have a period 'DIV + 1' times that of auxiliary clock 5. If DE is set to 0 (divider 2 is disabled), any write access to the DIV field is ignored and the PSI5_1us_CLK remains disabled.

29.3.1.50 Auxiliary Clock 6 Select Control Register (CGM_AC6_SC)

This register is used to select the current clock source for the following clocks:

- undivided: (unused)
- divided by auxiliary clock 6 divider 0: SYSCLK0 pin clock

Offset: 0x02C0 Access: User read/write, Supervisor read/write, Test read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	SELCTL				0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 326. Auxiliary Clock 6 Select Control Register (CGM_AC6_SC)

Table 433. CGM_AC6_SC field descriptions

Field	Description
4:7 SELCTL	Auxiliary Clock 6 Source Selection Control This value selects the current source for auxiliary clock 6. **Note:** Status of respective clock source must be ensured before selection. 0000 IRCOSC 0001 XOSC 0010 PLL0 PHI 0011 Reserved 0100 PLL1 PHI 0101 Reserved 0110 rtc_clk 0111 Reserved ... 1111 Reserved

29.3.1.51 Auxiliary Clock 6 Select Status Register (CGM_AC6_SS)

This register provides the current auxiliary clock 6 source selection.

Offset: 0x02C4 Access: User read, Supervisor read, Test read

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	SELSTAT				0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 327. Auxiliary Clock 6 Select Status Register (CGM_AC6_SS)

Table 434. CGM_AC6_SS field descriptions

Field	Description
4:7 SELSTAT	Auxiliary Clock 6 Source Selection Status This value indicates the current source for auxiliary clock 6. 0000 IRCOSC 0001 XOSC 0010 PLL0 PHI 0011 Reserved 0100 PLL1 PHI 0101 Reserved 0110 rtc_clk 0111 Reserved ... 1111 Reserved

29.3.1.52 Auxiliary Clock 6 Divider 0 Configuration Register (CGM_AC6_DC0)

This register controls auxiliary clock 6 divider 0.

Note: Byte and half-word write accesses are not allowed for this register. Such an access will not result in an exception; however, the value will not be loaded with the new value.

Offset: 0x02C8 Access: User read/write, Supervisor read/write, Test read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	DE	0	0	0	0	0	0	DIV								
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 328. Auxiliary Clock 6 Divider 0 Configuration Register (CGM_AC6_DC0)

Table 435. CGM_AC6_DC0 field descriptions

Field	Description
0 DE	Divider Enable 0 Disable auxiliary clock 6 divider 0 1 Enable auxiliary clock 6 divider 0
7:15 DIV	Divider Division Value The resultant SYSCLK0 pin clock will have a period ‘DIV + 1’ times that of auxiliary clock 6. If DE is set to 0 (divider 0 is disabled), any write access to the DIV field is ignored and the SYSCLK0 pin clock remains disabled.

29.3.1.53 Auxiliary Clock 8 Select Control Register (CGM_AC8_SC)

This register is used to select the current clock source for the following clocks:

- undivided: (unused)
- divided by auxiliary clock 8 divider 0: CAN_CLK0

Offset: 0x0300 Access: User read/write, Supervisor read/write, Test read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	SELCTL				0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 329. Auxiliary Clock 8 Select Control Register (CGM_AC8_SC)

Table 436. CGM_AC8_SC field descriptions

Field	Description
4:7 SELCTL	Auxiliary Clock 8 Source Selection Control This value selects the current source for auxiliary clock 8. **Note:** Status of respective clock source must be ensured before selection. 0000 Reserved 0001 XOSC 0010 PLL0 PHI 0011 Reserved ... 1111 Reserved

29.3.1.54 Auxiliary Clock 8 Select Status Register (CGM_AC8_SS)

This register provides the current auxiliary clock 8 source selection.

Offset: 0x0304 Access: User read, Supervisor read, Test read

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	SELSTAT				0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 330. Auxiliary Clock 8 Select Status Register (CGM_AC8_SS)

Table 437. CGM_AC8_SS field descriptions

Field	Description
4:7 SELSTAT	Auxiliary Clock 8 Source Selection Status This value indicates the current source for auxiliary clock 8. 0000 Reserved 0001 XOSC 0010 PLL0 PHI 0011 Reserved ... 1111 Reserved

29.3.1.55 Auxiliary Clock 8 Divider 0 Configuration Register (CGM_AC8_DC0)

This register controls auxiliary clock 8 divider 0 when the “CAN jitter” feature is not enabled (refer to *Section 29.4.3.1: Divider jitter injection*).

Note: Byte and half-word write accesses are not allowed for this register. Such an access will not result in an exception; however, the value will not be loaded with the new value.

Offset: 0x0308 Access: User read/write, Supervisor read/write, Test read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	DE	0	0	0	0	0	0	0	0	0	DIV					
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 331. Auxiliary Clock 8 Divider 0 Configuration Register (CGM_AC8_DC0)

Table 438. CGM_AC8_DC0 field descriptions

Field	Description
0 DE	Divider Enable 0 Disable auxiliary clock 8 divider 0 1 Enable auxiliary clock 8 divider 0
10:15 DIV	Divider Division Value The resultant CAN_CLK0 will have a period ‘DIV + 1’ times that of auxiliary clock 8. If DE is set to 0 (divider 0 is disabled), any write access to the DIV field is ignored and the CAN_CLK0 remains disabled.

29.3.1.56 Auxiliary Clock 9 Select Control Register (CGM_AC9_SC)

This register is used to select the current clock source for the following clocks:

- undivided: (unused)
- divided by auxiliary clock 9 divider 0: PIT_RTI_CLK

Offset: 0x0320 Access: User read/write, Supervisor read/write, Test read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	SELCTL				0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 332. Auxiliary Clock 9 Select Control Register (CGM_AC9_SC)

Table 439. CGM_AC9_SC field descriptions

Field	Description
4:7 SELCTL	Auxiliary Clock 9 Source Selection Control This value selects the current source for auxiliary clock 9. **Note:** Status of respective clock source must be ensured before selection. 0000 IRCOSC 0001 XOSC 0010 Reserved ... 1111 Reserved

29.3.1.57 Auxiliary Clock 9 Select Status Register (CGM_AC9_SS)

This register provides the current auxiliary clock 9 source selection.

Offset: 0x0324 Access: User read, Supervisor read, Test read

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	SELSTAT				0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 333. Auxiliary Clock 9 Select Status Register (CGM_AC9_SS)

Table 440. CGM_AC9_SS field descriptions

Field	Description
4:7 SELSTAT	Auxiliary Clock 9 Source Selection Status This value indicates the current source for auxiliary clock 9. 0000 IRCOSC 0001 XOSC 0010 Reserved ... 1111 Reserved

29.3.1.58 Auxiliary Clock 9 Divider 0 Configuration Register (CGM_AC9_DC0)

This register controls auxiliary clock 9 divider 0.

Note: Byte and half-word write accesses are not allowed for this register. Such an access will not result in an exception; however, the value will not be loaded with the new value.

Offset: 0x0328 Access: User read/write, Supervisor read/write, Test read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	DE	0	0	0	0	0	0	0	0	0	DIV					
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 334. Auxiliary Clock 9 Divider 0 Configuration Register (CGM_AC9_DC0)

Table 441. CGM_AC9_DC0 field descriptions

Field	Description
0 DE	Divider Enable 0 Disable auxiliary clock 9 divider 0 1 Enable auxiliary clock 9 divider 0
10:15 DIV	Divider Division Value The resultant PIT_RTI_CLK will have a period ‘DIV + 1’ times that of auxiliary clock 9. If DE is set to 0 (divider 0 is disabled), any write access to the DIV field is ignored and the PIT_RTI_CLK remains disabled.

29.3.1.59 Auxiliary Clock 10 Select Control Register (CGM_AC10_SC)

This register is used to select the current clock source for PLL_ETH.

Offset: 0x0340 Access: User read/write, Supervisor read/write, Test read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	SELCTL				0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 335. Auxiliary Clock 10 Select Control Register (CGM_AC10_SC)

Table 442. CGM_AC10_SC field descriptions

Field	Description
4:7 SELCTL	Auxiliary Clock 10 Source Selection Control This value selects the current source for auxiliary clock 10. **Note:** Status of XOSC/PPL0_PHI_DIV clock source must be ensured before selection. 0000 reserved 0001 XOSC 0010 PLL0_PHI_DIV 0011 Reserved ... 0111 Eth1 Rx clock DIV1/DIV5 ... 1111 Reserved

29.3.1.60 Auxiliary Clock 10 Select Status Register (CGM_AC10_SS)

This register provides the current auxiliary clock 10 source selection.

Offset: 0x0344 Access: User read, Supervisor read, Test read

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	SELSTAT				0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 336. Auxiliary Clock 10 Select Status Register (CGM_AC10_SS)

Table 443. CGM_AC10_SS field descriptions

Field	Description
4:7 SELSTAT	Auxiliary Clock 10 Source Selection Status This value indicates the current source for auxiliary clock 10. 0000 reserved 0001 XOSC 0010 PLL0_PHI_DIV 0011 Reserved ... 0111 Eth1 Rx clock DIV1/DIV5 ... 1111 Reserved

29.3.1.61 Auxiliary Clock 11 Select Control Register (CGM_AC11_SC)

This register is used to select the current clock source for the following clocks:

- undivided: (unused)
- divided by auxiliary clock 11 divider 0: CAN_CLK1

Offset: 0x0360 Access: User read/write, Supervisor read/write, Test read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	SELCTL				0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 337. Auxiliary Clock 11 Select Control Register (CGM_AC11_SC)

Table 444. CGM_AC11_SC field descriptions

Field	Description
4:7 SELCTL	Auxiliary Clock 11 Source Selection Control This value selects the current source for auxiliary clock 11. **Note:** Status of respective clock source must be ensured before selection. 0000 reserved 0001 XOSC 0010 PLL0 PHI 0011 Reserved ... 1111 Reserved

29.3.1.62 Auxiliary Clock 11 Select Status Register (CGM_AC11_SS)

This register provides the current auxiliary clock 11 source selection.

Offset: 0x0364 Access: User read, Supervisor read, Test read

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	SELSTAT				0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 338. Auxiliary Clock 11 Select Status Register (CGM_AC11_SS)

Table 445. CGM_AC11_SS field descriptions

Field	Description
4:7 SELSTAT	Auxiliary Clock 11 Source Selection Status This value indicates the current source for auxiliary clock 11. 0000 reserved 0001 XOSC 0010 PLL0 PHI 0011 Reserved ... 1111 Reserved

29.3.1.63 Auxiliary Clock 11 Divider 0 Configuration Register (CGM_AC11_DC0)

This register controls auxiliary clock 11 divider 0 when the “CAN jitter” feature is not enabled (refer to *Section 29.4.3.1: Divider jitter injection*).

Note: Byte and half-word write accesses are not allowed for this register. Such an access will not result in an exception; however, the value will not be loaded with the new value.

Offset: 0x0368 Access: User read/write, Supervisor read/write, Test read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	DE	0	0	0	0	0	0	0	0	0	DIV					
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 339. Auxiliary Clock 11 Divider 0 Configuration Register (CGM_AC11_DC0)

Table 446. CGM_AC11_DC0 field descriptions

Field	Description
0 DE	Divider Enable 0 Disable auxiliary clock 11 divider 0 1 Enable auxiliary clock 11 divider 0
10:15 DIV	Divider Division Value The resultant CAN_CLK1 will have a period ‘DIV + 1’ times that of auxiliary clock 11. If DE is set to 0 (divider 0 is disabled), any write access to the DIV field is ignored and the CAN_CLK1 remains disabled.

29.3.1.64 Auxiliary Clock 12 Select Control Register (CGM_AC12_SC)

This register is used to select the current clock source for the following clocks:

- undivided: (unused)
- divided by auxiliary clock 12 divider 0: DSPI_CLK0
- divided by auxiliary clock 12 divider 1: DSPI_CLK1
- divided by auxiliary clock 12 divider 2: LIN_CLK0
- divided by auxiliary clock 12 divider 3: LIN_CLK1
- divided by auxiliary clock 12 divider 4: PER_CLK0

Offset: 0x0380 Access: User read/write, Supervisor read/write, Test read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	SELCTL				0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 340. Auxiliary Clock 12 Select Control Register (CGM_AC12_SC)

Table 447. CGM_AC12_SC field descriptions

Field	Description
4:7 SELCTL	Auxiliary Clock 12 Source Selection Control Selects the source for auxiliary clock 12. **Note:** Status of respective clock source must be ensured before selection. 0000 IRCOSC 0001 XOSC 0010 PLL0 PHI 0011 Reserved ... 1111 Reserved

29.3.1.65 Auxiliary Clock 12 Select Status Register (CGM_AC12_SS)

This register provides the current auxiliary clock 12 source selection.

Offset: 0x0384 Access: User read, Supervisor read, Test read

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	SELSTAT				0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 341. Auxiliary Clock 12 Select Status Register (CGM_AC12_SS)

Table 448. CGM_AC12_SS field descriptions

Field	Description
4:7 SELSTAT	Auxiliary Clock 12 Source Selection Status This value indicates the current source for auxiliary clock 12. 0000 IRCOSC 0001 XOSC 0010 PLL0 PHI 0011 Reserved ... 1111 Reserved

29.3.1.66 Auxiliary Clock 12 Divider 0 Configuration Register (CGM_AC12_DC0)

This register controls auxiliary clock 12 divider 0. Refer to *Section 29.4.3.2: Fractional divider details*, for divider characteristics.

Note: Byte and half-word write accesses are not allowed for this register. Such an access will not result in an exception, however the value will not be loaded with the new value.

Offset: 0x0388 Access: User read/write, Supervisor read/write, Test read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	DE	0	0	0	0	0	0	DIV								
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DIV_FMT	
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 342. Auxiliary Clock 12 Divider 0 Configuration Register (CGM_AC12_DC0)

Table 449. CGM_AC12_DC0 field descriptions

Field	Description
0 DE	Divider Enable 0 Disable auxiliary clock 12 divider 0 1 Enable auxiliary clock 12 divider 0
7:15 DIV	Divider Division Value The resultant DSPI_CLK0 will have a period 'DIV + 1' times that of auxiliary clock 12. If DE is set to 0 (divider 0 is disabled), any write access to the DIV field is ignored and the DSPI_CLK0 remains disabled.
30:31 DIV_FMT	Divider Value Format - This value indicates the format of the division value for calculating the division factor 00 Division factor = (DIV + 1) / 1 01 Division factor = (DIV + 1) / 10 10 Division factor = (DIV + 1) / 100 11 Division factor = (DIV + 1) / 1,000

29.3.1.67 Auxiliary Clock 12 Divider 1 Configuration Register (CGM_AC12_DC1)

This register controls auxiliary clock 12 divider 1.

Note: Byte and half-word write accesses are not allowed for this register. Such an access will not result in an exception; however, the value will not be loaded with the new value.

Offset: 0x038C Access: User read/write, Supervisor read/write, Test read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	DE	0	0	0	0	0	0	0	0	0	0	0	DIV			
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 343. Auxiliary Clock 12 Divider 1 Configuration Register (CGM_AC12_DC1)

Table 450. CGM_AC12_DC1 field descriptions

Field	Description
0 DE	Divider Enable 0 Disable auxiliary clock 12 divider 1 1 Enable auxiliary clock 12 divider 1
12:15 DIV	Divider Division Value The resultant DSPI_CLK1 will have a period 'DIV + 1' times that of auxiliary clock 12. If DE is set to 0 (divider 0 is disabled), any write access to the DIV field is ignored and the DSPI_CLK1 remains disabled.

29.3.1.68 Auxiliary Clock 12 Divider 2 Configuration Register (CGM_AC12_DC2)

This register controls auxiliary clock 12 divider 2.

Note: Byte and half-word write accesses are not allowed for this register. Such an access will not result in an exception; however, the value will not be loaded with the new value.

Offset: 0x0390 Access: User read/write, Supervisor read/write, Test read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	DE	0	0	0	0	0	0	0	0	0	0	0	DIV			
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 344. Auxiliary Clock 12 Divider 2 Configuration Register (CGM_AC12_DC2)

Table 451. CGM_AC12_DC2 field descriptions

Field	Description
0 DE	Divider Enable 0 Disable auxiliary clock 12 divider 2 1 Enable auxiliary clock 12 divider 2
12:15 DIV	Divider Division Value The resultant LIN_CLK0 will have a period ‘DIV + 1’ times that of auxiliary clock 12. If DE is set to 0 (divider 0 is disabled), any write access to the DIV field is ignored and the LIN_CLK0 remains disabled.

29.3.1.69 Auxiliary Clock 12 Divider 3 Configuration Register (CGM_AC12_DC3)

This register controls auxiliary clock 12 divider 3.

Note: Byte and half-word write accesses are not allowed for this register. Such an access will not result in an exception; however, the value will not be loaded with the new value.

Offset: 0x0394 Access: User read/write, Supervisor read/write, Test read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	DE	0	0	0	0	0	0	0	0	0	0	0	DIV			
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 345. Auxiliary Clock 12 Divider 3 Configuration Register (CGM_AC12_DC3)

Table 452. CGM_AC12_DC3 field descriptions

Field	Description
0 DE	Divider Enable 0 Disable auxiliary clock 12 divider 3 1 Enable auxiliary clock 12 divider 3
12:15 DIV	Divider Division Value The resultant LIN_CLK1 will have a period 'DIV + 1' times that of auxiliary clock 12. If DE is set to 0 (divider 0 is disabled), any write access to the DIV field is ignored and the LIN_CLK1 remains disabled.

29.3.1.70 Auxiliary Clock 12 Divider 4 Configuration Register (CGM_AC12_DC4)

This register controls auxiliary clock 12 divider 4.

Note: Byte and half-word write accesses are not allowed for this register. Such an access will not result in an exception; however, the value will not be loaded with the new value.

Offset: 0x0398 Access: User read/write, Supervisor read/write, Test read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	DE	0	0	0	0	0	0	0	0	0	0	0	DIV			
W																
Reset	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 346. Auxiliary Clock 12 Divider 4 Configuration Register (CGM_AC12_DC4)

Table 453. CGM_AC12_DC4 field descriptions

Field	Description
0 DE	Divider Enable 0 Disable auxiliary clock 12 divider 4 1 Enable auxiliary clock 12 divider 4
12:15 DIV	Divider Division Value The resultant PER_CLK0 will have a period 'DIV + 1' times that of auxiliary clock 12. If DE is set to 0 (divider 0 is disabled), any write access to the DIV field is ignored and the PER_CLK0 remains disabled.

29.3.1.71 Auxiliary Clock 13 Select Control Register (CGM_AC13_SC)

This register is used to select the current clock source for the following clocks:

- undivided: (unused)
- divided by auxiliary clock 13 divider 0: CAN_CLK2

Offset: 0x03A0 Access: User read/write, Supervisor read/write, Test read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	SELCTL				0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 347. Auxiliary Clock 13 Select Control Register (CGM_AC13_SC)

Table 454. CGM_AC13_SC field descriptions

Field	Description
4:7 SELCTL	Auxiliary Clock 13 Source Selection Control This value selects the current source for auxiliary clock 13. **Note:** Status of respective clock source must be ensured before selection. 0000 reserved 0001 XOSC 0010 PLL0 PHI 0011 Reserved ... 1111 Reserved

29.3.1.72 Auxiliary Clock 13 Select Status Register (CGM_AC13_SS)

This register provides the current auxiliary clock 13 source selection.

Offset: 0x03A4 Access: User read, Supervisor read, Test read

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	SELSTAT				0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 348. Auxiliary Clock 13 Select Status Register (CGM_AC13_SS)

Table 455. CGM_AC13_SS field descriptions

Field	Description
4:7 SELSTAT	Auxiliary Clock 13 Source Selection Status This value indicates the current source for auxiliary clock 13. 0000 reserved 0001 XOSC 0010 PLL0 PHI 0011 Reserved ... 1111 Reserved

29.3.1.73 Auxiliary Clock 13 Divider 0 Configuration Register (CGM_AC13_DC0)

This register controls auxiliary clock 13 divider 0 when the “CAN jitter” feature is not enabled (refer to *Section 29.4.3.1: Divider jitter injection*).

Note: Byte and half-word write accesses are not allowed for this register. Such an access will not result in an exception; however, the value will not be loaded with the new value.

Offset: 0x03A8 Access: User read/write, Supervisor read/write, Test read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	DE	0	0	0	0	0	0	0	0	0	DIV					
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 349. Auxiliary Clock 13 Divider 0 Configuration Register (CGM_AC13_DC0)

Table 456. CGM_AC13_DC0 field descriptions

Field	Description
0 DE	Divider Enable 0 Disable auxiliary clock 13 divider 0 1 Enable auxiliary clock 13 divider 0
10:15 DIV	Divider Division Value The resultant CAN_CLK2 will have a period ‘DIV + 1’ times that of auxiliary clock 13. If DE is set to 0 (divider 0 is disabled), any write access to the DIV field is ignored and the CAN_CLK2 remains disabled.

29.3.1.74 Auxiliary Clock 14 Select Control Register (CGM_AC14_SC)

This register is used to select the current clock source for the following clocks:

- undivided: (unused)
- divided by auxiliary clock 14 divider 0: MMC_CLK
- divided by auxiliary clock 14 divider 1: OCTSPI_CLK

Offset: 0x03C0 Access: User read/write, Supervisor read/write, Test read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	SELCTL				0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 350. Auxiliary Clock 14 Select Control Register (CGM_AC14_SC)

Table 457. CGM_AC14_SC field descriptions

Field	Description
4:7 SELCTL	Auxiliary Clock 14 Source Selection Control Selects the source for auxiliary clock 14. **Note:** Status of respective clock source must be ensured before selection. 0000 IRCOSC 0001 XOSC 0010 PLL0 PHI 0011 Reserved ... 1111 Reserved

29.3.1.75 Auxiliary Clock 14 Select Status Register (CGM_AC14_SS)

This register provides the current auxiliary clock 14 source selection.

Offset: 0x03C4 Access: User read, Supervisor read, Test read

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	SELSTAT				0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 351. Auxiliary Clock 14 Select Status Register (CGM_AC14_SS)

Table 458. CGM_AC14_SS field descriptions

Field	Description
4:7 SELSTAT	Auxiliary Clock 14 Source Selection Status This value indicates the current source for auxiliary clock 14. 0000 IRCOSC 0001 XOSC 0010 PLL0 PHI 0011 Reserved ... 1111 Reserved

29.3.1.76 Auxiliary Clock 14 Divider 0 Configuration Register (CGM_AC14_DC0)

This register controls auxiliary clock 14 divider 0.

Note: Byte and half-word write accesses are not allowed for this register. Such an access will not result in an exception; however, the value will not be loaded with the new value.

Offset : 0x03C8 Access: User read/write, Supervisor read/write, Test read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	DE	0	0	0	0	0	0	0	0	0	0	0	DIV			
W																
Reset	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 352. Auxiliary Clock 14 Divider 0 Configuration Register (CGM_AC14_DC0)

Table 459. CGM_AC14_DC0 field descriptions

Field	Description
0 DE	Divider Enable 0 Disable auxiliary clock 14 divider 0 1 Enable auxiliary clock 14 divider 0
12:15 DIV	Divider Division Value The resultant MMC_CLK will have a period ‘DIV + 1’ times that of auxiliary clock 14. If DE is set to 0 (divider 0 is disabled), any write access to the DIV field is ignored and the MMC_CLK remains disabled.

29.3.1.77 Auxiliary Clock 14 Divider 1 Configuration Register (CGM_AC14_DC1)

This register controls auxiliary clock 14 divider 1.

Note: Byte and half-word write accesses are not allowed for this register. Such an access will not result in an exception; however, the value will not be loaded with the new value.

Offset: 0x03CC Access: User read/write, Supervisor read/write, Test read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	DE	0	0	0	0	0	0	0	0	0	0	0	DIV			
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 353. Auxiliary Clock 14 Divider 1 Configuration Register (CGM_AC14_DC1)

Table 460. CGM_AC14_DC1 field descriptions

Field	Description
0 DE	Divider Enable 0 Disable auxiliary clock 14 divider 1 1 Enable auxiliary clock 14 divider 1
12:15 DIV	Divider Division Value The resultant OCTSPI_CLK will have a period ‘DIV + 1’ times that of auxiliary clock 14. If DE is set to 0 (divider 1 is disabled), any write access to the DIV field is ignored and the OCTSPI_CLK remains disabled.

29.3.1.78 Auxiliary Clock 15 Select Control Register (CGM_AC15_SC)

This register is used to select the current clock source for the following clocks:

- undivided: (unused)
- divided by auxiliary clock 15 divider 0: PER_CLK1

Offset: 0x03E0 Access: User read/write, Supervisor read/write, Test read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	SELCTL				0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 354. Auxiliary Clock 15 Select Control Register (CGM_AC15_SC)

Table 461. CGM_AC15_SC field descriptions

Field	Description
4:7 SELCTL	Auxiliary Clock 15 Source Selection Control This value selects the current source for auxiliary clock 15. **Note:** Status of respective clock source must be ensured before selection. 0000 IRCOSC 0001 XOSC 0010 PLL0 PHI 0011 Reserved ... 1111 Reserved

29.3.1.79 Auxiliary Clock 15 Select Status Register (CGM_AC15_SS)

This register provides the current auxiliary clock 15 source selection.

Offset: 0x03E4 Access: User read, Supervisor read, Test read

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	SELSTAT				0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 355. Auxiliary Clock 15 Select Status Register (CGM_AC15_SS)

Table 462. CGM_AC15_SS field descriptions

Field	Description
4:7 SELSTAT	Auxiliary Clock 15 Source Selection Status This value indicates the current source for auxiliary clock 15. 0000 IRCOSC 0001 XOSC 0010 PLL0 PHI 0011 Reserved ... 1111 Reserved

29.3.1.80 Auxiliary Clock 15 Divider 0 Configuration Register (CGM_AC15_DC0)

This register controls auxiliary clock 15 divider 0.

Note: Byte and half-word write accesses are not allowed for this register. Such an access will not result in an exception; however, the value will not be loaded with the new value.

Offset: 0x03E8 Access: User read/write, Supervisor read/write, Test read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	DE	0	0	0	0	0	0	0	0	0	DIV					
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 356. Auxiliary Clock 15 Divider 0 Configuration Register (CGM_AC15_DC0)

Table 463. CGM_AC15_DC0 field descriptions

Field	Description
0 DE	Divider Enable 0 Disable auxiliary clock 15 divider 0 1 Enable auxiliary clock 15 divider 0
10:15 DIV	Divider Division Value The resultant PER_CLK1 will have a period ‘DIV + 1’ times that of auxiliary clock 15. If DE is set to 0 (divider 0 is disabled), any write access to the DIV field is ignored and the PER_CLK1 remains disabled.

29.4 Functional description

29.4.1 System clock generation

Figure 252: Clock generation (part 1 of 2) shows the block diagram of the system clock generation logic. The MC_ME provides the system clock select and switch mask (refer to MC_ME chapter for more details), and the MC_RGM provides the safe clock request (refer to MC_RGM chapter for more details). The safe clock request forces the selector to select the IRCOSC as the system clock and to ignore the system clock select.

29.4.1.1 System clock source selection

During normal operation, the system clock selection is controlled

- on a SAFE mode or reset event, by the MC_RGM
- otherwise, by the MC_ME

29.4.1.2 Progressive system clock switching

In order to prevent sudden voltage drops and overshoots due to frequency and load changes, the MC_ME requests the MC_CGM to ramp the system clock frequency down and/or up based on the power level values of the current and target modes.

During ramp-down, the rate of the frequency change is based on the CGM_PCS_SDUR, CGM_PCS_DIVC*n*, and CGM_PCS_DIVE*n* registers, where *n* corresponds to the current system clock source selection.

During ramp-up, the rate of the frequency change is based on the CGM_PCS_SDUR, CGM_PCS_DIVC*n*, and CGM_PCS_DIVS*n* registers, where n corresponds to the target system clock source selection.

29.4.1.2.1 Generic clock change requirements

For a maximum allowed change of the frequency (f_{chg}) and for a given source clock frequency f_{src} (current or target clock source), the maximum allowed frequency change rate a_{max} is given in *Equation 14:*

Equation 14

$$a_{max} = \frac{f_{chg}}{f_{src}}$$

29.4.1.2.2 Configuration of CGM_PCS_SDUR

The switch duration field CGM_PCS_SDUR[SDUR] defines the duration of one system clock switch step in terms of IRCOSC. After the expiration of this time, the module changes the clock divider value which changes the frequency of the system clock.

29.4.1.2.3 Configuration of CGM_PCS_DIVC*n*[RATE]

For a given maximum allowed frequency change rate a_{max} the value d to be programmed into the PCS_DIVC*n*[RATE] register is given in the following table.

Table 464. MC_CGM CGM_PCS_DIVC*n*[RATE] values

a_{max}	d	CGM_PCS_DIVCn[RATE]
0.05	0.012	12
0.10	0.048	48
0.15	0.112	112
0.20	0.184	184

29.4.1.2.4 Generic clock change properties

The number *k* of required steps to reach or leave the divided system clock with frequency f_{div} from the source clock with frequency f_{src} is given in *Equation 15:*

Equation 15

$$k = \left\lceil 0.5 + \sqrt{0.25 - \frac{2\left(1 - \frac{f_{src}}{16MHz}\right)}{d}} \right\rceil$$

29.4.1.2.5 Clock ramp-down

The clock ramp-down starts with the divider value 1 and with the given divider increment value PCD_DIVCn[RATE] and ends with the given divider value PCS_DIVEn[DIVE].


The divider end value for clock ramp-down is given in *Equation 16:*

Equation 16

$$\textbf{PCS_DIVEn[DIVE]} = \frac{f_{src}}{16MHz} \times 1000 - 1$$

Where f_{curr} is the frequency of the currently selected system clock source.

Figure 357. MC_CGM System Clock Ramp-Down Timing (k = 6 example)



29.4.1.2.6 Clock ramp-up

The clock ramp-up starts with the given divider value PCS_DIVSn[DIVS] and with the given divider decrement value PCD_DIVCn[INIT] and ends with the divider value 1.

The initial divider change start value PCS_DIVCn[INIT] for system clock ramp-up is given in *Equation 17:*

Equation 17


$$\textbf{PCS_DIVCn[INIT]} = d \times k \times 1000 - 1$$

Where k is calculated from *Equation 15:* using the target system clock source frequency f_{targ}. The divider start value for clock ramp-up is given in *Equation 18:*

Equation 18

$$\textbf{PCS_DIVSn[DIVS]} = \left(1 + d\frac{k(k+1)}{2}\right) \times 1000 - 1$$

Figure 358. MC_CGM System Clock Ramp-Up Timing (k = 6 example)



29.4.1.3 System clock disable

During the TEST mode, the system clock can be disabled by the MC_ME.

29.4.1.4 System clock dividers

The MC_CGM generates the following derived clocks from the system clock:

- CORE_CLK (Core_0-2), HSM_CLK, XBAR_CLK - controlled by the CGM_SC_DC0 register
- HPBM_CLK - controlled by the CGM_SC_DC1 register
- PBRIDGE_CLK - controlled by the CGM_SC_DC2 register
- FBRIDGE_CLK - controlled by the CGM_SC_DC3 register
- PFBRIDGE_CLK - controlled by the CGM_SC_DC4 register

29.4.1.4.1 System clock divider synchronization

The system clock dividers are synchronized to each other such that the rising edges of the lower frequency clocks are aligned with those of the higher frequency clocks. This, however, imposes limitations on the division factors which can be used. In order for the synchronization to work properly, each division factor must be selected such that its value is an integer multiple of each division factor that has a lower value.

The allowed combinations of division factors is given in *Table 357*.

29.4.1.4.2 System clock divider update triggering

As opposed to the auxiliary clock dividers, which update immediately on a configuration change, the system clock dividers are updated only with the next software triggered mode change. This is to ensure that the system clock dividers are updated simultaneously and that no intermediate inconsistent configurations can occur. It also ensures that the divider configurations are aligned with the target mode's system clock selection.

The system clock divider configuration update sequence is as follows:

1. Configure the target mode in the MC_ME to select the desired system clock source.
2. Configure the CGM_SC_DC0-4 registers as desired and aligned with the target system clock source frequency making sure that the dividers are configured consistently as described in *Section 29.4.1.4.1: System clock divider synchronization*.
3. Request a mode change in the MC_ME to the desired target mode.
4. When mode change has completed and the system clock switching has been successful, the new system clock divider configuration will be in effect.

Refer to *Chapter 64: Mode Entry Module (MC_ME)*, for details on how to configure modes and make mode change requests.

29.4.2 Auxiliary clock generation

Figure 252: Clock generation (part 1 of 2) show the block diagrams of the generation logic for the various auxiliary clocks.

Refer to the following sections for auxiliary clock selection control:

- *Section 29.3.1.34: Auxiliary Clock 0 Select Control Register (CGM_AC0_SC)*
- *Section 29.3.1.38: Auxiliary Clock 1 Select Control Register (CGM_AC1_SC)*
- *Section 29.3.1.43: Auxiliary Clock 3 Select Control Register (CGM_AC3_SC)*
- *Section 29.3.1.45: Auxiliary Clock 4 Select Control Register (CGM_AC4_SC)*
- *Section 29.3.1.50: Auxiliary Clock 6 Select Control Register (CGM_AC6_SC)*
- *Section 29.3.1.53: Auxiliary Clock 8 Select Control Register (CGM_AC8_SC)*
- *Section 29.3.1.56: Auxiliary Clock 9 Select Control Register (CGM_AC9_SC)*
- *Section 29.3.1.59: Auxiliary Clock 10 Select Control Register (CGM_AC10_SC)*
- *Section 29.3.1.61: Auxiliary Clock 11 Select Control Register (CGM_AC11_SC)*
- *Section 29.3.1.64: Auxiliary Clock 12 Select Control Register (CGM_AC12_SC)*
- *Section 29.3.1.71: Auxiliary Clock 13 Select Control Register (CGM_AC13_SC)*
- *Section 29.3.1.74: Auxiliary Clock 14 Select Control Register (CGM_AC14_SC)*
- *Section 29.3.1.78: Auxiliary Clock 15 Select Control Register (CGM_AC15_SC)*

29.4.2.1 Auxiliary clock dividers

The MC_CGM generates the following derived clocks:

Table 465. Derived clocks

Derived clock	Auxiliary Clock	Register
SARADC_CLK	AC0	CGM_AC0_DC0
EMIOS_CLK		CGM_AC0_DC1
CAN_CLK3	AC1	CGM_AC1_DC0
FRAY_CLK	AC2	CGM_AC2_DC0
PLL0_PHI_DIV	AC2	CGM_AC2_DC1

Table 465. Derived clocks (continued)

Derived clock	Auxiliary Clock	Register
PSI5_f189_CLK	AC5	CGM_AC5_DC0
PSI5_f125_CLK		CGM_AC5_DC1
PSI5_1us_CLK		CGM_AC5_DC2
PSI5_S_TS_CLK		CGM_AC5_DC2, CGM_AC5_CDC0
PSI5_S_DDSR0_CLK		CGM_AC5_DC2, CGM_AC5_CDC1, CGM_AC5_CDC10
PSI5_S_DDSR1_CLK		CGM_AC5_DC2, CGM_AC5_CDC1, CGM_AC5_CDC11
PSI5_S_DDSR2_CLK		CGM_AC5_DC2, CGM_AC5_CDC1, CGM_AC5_CDC12
PSI5_S_DDSR3_CLK		CGM_AC5_DC2, CGM_AC5_CDC1, CGM_AC5_CDC13
PSI5_S_WD0_CLK		CGM_AC5_DC2, CGM_AC5_CDC2, CGM_AC5_CDC20
PSI5_S_WD1_CLK		CGM_AC5_DC2, CGM_AC5_CDC2, CGM_AC5_CDC21
PSI5_S_WD2_CLK		CGM_AC5_DC2, CGM_AC5_CDC2, CGM_AC5_CDC22
PSI5_S_WD3_CLK		CGM_AC5_DC2, CGM_AC5_CDC2, CGM_AC5_CDC23
SYSCLK0 pin clock	AC6	CGM_AC6_DC0
CAN_CLK0	AC8	CGM_AC8_DC0
PIT_RTI_CLK	AC9	CGM_AC9_DC0
CAN_CLK1	AC11	CGM_AC11_DC0
DSPI_CLK0	AC12	CGM_AC12_DC0
DSPI_CLK1		CGM_AC12_DC1
LIN_CLK0 (Fast LIN)		CGM_AC12_DC2
LIN_CLK1 (Slow LIN)		CGM_AC12_DC3
PER_CLK0		CGM_AC12_DC4
CAN_CLK2	AC13	CGM_AC12_DC0
MMC_CLK	AC14	CGM_AC14_DC0
OCTSPI_CLK		CGM_AC14_DC1
PER_CLK1	AC15	CGM_AC15_DC0

29.4.3 Dividers functional description

Dividers are used for the generation of divided system and peripheral clocks. The MC_CGM has the following control registers for built-in dividers:

- System clock divider configuration registers:
  - CGM_SC_DC0-4 (*Section 29.3.1.29* to *Section 29.3.1.33*)
- Auxiliary clock divider configuration registers:
  - CGM_AC0_DC0-1 (*Section 29.3.1.36* and *Section 29.3.1.37*)
  - CGM_AC1_DC0 (*Section 29.3.1.40*)
  - CGM_AC2_DC0-1 (*Section 29.3.1.41* and *Section 29.3.1.42*)
  - CGM_AC5_DC0-2 (*Section 29.3.1.47* to *Section 29.3.1.49*), CGM_AC5_CDC0-2, CGM_AC5_CDC10-13, CGM_AC5_CDC20-23 (Auxiliary clock 5 cascaded divider configuration registers, refer to *Section 29.3.1.3* to *Section 29.3.1.13*)
  - CGM_AC6_DC0 (*Section 29.3.1.52*)
  - CGM_AC8_DC0 (*Section 29.3.1.55*)
  - CGM_AC9_DC0 (*Section 29.3.1.58*)
  - CGM_AC11_DC0 (*Section 29.3.1.63*)
  - CGM_AC12_DC0-4 (*Section 29.3.1.66* to *Section 29.3.1.70*)
  - CGM_AC13_DC0 (*Section 29.3.1.73*)
  - CGM_AC14_DC0-1 (*Section 29.3.1.76* and *Section 29.3.1.77*)
  - CGM_AC15_DC0 (*Section 29.3.1.80*)

The reset value of all counters is ‘1’. If a divider has its DE bit in the respective configuration register set to ‘0’ (the divider is disabled), any value in its DIV field is ignored.

29.4.3.1 Divider jitter injection

The clock dividers for the FRAY_CLK and the CAN_CLK0 inject a jitter so that off-chip communication via the associated peripherals is not possible. For details on enabling this feature, refer to the “Production Disable” and “CAN Jitter Enable” sections of the PASS chapter.

In addition, PLL0 PHI is always selected to source the FRAY_CLK when jitter injection is enabled.

29.4.3.2 Fractional divider details

The clock divider divides the selected clock source frequency by a fractional value given by the DIV and DIV_FMT fields of the CGM_AC register.

Equation 19

$$F_{\text{divided clock}} = F_{\text{source clock}} \div ((\mathbf{DIV} + 1) \div 10^{\mathbf{DIV_FMT}})$$

The divided clock frequency is actually an average frequency, since the divider uses only the available rising and falling edges of the source clock. Therefore, the actual frequency switches between two frequencies which are the two frequencies closest to the desired frequency (above and below) which can be extracted by a division factor $n/2$, where n is an integer greater than 1. The switching between the two frequencies is such that the resultant

clock's rising edge never deviates from the ideal clock's rising edge by more than 25% of the source clock period and that the resultant average frequency over DIV + 1 source clock periods (= 10^{DIV_FMT} divided clock periods) is the desired frequency.


Example 1 Example: Fractional clock division

Desired division factor = 2.3

DIV = 22

DIV_FMT = 1

Figure 359. MC_CGM fractional division example waveform (divide by 2.3)



Equation 20

$$F_{\text{divided clock}}\big|_{max} = F_{\text{source clock}} \div 2.0$$

Equation 21

$$F_{\text{divided clock}}\big|_{min} = F_{\text{source clock}} \div 2.5$$

Equation 22

$$F_{\text{divided clock}}\big|_{ave} = F_{\text{source clock}} \div \frac{((2.5 \times 6) + (2.0 \times 4))}{10}$$

Therefore,

Equation 23

$$F_{\text{divided clock}}\big|_{ave} = F_{\text{source clock}} \div 2.3$$

29.4.3.3 Divider Update Triggering

There are two methods for updating the dividers associated with the system clock and each auxiliary clock: immediate and register triggered. Which method is used for which set of dividers is controlled by the CGM_DIV_UPD_TYPE register.

Regardless of which method is selected for a given group of dividers, once an update of one of the dividers of that group has been triggered, the associated bit in the CGM_UPD_STAT register is set. This bit is then cleared when all the dividers of that group have completed the update process and are running with the current configuration.

29.4.3.3.1 Immediate Divider Update

If a divider group has been configured to be updated immediately (such as the corresponding CGM_DIV_UPD_TYPE register bit = ‘0’), the configuration of a divider in that group will be applied immediately on the write to that divider’s configuration register. The actual update will take some time to actually reach the divider output due to the clock domain crossing and edge alignment mechanisms.

29.4.3.3.2 Software-triggered divider update

If a divider group has been configured to be updated via a software trigger (such as the corresponding CGM_DIV_UPD_TYPE register bit = ‘1’), the configuration of a divider in that group will not be applied immediately on the write to that divider’s configuration register. Instead, the configuration in the corresponding configuration register will be applied only when software writes any value to the CGM_DIV_UPD_TRIG register. The actual update will take some time to actually reach the divider output due to the clock domain crossing and edge alignment mechanisms.

In the case of the system clock dividers, if the SYS_DIV_RATIO_CHNG bit in the CGM_SC_DIV_RC register = ‘1’, the crossbar switch is requested to halt its ongoing transactions, and only after the crossbar switch has acknowledged the request does the update of the system clock dividers take place. Once these updates have completed, the halt request to the crossbar is deasserted.

Note: If halting the crossbar can cause a bus master to starve and thus lead to lost data or other problems, it is recommended to vary the system clock divider configurations without changing the ratios and to set CGM_SC_DIV_RC[SYS_DIV_RATIO_CHNG] to ‘0’.

In order to ensure a clean clock divider configuration update, software must check that all ongoing updates have already completed (such as all relevant bits in the CGM_DIV_UPD_STAT register are ‘0’) before triggering a new update via the CGM_DIV_UPD_TRIG register.

30 OSC digital interface (XOSC)

30.1 Introduction

The XOSC digital interface is used to control the on-chip oscillator (XOSC) and provides the register interface for the programmable features. Selection of the XOSC as a source clock is controlled by the Clock Generation module (MC_CGM). The XOSC is enabled and disabled by configuring the Mode Entry module (MC_ME).

The programmable features of the XOSC digital interface are as follows:

- Oscillator power-down control and status
- Oscillator startup delay
- Oscillator clock available interrupt
- Oscillator bypass mode control

30.2 Functional description

The XOSC digital interface provides control of the on-chip oscillator and the register interface for the mode and startup delay control. The oscillator provides an output clock that can be used as an input to PLL(s) and can be selected as the reference clock for many of the peripherals on the device.

Table 466 shows the possible configurations of the XOSC.

Table 466. XOSC configurations

OSC EN	XOSC_CTL[OSCBYP]	XTAL	EXTAL	XOSC output	XOSC mode
0	0	No crystal, high-impedance	No crystal, high-impedance	0	Power down, IDDQ
0	1	x	external clock	Undefined	Reserved, OSC Disabled
1	1	x	external clock	XTALOUT	Bypass, OSC Enabled
1	0	crystal	crystal	XTALOUT	Normal, OSC Enabled

30.2.1 Oscillator power-down control and status

Enabling and disabling of the oscillator is done in the Mode Entry (MC_ME) module (see “Mode Entry Module (MC_ME)” chapter). The ME_<*mode*>_MC[XOSCON] controls the power-down of oscillator based on the current device mode (see “MC_ME Memory Map” table for available *modes*). The status of the XOSC is shown in the MC_ME_GS[S_XOSC].

30.2.2 Oscillator startup delay

A bit in the UTEST Flash memory determines whether the oscillator is enabled at power-up of the device (if the DCF client miscellaneous has been programmed, otherwise the valid configuration is the value present in *Chapter 9: Device Configuration Format (DCF) Records*, *Table 135: DCF client list*). If enabled, the oscillator is started after Phase3 of the

device reset sequence. In order to allow the oscillator to reach full amplitude before use, the internal counter (OSCCNT) is started when the device exits reset. The counter is driven by the oscillator output clock. When the counter reaches XOSC_CTL[EOCV] × 512, a signal is sent to the MC_ME module, allowing a mode switch to the oscillator (when used as a system clock or an input to PLL(s)).

The default value for this field after reset depends on implementation and can be found in the XOSC section of the Device Configuration chapter. After reset, software can clear or change the EOCV field in order to shorten or lengthen the delay until the oscillator is ready.

Note: It is advised that if the EOCV value is modified it should be done as early as possible in user code. This will ensure that the new value will be used before OSCCNT reaches the count value.

30.2.3 Oscillator clock available interrupt

An interrupt can be generated when the count value is reached (OSCCNT = XOSC_CTL[EOCV] × 512). The XOSC_CTL[I_OSC] will be set and an interrupt will be generated if the interrupt mask is set (XOSC_CTL[M_OSC] = 1).

30.2.4 Oscillator bypass mode

The oscillator circuit can be bypassed by setting XOSC_CTL[OSCBYP]. This field can only be set by software, and is only cleared by a system reset. In bypass mode, the oscillator is disabled, and the input clock on the EXTAL pins is level-shifted and driven to the logic on the device. The bypass configuration is independent of the power-down mode of the oscillator.

Note: The external oscillator must be running before the XOSC is turned off. If XOSC is being turned on, the status will be updated only after the clock starts toggling.

30.2.4.1 Automatic Level Control (ALC)

The function of the ALC block is to provide high drive current during oscillator start up, and reduce current after oscillation in order to reduce power, distortion, RFI; and to avoid overdriving the crystal. ALC block can be controlled via DCF by configuring the UTEST miscellaneous bit 17 [XOSC_ALC_DIS]. Comparing the configurations with ALC disabled respect the case with ALC enabled, there are the following attributes:

- Higher oscillation amplitudes at crystal
- Distorted oscillation with several harmonics
- Increased EMI
- Higher crystal drive level
- Less susceptible to noise

The ALC enable configuration is suitable for most applications. The amplitude of oscillations is lower, hence less distortion in oscillations, less EMI, and also less crystal drive level. Feedback resistor is integrated thus, it does not require external resistors by offering a lower cost solution and simpler PCB design.

Note: It is recommended to make ALC feature enabled (that is, XOSC_ALC_DIS = 0) for low dissipation in crystal (crystal drive level).

Consult with crystal supplier for determining the need of extra resistance in XTAL to avoid crystal overdrive.

30.3 Memory map and register definition

Table 467 shows the memory map of the XOSC registers.

Table 467. XOSC memory map

Offset	Register	Location
0x00	XOSC Control Register (XOSC_CTL)	*Section 30.3.1.1*

30.3.1 Register descriptions

Note: Module generates transfer error (ips_xfr_err) only for 32 bytes address space (00 : 1F). If the address space allocated for this module exceeds 32 bytes, then transfer error has to be managed at SoC level for the remaining space.

30.3.1.1 XOSC Control register (XOSC_CTL)

Offset: 0x00 Access: Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	OSCBYP(1)	0	0	0	0	0	0	0	EOCV(1)							
W																
Reset	–	0	0	0	0	0	0	0	–	–	–	–	–	–	–	–

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	M_OSC(1)	0	0	0	0	0	0	0	I_OSC	0	0	0	0	0	0	0
W									w1c							
Reset	–	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

1. See the Clocking chapter for reset value.

Figure 360. XOSC Control register (XOSC_CTL)

Table 468. XOSC_CTL field descriptions

Field	Description
0 OSCBYP	Crystal Oscillator bypass This bit specifies whether the oscillator should be bypassed or not. Software can only set this bit. System reset is needed to reset this bit. 0 Oscillator output is used as root clock. 1 EXTAL is used as root clock.
8:15 EOCV	End of Count Value These bits specify the end of count value to be used for comparison by the oscillator stabilization counter OSCCNT after reset or whenever it is switched on from the off state. This counting period ensures that external oscillator clock signal is stable before it can be selected by the system. When oscillator counter reaches the value EOCV×512, oscillator available interrupt request is generated. The OSCCNT counter is kept under reset if oscillator bypass mode is selected.

Table 468. XOSC_CTL field descriptions (continued)

Field	Description
16 M_OSC	Crystal oscillator clock interrupt mask This bit masks the I_OSC interrupt bit. 0 Crystal oscillator clock interrupt is masked. 1 Crystal oscillator clock interrupt is enabled.
24 I_OSC	Crystal oscillator clock interrupt This bit can only be set by hardware when OSCCNT counter reaches the count value EOCV × 512. It is cleared by software by writing 1. 0 No oscillator clock interrupt occurred. 1 Oscillator clock interrupt pending.

31 IRCOSC digital interface

31.1 Introduction

The Internal RC Oscillator digital interface (IRCOSC) controls the internal 16 MHz RC oscillator system. This oscillator system includes the main internal RC oscillator (MRC)

It provides access to trimming information used for safety implementations.

31.2 Functional description

The IRCOSC provides a high frequency (f_{MRC}) clock with a nominal frequency of 16 MHz. After deassertion of reset, the output clock is available after a short time (see Data Sheet for timing information) which is required for stabilization. The IRCOSC status indication is found in the MC_ME_GS[S_IRC] field (see the “Mode Entry Module MC_ME” chapter).

During a power on reset sequence the following are initialized from TEST Flash memory:

- Native trimming bits
- Fine trimming bits

For safety reasons, these bits can be accessed through the IRCOSC Native Trimming register (NT). The main IRCOSC output frequency can be trimmed by configuring IRCOSC_CTL[USER_TRIM[5:0]]. The USER_TRIM bits can be programmed to modify internal capacitor/resistor values to match output clock frequency with δf_{var_SW}, as defined in the Data Sheet.

31.3 Memory map and register definition

Table 469 shows the memory map of the IRCOSC registers.

Table 469. IRCOSC memory map

Offset (hex)	Register	Width (in bits)	Access	Reset Value (hex)	Location
0x00	IRCOSC Control Register (IRCOSC_CTL)	32	R/W	0x0000_0000	*Section 31.3.1.1*
0x04	IRCOSC Native Trimming Register (IRCOSC_NT)	32	R	0xXX00_0XXX(1)	*Section 31.3.1.2*

1. See register section for specific reset values.

31.3.1 Register descriptions

31.3.1.1 IRCOSC control register (IRCOSC_CTL)

Offset: 0x0000 Access: Read/Write(1)

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	USER_TRIM					
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

1. IRCOSC_CTL is writable only in supervisor mode.

Figure 361. IRCOSC control register (IRCOSC_CTL)

Table 470. IRCOSC_CTL field descriptions

Field	Description
10:15 USER_TRIM	User trimming bits TRIM_BIT_USER[5:0] with respect to nominal factory frequency The MSB of the TRIM_BIT_USER bits is used to determine whether the frequency will be increased or decreased: – If MSB = 0 then a change in TRIM_BIT_USER[4:0] will decrease the frequency, and likewise, – if MSB = 1 then a change in TRIM_BIT_USER[4:0] will increase the frequency. TRIM_BIT_USER frequency trimming calculation: 110000 (-16) F1 + 5.16% 110001 (-15) F1 + 4.83% 110010 (-14) F1 + 4.50% 110011 (-13) F1 + 4.17% 110100 (-12) F1 + 3.84% 110101 (-11) F1 + 3.51% 110110 (-10) F1 + 3.19% 110111 (-9) F1 + 2.86% 111000 (-8) F1 + 2.54% 111001 (-7) F1 + 2.22% 111010 (-6) F1 + 1.89% 111011 (-5) F1 + 1.57% 111100 (-4) F1 + 1.25% 111101 (-3) F1 + 0.94% 111110 (-2) F1 + 0.62% 111111 (-1) F1 + 0.31% 000000 (0) F1 = 16 MHz 000001 (1) F1 - 0.29% 000010 (2) F1 - 0.58% 000011 (3) F1 - 0.87% 000100 (4) F1 - 1.17% 000101 (5) F1 - 1.45% 000110 (6) F1 - 1.74% 000111 (7) F1 - 2.02% 001000 (8) F1 - 2.30% 001001 (9) F1 - 2.59% 001010 (10) F1 - 2.87% 001011 (11) F1 - 3.15% 001100 (12) F1 - 3.43% 001101 (13) F1 - 3.71% 001110 (14) F1 - 3.98% 001111 (15) F1 - 4.26% 010000 (16) F1 - 4.53% All other values are reserved.

31.3.1.2 IRCOSC Native Trimming register (IRCOSC_NT)

The NT register contains trim values loaded from TEST Flash memory for the IRCOSC. Its status is enabled for voltage regulator and temperature sensor. This register is read only.

Offset: 0x0004 Access: User Read

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	FT_CODE						0	0	0	0	0	0	0	0
W																
Reset	0	0	—(1)	—(1)	—(1)	—(1)	—(1)	—(1)	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	REG_EN	0	0	0	RCTRIM							
W																
Reset	0	0	0	0	1	—(1)	0	0	—(1)	—(1)	—(1)	—(1)	—(1)	—(1)	—(1)	—(1)

1. Reset value is coming from factory calibration (TEST Flash)

Figure 362. IRCOSC Native Trimming register (IRCOSC_NT)

Table 471. IRCOSC_NT field descriptions

Field	Description
2:7 FT_CODE	This bitfield indicates the trimming code applied to RCOSC analog macro based on temperature measured by vtsense
20 REG_EN	Enables voltage regulator: trimming value for safety check 0 Voltage regulator is not enabled 1 Voltage regulator is enabled
24:31 RCTRIM	IRCOSC trimming value: this bitfield reflects the coarse trim and fine trim applied to RC analog macro read from DCF clients.

32 LPRC digital interface

32.1 Introduction

The LPRC digital interface controls the internal Low Power RC oscillator (LPRC). It holds control and status registers accessible for application.

32.2 Low Power RC oscillator

The Low Power RC oscillator provides a low frequency clock of 1.024 MHz with a good stability with respect to supply and temperature variation.

In all modes except STANDBY0, Low Power RC oscillator should be enabled by PMC digital interface (clearing MISC_CTRL_REG[RCOSC1M_ENB] bit). In STANDBY0 mode instead, Low Power RC oscillator is always enabled. After switch on, the output clock is available only after 8.5 us which is required for stabilization. The clock source status is updated in the S_LPRC bit of LPRC_CTL register.

The LPRC clock can be further divided by a configurable division factor in the range 1 to 32 to generate the divided clock to match system requirements. This division factor is specified by the LPRCDIV[4:0] bits of LPRC_CTL register.

The LPRC oscillator output frequency can be trimmed by LPRCTRIM[4:0] bits of LPRC_CTL register. These bits can be programmed to modify internal capacitor/resistor values so that the output clock frequency is within the +/- 1% of F_{LPRC} over the process. Once trimmed within this range using these bits, the variation over the voltage and temperature is the value given in SPC58xHx datasheet. After power on reset, the trimming bits are provided by the flash options. Only after first write access, the value specified by LPRCTRIM<5:0> bits will control the trimming.

32.3 Memory map and register definition

The LPRC registers are listed in *Table 472*.

Table 472. LPRC digital interface registers

Address offset (hex)	Register name	Location
0x0000	Low Power RC Control Register (CTL)	*Section 32.3.1.1*

32.3.1 Register description

32.3.1.1 Low Power RC Control register (CTL)

Offset: 0x0000 Access: Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	LPRCTRIM				
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	LPRCDIV					0	0	0	S_LPRC	0	0	0	0
W																
Reset	0	0	0	0	0	1	1	1	0	0	0	0	0	0	0	0

Figure 363. Low Power RC Control register (CTL)

Note: CTL register is writable only in supervisor mode.

Table 473. CTL register field descriptions

Field	Description
11:15 LPRCTRIM	Low Power RC trimming bits
19:23 LPRCDIV	Low Power RC clock division factor These bits specify the Low Power RC oscillator output clock division factor. The output clock is divided by the factor LPRCDIV+1.
27 S_LPRC	Low Power RC clock status 0 LPRC is not providing a stable clock 1 LPRC is providing a stable clock

33 OSC32K digital interface (OSC32K)

33.1 Introduction

The OSC32K digital interface controls the operation of the 32 KHz slow external crystal oscillator. It holds control and status registers accessible for application.

The programmable features of the OSC32K digital interface are as follows:

- Oscillator power-down control and status
- Oscillator clock available interrupt
- Oscillator bypass mode control
- Output clock division factors ranging from 1 to 32

33.2 Memory map and register definition

Table 474 shows the memory map of the OSC32K registers.

Table 474. XOSC32K memory map

Offset	Register	Location
0x00	OSC32K Control Register (SXOSC_CTL)	*Section 33.2.1.1*

33.2.1 Register descriptions

33.2.1.1 OSC32K Control register (SXOSC_CTL)

Offset: 0x00 Access: Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	OSCBYP(1)	0	0	0	0	0	0	0	EOCV							
W																
Reset	–	0	0	0	0	0	0	0	–	–	–	–	–	–	–	–

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	M_OSC	0	0	OSCDIV					I_OSC(2)	0	0	0	0	0	S_OSC	OSCON
W																
Reset	–	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

1. You can read this field, and you can write a value of “1” to it. Writing a “0” has no effect. A reset will also clear this bit.
2. You can write a value of “0” or “1” to this field. However, writing a “1” will clear this field, and writing “0” will have no effect on the field value.

Figure 364. OSC32K Control register (SXOSC_CTL)

Table 475. SXOSC_CTL register field descriptions

Field	Description
0 OSCBYP	Crystal Oscillator bypass This bit specifies whether the oscillator should be bypassed or not. Software can only set this bit. System reset is needed to reset this bit. 0 Oscillator output is used as root clock 1 EXTAL is used as root clock
8:15 EOCV	End of Count Value These bits specify the end of count value to be used for comparison by the oscillator stabilization counter OSCCNT after reset or whenever it is switched on from the off state. This counting period ensures that external oscillator clock signal is stable before it can be selected by the system. When oscillator counter reaches the value EOCV×512, oscillator available interrupt request is generated. The OSCCNT counter is kept under reset if oscillator bypass mode is selected.
16 M_OSC	Crystal oscillator clock interrupt mask This bit masks the I_OSC interrupt bit. 0 Crystal oscillator clock interrupt is masked 1 Crystal oscillator clock interrupt is enabled
19:23 OSCDIV	Crystal oscillator clock division factor These bits specify the crystal oscillator output clock division factor. The output clock is divided by the factor OSCDIV+1.

Table 475. SXOSC_CTL register field descriptions (continued)

Field	Description
24 I_OSC	Crystal oscillator clock interrupt This bit can only be set by hardware when OSCCNT counter reaches the count value EOCV × 512. It is cleared by software by writing 1. 0 No oscillator clock interrupt occurred 1 Oscillator clock interrupt pending
30 S_OSC	Crystal oscillator status 0 Crystal oscillator output clock is not stable 1 Crystal oscillator is providing a stable clock
31 OSCON	Crystal oscillator power-down control 0 Crystal oscillator is switched off 1 Crystal oscillator is switched on

33.3 Functional description

The OSC32K circuit includes an internal oscillator driver and an external crystal circuitry. It can be used as a reference clock to specific modules depending on system needs.

The OSC32K can be controlled via the SXOSC_CTL register. The OSCON bit controls the power-down while bit S_OSC provides the oscillator clock available status.

After system reset, the oscillator is put to power-down state and software has to switch on when required. Whenever the OSC32K is switched on from off state, the OSCCNT counter starts and when it reaches the value EOCV[7:0] × 512, the oscillator clock is made available to the system. Also, an interrupt pending SXOSC_CTL[I_OSC] bit is set. An interrupt will be generated if the interrupt mask bit M_OSC is set.

The oscillator circuit can be bypassed by writing SXOSC_CTL[OSCBYP] bit to ‘1’. This bit can only be set by software. A system reset is needed to reset this bit. In this bypass mode, the output clock has the same polarity as the external clock applied on the OSC32K_EXTAL pin and the oscillator status is forced to ‘1’. The bypass configuration is independent of the power-down mode of the oscillator.

Table 476 shows the truth table of different configurations of the oscillator.

Table 476. OSC32K configurations

SXOSC_CTL fields		OSC32K_XTAL	OSC32K_EXTAL	OSC32K	Oscillator mode
OSCON	OSCBYP				
0	0	No crystal, high Z	No crystal, high Z	0	Power-down, IDDQ
x	1	x	External clock	OSC32K_EXTAL	Bypass, OSC Disabled
1	0	Crystal	crystal	OSC32K_EXTAL	Normal, OSC Enabled
		Ground	External clock	OSC32K_EXTAL	Normal, OSC Enabled

The OSC32K clock can be further divided by a configurable factor in the range 1 to 32 to generate the divided clock to match system requirements. This division factor is specified by SXOSC_CTL[OSCDIV] field.


34 Platform RAM controller AHB (PRAMC_AHB)

34.1 Introduction

This section provides an overview of the Platform RAM Controller. The PRAM controller acts as an interface between the system bus (AHB-Lite 2.v6) and the integrated system RAM. It converts the protocols between the system bus and the dedicated RAM array interface.

The PRAM controller supports two 64-bit AHB and one 64-bit RAM array interfaces. The first AHB port provides a connection to the platform crossbar for direct RAM access from the various crossbar masters. The second AHB port provides a connection from the flash controller to facilitate calibration overlay access. *Figure 365* is a simplified block diagram depicting the position of the PRAM controller within a typical platform architecture:

Figure 365. Simplified platform block diagram



The following list summarizes the key features of the PRAM controller:

- System bus supports 64-bit data and 8-bit ECC AHB interfaces
- Array interface supports a 64-bit data and 8-bit ECC interface
- Late-write support via 64-bit data and 8-bit ECC storage buffer to support single-cycle write accesses
- Configurable read access timing (zero or one wait-state programmable) allowing use in large range of frequency targets
- Read-modify-write operation to support array write size less than 64-bit data

The address path of the PRAM controller contains a multiplexer that chooses among the addresses presented on the system bus during read/write requests to RAM. These addresses are transferred to RAM array either immediately, for read accesses, or, for write accesses, through a temporary write address buffer or through a late-write address buffer.

The temporary write address buffer contains the address which was presented during the AHB address phase of the write request. The request is stalled from being presented to the RAM by one cycle in order to simultaneously present the address and associated write data, because the write data is not valid until the AHB data phase. The late-write buffer holds write requests which are delayed to facilitate single-cycle responses on the system bus.

The read data is the result of a RAM access. Along with the read and write data, the corresponding ECC codewords traverse the entire data path of the PRAM controller, including the late-write buffer, to support end-to-end ECC (e2eECC) coverage.

The write data path contains the multiplexer that chooses the source of the write data as well as the control logic for generating read-modify-write operations on writes that are less than 64 bits in size. A write operation can be performed to empty the contents of the late-write buffer. In the case of back-to-back writes, the write may be forced to bypass the late-write buffer and stored directly in the RAM.

34.2 SRAM controller memory map and register definitions

The PRAM controller module provides an IPS programming model mapped to a standard 16 KB on-platform peripheral slot. The programming model can be only referenced using a 32-bit (word) access. Attempted references using different access sizes or to undefined (reserved) addresses will generate an IPS error.

Table 477. PRAMC_AHB memory map

Address offset (hex)	Register name	Reset value (hex)	Location
0x00	Platform RAM Configuration Register 1 (PRCR1)	0x0000_02X0(1)	*Section 34.2.1*

1. Refer to register section for specific reset values.

34.2.1 Platform RAM configuration register 1 (PRCR1)

The Platform RAM configuration register 1 (PRCR1) is used to specify the operation of the PRAM controller.

Note: This register is accessible only in supervisor mode. Accesses in user mode return a transfer error.

Offset: 0x00 Access: Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	PRI		P1_BO_DIS	P0_BO_DIS	P1_RB_DIS	P0_RB_DIS	0	0	0	FT_DIS
W																
Reset	0	0	0	0	0	0	1	0	0	0	X(1)	X(1)	0	0	0	0

1. Reset bit value depends on the device.

Figure 366. Platform RAM configuration register 1 (PRCR1)

Table 478. PRCR1 field descriptions

Field	Description
22:23 PRI	AHB port arbitration mode Use this register to select the AHB port arbitration mode. 00 Round robin 01 Port p0 has priority over p1 10 Port p1 has priority over p0 11 Reserved
24 P1_BO_DIS	Port p1 read burst optimization disable 0 64-bit WRP4 read bursts are optimized such that the controller returns a 2-1-1-1 response(1) when PRCR[FT_DIS]=1 1 64-bit WRP4 read bursts are not optimized; the controller returns a 2-2-2-2 response(1) when PRCR[FT_DIS]=1
25 P0_BO_DIS	Port p0 read burst optimization disable 0 64-bit WRP4 read bursts are optimized such that the controller returns a 2-1-1-1 response(1) when PRCR[FT_DIS]=1 1 64-bit WRP4 read bursts are not optimized; the controller returns a 2-2-2-2 response(1) when PRCR[FT_DIS]=1
26 P1_RB_DIS	Port p1 read buffer disable 0 Read buffer enabled and is used for servicing sequential, less-than 64-bit read requests 1 Read buffer disabled and invalidated, and all read requests generate array accesses

Table 478. PRCR1 field descriptions (continued)

Field	Description
27 P0_RB_DIS	Port p0 read buffer disable 0 Read buffer enabled and is used for servicing sequential, less-than 64-bit read requests 1 Read buffer disabled and invalidated, and all read requests generate array accesses
31 FT_DIS	Flow through disabled This field defines the AHB read response of the PRAM controller. The state of this field has no impact on the write response latency. This bit is cleared by hardware reset. **Note:** Do not change the FT_DIS bit value while accessing system RAM. Reallocate code programming the FT_DIS bit to another area (for example, local core memory). 0 RAM read data is passed directly to the system bus, incurring no additional latency 1 RAM read data is registered prior to returning on the system bus, incurring 1 extra cycle of latency

1. The number of cycles taken for a RAM access can vary ±1 clock cycle depending on the RAM speed relative to the PRAM controller clock frequency. If system RAM is running at the same frequency as the PRAM Controller a random initial access takes 2 clock cycles. If system RAM is running at a slower frequency a random initial access may take 3 clock cycles. Subsequent burst beats take either 1 or 2 cycles depending on RAM speed relative to PRAM Controller clock frequency.

34.3 Functional description

34.3.1 Read/Write introduction

The PRAM controller generates chip-select and write-enable, the array address, and write data as inputs to the RAM array. The PRAM controller captures read data from the RAM array and drives it onto the AHB along with the associated dataphase termination signals. To facilitate operating at higher frequencies, the PRAM controller can optionally incur a single wait state on the AHB response.

34.3.1.1 Reads

Read transfers, of any size, can be configured to complete with a zero or one additional wait state response on the AHB.

34.3.1.2 Optional read wait-state

The PRAM controller can be optionally programed to register RAM read data prior to returning it on the system bus. Setting the PRCR1[FT_DIS] field inserts a register in the read data path for use when operating the controller at high frequencies. The state of PRCR1[FT_DIS] field has no effect on writes.

A random, initial access will take 2 clock cycles (2T) to complete if PRCR1[FT_DIS] = 0, and a WRAP4 burst will have an access time of 2-2-2-2. A random, initial access will take 3 clock cycles (3T) to complete if PRCR1[FT_DIS] = 1, and a WRAP4 burst will have an access time of 3-2-2-2

34.3.2 Writes

34.3.2.1 64-bit writes

Aligned **64**-bit writes execute in a single AHB data phase cycle, allowing for zero wait states on back-to-back writes of these sizes. If, during the data phase of a write, a read is requested on the AHB, the write is registered in the late-write buffer, allowing the read to take place without a wait state. The valid buffered or late-write data is stored on the next available array address phase.

Back-to-back 64-bit writes execute slightly differently whereby the first write bypasses the late-write buffer. Instead, the write data is stored directly to the array in the same cycle in which it is valid on the AHB.

34.3.2.2 Less than 64-bit writes

Writes of size less than 64 bits incur a read-modify-write action as a consequence of the ECC coding scheme's 64-bit granularity. In the case of a read-modify-write action, the PRAM controller performs single-error correction, double-error detection on the read data. The write data is merged into the appropriate byte lanes along with the potentially-corrected read data. A new codeword is generated based on the newly formed doubleword. The newly formed doubleword and its associated checkbits are subsequently written to the RAM. For details on the ECC coding scheme, refer to *Section 34.5: Safety considerations*.

On a read-modify-write operation, the array read data is registered after it is decoded and before it is merged with the AHB write data. Therefore, writes of less than 64 bits require the insertion of one wait state before the data phase can be completed.

34.3.2.3 Unaligned writes

The PRAM controller is compliant with the AMBA-AHB2.v6 extensions specification concerning byte strobes. The size of the transfer is sufficient to cover all bytes being written and covers more bytes in the case of an unaligned transfer. The address of the transfer is rounded down to the nearest boundary of the size of the transaction.

Note: Unaligned writes always generate read-modify-write operations in the PRAM controller in order to preserve the validity of the ECC codeword.

34.4 Initialization/application information

Prior to reading, the ECC must be initialized by writing a known 64-bit value to each memory address. This includes reads generated from the read-modify-write operation which occurs when a write transfer of less than 64 bits or an unaligned write is requested. Reading from an uninitialized address is likely to generate an uncorrectable ECC event.

The PRAM memory space can be initialized by storing a 64-bit word instruction such as Store Multiple Word (e_stmw) in Power Architecture VLE.

34.5 Safety considerations

34.5.1 Hsiao ECC algorithm

The e2eECC scheme implements a single-error correction, double-error detection (SECDED) code using the so-called Hsiao odd-weight column criteria. These codes are named after M.Y. Hsiao, an IBM researcher who published a paper in the early 1970s about SECDED codes better suited for implementation in protecting (mainframe) computer memories than traditional Hamming codes.

The Hsiao codes are Hamming distance 4 implementations which provide the SECDED capabilities. The minimum odd-weight constraints defined by Hsiao are relatively simple in the resulting implementation of the parity check H matrix which defines the association between the data (and address) bits and the checkbits. They are:

1. There are no all-zeroes columns
2. Every column is distinct
3. Every column contains an odd number of ones, and hence is “odd weight”

In defining the H-matrix for this family of devices, these requirements from Hsiao were applied. Additionally, there are a variety of ECC codeword requirements associated with specific functional requirements associated with the system RAM that further dictated the specific column definitions. In any case, the resulting ECC is organized based on 64 data bits plus 29 address bits (the upper bits of the 32-bit address field minus the 3 bits which select the byte within the 64-bit (8-byte) data field.

The basic H-matrix for this (101, 93) code (93 is the total number of data bits, 101 is the total number of data bits (93) plus 8 checkbits) is shown in *Table 479*. A ‘*’ in *Table 479* indicates the corresponding data or address bit is XOR’ed to form the final checkbit value on the left. For 64-bit data writes, the table sections corresponding to D[63:32], D[31:0], and A[31:3] are logically summed (output of each table section is XOR’ed) together to the final value driven on the hwchkbit[7:0] outputs. Note that this table uses *the AHB bit numbering convention where bit[0] is the least significant bit*.

Table 479. PRAM controller basic H-matrix definition

Checkbits [7:0]	Data Bit(1)																													
	Byte 7								Byte 6								Byte 5								Byte 4							
	63	62	61	60	59	58	57	56	55	54	53	52	51	50	49	48	47	46	45	44	43	42	41	40	39	38	37	36	35	34	33	32
7	*				*					*			*		*	*		*	*	*	*					*	*			*	*	
6			*	*			*	*					*		*		*				*				*			*	*			*
5	*	*	*	*					*				*	*		*		*	*				*	*	*				*			
4	*		*			*		*					*		*		*			*			*	*			*				*	
3									*	*	*	*	*		*				*		*				*	*	*	*				
2					*		*					*		*			*	*				*	*							*		*
1		*		*		*		*	*	*	*	*						*		*		*		*						*		*
0		*			*	*	*				*			*	*	*		*				*				*		*	*		*	

Table 479. PRAM controller basic H-matrix definition (continued)

Checkbits [7:0]	Byte 3								Byte 2								Byte 1								Byte 0							
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
7					*		*				*		*				*	*			*	*			*				*	*		*
6	*	*		*	*				*				*				*	*		*	*					*	*				*	*
5			*	*			*	*	*			*	*	*					*		*	*		*							
4	*		*	*				*		*	*				*	*	*			*			*	*				*		*		
3	*	*	*			*						*	*		*	*			*				*		*	*	*			*		
2		*		*	*	*	*	*	*	*	*			*					*				*		*		*	*		*		
1		*						*		*			*	*	*			*				*				*			*	*	*	
0		*		*		*		*				*				*				*				*				*	*		*	*
Checkbits [7:0]	**Address Bit(1)**																															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
7		*		*		*		*	*	*		*	*	*		*	*	*		*		*		*	*	*		*				
6		*		*	*	*	*			*	*			*	*	*	*		*		*	*		*	*	*		*				
5		*	*	*			*	*			*	*		*		*		*	*			*	*	*		*	*	*	*			
4	*	*	*		*	*		*		*	*	*	*		*					*	*		*	*	*		*	*				
3	*		*		*	*	*		*		*	*	*			*		*		*	*		*		*	*	*		*			
2	*	*			*		*	*	*	*				*	*	*	*	*	*	*		*	*		*		*		*			
1	*		*	*		*	*		*	*		*	*		*		*	*	*		*	*	*					*	*			
0	*		*	*	*			*	*		*		*	*	*		*		*	*	*			*		*	*		*			


1. Bit numbering is AHB convention: bit 0 is LSB. D[7:0] corresponds to byte at address 0. D[63:56] corresponds to byte at address 7.

34.5.1.1 E2EECC considerations on less-than-64-bit write transactions

Recall that writes of less than 64 bits incur a read-modify-write action as a consequence of the ECC coding scheme 64-bit granularity. In the case of a read-modify-write action, the PRAM controller performs SEC/DED on the read data. The PRAM controller uses the following checkbit manipulation technique to ensure that any faults in the PRAM control logic, associated with performing the read-modify-write action, will ultimately be detectable by e2eECC:

- On an 8-bit, 16-bit or 32-bit write request, the write data is presented by the master on the AHB bus in the correct byte lanes, with the non pertinent byte lanes zeroed out, and the associated checkbit is based on this “zero-padded” write data.
  Consider the following example whereby the master presents a 16-bit write request at address 0x40000000:


Figure 367. E2EECC consideration for partial write - 16-bit write request



- The PRAM controller detects that the request is a less-than-64-bit write request and initiates a read to address 0x40000000. An ECC check and potential single-bit correction is performed on the data returned from the RAM. In addition, the ECC event is reported to the Memory Error Management Unit (MEMU).


  If a non correctable ECC event is detected, the AHB request is terminated with error on the system bus. In addition, the ECC event is reported to the MEMU.

Figure 368. E2EECC consideration for partial write - memory read from RAM




- The PRAM controller isolates the pertinent byte lanes of the read data by zero-padding the non pertinent byte lanes and calculating the checkbit contribution associated with the read data in the byte lanes to be updated as a result of the write request.

Figure 369. E2EECC consideration for partial write - Separation of check-bits of targeted bit-lines



- The PRAM controller merges the non-pertinent read data bytes with the write data in the appropriate byte lanes. Take the checkbit value that was stored in the RAM and remove the checkbit contribution associated with the read data in the byte lanes to be updated. Then introduce the checkbits associated with the write data. The result is ultimately a checkbit value associated with the complete 64-bit data to be written to the array.

Figure 370. E2EECC consideration for partial write - calculation of final check-bits



This technique calculates the ultimate checkbit value on a read-modify-write transaction through a series of data manipulations, taking care to avoid discarding the original checkbits provided by the requesting master, such that faults in the crossbar (XBAR) and PRAM controller datapath and control logic are covered by e2eECC.

Malfunction of the ECC logic described above may result in the corruption of the SEC/DED event reporting. The PRAM controller performs EDC after ECC check on all read-modify-write transactions. If a mismatch is detected, indicating a failure in the ECC logic, the event is reported to the FCCU module.

34.5.2 Transaction monitor

The integrity of the address and data on a system RAM transaction is covered by an e2eECC check performed by the requesting master. Functional safety coverage of the address path and control within the RAM controller is handled by a transaction monitor which verifies the integrity of the transactions between the PRAM controller and the RAM array. The transaction monitor verifies RAM transactions initiated to service the following types of transactions


- Direct system bus read or write request
- Read followed by write to fulfill a read-modify write transaction
- Write transaction to empty the late-write buffer

The function of the transaction monitor relies on a feedback path between the RAM controller and RAM array, wherein the RAM provides latched address and control feedback outputs as an indication of received inputs when a RAM access is initiated.

This feedback information is used by the RAM controller transaction monitor to verify the expected transaction. If a mismatch is detected, indicating a failure in the address generation or control logic within the RAM controller or the transmission path between the RAM controller and RAM array, the event is forwarded to the Fault Collection and Control Unit (FCCU).

Since writes to the RAM can be buffered, the transaction monitor also tracks the contents of the late-write buffer. When the late-write buffer is emptied, the safety feature compare outputs from the RAM are evaluated against the expected contents of the late-write buffer as tracked by the transaction monitor.

Figure 371. RAM controller transaction monitor block diagram



35 Flash memory controller

35.1 Introduction

The Flash memory controller act as an interface between the system bus (AHB-Lite 2.v6) and the Flash memory arrays.

The Flash memory controllers support two 64-bit AHB buses and a 256-bit read data interface from each Flash memory array. Each AHB port contains a 4-entry, 2-way set-associative mini-cache as well as an associated controller that prefetches sequential lines of data from the Flash arrays into the mini-cache. This buffer mechanism serves to deliver Flash read data with zero-wait state response on lines that reside in the cache. AHB requests that miss the cache generate the needed Flash array access and are forwarded to the AHB upon completion. Each mini-cache entry is 256 bits in size, matching the Flash array page size and providing 256 bytes of total buffered storage.

Along with the read and write data, the corresponding ECC codewords traverse the entire datapath of the Flash memory controller, including the mini-cache, to support end-to-end ECC (e2eECC) coverage.

35.2 Features

The following list summarizes the key features of the Flash memory controller:


- Two 64-bit AHB interface ports (p0, p1) allowing simultaneous access to dedicated prefetch mini-cache per slave port
- 256-bit read data bus + 64-bit write data bus
- Hardware support for Flash-Over-The-Air (FOTA) mechanism. Writing a DCF before issuing a software reset will cause hardware switching of read offset of upper memory section of Flash
- Configurable read buffering and line prefetching support via 4-entry, 2-way set-associative mini-cache plus prefetch controller per AHB port to provide single-cycle “buffer hit” read response
- Configurable access control based on read/write and AHB master ID attributes
- Configurable access timing (wait-state programmable) allowing use in a wide range of frequency targets
- Optional address pipelining capability to maximize throughput
- Support for reporting of single-, double- and multi-bit Flash ECC events on a 64-bit doubleword boundary

35.3 Block diagrams

Figure 372 provides a block diagram showing the Flash memory controller and the attached Flash array.

Note: This module is also known as the Platform Flash controller, that is, PFlash.

Figure 372. Platform-centric simple block diagram with Flash memory controllers



35.4 Flash memory controller memory map

35.4.1 Overview

The Flash memory controller module provides an IPS programming model mapped to a standard 16 KB on-platform peripheral slot. The programming model consists of Flash memory access configuration.

The programming model can only be referenced using a 32-bit (word) access. Attempted references using different access sizes or to undefined (reserved) addresses or in user mode generates an IPS error termination. The Flash controller allows access to the programming model by all system bus masters.

The programming model can only be accessed in supervisor mode.

Attempted updates to the programming model while the Flash memory controller module is in the midst of an operation will result in non-deterministic behavior. Software must be architected to avoid this scenario.

There is no idle indicator for the Flash controller. The recommended flow for multi-core devices is to start only one core and execute initialization code to completion before starting the remaining cores. If the user needs to reconfigure the Flash, code execution must be temporarily moved to system RAM.

Table 480. Flash memory controller memory map

Address Offset	Register	Section
00x00	Platform Flash configuration register 1 (PFCR1)	*Section 35.4.1.1*
0x004	Platform Flash configuration register 2 (PFCR2)	*Section 35.4.1.2*
0x008	Platform Flash configuration register 3 (PFCR3)	*Section 35.4.1.3*
0x00c	Platform Flash access protection register (PFAPR)	*Section 35.4.1.4*

35.4.1.1 Platform Flash configuration register 1 (PFCR1)

The PFlash configuration register 1 (PFCR1) controls operation Port p0 of the Flash memory controller.

Offset 0x000 Access: Supervisor Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	P0_M15PFE	P0_M14PFE	P0_M13PFE	P0_M12PFE	P0_M11PFE	P0_M10PFE	P0_M9PFE	P0_M8PFE	P0_M7PFE	P0_M6PFE	P0_M5PFE	P0_M4PFE	P0_M3PFE	P0_M2PFE	P0_M1PFE	P0_M0PFE
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	APC				RWSC				0	P0_DPFEN	0	P0_IPFEN	0	P0_PFLIM		P0_BFEN
W																
Reset	0	0	0	0	0	1	1	0	0	0	0	0	0	0	0	1

Figure 373. Platform Flash configuration register 1 (PFCR1)

Note: See the chip-specific Flash controller information for details about the actual masters available on the device.

Table 481. PFCR1 field descriptions

Field	Description
0 P0_M15PFE	Port0 Master 15 Prefetch enable This bit controls whether prefetching may be triggered by AHB master 15. This bit is cleared by hardware reset. 0 No prefetching may be triggered by this master 1 Prefetching may be triggered by this master
1 P0_M14PFE	Port0 Master 14 Prefetch enable This bit controls whether prefetching may be triggered by AHB master 14. This bit is cleared by hardware reset. 0 No prefetching may be triggered by this master 1 Prefetching may be triggered by this master

Table 481. PFCR1 field descriptions (continued)

Field	Description
2 P0_M13PFE	Port0 Master 13 Prefetch enable This bit controls whether prefetching may be triggered by AHB master 13. This bit is cleared by hardware reset. 0 No prefetching may be triggered by this master 1 Prefetching may be triggered by this master
3 P0_M12PFE	Port0 Master 12 Prefetch enable This bit controls whether prefetching may be triggered by AHB master 12. This bit is cleared by hardware reset. 0 No prefetching may be triggered by this master 1 Prefetching may be triggered by this master
4 P0_M11PFE	Port0 Master 11 Prefetch enable This bit controls whether prefetching may be triggered by AHB master 11. This bit is cleared by hardware reset. 0 No prefetching may be triggered by this master 1 Prefetching may be triggered by this master
5 P0_M10PFE	Port0 Master 10 Prefetch enable This bit controls whether prefetching may be triggered by AHB master 10. This bit is cleared by hardware reset. 0 No prefetching may be triggered by this master 1 Prefetching may be triggered by this master
6 P0_M9PFE	Port0 Master 9 Prefetch enable This bit controls whether prefetching may be triggered by AHB master 9. This bit is cleared by hardware reset. 0 No prefetching may be triggered by this master 1 Prefetching may be triggered by this master
7 P0_M8PFE	Port0 Master 8 Prefetch enable This bit controls whether prefetching may be triggered by AHB master 8. This bit is cleared by hardware reset. 0 No prefetching may be triggered by this master 1 Prefetching may be triggered by this master
8 P0_M7PFE	Port0 Master 7 Prefetch enable This bit controls whether prefetching may be triggered by AHB master 7. This bit is cleared by hardware reset. 0 No prefetching may be triggered by this master 1 Prefetching may be triggered by this master
9 P0_M6PFE	Port0 Master 6 Prefetch enable This bit controls whether prefetching may be triggered by AHB master 6. This bit is cleared by hardware reset. 0 No prefetching may be triggered by this master 1 Prefetching may be triggered by this master
10 P0_M5PFE	Port0 Master 5 Prefetch enable This bit controls whether prefetching may be triggered by AHB master 5. This bit is cleared by hardware reset. 0 No prefetching may be triggered by this master 1 Prefetching may be triggered by this master

Table 481. PFCR1 field descriptions (continued)

Field	Description
11 P0_M4PFE	Port0 Master 4 Prefetch enable This bit controls whether prefetching may be triggered by AHB master 4. This bit is cleared by hardware reset. 0 No prefetching may be triggered by this master 1 Prefetching may be triggered by this master
12 P0_M3PFE	Port0 Master 3 Prefetch enable This bit controls whether prefetching may be triggered by AHB master 3. This bit is cleared by hardware reset. 0 No prefetching may be triggered by this master 1 Prefetching may be triggered by this master
13 P0_M2PFE	Port0 Master 2 Prefetch enable This bit controls whether prefetching may be triggered by AHB master 2. This bit is cleared by hardware reset. 0 No prefetching may be triggered by this master 1 Prefetching may be triggered by this master
14 P0_M1PFE	Port0 Master 1 Prefetch enable This bit controls whether prefetching may be triggered by AHB master 1. This bit is cleared by hardware reset. 0 No prefetching may be triggered by this master 1 Prefetching may be triggered by this master
15 P0_M0PFE	Port0 Master 0 Prefetch enable This bit controls whether prefetching may be triggered by AHB master 0. This bit is cleared by hardware reset. 0 No prefetching may be triggered by this master 1 Prefetching may be triggered by this master
16:18 APC	Address Pipeline Control This field controls the number of cycles that a subsequent Flash read from the opposite AHB port can be initiated prior to the previous read data being valid. This field applies to the configuration of Port0 and Port1. 000 Pipelined access to the Flash disabled. 001 A pipelined access can be initiated 1 cycle before the previous data is valid 010 Reserved 011 Reserved 1xx Pipelined access to the Flash is disabled and one wait state is inserted before a subsequent access can be initiated

Table 481. PFCR1 field descriptions (continued)

Field	Description
19:23 RWSC	Read Wait State Control This field controls the number of wait-states to be added to the best-case Flash array access time for reads. The best-case Flash array access time for reads is one cycle. This field must be set to a value corresponding to the operating frequency of the Flash memory controller and the actual read access time of the Flash memory controller. The required settings are documented in the device data sheet. Higher operating frequencies require non-zero settings for this field for proper Flash operation. This field applies to the configuration of Port0 and Port1. 00000 No additional wait-states are added 00001 One additional wait-state is added ... 11111 Thirty-one additional wait-states are added **Note:** Refer to the device data sheet for wait state configuration
25 P0_DPFEN	Port0 Data Prefetch Enable This field enables or disables prefetching initiated by a data read access. This field is cleared by hardware reset. 0 No prefetching is triggered by a data read access 1 Prefetching may be triggered by any data read access
27 P0_IPFEN	Port0 Instruction Prefetch Enable This bit enables or disables prefetching initiated by an instruction read access. This field is cleared by hardware reset. 0 No prefetching is triggered by an instruction read access 1 Prefetching may be triggered by any instruction read access
29:30 P0_PFLIM	Port0 PFlash Prefetch Limit This field controls the prefetch algorithm used by the prefetch controller. This field defines a limit on the maximum number of sequential prefetches which will be attempted between buffer misses. In all situations when enabled, only a single prefetch is initiated on each buffer miss or hit. This field is cleared by hardware reset. 00 No prefetching or buffering is performed. 01 The referenced line is prefetched on a buffer miss, that is, prefetch on miss. 1x The referenced line is prefetched on a buffer miss, or the next sequential line is prefetched on a buffer hit (if not already present), that is, prefetch on miss or hit.
31 P0_BFEN	Port0 PFlash Line Read Buffers Enable This bit enables or disables line read buffer hits. It is also used to invalidate the buffers. This bit can only be updated while PFCR3[BAF_DIS] = 0. After execution of the boot code, as indicated by PFCR3[BAF_DIS] = 1, this bit becomes read-only until the next hardware reset. 0 The line read buffers are disabled from satisfying read requests, and all buffer valid bits are cleared. 1 The line read buffers are enabled to satisfy read requests on hits. Buffer valid bits may be set when the buffers are successfully filled.

35.4.1.2 Platform Flash configuration register 2 (PFCR2)

The PFlash configuration register 2 (PFCR2) specifies operation Port1 of the Flash memory controller.

Offset 0x004 Access: Supervisor Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	P1_M15PFE	P1_M14PFE	P1_M13PFE	P1_M12PFE	P1_M11PFE	P1_M10PFE	P1_M9PFE	P1_M8PFE	P1_M7PFE	P1_M6PFE	P1_M5PFE	P1_M4PFE	P1_M3PFE	P1_M2PFE	P1_M1PFE	P1_M0PFE
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	P1_DPFEN	0	P1_IPFEN	0	P1_PFLIM		P1_BFEN
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1

Figure 374. Platform Flash configuration register 2 (PFCR2)

Note: See the chip-specific Flash controller information for details about the actual masters available on the device.

Table 482. PFCR2 field descriptions

Name	Description
0 P1_M15PFE	Port1 Master 15 Prefetch enable This bit controls whether prefetching may be triggered by AHB master 15. This bit is cleared by hardware reset. 0 No prefetching may be triggered by this master 1 Prefetching may be triggered by this master
1 P1_M14PFE	Port1 Master 14 Prefetch enable This bit controls whether prefetching may be triggered by AHB master 14. This bit is cleared by hardware reset. 0 No prefetching may be triggered by this master 1 Prefetching may be triggered by this master
2 P1_M13PFE	Port1 Master 13 Prefetch enable This bit controls whether prefetching may be triggered by AHB master 13. This bit is cleared by hardware reset. 0 No prefetching may be triggered by this master 1 Prefetching may be triggered by this master
3 P1_M12PFE	Port1 Master 12 Prefetch enable This bit controls whether prefetching may be triggered by AHB master 12. This bit is cleared by hardware reset. 0 No prefetching may be triggered by this master 1 Prefetching may be triggered by this master
4 P1_M11PFE	Port1 Master 11 Prefetch enable This bit controls whether prefetching may be triggered by AHB master 11. This bit is cleared by hardware reset. 0 No prefetching may be triggered by this master 1 Prefetching may be triggered by this master

Table 482. PFCR2 field descriptions (continued)

Name	Description
5 P1_M10PFE	Port1 Master 10 Prefetch enable This bit controls whether prefetching may be triggered by AHB master 10. This bit is cleared by hardware reset. 0 No prefetching may be triggered by this master 1 Prefetching may be triggered by this master
6 P1_M9PFE	Port1 Master 9 Prefetch enable This bit controls whether prefetching may be triggered by AHB master 9. This bit is cleared by hardware reset. 0 No prefetching may be triggered by this master 1 Prefetching may be triggered by this master
7 P1_M8PFE	Port1 Master 8 Prefetch enable This bit controls whether prefetching may be triggered by AHB master 8. This bit is cleared by hardware reset. 0 No prefetching may be triggered by this master 1 Prefetching may be triggered by this master
8 P1_M7PFE	Port1 Master 7 Prefetch enable This bit controls whether prefetching may be triggered by AHB master 7. This bit is cleared by hardware reset. 0 No prefetching may be triggered by this master 1 Prefetching may be triggered by this master
9 P1_M6PFE	Port1 Master 6 Prefetch enable This bit controls whether prefetching may be triggered by AHB master 6. This bit is cleared by hardware reset. 0 No prefetching may be triggered by this master 1 Prefetching may be triggered by this master
10 P1_M5PFE	Port1 Master 5 Prefetch enable This bit controls whether prefetching may be triggered by AHB master 5. This bit is cleared by hardware reset. 0 No prefetching may be triggered by this master 1 Prefetching may be triggered by this master
11 P1_M4PFE	Port1 Master 4 Prefetch enable This bit controls whether prefetching may be triggered by AHB master 4. This bit is cleared by hardware reset. 0 No prefetching may be triggered by this master 1 Prefetching may be triggered by this master
12 P1_M3PFE	Port1 Master 3 Prefetch enable This bit controls whether prefetching may be triggered by AHB master 3. This bit is cleared by hardware reset. 0 No prefetching may be triggered by this master 1 Prefetching may be triggered by this master
13 P1_M2PFE	Port1 Master 2 Prefetch enable This bit controls whether prefetching may be triggered by AHB master 2. This bit is cleared by hardware reset. 0 No prefetching may be triggered by this master 1 Prefetching may be triggered by this master

Table 482. PFCR2 field descriptions (continued)

Name	Description
14 P1_M1PFE	Port1 Master 1 Prefetch enable This bit controls whether prefetching may be triggered by AHB master 1. This bit is cleared by hardware reset. 0 No prefetching may be triggered by this master 1 Prefetching may be triggered by this master
15 P1_M0PFE	Port1 Master 0 Prefetch enable This bit controls whether prefetching may be triggered by AHB master 0. This bit is cleared by hardware reset. 0 No prefetching may be triggered by this master 1 Prefetching may be triggered by this master
25 P1_DPFEN	Port1 Data Prefetch Enable This field enables or disables prefetching initiated by a data read access. This field is cleared by hardware reset. 0 No prefetching is triggered by a data read access 1 Prefetching may be triggered by any data read access
27 P1_IPFEN	Port1 Instruction Prefetch Enable This bit enables or disables prefetching initiated by an instruction read access. This field is cleared by hardware reset. 0 No prefetching is triggered by an instruction read access 1 Prefetching may be triggered by any instruction read access
29:30 P1_PFLIM	Port1 PFlash Prefetch Limit This field controls the prefetch algorithm used by the prefetch controller. This field defines a limit on the maximum number of sequential prefetches which will be attempted between buffer misses. In all situations when enabled, only a single prefetch is initiated on each buffer miss or hit. This field is cleared by hardware reset. 00 No prefetching or buffering is performed. 01 The referenced line is prefetched on a buffer miss, that is, prefetch on miss. 1x The referenced line is prefetched on a buffer miss, or the next sequential line is prefetched on a buffer hit (if not already present), that is, prefetch on miss or hit.
31 P1_BFEN	Port1 PFlash Line Read Buffers Enable This bit enables or disables line read buffer hits. It is also used to invalidate the buffers. This bit can only be updated while PFCR3[BAF_DIS] = 0. After execution of the boot code, as indicated by PFCR3[BAF_DIS] = 1, this bit becomes read-only until the next hardware reset. 0 The line read buffers are disabled from satisfying read requests, and all buffer valid bits are cleared. 1 The line read buffers are enabled to satisfy read requests on hits. Buffer valid bits may be set when the buffers are successfully filled.

35.4.1.3 Platform Flash configuration register 3 (PFCR3)

Offset 0x008 Access: Supervisor Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	P0_WCFG		P1_WCFG		0	0	0	0	0	0	0	0	0	0	0	BAF_DIS
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	ARBM		0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 375. Platform Flash configuration register 3 (PFCR3)

Table 483. PFCR3 field descriptions

Name	Description
0:1 P0_WCFG	Port0 Way Configuration This field controls the configuration of the line buffers for a given set across two ways in the controller cache. The indexed set can be organized as a “pool” of available resources, or with a fixed partition between instruction and data buffers. In all cases, when a buffer miss occurs, the Flash page is assigned a location within the controller cache. Within the indexed set, the way is selected using a least-recently-used replacement policy, and the entry is then marked as most-recently-used for that set. If the Flash access is for the next-sequential line (prefetch), the buffer is not marked as most-recently-used until the given address produces a buffer hit. This field is initialized by hardware reset. 00 Both buffers in an indexed set are available for any Flash access, that is, there is no partitioning of the buffers based on the access type. 01 Reserved 10 The buffers in an indexed set are partitioned into two groups with way 0 allocated for instruction fetches and way 1 for data accesses. 11 Reserved.
2:3 P1_WCFG	Port1 Line Buffer Configuration This field controls the configuration of the line buffers for a given set across two ways in the controller cache. The indexed set can be organized as a “pool” of available resources, or with a fixed partition between instruction and data buffers. In all cases, when a buffer miss occurs, the Flash page is assigned a location within the controller cache. Within the indexed set, the way is selected using a least-recently-used replacement policy, and the entry is then marked as most-recently-used for that set. If the Flash access is for the next-sequential line (prefetch), the buffer is not marked as most-recently-used until the given address produces a buffer hit. This field is initialized by hardware reset. 00 Both buffers are available for any Flash access, that is, there is no partitioning of the buffers based on the access type. 01 Reserved 10 The buffers are partitioned into two groups with buffer 0 allocated for instruction fetches and buffer 1 for data accesses. 11 Reserved

Table 483. PFCR3 field descriptions (continued)

Name	Description
15 BAF_DIS	BAF Disable This field controls executable access to the BAF (Boot Assist Flash) region of the Flash. Once this field is set, attempted instruction accesses targeting the BAF region are aborted and terminated with a system bus error. The affect of this field applies to system bus transfers through both, Port0 and Port1. Data-type accesses to the BAF region are not affected by this field. Once this field is set, it becomes a read-only field and can only be cleared by hardware reset. Once this field is set, any subsequent write attempts to modify this field are ignored with an error-free data transfer termination. This field is initialized by hardware reset. 0 Executable access to the BAF Flash region is allowed. 1 Executable access to the BAF Flash region is prohibited.
16:17 ARBM	Arbitration Mode This 2-bit field controls the arbitration of concurrent Flash access requests from the two AHB ports of the Flash memory controller. In both fixed priority or round-robin modes, write requests are prioritized higher than read requests, and read requests are prioritized higher than speculative prefetch requests whenever both ports issue concurrent requests. This field is initialized by hardware reset. 00 Fixed priority arbitration with AHB p0>p1 01 Fixed priority arbitration with AHB p1>p0 1x Round-robin arbitration

35.4.1.4 Platform Flash access protection register (PFAPR)

The PFlash access protection register (PFAPR) is used to control read and write accesses to the Flash array.

Offset 0x00C — Access: Supervisor Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	M0AP		M1AP		M2AP		M3AP		M4AP		M5AP		M6AP		M7AP	
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	M8AP		M9AP		M10AP		M11AP		M12AP		M13AP		M14AP		M15AP	
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Figure 376. Platform Flash access protection register (PFAPR)

Note: See the chip-specific Flash controller information for details about the actual masters available on the device.

Table 484. PFAPR field descriptions

Field	Description
0:1 M0AP	Master 0 Access Protection This field controls whether read and write accesses to the Flash are allowed based on the master ID of a requesting master. These fields are initialized by hardware reset. 00 No accesses may be performed by this master 01 Only read accesses may be performed by this master 10 Only write accesses may be performed by this master 11 Both read and write accesses may be performed by this master
2:3 M1AP	Master 1 Access Protection This field controls whether read and write accesses to the Flash are allowed based on the master ID of a requesting master. These fields are initialized by hardware reset. 00 No accesses may be performed by this master 01 Only read accesses may be performed by this master 10 Only write accesses may be performed by this master 11 Both read and write accesses may be performed by this master
4:5 M2AP	Master 2 Access Protection This field controls whether read and write accesses to the Flash are allowed based on the master ID of a requesting master. These fields are initialized by hardware reset. 00 No accesses may be performed by this master 01 Only read accesses may be performed by this master 10 Only write accesses may be performed by this master 11 Both read and write accesses may be performed by this master
6:7 M3AP	Master 3 Access Protection This field controls whether read and write accesses to the Flash are allowed based on the master ID of a requesting master. These fields are initialized by hardware reset. 00 No accesses may be performed by this master 01 Only read accesses may be performed by this master 10 Only write accesses may be performed by this master 11 Both read and write accesses may be performed by this master
8:9 M4AP	Master 4 Access Protection This field controls whether read and write accesses to the Flash are allowed based on the master ID of a requesting master. These fields are initialized by hardware reset. 00 No accesses may be performed by this master 01 Only read accesses may be performed by this master 10 Only write accesses may be performed by this master 11 Both read and write accesses may be performed by this master
10:11 M5AP	Master 5 Access Protection This field controls whether read and write accesses to the Flash are allowed based on the master ID of a requesting master. These fields are initialized by hardware reset. 00 No accesses may be performed by this master 01 Only read accesses may be performed by this master 10 Only write accesses may be performed by this master 11 Both read and write accesses may be performed by this master

Table 484. PFAPR field descriptions (continued)

Field	Description
12:13 M6AP	Master 6 Access Protection This field controls whether read and write accesses to the Flash are allowed based on the master ID of a requesting master. These fields are initialized by hardware reset. 00 No accesses may be performed by this master 01 Only read accesses may be performed by this master 10 Only write accesses may be performed by this master 11 Both read and write accesses may be performed by this master
14:15 M7AP	Master 7 Access Protection This field controls whether read and write accesses to the Flash are allowed based on the master ID of a requesting master. These fields are initialized by hardware reset. 00 No accesses may be performed by this master 01 Only read accesses may be performed by this master 10 Only write accesses may be performed by this master 11 Both read and write accesses may be performed by this master
16:17 M8AP	Master 8 Access Protection This field controls whether read and write accesses to the Flash are allowed based on the master ID of a requesting master. These fields are initialized by hardware reset. 00 No accesses may be performed by this master 01 Only read accesses may be performed by this master 10 Only write accesses may be performed by this master 11 Both read and write accesses may be performed by this master
18:19 M9AP	Master 9 Access Protection This field controls whether read and write accesses to the Flash are allowed based on the master ID of a requesting master. These fields are initialized by hardware reset. 00 No accesses may be performed by this master 01 Only read accesses may be performed by this master 10 Only write accesses may be performed by this master 11 Both read and write accesses may be performed by this master
20:21 M10AP	Master 10 Access Protection This field controls whether read and write accesses to the Flash are allowed based on the master ID of a requesting master. These fields are initialized by hardware reset. 00 No accesses may be performed by this master 01 Only read accesses may be performed by this master 10 Only write accesses may be performed by this master 11 Both read and write accesses may be performed by this master
22:23 M11AP	Master 11 Access Protection This field controls whether read and write accesses to the Flash are allowed based on the master ID of a requesting master. These fields are initialized by hardware reset. 00 No accesses may be performed by this master 01 Only read accesses may be performed by this master 10 Only write accesses may be performed by this master 11 Both read and write accesses may be performed by this master

Table 484. PFAPR field descriptions (continued)

Field	Description
24:25 M12AP	Master 12 Access Protection This field controls whether read and write accesses to the Flash are allowed based on the master ID of a requesting master. These fields are initialized by hardware reset. 00 No accesses may be performed by this master 01 Only read accesses may be performed by this master 10 Only write accesses may be performed by this master 11 Both read and write accesses may be performed by this master
26:27 M13AP	Master 13 Access Protection This field controls whether read and write accesses to the Flash are allowed based on the master ID of a requesting master. These fields are initialized by hardware reset. 00 No accesses may be performed by this master 01 Only read accesses may be performed by this master 10 Only write accesses may be performed by this master 11 Both read and write accesses may be performed by this master
28:29 M14AP	Master 14 Access Protection This field controls whether read and write accesses to the Flash are allowed based on the master ID of a requesting master. These fields are initialized by hardware reset. 00 No accesses may be performed by this master 01 Only read accesses may be performed by this master 10 Only write accesses may be performed by this master 11 Both read and write accesses may be performed by this master
30:31 M15AP	Master 15 Access Protection This field controls whether read and write accesses to the Flash are allowed based on the master ID of a requesting master. These fields are initialized by hardware reset. 00 No accesses may be performed by this master 01 Only read accesses may be performed by this master 10 Only write accesses may be performed by this master 11 Both read and write accesses may be performed by this master

35.5 Functional description

As shown in *Figure 372* the Flash memory controllers interface between:

- The AHB system bus ports
- Flash memory array

For accesses targeting the Flash array, the Flash memory controller generates read and write enables, block selects, array address, write size and write data as inputs to the Flash array. The Flash memory controller captures read data from the Flash array and drives it onto the AHB system bus. Up to four pages of data (256-bit page size) may be buffered in each of two ways of the Flash memory controller mini-cache. Lines may be prefetched in advance of being requested, allowing single-cycle (zero AHB wait-states) read data responses on buffer hits.

Several prefetch control algorithms are available for controlling line read buffer fills. Prefetch triggering may be restricted to instruction accesses only, data accesses only, or may be unrestricted. Prefetch triggering may also be controlled on a per-master basis.

Buffers may also be selectively enabled or disabled for allocation by instruction and data prefetch.

Access protections may be applied on a per-master basis for both reads and writes to support security and privilege mechanisms.

35.5.1 Basic interface protocol

Read accesses are terminated under control of the appropriate wait state settings. Access timing can be varied to account for the operating conditions of the SoC (frequency, voltage, temp) by appropriately setting the PFCR1[RWSC] field.

35.5.2 Access protections

35.5.2.1 PFAPR - Platform Flash access protection register (PFAPR)

The Flash memory controller provides programmable, configurable access protections for both read and write cycles on a per-master basis via the PFlash access protection register (PFAPR). It allows restriction of read and write requests on a per-master basis. This functionality is described in *Section 35.4.1.4*. Detection of a protection violation results in an error response from the Flash memory controller on the AHB transfer.

35.5.2.2 BAF execution disable

The Flash memory controller provides a mechanism to disable instruction execution of the BAF (Boot Assist Flash) code. Setting the BAF Disable field (BAF_DIS) in the PFlash configuration register 3 (PFCR3) prevents execution of the BAF instructions. When this field is set, all incoming requests from the system bus on either Port0 or Port1 are evaluated. If the Flash memory controller detects an attempted instruction fetch access to the BAF region of the Flash, the Flash memory controller aborts the access and returns a system bus error. Data accesses to the BAF region are not affected by the state of PFCR3[BAF_DIS].

35.5.3 Read cycles – buffer miss

On an incoming AHB read request, a mini-cache lookup and access privilege evaluation are performed during the AHB address phase. In the event of a buffer miss, a Flash access is initiated.

If the Flash access was the direct result of an AHB transaction, the corresponding page buffer is loaded and marked as most-recently-used. If the Flash access was the result of a speculative prefetch to the next sequential line, it is loaded into the least-recently-used buffer. The status of this buffer is not changed to most-recently-used until a subsequent buffer hit occurs as a result of an AHB read request.

35.5.4 Read cycles – buffer hit

Single cycle read responses to the AHB are possible with the Flash memory controller when the requested read access was previously loaded into one of the page buffers. In these “buffer hit” cases, read data is returned on the system bus with a zero wait-state response.

35.5.5 Error termination

The Flash memory controller may invoke a system bus error termination in the following scenarios:

- Attempted access by an AHB master whose corresponding Read access Control or Write access Control settings do not allow the access, thus causing a protection violation. See *Section 35.4.1.4* for more detail. In this case the Flash memory controller does not initiate a Flash array access.
- Attempted instruction fetch by an AHB master to the BAF Flash region when the PFCR3[BAF_DISABLE] field in Platform Flash configuration register 3 (PFCR3) is set. The assertion of PFCR3[BAF_DISABLE] indicates that code stored in the BAF region should not be executed. See *Section 35.4.1.3* for more detail. In this case, the Flash memory controller does not initiate a Flash array access.
- The Flash returns an error response on an attempted access (see *Section 35.5.6*).
- Attempted access by an AHB master to a reserved region in the Flash memory map.

35.5.6 Flash error response operation

The Flash array may signal an error response to terminate a requested access due to improper sequencing during program/erase operations, or improper sequencing during array integrity testing. When an error response is received, the Flash memory controller does not update or validate a page read buffer. An error response may be signaled on read or interlock write operation. For more information on the specifics related to signaling of Flash errors, including Flash ECC events, array integrity testing and read-while-write events, refer to the Flash memory chapter.

35.5.7 Security module exclusive control


During “Production at OEM” lifecycle state and beyond, the HSM can establish the secure Flash blocks to be exclusive to the HSM and route program or erasing of secure Flash blocks to the alternate programming interface.

The secure Flash space is independently controlled for each of the following regions:

- 16 KB secure code Flash block at address range 0x0060_C0000 - 0x0060_FFFF
- 64 KB secure code Flash blockA at address range 0x0061_0000 - 0x0061_FFFF
- 64 KB secure code Flash blockB at address range 0x0062_0000 - 0x0062_FFFF
- Two 16 KB secure data Flash blocks at address range 0x0068_0000 - 0x0068_7FFF

The HSM provides flags to individually control the HSM-exclusivity for each of the four secure Flash regions. When a given secure Flash block is marked as exclusive to the HSM, the HSM is the only system bus master granted access to that block and access attempts by non-HSM masters are terminated with error. Once HSM-exclusivity is established for a given secure Flash block, the HSM is guaranteed access to that block, regardless of the state of the censorship controls. Secure Flash exclusivity applies to read and write accesses.

Figure 377. Interlock Write Alternate Programming Interface Routing Flowchart



35.5.8 Access pipelining

Accesses to the Flash array may be pipelined by driving a subsequent access address and control signals while waiting for the current access to complete. Pipelined access requests are always run to completion and are not aborted by the Flash memory controller. Flash access pipelining allows for improved performance by reducing the access latency seen by the AHB master. Access pipelining may be applied only to read cycles targeting the Flash array. Address pipelining is enabled by setting the PFCR1[APC] field.

Access pipelining is only supported for normal Flash access.


Note: Not all combinations of PFCR1[APC] (Address Pipeline Control) and PFCR1[RWSC] (Read Wait State Control) settings are recommended or supported. Please refer to the device data sheet for guidance.

35.5.9 Line read buffers and prefetch operation

The AHB ports of the Flash memory controller each contain a two-way set-associative mini cache, where each way contains four page buffers which are used to hold data read from the Flash arrays. Each 256-bit buffer operates independently, and is filled using a single array access. The buffers are used for both prefetch and normal demand fetches.

Prefetch triggering is controllable on a per-master and access-type basis (see *Section 35.4.1.1*). Bus masters may be enabled or disabled from triggering prefetches, and triggering may be further restricted based on whether a read access is for instruction or data. A read access by the Flash memory controller may trigger a prefetch to the next sequential line of array data on the cycle following the request. The access address is incremented by 32 bytes, and a subsequent Flash access is initiated. A Flash array prefetch is initiated if the data is not already resident in a line read buffer. Prefetched data is always loaded into the least-recently-used buffer.

Figure 378. Flash memory controller 4-entry, 2-way mini-cache organization



Once the candidate line buffer has been selected, the Flash array is accessed and read data loaded into the buffer. If the buffer load was in response to a miss, the buffer which was loaded is immediately marked as most-recently-used. If the buffer load was in response to a speculative fetch to the next-sequential line address after a buffer hit, *the recently-used status is not changed*. Rather, it is marked as most-recently-used only after a subsequent buffer hit.

This policy maximizes performance based on reference patterns of Flash accesses and allows for prefetched data to remain valid when non-prefetch enabled bus masters are granted Flash access.

Several algorithms are available for prefetch control which trade off performance for power. They are described in *Section 35.4.1.1*. More aggressive prefetching may increase power due to the number of potentially discarded prefetches, but may increase performance by lowering average read latency.

For prefetching to occur, all of the following must apply:

1. PFCR{1,2}[P{0,1}_BFEN] must be set to ‘1’,
2. PFCR{1,2}[P{0,1}_PFLIM] must be non-zero, and
3. either PFCR{1,2}[P{0,1}_IPFEN] or PFCR{1,2}[P{0,1}_DPFEN] must be asserted

Refer to *Section 35.4.1.1* for a description of these controls.

35.5.10 Instruction/Data prefetch triggering

Port0 prefetch triggering may be enabled for instruction reads via the PFCR1[IPFEN] control field, while Port0 prefetching for data reads is enabled via the PFCR1[DPFEN] control field. Additionally, the PFCR1[PFLIM] must also be set to enable prefetching on Port0. Refer to *Section 35.4.1.1* for a description of these controls. Prefetches are never triggered by write cycles.

Port1 prefetch triggering may be enabled for instruction reads via the PFCR2[IPFEN] control field, while Port1 prefetching for data reads is enabled via the PFCR2[DPFEN] control field. Additionally, the PFCR2[PFLIM] must also be set to enable prefetching on Port1. Refer to

Section 35.4.1.2 for a description of these controls. Prefetches are never triggered by write cycles.

35.5.11 Per-Master prefetch triggering

Prefetch triggering may be controlled for individual bus masters. Refer to *Section 35.4.1.1* for a description of these controls.

35.5.12 Buffer allocation

Allocation of the line read buffers is controlled via the PFCR3 control register, specifically the line buffer configuration ({P0,P1}_WCFG) field. Refer to *Section 35.4.1.3*. The buffers can be organized as a “pool” of available resources (with both ways within a given set) or with a fixed partition between ways allocated to instruction or data accesses. For the fixed partitions, way 0 is allocated for instruction fetches and way 1 for data accesses.

35.5.13 Safety considerations

35.5.13.1 e2eECC (End-to-End ECC)

35.5.13.1.1 e2eECC and Flash accesses

There are multiple complications associated with the use of the standard e2eECC algorithm with Flash memory. The basic issues involve: the default state of a Flash block that is erased (all ones) and the fact that programming an erased Flash involves changing the state of memory bit from a logical 1 to a logical 0. These factors require that the system level e2eECC must be modified on references to the Flash memory in three ways.

First, the all ones codeword, since it reflects the state of an erased Flash location, is treated as a valid, error free encoding; in particular, it is required that the checkbits associated with the all ones data value and the all zeroes data value are required to be the same with a checkbit value of 0xFF. Second, since an erased Flash block generates an all ones data for all locations, the address field cannot be included in the ECC code used by the Flash. The Flash array implements special address re-encoding logic based on the decoded array address to protect against address faults. Third, there are additional ECC implications associated with the Flash memory and its support for EEPROM emulation.

In summary, the basic operation of an NVM bit cell impacts the e2eECC algorithm used in the Flash memory in multiple ways. The required ECC adjustments are handled by the platform Flash controller before data is written to the Flash array(s) or applied to read data accessed from the array(s). These adjustments are two-fold. Consider a Flash write during a programming event:

1. Remove the address field from the ECC codeword by XOR'ing the address calculation of the H-matrix from the checkbits.
2. Invert the resulting 8-bit ECC checkbit vector. This step is required to support the all ones erased state.

On a Flash read operation, a similar but “reversed” set of steps are performed as the data is driven into the system bus interconnect:

1. Invert the 8-bit ECC checkbit vector read from the Flash.
2. Factor the address field into the ECC checkbits by XOR'ing the address calculation of the H-matrix.

Consider the following Flash ECC example. Let the Flash block containing address 0x00345678 be erased. The following is the sequence of operations:

1. Read address 0x00345678. Flash array returns fl_rdata = 0xFFFFFFFF_FFFFFFFF, fl_cdata = 0xFF. The Flash memory controller calculates the addr_chkbit = 0xC4 using the H-matrix; it inverts the fl_cdata vector to 0x00 and factors in the addr_chkbit = 0xC4 to produce the following valid e2eECC codeword:

```
addr = 0x00345678, rdata = 0xFFFFFFFF_FFFFFFFF, rchkbit = 0xC4 (0x00 ^ 0xC4)
```

2. Program address 0x00345678 with data = 0xBABEFACE_DEADBEEF. The initiating bus master calculates the e2eECC codeword as:

```
addr = 0x00345678, wdata = 0xBABEFACE_DEADBEEF, wchkbit = 0xE3
```

Before performing the interlock write to the Flash array, the Flash memory controller adjusts the chkbit value as fl_wchkbit = 0xD8 (0xE3 ^ 0xff ^ 0xC4) by toggling the original write checkbits and then factoring in the addr_ecc. Accordingly, the codeword stored in the Flash array is:

```
fl_data = 0xBABEFACE_DEADBEEF, fl_checkbit = 0xD8
```

3. Read address 0x00345678. The Flash array returns the stored codeword, fl_rdata = 0xBABEFACE_DEADBEEF, fl_rchkbit = 0xD8. The Flash memory controller inverts the checkbit vector and factors in the address checkbits (0xD8 ^ 0xFF ^ 0xC4) to produce:

```
addr = 0x00345678, rdata = 0xBABEFACE_DEADBEEF, rchkbit = 0xE3
```

This read codeword matches the original e2eECC codeword generated by the write.

Malfunction of the ECC logic described above may result in the corruption of the SEC/DED event reporting. The Flash memory controller performs EDC after ECC check on all Flash transactions. If a mismatch is detected, indicating a failure in the ECC logic, the event is reported to the device fault collection module.

35.5.13.2 Flash address generation check

Functional safety coverage of the address and data are handled by ECC performed within the Flash and e2eECC performed at the master. Functional safety coverage of the address path and control within the Flash memory controller rely on a feedback path between the Flash controller and Flash. Recall on a requested access to Flash, the Flash memory controller must decode the system AHB bus signals to generate the corresponding Flash interface signals to invoke a Flash lookup. In addition to providing the requested read data, the Flash also provides output sidebands reflecting the encoded address and block selects used to perform the actual row lookup.In the event of EDC after ECC errors detected on accesses to data and secure data flash, the event is not reported.

This sideband information is used by the Flash memory controller to verify the expected transaction. If a mismatch is detected, indicating a failure in the address generation or control logic within the Flash memory controller or the transmission path between the Flash memory controller and Flash array, the event is forwarded to the device fault collection module and the corresponding buffer is invalidated.

35.5.14 e2eECC on data Flash accesses

ECC events detected on accesses to the EEPROM Flash blocks are suppressed from being reported to the Memory Error Management Unit (MEMU).

In the event of a single-bit or double-bit correction, the corrected data and checkbits are returned to the requesting master, and the single-bit correction event is suppressed from being reported to the MEMU.

In the event of a non-correctable error detection, a fixed, illegal opcode value is returned to the requesting master along with the associated ECC checkbits as determined by the requesting address, and the non-correctable error event is suppressed from being reported to the MEMU. In the event of EDC after ECC errors detected on accesses to data and secure data flash, generation of the fault is suppressed. The related bit in MCR is not set and the event is not forwarded to the FCCU.

35.5.15 Array integrity considerations

During an array integrity sequence, the Flash memory array ignores any incoming read requests. When a Flash array integrity check is in progress, the Flash memory controller terminates all Flash access requests with an error.

35.5.16 Over the air (OTA) support

35.5.16.1 Overview

The OTA feature can be enabled by the customer through a bit of the Miscellaneous_2 DCF.

The OTA feature is implemented for a portion of the non-HSM Code Flash sectors only, no HSM and Flash Data sectors can be updated via OTA. Refer to the Flash memory map in the Memory Map chapter for details on the organization of the Flash sectors. The following table shows the partitions and OTA contexts that can be swapped when OTA feature is enabled.

Table 485. OTA context mapping

Context	RWW
A	4, 5
B	6, 7

The image programming can be done by any core. It is possible to program a new SW image into the Flash while the application is still running. Once activated, the new SW image is visible at the same addresses as the old one.

35.5.16.2 Architecture

The product Flash can be organized in two different ways, depending on a bit of the Miscellaneous_2 DCF. When the OTA functionality is disabled, the Flash addresses are fixed in HW: no dynamic swap of any Flash region is possible.

When the OTA functionality is enabled, the Flash is divided into 3 regions:


- a common region, which can be updated only in the garage (that is using some specific tools)
- two OTA contexts, which can be swapped to enable one or the other SW images

The three regions are seen by the MCU masters at different address spaces, as shown in *Figure 379*.

Note that whereas the OTA Contexts swap for a read operation (that is, the active context is always seen at address “1”), they do not swap for a write operation, that is, the non-active context, where the new image is going to be programmed, is seen at address “1” or “2, depending on which is the active context.

The reason for this is that the Flash identifies the sector during erase with a combination of bit in a register and write address: because of this it is not possible to erase a sector belonging to context A passing an address within region “2”.

Figure 379. OTA regions address space



35.5.16.2.1 Functionality

The OTA feature is split in 3 phases:

1. programming the new image
2. programming the piece of information that identifies which is the active context
3. enabling the swap

The following sections describe each of these phases in detail.

35.5.16.2.1.1 New image programming

Note: The section refers to the case when an update of an existing SW is done. The case of the very first SW programming at factory is detailed later on

Starting from the situation of an existing SW already programmed in the active OTA context, the new image is always programmed in the no-active context.

The SW doing this operation shall know in which address region is the non-active context programmed.

In order to pass this piece of information to the SW, a register is implemented in the SSCM: the SSCM shall report into this register the logical address of the non-active context, so that the SW can use it to program the new image.

35.5.16.2.1.2 OTA context swap programming

The piece of information that characterizes which is the active context is written in a user-selectable Flash sector. The selection of the target Flash sector is done via DCF

The information is written in sequential order, in slots of 16 bytes (which is the minimum programming granularity) starting from the beginning of the sector.

The data programmed in each slot is irrelevant and can be user-defined.

It is mandatory that the last slot of the sector shall never be programmed.

35.5.16.2.1.3 OTA context swap enabling

After the new OTA image and the related signature has been programmed, the new image shall become the active one, where the SW will execute the code from. The process of enabling of the new active OTA context is done only upon a destructive reset. During this phase, as explained later on, the OTA signature shall be looked up and the piece of information indicating which OTA context is active shall be latched.

A long functional reset shall not change the OTA context, which remains fixed to the value latched during the last destructive reset. Nevertheless, upon a functional reset the checks of the signature integrity shall still be executed.

A short functional reset has no relevance from OTA point of view: nothing shall be read from the Flash and the latched outcome (that is which OTA is active) shall be preserved.

The IP dedicated to decode the OTA signature is the SSCM, which is active during the reset phase.

The SSCM shall do the following operations


1. evaluate whether the OTA feature is enabled or not (as reported by a bit of the Miscellaneous_2 DCF)
2. if the OTA feature is enabled:
   a) identify the Flash sector where the information identifying the active OTA context is programmed (as reported by the bits of the Miscellaneous_2 DCF)
   b) determine which context is the active one
   c) drive the signals to the SOC indicating which OTA context is the active one
3. if the OTA feature is not enabled:
   a) drive the signals to the SOC indicating the context A as the active one

35.5.16.2.1.4 Signature reading and decoding

The signature slot can contain any user-defined data.

From the SSCM point of view, it is only important to detect that something has been programmed in a slot, in order to distinguish between programmed or not-programmed. The following figure shows the flow chart of the actions run by the SSCM.

Figure 380. OTA active context search algorithm



The “goal” of the SCCM is to determine which is the active context and pass this piece of information to the SOC.

The information shall be sent to the SOC in the form of two sideband signals, which are generated by two set of triple-voted flip-flops, called TVF1 and TVF2. Next sections will describe how and when each sideband signal shall be set and how they shall be treated at the SOC level.

Three conditions are used to determine the active context:

1. whether the OTA is enabled
2. the reset type
3. whether the BIST is enabled

The first condition (which is read from the Miscellaneous_2 DCF client) is straightforward: if the OTA is not enabled, the SSCM shall default to the Context A, otherwise the OTA signature shall be looked up.

The second condition determines how the OTA signature shall be looked up. More details will be given later on.

The third condition determines when the TVF2 shall be set, as the BIST enabling status determines whether the functional reset phase is executed or not after a destructive reset. More details will be given later on.

Next sections describe the OTA signature reading mechanism for the case when the OTA is enabled.

If the OTA is disabled, no signature shall be read and the SSCM shall default to the Context A as the active context.

SSCM actions during the destructive reset phase

In case of destructive reset, the SSCM shall retrieve the information about which sector is allocated to hold the OTA signatures.

After that, the SSCM shall linearly scan the slot within the signature sector till it finds the last programmed slot, followed by a non-programmed slot. Note that it is mandatory that the last slot of the sector shall always be left non-programmed. A counter, which starts from 0, shall increase for every slot recognized as programmed.

Once the last programmed slot is found, the SSCM shall check the counter value: if it is an even number, then the TVF1 shall be set to the Context A value; if it is an odd number, then the TVF1 shall be set to the Context B value.

In addition, the SSCM shall save in triple voted latches the address of the last programmed slot and the value of the counter.

Finally, the SSCM shall check the BIST enabling status: if it is enabled, then the SSCM shall wait for the functional reset event and act as described later on; if it is disabled, then the signature shall be read again, as described in the next section.

Second reading of the OTA signature during the destructive reset phase, when the BIST is disabled

If the BIST is disabled, after the destructive reset phase, no functional reset phase is executed. In order to keep the consistency of the settings of the sideband signals, the SSCM shall read a second time the OTA signature.

The way to do this is exactly the same as described later on for the functional reset.

SSCM actions during long functional reset phase

The functional reset phase starts upon a functional reset trigger event or after the destructive reset phase when the BIST is enabled.

The following description applies only for the case of a long functional reset. In case of short functional reset, no OTA signature shall be read.

During the functional reset phase, the SSCM shall confirm the signature data saved during last executed destructive reset phase. Therefore, the SCCM shall read the data within the slot at the address saved during the last destructive reset. The decision about these data depends on the value of the counter, as latched during the last destructive reset. If the counter is 0, it means that no OTA has been done yet and the Flash still contains the original code programmed by the customer during their production phase. In this scenario, the SSCM expects that the content of the slot at the address saved during the last destructive reset is non-programmed. If this is the case, the Context A will be activated. Otherwise, a destructive reset shall be triggered.

If the counter is not 0, it means that at least one OTA has been done. In this scenario, the SSCM expects that the content of the slot at the address saved during the last destructive reset is programmed. If this is the case, the SSCM shall also confirm that the next slot, following the one latched during the last destructive reset, is not programmed. If this is the case the parity of the latched counter shall be evaluated: if it is even, then Context A will be activated, otherwise Context B will be activated. If the next slot is instead programmed, then an error shall be reported into the SSCM register.

These latched address of the last programmed slot and the latched counter shall not be altered by the BIST eventually executed between the destructive and functional reset.

The SSCM shall “loosely” compare the two signatures, which means: it shall confirm that the signature slot has been programmed, but there is no need to verify that the programmed data is exactly the same, as the SSCM is considered to be “tolerant” about the content of the signature and related ECC errors.

If no error is met, then the value of the counter, latched during last destructive reset phase, is evaluated again: if it is an even number, then the TVF2 shall be set to the Context A value; if it is an odd number, then the TVF2 shall be set to the Context B value.

35.5.16.2.2 Active context reporting to the SOC

The outcome of the two signature readings shall be latched into triple-voted flip-flops (called TVF1 and TVF2)

The triple-voted flip-flops are used to generate, with 2-out-of-3 voting, two sideband signals distributed to the SOC.

The TVF1 flip-flops shall not be reset by a functional reset.

The TVF2 flip-flops shall not be reset by a short functional reset.

36 Embedded Flash Memory

36.1 Introduction

The Flash Memory module serves as electrically programmable and erasable nonvolatile memory, for instructions and data storage.

The Flash Memory module is a nonvolatile, solid-state silicon memory device consisting of blocks of single transistor storage elements, an electrical means for selectively adding (programming) and removing (erasing) charge from these elements, and a means of selectively sensing (reading) the charge stored in these elements.

The Flash Memory module has two functional units:

- The Flash core: it is composed of a common high voltage HV block and a Flash array which can contain one or more Flash partitions. Each Flash partition is composed of arrayed nonvolatile storage elements, sense amplifiers, row decoders and column decoders. The arrayed storage elements in the Flash partitions are subdivided into physically separate units referred to as blocks.
- The Memory interface: it contains the registers and logic which control the operation of the Flash core and contains two main ports: the Array Interface and the Registers Interface. The memory interface is also the interface between the Flash Memory module and a Bus Interface Unit (BIU) and contains the ECC and redundancy logic.

36.1.1 Overview

The 10704 KB Flash Memory module contains eight array partitions. Read-While-Write operations are only possible for separate partitions, meaning fetching/reading from one (or more) partition(s) while a program/erase operation is active on another partition. Each module counts as an RWW partition.

EEPROM emulation is managed as 4 × 64 KB blocks in one partitions, referred to as Data Flash.


HSM EEPROM emulation is managed as 2 × 16 KB blocks in one partition, referred to as HSM Data Flash.

The Modify operations are managed by an embedded Flash Program/Erase Controller (FPEC). Commands to the FPEC are delivered through a User Registers interface.

The Read Data bus is 256-wide, while the Flash registers are on a separate, 32-bit bus.

The high voltages needed for Program and Erase operations are internally generated and are common for the eight partitions.

Figure 381. Flash memory module structure



The Flash Memory module is designed for use in embedded applications which require high density non-volatile memories with high-speed Read access.

The Flash array is addressable:

- For programs in data partition: by word (32 bits) or doubleword (64 bits). ECC granularity is 64 bits.
- For programs in code partition: by word (32 bits) or doubleword (64 bits). ECC granularity is 128 bits.
- For reading code partitions – by page (256 bits).
- For reading data partitions – by half-page (128 bits).

Multiple-word or doubleword writes to the Flash memory may be performed to fill the program page buffer (256 bits), enabling page programming (256 bits – requiring 4 doubleword writes) and quad-page programming (1024 bits – requiring 16 doubleword writes). Code Flash memory reads always return 256, although Read buffering may be performed by the Bus Interface Unit (BIU). The address for each word retrieved within a page differs from the other addresses in the page by address bits (4:2).

Data Flash memory reads always return 128 bits, or two consecutive doublewords of information. The address for each word retrieved within a doubleword differs from the other addresses by address bits (3:2).

The Flash Memory module supports fault tolerance through Error Correction Code (ECC) and error detection. The ECC implemented within the Flash Memory module corrects double bit failures and detects triple bit failures.

The Flash Memory module uses an embedded hardware algorithm implemented in the Flash Program/Erase Controller to program and erase the Flash partitions.

Control logic that works with the software block-enables and software lock mechanisms are included in the embedded hardware algorithm to guard against accidental program/erase. The hardware algorithm performs the necessary steps to ensure that the storage elements are programmed and erased with sufficient margin to guarantee data integrity and reliability.

A programmed bit in the Flash array reads as logic level ‘0’ (or low). An erased bit in the Flash array reads as logic level ‘1’ (or high).

Programming and Erasing of the Flash array requires multiple system clock cycles to complete.

The Program and Erase sequences may be suspended or aborted.

36.1.2 Features

- 30 ns code/data array access time
- Code Partition High Read parallelism: 256 bits
- Data Partition Read parallelism: 128 bits
- Error Correction Code (Double Error Correction-Triple Error Detection) to enhance data integrity
- Data Partition Doubleword program granularity: 64 bits
- Erase with fast erase time at factory
- Blocks one time programmable (OTP) marking
- Read-While-Modify capability when the accesses are to different partitions
- Erase/Program Suspend
- Programming during Erase-Suspend
- Software programmable program/erase protection to avoid unwanted writings
- Temperature range (-40 °C to 150 junction)
- UTEST mode (user-accessible Test modes)
- Alternate interface provided for program and erase operations to dedicated master as private access to blocks
- Independent and Parallel Read access to specific Code Flash Partitions, namely Read-While-Read supported.
- Critical flops, which may affect Flash content, are triple-voted for safety application.

36.1.3 Modes of operation

The Flash Memory module supports the following modes of operation:

- Reset: the Flash Memory module initializes when the reset is deasserted.
- Power-down (Disable mode): the Flash Memory module removes all static consumption. The embedded Flash memory (array and registers) is not accessible to Read, Program or Erase once disabled. The wake-up time from Disable mode is longer than the wake-up time from Sleep mode.
- Low-power mode (Sleep mode): the Flash Memory module removes most of the static consumption. It is not accessible to Read, Program or Erase once disabled, however it does maintain a faster exit to Read mode with respect to Power-Down.
- Read mode: the Flash Memory module accepts Read accesses to the array.
- Modify mode: it is possible to read and write registers, Interlock Write the memory array, program the memory array, and erase the memory array. Program and Erase operations are initiated by performing array and register writes, and controlled by an internal state machine. Program/Erase operations or User Test modes (Margin Read or Array Integrity Check) are considered Main Modify modes.
- Read-While-Write: The Flash Memory module accepts Read accesses to array partitions that are not in Modify mode.
- Read-While-Read: The Flash Memory module accepts parallel Read accesses in separate Read-While-Read partitions.
- Alternate Modify mode: blocks in LOW and MID space could be assigned to Alternate interface, though which it is possible to read and write registers, Interlock Write the assigned memory array, program the assigned memory array, and erase the assigned memory array. Program and Erase operations are initiated by performing array and

alternate register writes, and are controlled by the same internal state machine as in Main. Alternate Program/Erase operations are considered Alternate Modify modes. Alternate Modify modes operates concurrently to Main ones and, although functionally independent, timing can be mutually influenced.

Such modes of operation are described in detail in *Section 36.4: Functional description*.

36.2 Flash memory map and description

The Flash Memory module block subdivision also facilitates independent Erase and Program protection. A software mechanism is provided to independently lock and unlock each block in Low, Mid, High and Data address spaces against program and erase.

36.2.1 Flash array memory map

36.2.1.1 Code Flash

Partition 0 accounts for 176 KB of the total Flash Memory and is divided in 5 user blocks for code storage.

The sectorization of partition 0 of the Flash Memory is shown in *Table 486*.

Table 486. Flash memory partition 0 memory map

Block	Addresses	Size	Address space	LOCK	SEL
B0UT	0x0040_0000 to 0x0040_3FFF	16 KB	Low	TSLOCK	—
B0BF	0x0040_4000 to 0x0040_7FFF	16 KB	Low	LOWLOCK[0]	LOWSEL[0]
B0TF	0x0040_8000 to 0x0040_BFFF	16 KB	Reserved	—	—
B0F3	0x0060_8000 to 0x0060_FFFF	32 KB	Low	LOWLOCK[5]	LOWSEL[5]
B0F4	0x0061_0000 to 0x0061_FFFF	64 KB	Low	LOWLOCK[10]	LOWSEL[10]
B0F5	0x0062_0000 to 0x0063_7FFF	96 KB	Low	LOWLOCK[11]	LOWSEL[11]
—	—	—	—	—	—
—	—	—	—	—	—
—	—	—	—	—	—
—	—	—	—	—	—
—	—	—	—	—	—
—	—	—	—	—	—
—	—	—	—	—	—
—	—	—	—	—	—
—	—	—	—	—	—
—	—	—	—	—	—
—	—	—	—	—	—

The sectorization of partition 1 of the Flash Memory is shown in *Table 487*:

Table 487. Flash Memory Partition 1 memory map

Block	Addresses	Size	Address Space	LOCK	SEL
B1F0	0x00FC_0000 to 0x00FC_3FFF	16 KB	Low	LOWLOCK[3]	LOWSEL[3]
B1F1	0x00FC_4000 to 0x00FC_7FFF	16 KB	Low	LOWLOCK[1]	LOWSEL[1]
B1F2	0x00FC_8000 to 0x00FC_BFFF	16 KB	Low	LOWLOCK[4]	LOWSEL[4]
B1F3	0x00FC_C000 to 0x00FC_FFFF	16 KB	Low	LOWLOCK[2]	LOWSEL[2]
B1F4	0x00FD_0000 to 0x00FD_7FFF	32 KB	Low	LOWLOCK[6]	LOWSEL[6]
B1F5	0x00FD_8000 to 0x00FD_FFFF	32 KB	Low	LOWLOCK[7]	LOWSEL[7]
B1F6	0x00FE_0000 to 0x00FE_FFFF	64 KB	Low	LOWLOCK[8]	LOWSEL[8]
B1F7	0x00FF_0000 to 0x00FF_FFFF	64 KB	Low	LOWLOCK[9]	LOWSEL[9]
B1F8	0x0100_0000 to 0x0101_FFFF	128 KB	256K	A256KLOCK[0]	A256KSEL[0]
B1F9	0x0102_0000 to 0x0103_FFFF	128 KB	256K	A256KLOCK[1]	A256KSEL[1]
B1F10	0x0104_0000 to 0x0107_FFFF	256 KB	256K	A256KLOCK[2]	A256KSEL[2]
B1F11	0x0108_0000 to 0x010B_FFFF	256 KB	256K	A256KLOCK[3]	A256KSEL[3]
B1F12	0x010C_0000 to 0x010F_FFFF	256 KB	256K	A256KLOCK[4]	A256KSEL[4]
B1F13	0x0110_0000 to 0x0113_FFFF	256 KB	256K	A256KLOCK[5]	A256KSEL[5]
B1F14	0x0114_0000 to 0x0117_FFFF	256 KB	256K	A256KLOCK[6]	A256KSEL[6]
B1F15	0x0118_0000 to 0x011B_FFFF	256 KB	256K	A256KLOCK[7]	A256KSEL[7]

The sectorization of partition 4 of the Flash Memory is listed below.

Table 488. Flash memory partition 4 memory map

Block	Addresses	Size	Address Space	LOCK	SEL
B2F0	0x011C_0000 to 0x011F_FFFF	256 KB	256K	A256KLOCK[8]	A256KSEL[8]
B2F1	0x0120_0000 to 0x0123_FFFF	256 KB	256K	A256KLOCK[9]	A256KSEL[9]
B2F2	0x0124_0000 to 0x0127_FFFF	256 KB	256K	A256KLOCK[10]	A256KSEL[10]
B2F3	0x0128_0000 to 0x012B_FFFF	256 KB	256K	A256KLOCK[11]	A256KSEL[11]
B2F4	0x012C_0000 to 0x012F_FFFF	256 KB	256K	A256KLOCK[12]	A256KSEL[12]
B2F5	0x0130_0000 to 0x0133_FFFF	256 KB	256K	A256KLOCK[13]	A256KSEL[13]
B2F6	0x0134_0000 to 0x0137_FFFF	256 KB	256K	A256KLOCK[14]	A256KSEL[14]
B2F7	0x0138_0000 to 0x013B_FFFF	256 KB	256K	A256KLOCK[15]	A256KSEL[15]

The sectorization of partition 5 of the Flash Memory is listed below.

Table 489. Flash memory partition 5 memory map

Block	Addresses	Size	Address Space	LOCK	SEL
B3F0	0x013C_0000 to 0x013F_FFFF	256 KB	256K	A256KLOCK[16]	A256KSEL[16]
B3F1	0x0140_0000 to 0x0143_FFFF	256 KB	256K	A256KLOCK[17]	A256KSEL[17]
B3F2	0x0144_0000 to 0x0147_FFFF	256 KB	256K	A256KLOCK[18]	A256KSEL[18]
B3F3	0x0148_0000 to 0x014B_FFFF	256 KB	256K	A256KLOCK[19]	A256KSEL[19]
B3F4	0x014C_C000 to 0x014F_FFFF	256 KB	256K	A256KLOCK[20]	A256KSEL[20]
B3F5	0x0150_0000 to 0x0153_FFFF	256 KB	256K	A256KLOCK[21]	A256KSEL[21]
B3F6	0x0154_0000 to 0x0157_FFFF	256 KB	256K	A256KLOCK[22]	A256KSEL[22]
B3F7	0x0158_0000 to 0x015B_FFFF	256 KB	256K	A256KLOCK[23]	A256KSEL[23]

The sectorization of partition 6 of the Flash Memory is listed below.

Table 490. Flash memory partition 6 memory map

Block	Addresses	Size	Address Space	LOCK	SEL
B4F0	0x015C_0000 to 0x015F_FFFF	256 KB	256K	A256KLOCK[24]	A256KSEL[24]
B4F1	0x0160_0000 to 0x0163_FFFF	256 KB	256K	A256KLOCK[25]	A256KSEL[25]
B4F2	0x0164_0000 to 0x0167_FFFF	256 KB	256K	A256KLOCK[26]	A256KSEL[26]
B4F3	0x0168_0000 to 0x016B_FFFF	256 KB	256K	A256KLOCK[27]	A256KSEL[27]
B4F4	0x016C_0000 to 0x016F_FFFF	256 KB	256K	A256KLOCK[28]	A256KSEL[28]
B4F5	0x0170_0000 to 0x0173_FFFF	256 KB	256K	A256KLOCK[29]	A256KSEL[29]
B4F6	0x0174_0000 to 0x0177_FFFF	256 KB	256K	A256KLOCK[30]	A256KSEL[30]
B4F7	0x0178_0000 to 0x017B_FFFF	256 KB	256K	A256KLOCK[31]	A256KSEL[31]

The sectorization of partition 7 of the Flash Memory is listed below.

Table 491. Flash memory partition 7 memory map

Block	Addresses	Size	Address Space	LOCK	SEL
B5F0	0x017C_0000 to 0x017F_FFFF	256 KB	256K	A256KLOCK[32]	A256KSEL[32]
B5F1	0x0180_0000 to 0x0183_FFFF	256 KB	256K	A256KLOCK[33]	A256KSEL[33]
B5F2	0x0184_0000 to 0x0187_FFFF	256 KB	256K	A256KLOCK[34]	A256KSEL[34]
B5F3	0x0188_0000 to 0x018B_FFFF	256 KB	256K	A256KLOCK[35]	A256KSEL[35]
B5F4	0x018C_0000 to 0x018F_FFFF	256 KB	256K	A256KLOCK[36]	A256KSEL[36]
B5F5	0x0190_0000 to 0x0193_FFFF	256 KB	256K	A256KLOCK[37]	A256KSEL[37]
B5F6	0x0194_0000 to 0x0197_FFFF	256 KB	256K	A256KLOCK[38]	A256KSEL[38]
B5F7	0x0198_0000 to 0x019B_FFFF	256 KB	256K	A256KLOCK[39]	A256KSEL[39]

36.2.1.2 Data Flash

Data Flash is allocated in partition 2 of the Flash Memory as 4 × 64 KB blocks destined for data storage.

The Data Flash sectorization of the Flash Memory module is listed below.

Table 492. Flash Memory EEPROM DATA Partition 2 memory map

Block	Addresses	Size	Address Space	LOCK	SEL
D0_00	0x0080_0000 to 0x0080_FFFF	64 KB	High	HIGHLOCK[0]	HIGHSEL[0]
D0_01	0x0081_0000 to 0x0081_FFFF	64 KB	High	HIGHLOCK[1]	HIGHSEL[1]
D0_02	0x0082_0000 to 0x0082_FFFF	64 KB	High	HIGHLOCK[2]	HIGHSEL[2]
D0_03	0x0083_0000 to 0x0083_FFFF	64 KB	High	HIGHLOCK[3]	HIGHSEL[3]

HSM Data Flash is allocated in partition 3 and is composed by 2 x 16 KB blocks. The HSM Data Flash sectorization is listed below.

Table 493. Flash Memory HSM EEPROM Data Partition 3 memory map

Block	Addresses	Size	Address Space	LOCK	SEL
H0_00	0x0068_0000 to 0x0068_3FFF	16 KB	Mid	MIDLOCK[0]	MIDSEL[0]
H0_01	0x0068_4000 to 0x0068_7FFF	16 KB	Mid	MIDLOCK[1]	MIDSEL[1]

36.2.1.3 UTEST block memory map

The UTEST block is programmed and read independently of the other blocks. UTEST is included to support systems which require nonvolatile memory for security and to store system initialization information.

The usage of reserved UTEST block is detailed in *Table 494*.

Table 494. UTEST block memory map

Address Offset	Description	Size	Access
UTEST (Base Address —)			
0x0000	Reserved	32 bytes	R
0x0020	Factory Erase Diary Location	16 bytes	R/P
0x0030	Test Mode Disable Override Passcode	16 bytes	R/P
0x0040	Test Mode Disable Seal	16 bytes	R/P
0x0050	Test Mode Disable Group A	16 bytes	R/P
0x0060	Test Mode Disable Group B	16 bytes	R/P
0x00A0	UID	32 bytes	R
0x00C0	SW-DCF Start address	16 bytes	R
0x00D0	Reserved	48 bytes	R

Table 494. UTEST block memory map (continued)

Address Offset	Description	Size	Access
0x0100	Password to enable the Flash Test Mode when in FA	32 bytes	R
0x0120	JTAG Password	32 bytes	R/P
0x0140(1)	PASS password - Group 0	32 bytes	R/P
0x0160	PASS password - Group 1	32 bytes	R/P
0x0180	PASS password - Group 2	32 bytes	R/P
0x01A0	PASS password - Group 3	32 bytes	R/P
0x01C0	Reserved	32 bytes	R/P
0x01E0	Life Cycle slot 0 - ST Production	32 bytes	R/P
0x0200	Life Cycle slot 1 - Customer Delivery	32 bytes	R/P
0x0220	Life Cycle slot 2 - OEM Production	32 bytes	R/P
0x0240	Life Cycle slot 3 - In Field	32 bytes	R/P
0x0260	Life Cycle slot 4 - Failure Analysis	32 bytes	R/P
0x0280	Customer Single Bit Correction area	32 bytes	R
0x02A0	Customer Double Bit Correction area	32 bytes	R
0x02C0	Customer Triple Bit Detection area	32 bytes	R
0x02E0	Customer Programmable Detection Area	32 bytes	R
0x0300	DCF Records	3328 bytes	R/P
0x1000	Customer OTP data	12288 bytes	R/P

1. The offset 0x140 contains the least significant 32-bit of the PASS password - Group 0. The offset 0x15C contains the most significant 32-bit of the PASS password - Group 0. The same endianess also applies to the other groups of the PASS password.

UTEST block supports RWW, and is grouped with the Code Flash in partition 0.

Programming of any section of the UTEST block is subject to similar restrictions as the array in terms of how ECC is calculated. Only one program is allowed per 128-bit ECC segment.

The UTEST Nonvolatile Memory section is OTP and erase is not allowed. User mode programming of the UTEST section is enabled only when MCR.PEAS is high. The UTEST section is divided into a *Flexible* area where content is managed at System level, and a *Reserved* area where addresses are pre-allocated for storing certain content. The UTEST section may be locked and unlocked against programming via LOCK0.TSLOCK in conjunction with the relative sideband (System specific). For locking purposes, UTEST is treated as a stand-alone block. UTEST access (both Read and Modify) is disabled in Test mode once the Test Mode Disable Seal password is written. Test Flash logical block gets also protected by the Test Mode Disable Seal.

The UTEST section is also set as OPP once the Test Mode Disable Seal password is written, thus programming is only allowed on virgin 128-bit locations.

36.2.1.4 RWR1_UTEST virtual block memory map

RWR1_UTEST virtual block is an area allocated for the purpose of injecting safety relevant error and to test the reaction path. This task is accomplished in the primary Read-While-

Read partition 0 directly within UTEST memory map. RWR1_UTEST virtual block is assigned for the second, parallel, Read-While-Read partition 1 (see *Section 36.4.4.1: Read While Read*).

Warning: Customer Programmable Detection Area for RWR1_UTEST virtual block is qualified by UT0.CPA and UT0.CPE. UT0.CPR has no effect.

Table 495. RWR1_UTEST virtual block memory map

Address Offset	Description	Size	Access
RWR1_UTEST (Base Address 0x08FBC000)			
0x0000	Reserved	640 bytes	
0x0280	Customer Single Bit Correction area	32 bytes	R
0x02A0	Customer Double Bit Correction area	32 bytes	R
0x02C0	Customer Triple Bit Detection area	32 bytes	R
0x02E0	Customer Programmable Detection Area	32 bytes	R

36.3 Register memory maps and descriptions

In this section some nonvolatile registers are described as well as the usual volatile registers. Note that such entities are not Flip-Flops, but Test Flash block locations with a specific purpose.

During the Flash Initialization phase, the FPEC reads these nonvolatile registers and updates their corresponding volatile registers. When the FPEC detects ECC double errors in these special locations, it behaves in the following way:

- In the case of failing system locations (configurations, redundancy, EmbAlgo firmware), the initialization phase is interrupted and a Fatal Error is flagged.
- In the case of failing coherency checks, the volatile registers are filled with ‘1’s and the Flash Initialization ends setting MCR.RE.

36.3.1 Register memory maps

This section presents the memory mapping of all the Flash memory registers.

36.3.1.1 User register memory maps

The Flash User registers represent the communication interface between the host CPU and the FPEC.

Some register bits (command bits) are Read/Write for the CPU and read only for the FPEC. Other register bits (status bits) are Read/Write for the FPEC and read only for the CPU.

The Flash User Registers mapping is shown in *Table 496*.

Table 496. Flash user registers memory map

Address offset	Description	Location
0x0000	Module Configuration Register (MCR)	*Section 36.3.2.1*
0x0004	Alternate Module Configuration Register (MCRA)	*Section 36.3.2.2*
0x0008	Extended Module Configuration Register (MCRE)	*Section 36.3.2.3*
0x000C–0x000F	Reserved	
0x0010	Locking 0 register (LOCK0)	*Section 36.3.2.4*
0x0014	Locking 1 register (LOCK1)	*Section 36.3.2.5*
0x0018	Locking 2 register (LOCK2)	*Section 36.3.2.6*
0x001C	Locking 3 register (LOCK3)	*Section 36.3.2.7*
0x0020–0x0027	Reserved	
0x0028	Alternate Locking 0 register (LOCK0A)	*Section 36.3.2.8*
0x002C	Alternate Locking 1 register (LOCK1A)	*Section 36.3.2.9*
0x0038	Select 0 register (SEL0)	*Section 36.3.2.10*
0x003C	Select 1 register (SEL1)	*Section 36.3.2.11*
0x0040	Select 2 register (SEL2)	*Section 36.3.2.12*
0x0044	Select 3 register (SEL3)	*Section 36.3.2.13*
0x0048	Module Configuration Register 2 (MCR2)	*Section 36.3.2.14*
0x004C	Program Address Register (PAR)	*Section 36.3.2.15*
0x0050	Address Register (ADR)	*Section 36.3.2.16*
0x0054	User Test register 0 (UT0)	*Section 36.3.2.17*
0x0058	User Multiple Input Signature Register 0 (UM0)	*Section 36.3.2.18.1*
0x005C	User Multiple Input Signature Register 1 (UM1)	*Section 36.3.2.18.2*
0x0060	User Multiple Input Signature Register 2 (UM2)	*Section 36.3.2.18.3*
0x0064	User Multiple Input Signature Register 3 (UM3)	*Section 36.3.2.18.4*
0x0068	User Multiple Input Signature Register 4 (UM4)	*Section 36.3.2.18.5*
0x006C	User Multiple Input Signature Register 5 (UM5)	*Section 36.3.2.18.6*
0x0070	User Multiple Input Signature Register 6 (UM6)	*Section 36.3.2.18.7*
0x0074	User Multiple Input Signature Register 7 (UM7)	*Section 36.3.2.18.8*
0x0078	User Multiple Input Signature Register 8 (UM8)	*Section 36.3.2.18.9*
0x007C	User Multiple Input Signature Register 9 (UM9)	*Section 36.3.2.18.10*
0x0080	Over Program Protection 0 (OPP0)	*Section 36.3.2.19.1*
0x0084	Over Program Protection 1 (OPP1)	*Section 36.3.2.19.2*
0x0088	Over Program Protection 2 (OPP2)	*Section 36.3.2.19.3*
0x008C	Over Program Protection 3 (OPP3)	*Section 36.3.2.19.4*
0x0090	Test Mode Disable Password Check (TMD)	*Section 36.3.2.20*
0x0094	HSM ALT-SEL 0 register (ALTSEL0)	*Section 36.3.2.21.1*

Table 496. Flash user registers memory map (continued)

Address offset	Description	Location
0x0098	HSM ALT-SEL 1 register (ALTSEL1)	*Section 36.3.2.21.2*
0x0100	Erase Lock Protection 0 (ELOCK0)	*Section 36.3.2.22.1*
0x0104	Erase Lock Protection 1 (ELOCK1)	*Section 36.3.2.22.2*
0x0108	Erase Lock Protection 2 (ELOCK2)	*Section 36.3.2.22.3*
0x010C	Erase Lock Protection 3 (ELOCK3)	*Section 36.3.2.22.4*
0x0110	Program Lock Protection 0 (PLOCK0)	*Section 36.3.2.23.1*
0x0114	Program Lock Protection 1 (PLOCK1)	*Section 36.3.2.23.2*
0x0118	Program Lock Protection 2 (PLOCK2)	*Section 36.3.2.23.3*
0x011C	Program Lock Protection 3 (PLOCK3)	*Section 36.3.2.23.4*
0x0134	Parallel Address Register (ADR2)	*Section 36.3.2.24*

36.3.2 User register descriptions

This section consists of user register descriptions in address order.

36.3.2.1 Module Configuration Register (MCR)

The Module Configuration Register is used to enable and monitor all the Modify operations of the Flash Memory module and to monitor the Read operations of Read-While-Read Interface 0.

Address: 0x0000 Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	RRE	AEE	EEE	DWEE				0	0	0	SBC1	SAK	LSW	PEP	PES
W		w1c	w1c	w1c								w1c		w1c	w1c	w1c
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	EER	RWE	SBC	RE	PEAS	DONE	PEG	PECIE	FERS	0	0	PGM	PSUS	ERS	ESUS	EHV
W	w1c	w1c	w1c													
Reset	0	0	0	0	0	1	1	0	0	0	0	0	0	0	0	0

Figure 382. Module Configuration Register (MCR)

Table 497. MCR field descriptions

Field	Description
1 RRE	Read Reference Error RRE provides information on previous reads monitoring the analog Read references. If the current and voltage Read references are out of range, this bit is set to signify that previous reads requested may have been corrupted. This status flag is cleared to ‘0’ by writing ‘1’ to the register location. A Write of ‘0’ has no effect. 0 Reads are occurring normally. 1 A Read Reference Error occurred during a previous Read.
2 AEE	Address Encode Error On every Read request to the Flash, the incoming address is compared to an encoded address (row, column, and block) from the memory array using the read data sense amp timing. If these two values do not match (zero selected, multiple selected, wrong selected), or the timing is incorrect, an address encode error is recorded. This status flag is cleared to ‘0’ by writing ‘1’ to the register location. A Write of ‘0’ has no effect. 0 Reads are occurring normally. 1 An Address Encode Error occurred during a previous Read.
3 EEE	EDC after ECC Error EEE provides information on previous reads monitoring the EDC after ECC feature. On every Read request to the Flash, ECC parity is recomputed (encoding) just after ECC decoding, and if there is a mismatch between the ECC calculations (taking into account corrections or detections) a late error is reported. The EEE flag indicates this event when data is legal or containing up to 3 bit errors. This status flag is cleared to ‘0’ by writing ‘1’ to the register location. A Write of ‘0’ has no effect. 0 Reads are occurring normally. 1 A previous Read may have been decoded by an ECC logic corrupted.
4:7 DWEE	Double Word Uncorrectable ECC Error DWEE identifies which Double Word is involved in ECC Uncorrectable Error Event. In Code Flash 4 Double Words are read in parallel and ECC is evaluated on a couple of Double Words basis. Therefore DWEE value could be: 1111 if an ECC Uncorrectable Error is found in both couples of Double Words 1100 if an ECC Uncorrectable Error is found in the couple of Double Words at high address 0011 if an ECC Uncorrectable Error is found in the couple of Double Words at low address 0000 if no ECC Uncorrectable Error is found In Data Flash 2 Double Words are read in parallel and ECC is evaluated on a single Double Word basis. Therefore DWEE value could be: 1111 if an ECC Uncorrectable Error is found in both Double Words 1010 if an ECC Uncorrectable Error is found in Double Word at high address 0101 if an ECC Uncorrectable Error is found in Double Word at low address 0000 if no ECC Uncorrectable Error is found DWEE is a read only. Flags bits get cleared when EER is cleared.

Table 497. MCR field descriptions (continued)

Field	Description
11 SBC1	Single Bit Correction 1 SBC1 provides information on previous reads. This bit must then be cleared or a reset must occur before this bit returns to a '0' state. This bit may not be set to '1' by the user. In the event of an ECC Triple Error detection or ECC Double Error correction, this bit is not set. This status flag is cleared to '0' by writing '1' to the register location. A Write of '0' has no effect. The function of this bit is SoC dependent and it can be disabled (through UT0.SBCE1). 0 Reads are occurring normally. 1 An ECC Single Error occurred and was corrected during a previous Read. In Code Flash, with 128b ECC coding, ECC correction is evaluated on couple of Double word basis. In Data Flash for EEE, ECC correction is evaluated on each Double word.
12 SAK	Suspend Acknowledge SAK provides information about the Acknowledge of a suspend request at the setting of DONE: SAK qualifies if the suspend has been accepted (initiated by PSUS or ESUS setting) or if the running command has been completed, since very close to natural end. The aim of this bit is for monitor. The sequence to resume normal functionality (PSUS or ESUS clearing) is the same both is suspend has been acknowledged or not. SAK is read Only 0 Operation has been completed prior that Suspend got processed 1 Suspend Acknowledged
13 LSW	Lock-Sel Write Error LSW provides information about Lock and Sel write denied during the program and erase sequence. If LSW is asserted, it must be cleared prior to attempting another high voltage operation. Since this bit is a status flag, it must be cleared to a 0 by writing a 1 to the register location. A write of 0 has no effect. 0 Lock and Sel write successful 1 Lock and Sel write not succeeded
14 PEP	Program and Erase Protection Error PEP provides information about program and erase operations with respect to protection errors. A protection error occurs if a program is attempted to a Locked block, or if an erase is selected to a locked block. This is evaluated prior to the operation beginning, and if an error is detected, high voltage operations will not be attempted for this request. If PEP is asserted, it must be cleared prior to attempting another high voltage operation. Since this bit is a status flag, it must be cleared to a 0 by writing a 1 to the register location. A write of 0 has no effect. 0 Program and Erase protection errors do not exist 1 Previous program or erase protection error encountered

Table 497. MCR field descriptions (continued)

Field	Description
15 PES	Program Erase Sequence Error PES provides information about program and erase operations with respect to sequence errors. A sequence error occurs when the program or erase sequence is not followed exactly. If an out-of-order event is detected, PES will assert, and the remainder of the sequence will not be accepted. Sequence errors are checked from the time the PGM or ERS are set (or remains set from previous operation) until EHV is set. Since this bit is a status flag, it must be cleared to a 0 by writing a 1 to the register location. A write of 0 has no effect. 0 Program or Erase phase accepted 1 Program or Erase command encountered an error
16 EER	ECC uncorrectable Event Error EER provides information on previous reads. This bit must then be cleared or a reset must occur before this bit returns to a ‘0’ state. EER may not be set to ‘1’ by the user. EER is not set for a ECC correctable Error detection and related correction event. This status flag is cleared to ‘0’ by writing ‘1’ to the register location. A Write of ‘0’ has no effect. 0 Reads are occurring normally. 1 An ECC uncorrectable Error occurred during a previous Read. In Code Flash, with 128b ECC coding, ECC error is evaluated on couple of Double word basis. In Data Flash for EEE, ECC error is evaluated on each Double word.
17 RWE	Read-while-Write event Error RWE provides information on previous Reads during a Modify operation. Read-While-Write Error means that a Read access to the Flash Array partition has occurred while the FPEC was performing a Program or Erase operation or an Array Integrity Check on the same partition. This bit must then be cleared or a reset must occur before this bit returns to a ‘0’ state. This bit may not be set to ‘1’ by the user. This status flag is cleared to ‘0’ by writing ‘1’ to the register location. A Write of ‘0’ has no effect. 0 Reads are occurring normally. 1 A RWW Error occurred during a previous Read.
18 SBC	double Bit Correction SBC provides information on previous reads. This bit must then be cleared or a reset must occur before this bit returns to a ‘0’ state. This bit may not be set to ‘1’ by the user. In the event of an ECC Triple Error detection, this bit is not set. This status flag is cleared to ‘0’ by writing ‘1’ to the register location. A Write of ‘0’ has no effect. The function of this bit is SoC dependent and it can be disabled (through UT0.SBCE). 0 Reads are occurring normally. 1 An ECC Double Error occurred and was corrected during a previous Read. In Code Flash, with 128b ECC coding, ECC correction is evaluated on couple of Double word basis. In Data Flash for EEE, ECC correction is evaluated on each Double word.

Table 497. MCR field descriptions (continued)

Field	Description
19 RE	Reset Error This bit provides information on previous resets. Checks are done within the Flash, and if a coherency issue or ECC error is detected during the reset reads used for trimming on the Flash, this status flag will assert. This bit is status only, and is not writable. 0 Flash Boot phase has occurred normally. 1 A reset error has been encountered.
20 PEAS	Program/Erase Access Space PEAS is used to indicate which space is valid for Program and Erase operations: main array space or UTEST section within Test Flash block. – PEAS is captured and held with the first Interlock Write done for Modify operations. – PEAS is retained between sampling events (that is subsequent to first interlock writes). – PEAS is changed during erase-suspended program (when program is in UTEST) and reverts back to its original state (related to erase suspended operation) once the erase-suspended program is completed (at MCR.PGM 1-0 transition). 0 UTEST address space is disabled for program and main address space enabled. 1 UTEST address space is enabled for program and main address space disabled.
21 DONE	Modify operation DONE DONE indicates if the Flash Memory module is performing a high voltage operation. DONE is set to ‘1’: – On termination of the Flash Memory module reset. – At the end of program and Erase High Voltage sequences. – After “1-0” transition of EHV, which aborts a high voltage Program/Erase operation (within t_{PABT} or t_{EABT}, equal to the P/E Abort Latency). – After “0-1” transition of ESUS/PSUS which suspends an Erase/Program operation (within t_{ESUS}/t_{PSUS} time equal to the Erase/Program Suspend Latency). DONE is cleared to ‘0’: – just after “0-1” transition of EHV, which initiates a high voltage operation, or after resuming a suspended operation. 0 Flash is executing a high voltage operation. 1 Flash is not executing a high voltage operation.

Table 497. MCR field descriptions (continued)

Field	Description
22 PEG	Program/Erase Good PEG is automatically updated to show the completion status of the last Flash Program or Erase sequence involving high voltage operations. PEG is evaluated on the completion status of only the interlocked doubleword during page program or quad-page programming where some doubleword addresses are not interlocked (already programmed or intended to remain virgin). PEG is set to ‘0’ after Aborting a Program/Erase high voltage operation, indicating sequence failure. PEG is set to ‘1’ when the Flash Memory module is reset, unless a Flash Initialization error has been detected. **Note:** PEG is valid only when PGM=1 or ERS=1, or both, and after DONE 0-1 transitions due to an Abort or the completion of a Program/Erase operation. PEG remains valid until PGM/ERS 1-0 transitions or EHV 0-1 transitions. PEG is not valid after DONE 0-1 transitions when ESUS/PSUS is set to logic ‘1’. If Program or Erase is attempted on blocks that are locked, PEG=1 indicating that the content of the block were properly protected from the Program or Erase operation. Blocks can be locked through LOCK0/1/2/3 registers OR with flh_plock0/1/2/3 sideband signals. If a Program operation tries to write ‘1’ to bits that are ‘0’, the program operation is correctly executed on the new bits to be programmed at ‘0’, but PEG is cleared indicating that the requested operation has failed. If Programming during an Erase-Suspend a location that was under suspended erase, program is not executed and PEG is set to ‘0’. With end2end ECC scheme, during an Interlock Write also ECC parity bits are input. After setting EHV, the FPEC checks the integrity of the data received in terms of ECC. If any doubleword in the doubleword program, in the page program or in the quad-page program, contains an inconsistency between data and parity, the whole operation is rejected and a PEG=0 is set. PEG behavior with blocks marked as OPP (though flh_otpen0/1/2/3 sideband signals) is the following: PEG=0 if the location to be programmed is not virgin, and thus would not be over programmed. In Array Integrity Check or Margin Read PEG is not altered when the operation is completed, regardless of the occurrence of any error, abort, break point or suspend. The presence of errors can only be detected by comparing the checksum value stored in UM0-9 and by checking the MCR flags. 0 Program, Erase operation failed or Program, Erase aborted. 1 Program or Erase operation successful.
23 PECIE	Program/Erase Complete Interrupt Enable PECIE provides a mechanism to trigger an interrupt request upon the assertion of the DONE flag. 0 An interrupt request is not generated when the DONE flag is set. 1 An interrupt request is generated when the DONE flag is set.

Table 497. MCR field descriptions (continued)

Field	Description
24 FERS	Factory Mode FERS is used for Erase and Program operations to enable a faster operation. Factory Mode must adhere to *Initial maximum (All Temperatures)* conditions, with respect to voltage conditions and Write/Erase cycling. The temperature can range from -40 °C to 150 °C. Factory Mode does not support Read and RWW operations. – FERS may be set to enable a Factory Erase or Program after setting ERS or PGM but prior to setting EHV. – FERS can be cleared only when EHV is low and DONE is high. – FERS is cleared on reset **Note:** Factory Mode may be permanently disabled by writing a location in the UTEST Nonvolatile Memory space. Offset 0x0020 in the UTEST Nonvolatile Memory space is checked at reset, and if programmed with data that contains at least one zero, a Factory Mode is not allowed, and FERS is locked. Writes attempted that violate the above cases result in FERS remaining cleared. 0 Factory Mode is disabled. 1 Factory Mode is enabled.
27 PGM	Program PGM is used to setup the Flash Memory module for a Program operation. – “0-1” transition of PGM initiates a program sequence. – “1-0” transition of PGM ends the program sequence. PGM can only be set in the following conditions: – User Mode Read (ERS is low and UT0.UTE is low); – Erase Suspend (ERS and ESUS high) with EHV low. PGM can only be cleared by the user when PSUS and EHV are low and DONE is high. PGM is cleared on reset. **Note:** In an erase-suspended program, programming Flash memory locations in blocks which were being operated on in the Erase is forbidden. Command is not accepted and PEG is set to ‘0’ 0 Flash is not executing a program sequence. 1 Flash is executing a program sequence.

Table 497. MCR field descriptions (continued)

Field	Description
28 PSUS	Program Suspend PSUS is used to indicate that the Flash Memory module is in Program Suspend or in the process of entering a Suspend state. The Flash Memory module is in Program Suspend when PSUS=1 and DONE=1. – PSUS can be set high only when PGM and EHV are high. – “0-1” transition of PSUS starts the sequence which sets DONE and places the Flash in Program Suspend. The Flash Memory module enters Suspend within t_{PSUS} of this transition. – PSUS can be cleared only when DONE and EHV are high. – “1-0” transition of PSUS with EHV=1 starts the sequence which clears DONE and returns the module to Program. The Flash Memory module cannot exit Program Suspend and clear DONE while EHV is low. In the case of Program Suspend while in Erase Suspend (PSUS=1, ESUS=1), PSUS has to be cleared first in order to resume currently higher level suspended operation that is program. PSUS is cleared on reset. 0 Program sequence is not suspended. 1 Program sequence is suspended.
29 ERS	Erase ERS is used to setup the Flash Memory module for an Erase operation. – “0-1” transition of ERS initiates an Erase sequence. – “1-0” transition of ERS ends the Erase sequence. ERS can be set only under User Mode Read (PGM is low and UT0.UTE is low). ERS can be cleared by the user only when ESUS and EHV are low and DONE is high. ERS is cleared on reset. 0 Flash is not executing an Erase sequence. 1 Flash is executing an Erase sequence.

Table 497. MCR field descriptions (continued)

Field	Description
30 ESUS	Erase Suspend ESUS is used to indicate that the Flash Memory module is in Erase Suspend or in the process of entering a Suspend state. The Flash Memory module is in Erase Suspend when ESUS = 1 and DONE=1. – ESUS can be set high only when ERS and EHV are high and PGM is low. – “0-1” transition of ESUS starts the sequence which sets DONE and places the Flash in Erase Suspend. The Flash Memory module enters Suspend within t_{ESUS} of this transition. – ESUS can be cleared only when DONE and EHV are high and PGM is low. – “1-0” transition of ESUS with EHV=1 starts the sequence which clears DONE and returns the module to Erase. The Flash Memory module cannot exit Erase Suspend and clear DONE while EHV is low. In case of Program Suspend while in Erase Suspend (PSUS=1, ESUS=1), ESUS cannot be cleared first. ESUS is cleared on reset. 0 Erase sequence is not suspended. 1 Erase sequence is suspended.

Table 497. MCR field descriptions (continued)

Field	Description
31 EHV	Enable High Voltage The EHV bit enables the Flash Memory module for a high voltage Program/Erase operation. EHV is cleared on reset. EHV must be set after an Interlock Write to start a Program/Erase sequence. EHV may be set under one of the following conditions: – Erase (ERS=1, ESUS=0, UT0.AIE=0) – Program (ERS=0, ESUS=0, PGM=1, UT0.AIE=0) – Erase-suspended program (ERS=1, ESUS=1, PGM=1, PSUS=0, UT0.AIE=0). For a program operation to initiate while an Erase is suspended, EHV must be cleared while in Erase-Suspend (after DONE transitions to 1) before setting PGM. In normal operation, a “1-0” transition of EHV with DONE high, PSUS low and ESUS low terminates the current Program/Erase high voltage operation. In an erase-suspended program operation, a “1-0” transition of EHV with DONE, ESUS, PGM and ERS high and PSUS low terminates the program that is the current high voltage operation. When an operation is aborted, there is a “1-0” transition of EHV with DONE low and the eventual Suspend bit for the current program/erase operation low. An Abort causes the value of PEG to be cleared, indicating failed Program/Erase. Address locations being operated on by the aborted operation contain indeterminate data after an Abort. EHV cannot be set to ‘1’ after an Abort request (EHV being cleared) until the Abort sequence is completed (DONE transitions to 1). Once the Abort sequence is completed (DONE=1) a new operation of the kind aborted can start provided that a new interlock is given and then EHV is set to ‘1’ again. A suspended operation cannot be aborted. Aborting a high voltage operation leaves the Flash Memory module addresses in an indeterminate data state. This may be recovered by executing an Erase on the affected blocks. EHV may be written during Suspend. EHV must be high to exit Suspend, resuming previously suspended command. EHV cannot not be written during transition into Suspend state (after Suspend bit (ESUS or PSUS) is set high) until DONE transitions to ‘1’. EHV may not be written after ESUS is set and before DONE transitions high. EHV may not be cleared after ESUS is cleared and before DONE transitions low. 0 Flash is not enabled to perform a high voltage operation. 1 Flash is enabled to perform a high voltage operation.

A number of MCR bits are protected against Write when another bit, or set of bits, are in a specific state. These Write locks are covered on a bit-by-bit basis in the preceding description, but those locks do not consider the effects of trying to write two or more bits simultaneously.

The Flash Memory module does not allow the user to write bits simultaneously (which puts the device into an illegal state). This is implemented through a priority mechanism among the bits shown in *Table 498*.

Table 498. MCR Bits Set/Clear Priority Levels

Priority level	MCR bits
1	ERS
2	PGM
3	EHV
4	ESUS, PSUS

If the user attempts to write two or more MCR bits simultaneously then only the bit with the lowest priority level is written.

36.3.2.2 Alternate Module Configuration Register (MCRA)

The Alternate Module Configuration Register is used to enable and monitor all the Modify operations of the Flash Memory module managed through Alternate interface.

Address: 0x0004 Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	SAKA	LSWA	PEPA	PESA
W														w1c	w1c	w1c
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	PEASA	DONEA	PEGA	0	0	0	0	PGMA	PSUSA	ERSA	ESUSA	EHVA
W																
Reset	0	0	0	0	0	1	1	0	0	0	0	0	0	0	0	0

Figure 383. Alternate Module Configuration Register (MCRA)

Table 499. MCRA field descriptions

Field	Description
12 SAKA	Alternate Suspend Acknowledge SAKA provides information about the Acknowledge of a suspend request at the setting of DONEa: SAKA qualifies if the suspend has been accepted (initiated by PSUSa or ESUSa setting) or if the running command has been completed, since very close to natural end. The aim of this bit is for monitor. The sequence to resume normal functionality (PSUSa or ESUSa clearing) is the same both is suspend has been acknowledged or not. SAKA is read Only 0 Operation has been completed prior that Suspend got processed. 1 Suspend Acknowledged
13 LSWA	Alternate Lock Write Error LSWA provides information about Lock write denied during the program and erase sequence. If LSWA is asserted, it must be cleared prior to attempting another high voltage operation. Since this bit is a status flag, it must be cleared to a 0 by writing a 1 to the register location. A write of 0 has no effect. 0 Lock and Sel write successful. 1 Lock and Sel write not succeeded.
14 PEPA	Alternate Program and Erase Protection Error PEPA provides information about program and erase operations with respect to protection errors. A protection error occurs if a program is attempted to a Locked block, or if an erase is selected to a locked block. This is evaluated prior to the operation beginning, and if an error is detected, high voltage operations will not be attempted for this request. If PEPA is asserted, it must be cleared prior to attempting another high voltage operation. Since this bit is a status flag, it must be cleared to a 0 by writing a 1 to the register location. A write of 0 has no effect. 0 Program and Erase protection errors do not exist. 1 Previous program or erase protection error encountered.
15 PESA	Alternate Program Erase Sequence Error PESA provides information about program and erase operations with respect to sequence errors. A sequence error occurs when the program or erase sequence is not followed exactly. If an out-of-order event is detected, PESA will assert, and the remainder of the sequence will not be accepted. Sequence errors are checked from the time the PGMA or ERSA are set (or remains set from previous operation) until EHVA is set. Since this bit is a status flag, it must be cleared to a 0 by writing a 1 to the register location. A write of 0 has no effect. 0 Program or Erase phase accepted 1 Program or Erase command encountered an error
20 PEASA	Program/Erase Access Space PEASA is used to indicate which space is valid for Program and Erase operations: main array space or UTEST block. It should be noted that erase is not allowed to the UTest NVM space, therefore If an interlock write is done to the UTest NVM space with ERSA set, PEASA will remain 0. See PEAS definition in the MCR register for more information(*Table 497*).
21 DONEA	Modify operation DONE DONEA indicates if the embedded Flash memory is performing a high-voltage operation for the Alternate program and erase interface. See DONE definition in the MCR register for more information (*Table 497*).

Table 499. MCRA field descriptions (continued)

Field	Description
22 PEGA	Program/Erase Good The PEGA bit indicates the completion status of the last Flash memory program or erase sequence for which high-voltage operations were initiated for the Alternate program and erase interface. See PEG definition in the MCR register for more information (*Table 497*). It should be noted that in the event of a error on the alternate interface PEGA will clear, but the ADR register will not be updated with the failing location. The ADR register is only valid for main interface program or erase fails, and other fails noted in the ADR register.
27 PGMA	Program PGMA is used to set up embedded Flash memory for a program operation for the Alternate program and erase interface. See PGM definition in the MCR register for more information (*Table 497*).
28 PSUSA	Program Suspend PSUSA is used to indicate the embedded Flash memory is in program suspend or in the process of entering a suspend state for the Alternate program and erase interface. See PSUS definition in the MCR register for more information (*Table 497*).
29 ERSA	Erase ERSA is used to set up embedded Flash memory for an erase operation for the Alternate program and erase interface. See ERS definition in the MCR register for more information (*Table 497*).
30 ESUSA	Erase Suspend ESUSA is used to indicate that the embedded Flash memory is in erase suspend or in the process of entering a suspend state for the Alternate program and erase interface. See ESUS definition in the MCR register for more information (*Table 497*).
31 EHVA	Enable High Voltage The EHVA bit enables the embedded Flash memory for a high-voltage program/erase operation for the Alternate program and erase interface. See EHV definition in the MCR register for more information (*Table 497*).

A number of MCR bits are protected against Write when another bit, or set of bits, are in a specific state. These Write locks are covered on a bit-by-bit basis in the preceding description, but those locks do not consider the effects of trying to write two or more bits simultaneously.

36.3.2.3 Extended Module Configuration Register (MCRE)

The Extended Module Configuration Register value is based on the size, blocks and address space configuration of the Flash Memory module.

Address: 0x0008 Access: User Read

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	N256KH	N128KL		N256K					N64KH			N32KH		N16KH		
W																
Reset	1	0	0	0	1	0	0	0	0	1	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	N64KM			N32KM		N16KM			N64KL			N32KL		N16KL		
W																
Reset	0	0	0	0	0	0	0	1	1	0	1	1	1	1	1	0

Figure 384. Extended Module Configuration Register (MCRE)

Table 500. MCRE field descriptions

Field	Description
0 N256KH	Number of additional 128 KB and 256 KB blocks in the 256K space. The value of the N256KH field adds 32 blocks to the total count defined by N256K. 0 zero blocks. 1 thirty-two blocks
1:2 N128KL	Number of 128 KB blocks in low space. 00 Zero 128 KB blocks. 01 One 128 KB blocks. 10 Two 128 KB blocks. 11 Three 128 KB blocks.
3:7 N256K	Number of 128 KB and 256 KB blocks in the 256K space The value of the N256K field is dependent upon the size of the embedded Flash memory. N256K is read only. N256K value represents in the number of blocks effectively available. 00000 Zero blocks. 00001 One block. 00010 Two blocks. 00011 Three blocks. 00100 Four blocks. 00101 Five blocks. 00110 Six blocks. 00111 Seven blocks 01000 Eight blocks. 01001 Nine blocks. 01010 Ten blocks. … 11111 thirty-one blocks.

Table 500. MCRE field descriptions (continued)

Field	Description
8:10 N64KH	Number of 64 KB blocks in high space N64KH is read only. 000 Zero 64 KB blocks. 001 Two 64 KB blocks. 010 Four 64 KB blocks. 011 Six 64 KB blocks. 100 Eight 64 KB blocks. 101 Reserved. 110 Reserved. 111 Reserved.
11:12 N32KH	Number of 32 KB blocks in high space N32K is read only. 00 Zero 32 KB blocks. 01 Two 32 KB blocks. 10 Four 32 KB blocks. 11 Reserved.
13:15 N16KH	Number of 16 KB blocks in high space N16K is read only. 000 Zero 16 KB blocks. 001 Two 16 KB blocks. 010 Four 16 KB blocks. 011 Six 16 KB blocks. 100 Eight 16 KB blocks. 101 Reserved. 110 Reserved. 111 Reserved.
16:18 N64KM	Number of 64 KB blocks in mid space N64KM is read only. 000 Zero 64 KB blocks. 001 Two 64 KB blocks. 010 Four 64 KB blocks. 011 Six 64 KB blocks. 100 Eight 64 KB blocks. 101 Reserved. 110 Reserved. 111 Reserved.
19:20 N32KM	Number of 32 KB blocks in mid space N32KM is read only. 00 Zero 32 KB blocks. 01 Two 32 KB blocks. 10 Four 32 KB blocks. 11 Reserved.

Table 500. MCRE field descriptions (continued)

Field	Description
21:23 N16KM	Number of 16 KB blocks in mid space N16KM is read only. 000 Zero 16 KB blocks. 001 Two 16 KB blocks. 010 Four 16 KB blocks. 011 Six 16 KB blocks. 100 Eight 16 KB blocks. 101 Reserved. 110 Reserved. 111 Reserved.
24:26 N64KL	Number of 64 KB blocks in low space N64KL is read only. 000 Zero 64 KB blocks. 001 Two 64 KB blocks. 010 Four 64 KB blocks. 011 Six 64 KB blocks. 100 Eight 64 KB blocks. 101 Three 64 KB blocks + One 96KB block. 110 Reserved. 111 Reserved.
27:28 N32KL	Number of 32 KB blocks in low space N32KL is read only. 00 Zero 32 KB blocks. 01 Two 32 KB blocks. 10 Four 32 KB blocks. 11 Three 32 KB blocks.
29:31 N16KL	Number of 16 KB blocks in low space N16KL is read only. 000 Zero 16 KB blocks. 001 Two 16 KB blocks. 010 Four 16 KB blocks. 011 Six 16 KB blocks. 100 Eight 16 KB blocks. 101 Three 16 KB blocks. 110 Five 16 KB blocks. 111 Reserved.

36.3.2.4 Lock 0 register (LOCK0)

The LOCK0 (Low/Mid Address Space Block Locking) register provides a means of protecting blocks from being modified. LOWLOCK and MIDLOCK bits corresponding to non existent blocks are read as ‘1’.

To determine the effective status of the Low/Mid Address Space, combine (Or) LOCK0 with sidebands:

- flh_plock0 – in order to evaluate protection against programming.
- flh_elock0 – in order to evaluate protection against erase.

The effect of programming or erasing a block protected with LOCK0 is that no modification occurs and PEG is set to ‘1’.




Figure 385. Lock 0 register (LOCK0)

Table 501. LOCK0 field descriptions

Field	Description
0 TSLOCK	UTEST NVM block lock This bit is used to lock the UTEST NVM from programming (UTEST NVM is not erasable). The LOCK field is not writable: – Once an Interlock Write is completed until MCR.DONE is set and MCR.EHV gets cleared. – If a high voltage operation is suspended. The default value of the TSLOCK bit is locked. The effective status of the UTEST protection is done combining (ORed) LOCK0.TSLOCK with sidebands *flh_plock0.31* in order to evaluate protection against program. 0 Test Address Space Block is unlocked and can be modified. 1 Test Address Space Block is locked and cannot be modified.

Table 501. LOCK0 field descriptions (continued)

Field	Description
2:15 LOWLOCK	Low address space block lock These bits are used to lock the existing blocks of Low Address Space from Program and Erase. The block numbering for the Low Blocks starts at LOWLOCK[0] with 16 KB block region (if available), then the 32 KB block region (if available), and lastly the 64 KB block region (if available). This continues until all blocks are accounted for. The LOCK field is not writable: – Once an Interlock Write is completed until MCR.DONE is set and MCR.EHV gets cleared. – If a high voltage operation is suspended. The default value of the LOWLOCK bits is locked. The reset state of the lock registers is affected by the alternate program and erase block select information. By default, all blocks are in the main program and erase space, and the main lock registers will have full functionality, and no blocks are in the alternative program and erase space (and will be forced to locked). Once selected for the alternate interface, the blocks selected in the alternative lock register will be available for locking or unlocking. The corresponding lock register in the main interface will be forced to locked, and are not writable. This enables blocks to be present in only one program and erase space (main or alternate). In the event that blocks are not present (due to configuration or total memory size), the LOWLOCK bits default to locked and are not writable. The reset value is always ‘1’ and register writes have no effect. 0 Low Address Space Block is unlocked and can be modified. 1 Low Address Space Block is locked and cannot be modified.
16:31 MIDLOCK	Mid address space block lock These bits are used to lock the blocks of Mid Address Space from Program and Erase. The block numbering for the Mid Blocks starts at MIDLOCK[0] with16 KB block region (if available), then the 32 KB block region (if available), and lastly the 64 KB block region (if available). This continues until all blocks are accounted for. The LOCK field is not writable: – Once an Interlock Write is completed until MCR.DONE is set and MCR.EHV gets cleared. – If a high voltage operation is suspended. The default value of the MIDLOCK bits is locked. The reset state of the lock registers is affected by the alternate program and erase block select information. By default, all blocks are in the main program and erase space, and the main lock registers will have full functionality, and no blocks are in the alternative program and erase space (and will be forced to locked). Once selected for the alternate interface, the blocks selected in the alternative lock register will be available for locking or unlocking. The corresponding lock register in the main interface will be forced to locked, and are not writable. This enables blocks to be present in only one program and erase space (main or alternate). In the event that blocks are not present (due to configuration or total memory size), the MIDLOCK bits default to locked, and are not writable. The reset value is always ‘1’ and register writes have no effect. 0 Mid Address Space Block is unlocked and can be modified. 1 Mid Address Space Block is locked and cannot be modified.

36.3.2.5 Lock 1 register (LOCK1)

The LOCK1 (High/Data Address Space Block Locking) register provides a means of protecting blocks from being modified. HIGHLOCK bits corresponding to nonexistent blocks on are read as ‘1’.

- To determine the effective status of the High Address Space, combine (Or) LOCK1 with sidebandsflh_plock1 – in order to evaluate protection against program
- flh_elock1 – in order to evaluate protection against erase.

The effect of programming/erasing a block protected with LOCK1 is that no modification occurs and PEG is set to ‘1’.

Address: 0x0014 Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
W																
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	HIGHLOCK															
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Figure 386. Lock 1 register (LOCK1)

Table 502. LOCK1 field descriptions

Field	Description
16:31 HIGHLOCK	High address space block lock These bits are used to lock the blocks of High Address Space from Program and Erase. The block numbering for the High Blocks starts at HIGHLOCK[0] with16 KB block region (if available), then the 32 KB block region (if available), and lastly the 64 KB block region (if available). This continues until all blocks are accounted for. The LOCK field is not writable: – Once an Interlock Write is completed until MCR.DONE is set and MCR.EHV gets cleared. – If a high voltage operation is suspended. The default value of the HIGHLOCK bits is locked. The reset state of the lock registers is affected by the alternate program and erase block select information. By default, all blocks are in the main program and erase space, and the main lock registers will have full functionality, and no blocks are in the alternative program and erase space (and will be forced to locked). Once selected for the alternate interface, the blocks selected in the alternative lock register will be available for locking or unlocking. The corresponding lock register in the main interface will be forced to locked, and are not writable. This enables blocks to be present in only one program and erase space (main or alternate). When blocks are not present (due to configuration or total memory size), the HIGHLOCK bits default to locked, and are not writable. The reset value is always ‘1’ and register writes have no effect. 0 High Address Space Block is unlocked and can be modified. 1 High Address Space Block is locked and cannot be modified.

36.3.2.6 Lock 2 Register (LOCK2)

The LOCK2 (256K Address Space Block Locking) register provides a means of protecting blocks from being modified. The A256KLOCK bits corresponding to nonexistent blocks are read as ‘1’.

To determine the effective status of the A256KLOCK Address Space, combine (Or) LOCK2 with sidebands:

- flh_plock2 – in order to evaluate protection against program
- flh_elock2 – in order to evaluate protection against erase

The effect of programming/erasing a block protected with LOCK2 is that no modification occurs and PEG is set to ‘1’.




Figure 387. Lock 2 Register (LOCK2)

Table 503. LOCK2 field descriptions

Field	Description
0:31 A256KLOCK	256K address space block lock A256KLOCK[31:0] These bits are used to lock the existing blocks of Low Address Space from Program and Erase. The block numbering for the 256 KB blocks starts with A256KLOCK[0] and continues until all blocks are accounted for. The LOCK field is not writable: – Once an Interlock Write is completed until MCR.DONE is set and MCR.EHV gets cleared. – If a high voltage operation is suspended. The default value of the A256KLOCK bits is locked. When blocks are not present (due to configuration or total memory size), the A256KLOCK bits default to locked and are not writable. The reset value is always ‘1’ and register writes have no effect. 0 A256K Address Space Block is unlocked and can be modified. 1 A256K Address Space Block is locked and cannot be modified.

36.3.2.7 Lock 3 Register (LOCK3)

The LOCK3 (256K Address Space Block Locking) register provides a means of protecting blocks from being modified. The A256KLOCK bits corresponding to nonexistent blocks are read as ‘1’.

To determine the effective status of the A256KLOCK Address Space, combine (Or) LOCK3 with sidebands:

- flh_plock3 – in order to evaluate protection against program
- flh_elock3 – in order to evaluate protection against erase.

The effect of programming/erasing a block protected with LOCK3 is that no modification occurs and PEG is set to ‘1’.

Address: 0x001C Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	A256KLOCK															
Reset	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	A256KLOCK															
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Figure 388. Lock 3 Register (LOCK3)

Table 504. LOCK3 field descriptions

Field	Description
0:31 A256KLOCK	256K address space block lock A256KLOCK[63:32] These bits are used to lock the existing blocks of Low Address Space from Program and Erase. The block numbering for the 256 KB blocks starts with A256KLOCK[32] and continues until all blocks are accounted for. The LOCK field is not writable: – Once an Interlock Write is completed until MCR.DONE is set and MCR.EHV gets cleared. – If a high voltage operation is suspended. The default value of the A256KLOCK bits is locked. When blocks are not present (due to configuration or total memory size), the A256KLOCK bits default to locked and are not writable. The reset value is always ‘1’ and register writes have no effect. 0 A256K Address Space Block is unlocked and can be modified. 1 A256K Address Space Block is locked and cannot be modified.

36.3.2.8 Alternate Lock 0 register (LOCK0A)

The Alternate LOCK0A (Low/Mid Address Space Block Locking) register provides a means of protecting blocks from being modified on the alternate program and erase interface. LOWLOCKA and MIDLOCKA bits corresponding to non existent blocks are read as ‘1’.

The effective status of the Alternate Low Address Space is not affected by sidebands as in the Main Interface

The effect of programming/erasing a block protected with LOCK1A is that no modification occurs and PEGA is set to ‘1’.




Figure 389. Alternate Lock 0 register (LOCK0A)

Table 505. LOCK0A field descriptions

Field	Description
0 TSLOCKA	Alternate UTEST NVM block lock This bit is used to lock the UTEST NVM from programming (UTEST NVM is not erasable). The LOCK field is not writable: – Once an Interlock Write is completed until MCRA.DONEA is set and MCR.EHVA gets cleared. – If a high voltage operation is suspended. The default value of the TSLOCK bit is locked. The effective status of the UTEST protection is done combining (ORed) LOCK0A.TSLOCKA with sidebands *flh_aplock_utest* in order to evaluate protection against program. 0 The UTEST Block is unlocked and can be modified on the alternate interface. 1 The UTEST Block is locked and cannot be modified on the alternate interface.

Table 505. LOCK0A field descriptions (continued)

Field	Description
2:15 LOWLOCKA	Alternate Low address space block lock These bits are used to lock the existing blocks of Low Address Space from Program and Erase. The block numbering for the Low Blocks starts at LOWLOCKA[0] with16 KB block region (if available), then the 32 KB block region (if available), and lastly the 64 KB block region (if available). This continues until all blocks are accounted for. The LOCK field is not writable: – Once an Interlock Write is completed until DONEA is set and MCR.EHVA gets cleared. – If a high voltage operation is suspended. The default value of the LOWLOCKA bits is locked. By default, all blocks are in the main program and erase space, and the main lock registers will have full functionality, and no blocks are in the alternative program and erase space (and will be forced to locked). Once selected for the alternate interface, the blocks selected in the alternative lock register will be available for locking or unlocking. The corresponding lock register in the main interface will be forced to locked, and are not writable. This enables blocks to be present in only one program and erase space (main or alternate). In the event that blocks are not present (due to configuration or total memory size), the LOWLOCKA bits default to locked and are not writable. The reset value is always ‘1’ and register writes have no effect. 0 Alternate Low Address Space Block is unlocked and can be modified. 1 Alternate Low Address Space Block is locked and cannot be modified.
16:31 MIDLOCKA	Alternate Mid address space block lock These bits are used to lock the blocks of Mid Address Space from Program and Erase. The block numbering for the Mid Blocks starts at MIDLOCKA[0] with16 KB block region (if available), then the 32 KB block region (if available), and lastly the 64 KB block region (if available). This continues until all blocks are accounted for. The LOCK field is not writable: – Once an Interlock Write is completed until DONEA is set and MCR.EHVA gets cleared. – If a high voltage operation is suspended. The default value of the MIDLOCKA bits is locked. By default, all blocks are in the main program and erase space, and the main lock registers will have full functionality, and no blocks are in the alternative program and erase space (and will be forced to locked). Once selected for the alternate interface, the blocks selected in the alternative lock register will be available for locking or unlocking. The corresponding lock register in the main interface will be forced to locked, and are not writable. This enables blocks to be present in only one program and erase space (main or alternate). In the event that blocks are not present (due to configuration or total memory size), the MIDLOCKA bits default to locked, and are not writable. The reset value is always ‘1’ and register writes have no effect. 0 Alternate Mid Address Space Block is unlocked and can be modified. 1 Alternate Mid Address Space Block is locked and cannot be modified.

36.3.2.9 Alternate Lock 1 register (LOCK1A)

The Alternate LOCK1A (Alternate High Address Space Block Locking) register provides a means of protecting blocks from being modified on the alternate program and erase interface. HIGHLOCK bits corresponding to nonexistent blocks on are read as ‘1’.

The effect of programming/erasing a block protected with LOCK1a is that no modification occurs and PEGa is set to ‘1’.




Figure 390. Alternate Lock 1 register (LOCK1A)

Table 506. Alternate LOCK1A field descriptions

Field	Description
16:31 HIGHLOCKA	Alternate High address space block lock These bits are used to lock the blocks of High Address Space from Program and Erase. The block numbering for the High Blocks starts at HIGHLOCKA[0] with16 KB block region (if available), then the 32 KB block region (if available), and lastly the 64 KB block region (if available). This continues until all blocks are accounted for. The LOCK field is not writable: – Once an Interlock Write is completed until DONEA is set and MCR.EHVA gets cleared. – If a high voltage operation is suspended. The default value of the HIGHLOCKA bits is locked. By default, all blocks are in the main program and erase space, and the main lock registers will have full functionality, and no blocks are in the alternative program and erase space (and will be forced to locked). Once selected for the alternate interface, the blocks selected in the alternative lock register will be available for locking or unlocking. The corresponding lock register in the main interface will be forced to locked, and are not writable. This enables blocks to be present in only one program and erase space (main or alternate). When blocks are not present (due to configuration or total memory size), the HIGHLOCK bits default to locked, and are not writable. The reset value is always ‘1’ and register writes have no effect. 0 High Address Space Block is unlocked and can be modified. 1 High Address Space Block is locked and cannot be modified.

36.3.2.10 Select 0 register (SEL0)

The SEL0 (Low/Mid Address Space Block Select 0) register provides a means to select blocks to be operated on during Erase or Array Integrity Check – Margin Read.

Starting an Erase operation, SEL0 bits are latched and become non-alterable from the first interlock cycle that follows the rising transition of MCR.ERS (see step 4 in *Section 36.4.5.2: Erase*) until the completion of the Erase high voltage operation (1–0 transition of MCR.EHV with MCR.ERS=1 and with MCR.ESUS=0). Reading returns latched data (image of the SEL0 at the start of the Erase operation) while writing has no effect.

Address: 0x0038 Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	LOWSEL													
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	MIDSEL															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 391. Select 0 register (SEL0)

Table 507. SEL0 field descriptions

Field	Description
2:15 LOWSEL	Low address space block Select The block numbering for the Low Blocks starts at LOWSEL[0] with16 KB block region (if available), then the 32 KB block region (if available), and lastly the 64 KB block region (if available). This continues until all blocks are accounted. The blocks must be selected (or unselected) before doing an Erase Interlock Write as part of the Erase sequence. The select field is not writable: – once an Interlock Write is completed until DONE is set and MCR.EHV gets cleared. – a high voltage operation is suspended. – when UT0.AIE is high. When blocks are not present (due to configuration or total memory size) the corresponding LOWSEL bits default to unselected and are not writable. The reset value is always ‘0’, and register writes have no effect. 0 Low Address Space Block is unselected for Erase. 1 Low Address Space Block is selected for Erase.

Table 507. SEL0 field descriptions (continued)

Field	Description
16:31 MIDSEL	Mid address space block Select The block numbering for the Mid Blocks starts at MIDLSEL[0] with16 KB block region (if available), then the 32 KB block region (if available), and lastly the 64 KB block region (if available). This continues until all blocks are accounted for. The blocks must be selected (or unselected) before doing an Erase Interlock Write as part of the Erase sequence. The select field is not writable: – once an Interlock Write is completed until DONE is set and MCR.EHV gets cleared. – a high voltage operation is suspended. – when UT0.AIE is high. When blocks are not present (due to configuration or total memory size), the corresponding MIDSEL bits default to unselected and are not writable.The reset value is always ‘0’, and register writes have no effect. 0 Mid Address Space Block is unselected for Erase. 1 Mid Address Space Block is selected for Erase.

36.3.2.11 Select 1 register (SEL1)

The SEL1 (High Address Space Block Select Register 1) provides a means of selecting blocks to be operated on during Erase or Array Integrity Check – Margin Read.

Starting an Erase operation, SEL1 bits are latched and become non-alterable from the first interlock cycle that follows the rising transition of MCR.ERS (see step 4 in *Section 36.4.5.2: Erase*) until the completion of the Erase high voltage operation (1–0 transition of MCR.EHV with MCR.ERS=1 and with MCR.ESUS=0). Reading returns latched data (image of the SEL1 at the start of the Erase operation) while writing has no effect.

Address: 0x003C Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	HIGHSEL															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 392. Select 1 register (SEL1)

Table 508. SEL1 field descriptions

Field	Description
16:31 HIGHSEL	High/Data address space block Select 1 The block numbering for the High Blocks starts at HIGHSEL[0] with16 KB block region (if available), then the 32 KB block region (if available), and lastly the 64 KB block region (if available). This continues until all blocks are accounted for. The blocks must be selected (or unselected) before doing an Erase Interlock Write as part of the Erase sequence. The select field is not writable: – once an Interlock Write is completed until DONE is set and MCR.EHV gets cleared. – a high voltage operation is suspended. – when UT0.AIE is high. When blocks are not present (due to configuration or total memory size) the corresponding HIGHSEL bits default to unselected and are not writable. The reset value is always '0' and register writes have no effect. 0 High Address Space Block is unselected for Erase. 1 High Address Space Block is selected for Erase.

36.3.2.12 Select 2 register (SEL2)

The SEL2 (256K Address Space Block Select 2) register provides a means of selecting blocks to be operated on during Erase or Array Integrity Check – Margin Read.

Starting an Erase operation, SEL2 bits are latched and become non-alterable from the first interlock cycle that follows the rising transition of MCR.ERS (see step 4 in *Section 36.4.5.2: Erase*) until the completion of the Erase high voltage operation (1–0 transition of MCR.EHV with MCR.ERS=1 and with MCR.ESUS=0). Reading returns latched data (image of the SEL2 at the start of the Erase operation) while writing has no effect.




Figure 393. Select 2 register (SEL2)

Table 509. SEL2 field descriptions

Field	Description
0:31 A256KSEL	256K address space block select A256KSEL[31:0] The block numbering for the 256 KB blocks starts with A256KSEL[0] and continues until all blocks are accounted for. The blocks must be selected (or unselected) before doing an Erase Interlock Write as part of the Erase sequence. The select field is not writable: – once an Interlock Write is completed until DONE is set and MCR.EHV gets cleared – a high voltage operation is suspended. – when UT0.AIE is high. When blocks are not present (due to configuration or total memory size) the corresponding A256KSEL bits default to unselected and are not writable. The reset value is always '0', and register writes have no effect. 0 A256K Address Space Block is unselected for Erase. 1 A256K Address Space Block is selected for Erase.

36.3.2.13 Select 3 register (SEL3)

The SEL3 (256K Address Space Block Select 3) register provides a means of selecting blocks to be operated on during Erase or Array Integrity Check – Margin Read.

Starting an Erase operation, SEL3 bits are latched and become non-alterable from the first interlock cycle that follows the rising transition of MCR.ERS (see step 4 in *Section 36.4.5.2: Erase*) until the completion of the Erase high voltage operation (1–0 transition of MCR.EHV with MCR.ERS=1 and with MCR.ESUS=0). Reading returns latched data (image of the SEL3 at the start of the Erase operation) while writing has no effect.

Address: 0x0044 Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	A256KSEL															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	A256KSEL															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 394. Select 3 register (SEL3)

Table 510. SEL3 field descriptions

Field	Description
0:31 A256KSEL	256K address space block select A256KSEL[63:32] The block numbering for the 256 KB blocks starts with A256KSEL[32] and continues until all blocks are accounted for. The blocks must be selected (or unselected) before doing an Erase Interlock Write as part of the Erase sequence. The select field is not writable: – once an Interlock Write is completed until DONE is set and MCR.EHV gets cleared – a high voltage operation is suspended. – when UT0.AIE is high. When blocks are not present (due to configuration or total memory size) the corresponding A256KSEL bits default to unselected and are not writable. The reset value is always '0', and register writes have no effect. 0 A256K Address Space Block is unselected for Erase. 1 A256K Address Space Block is selected for Erase.

36.3.2.14 Module Configuration Register 2 (MCR2)

The Parallel Module Configuration Register is used to monitor all the Read operations of the Flash Memory module on Read-While-Read Partition 1.

Address: 0x0048 Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	PAEE	PEEE	PDWEE				0	0	0	PSBC1	0	0	0	0
W			w1c	w1c								w1c				
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	PEER	PRWE	PSBC	0	0	0	0	0	0	0	0	0	0	0	0	0
W	w1c	w1c	w1c													
Reset	0	0	0	0	0	1	1	0	0	0	0	0	0	0	0	0

Figure 395. Module Configuration Register 2 (MCR2)

Table 511. MCR2 field descriptions

Field	Description
2 PAEE	Parallel Address Encode Error On every Read request to the Flash, the incoming address is compared to an encoded address (row, column, and block) from the memory array using the read data sense amp timing. If these two values do not match (zero selected, multiple selected, wrong selected), or the timing is incorrect, an address encode error is recorded. This status flag is cleared to ‘0’ by writing ‘1’ to the register location. A Write of ‘0’ has no effect. 0 Reads are occurring normally 1 An Address Encode Error occurred during a previous Read.
3 PEEE	Parallel EDC after ECC Error PEEE provides information on previous reads monitoring the EDC after ECC feature. On every Read request to the Flash, ECC parity is recomputed (encoding) just after ECC decoding, and if there is a mismatch between the ECC calculations (taking into account corrections or detections) a late error is reported. This status flag is cleared to ‘0’ by writing ‘1’ to the register location. A Write of ‘0’ has no effect. 0 Reads are occurring normally 1 A previous Read may have been corrupted.
4:7 PDWEE	Parallel Double Word Uncorrectable ECC Error PDWEE identifies which Double Word is involved in ECC Uncorrectable Error Event. In Code Flash 4 Double Words are read in parallel and ECC is evaluated on a couple of Double Words basis. Therefore PDWEE value could be: 1111 if an ECC Uncorrectable Error is found in both couples of Double Words 1100 if an ECC Uncorrectable Error is found in the couple of Double Words at high address 0011 if an ECC Uncorrectable Error is found in the couple of Double Words at low address 0000 if no ECC Uncorrectable Error is found PDWEE is a read only. Flags bits get cleared when EER is cleared.
11 PSBC1	Parallel Single Bit Correction 1 PSBC1 provides information on previous reads. This bit must then be cleared or a reset must occur before this bit returns to a ‘0’ state. This bit may not be set to ‘1’ by the user. In the event of an ECC Triple Error detection or ECC Double Error correction, this bit is not set. This status flag is cleared to ‘0’ by writing ‘1’ to the register location. A Write of ‘0’ has no effect. The function of this bit is SoC dependent and it can be disabled (through UT0.SBCE1). 0 Reads are occurring normally. 1 An ECC Single Error occurred and was corrected during a previous Read. In Code Flash, with 128b ECC coding, ECC correction is evaluated on couple of Double word basis. In Data Flash for EEE, ECC correction is evaluated on each Double word.

Table 511. MCR2 field descriptions (continued)

Field	Description
16 PEER	Parallel ECC Event Error PEER provides information on previous reads. This bit must then be cleared or a reset must occur before this bit returns to a ‘0’ state. PEER may not be set to ‘1’ by the user. PEER is not set for a ECC correctable Error detection and related correction event. This status flag is cleared to ‘0’ by writing ‘1’ to the register location. A Write of ‘0’ has no effect. 0 Reads are occurring normally. 1 An ECC uncorrectable Error occurred during a previous Read. In Code Flash, with 128b ECC coding, ECC error is evaluated on couple of Double word basis. In Data Flash for EEE, ECC error is evaluated on each Double word.
17 PRWE	Parallel Read-while-Write event Error PRWE provides information on previous Reads during a Modify operation. Read-While-Write Error means that a Read access to the Flash Array partition has occurred while the FPEC was performing a Program or Erase operation or an Array Integrity Check on the same partition. This bit must then be cleared or a reset must occur before this bit returns to a ‘0’ state. This bit may not be set to ‘1’ by the user. This status flag is cleared to ‘0’ by writing ‘1’ to the register location. A Write of ‘0’ has no effect. 0 Reads are occurring normally. 1 A RWW Error occurred during a previous Read.
18 PSBC	Parallel double Bit Correction PSBC provides information on previous reads. This bit must then be cleared or a reset must occur before this bit returns to a ‘0’ state. This bit may not be set to ‘1’ by the user. In the event of an ECC Triple Error detection, this bit is not set. This status flag is cleared to ‘0’ by writing ‘1’ to the register location. A Write of ‘0’ has no effect. The function of this bit is SoC dependent and it can be disabled (through UT0.SBCE). 0 Reads are occurring normally. 1 An ECC Double Error occurred and was corrected during a previous Read. In Code Flash, with 128b ECC coding, ECC correction is evaluated on couple of Double word basis. In Data Flash for EEE, ECC correction is evaluated on each Double word.

36.3.2.15 Program Address register (PAR)

The Program Address register provides the last successful address programmed. A successful program is defined as a program operation of data that is not all 1s, to an

unlocked block and the operation results in MCR.PEG returning a ‘1’. This value is held until the next successful address program event.

Address: 0x004C Access: User Read

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	PAR							
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	PAR													0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 396. Program Address register (PAR)

Table 512. PAR field descriptions

Field	Description
8:28 PAR	Address The Address Register provides the last successful address programmed through the Main Interface. Address given is in Flash format and has to be intended as in the Flash memory Map: offset respect to absolute address. Mapping can be found in *Section 36.3.2.16: Address register (ADR)*

36.3.2.16 Address register (ADR)

The Address register provides the first failing address in the event of module failures (ECC, RWW or FPEC). ADR captures the first failing address for the modes listed in *Table 514* according to the priority rules in *Table 515*.

In case of Array Integrity Check or Margin Read with Break Point enabled (UT0.AIBPE=1), the ADR value matches the address where the Break Point was triggered only when the current run (first start or re-start after a breakpoint (NAIBP cleared)) starts with MCR.ERR and MCR.SBC flags cleared, otherwise the ADR priority rule overrides Break Point.

Address: 0x0050 Access: User Read

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	SAD	0	0	0	0	0	0	0	ADDR							
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	ADDR													0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 397. Address register (ADR)

Table 513. ADR field descriptions

Field	Description
0 SAD	Test Address When this bit is high, the address indicated by ADDR[23:3] belongs to the Test Block.
8:28 ADDR	Address The Address Register provides the first failing address in the event of ECC Uncorrectable error (MCR.EER set) or the first failing address in the event of RWW error (MCR.RWE set), or the address of a failure that may have occurred in a FPEC operation (MCR.PEG cleared). The Address Register also provides the first address at which a ECC correction occurs (MCR.SBC or MCR.SBC1, or both are set) if the SoC is configured to show this feature through UT0.SBCE or UT0.SBCE1, or both. The ECC uncorrectable error detection takes the highest priority, followed by the RWW error, the FPEC error and the ECC error corrections. When accessed, ADR provides the address related to the first event occurred with the highest priority. In case of a simultaneous ECC Events Detection, bits ADDR[4] and ADDR[3] output ‘0’. In User mode the Address Register is read only. In Modify Mode ADDR can be updated on FPEC Error on the whole Flash Memory address space. In User Test Mode ADDR can be updated on Error events on the whole Flash Memory address space. In Read and RWW Modes ADDR can be updated on Error belonging to the address space of the primary Read-While-Read Partition 0. Address given is in Flash format and has to be intended as in the Flash memory Map.

Table 514. ADR update mode list

Mode	Update on error	Note
Read	ECC Triple Error Detection, ECC Double Error Correction (if UT0.SBCE=1) ECC Single Error Correction (if UT0.SBCE1=1)	—
Modify	FPEC error	—
RWW	Read-While-Write error	In RWW all Read and Modify cause of update on error may also occur
User Test	ECC Triple Error Detection, ECC Double Error Correction (if UT0.SBCE=1) ECC Single Error Correction (if UT0.SBCE1=1)	With Break Point enabled (UT0.AIBPE=1), ADR requires MCR.ERR and MCR.SBC to be cleared

Table 515. ADR content: priority list

Priority level	Error flag	ADR content
1	MCR.EER = 1	Address of first ECC Uncorrectable Error
2	MCR.RWE = 1	Address of first RWW Error

Table 515. ADR content: priority list (continued)

Priority level	Error flag	ADR content
3	MCR.PEG = 0	Address of first FPEC Error
4	MCR.SBC = 1	Address of first ECC Double Error Correction
5	MCR.SBC1 = 1	Address of first ECC Single Error Correction

Table 516. Flash memory partition 0 addresses mapping

Block	Flash format addresses	Absolute addresses
B0UT	0x0080_0000 to 0x0080_3FFF	0x0040_0000 to 0x0040_3FFF
B0BF	0x0080_4000 to 0x0080_7FFF	0x0040_4000 to 0x0040_7FFF
B0TF	0x0080_8000 to 0x0080_BFFF	0x0040_8000 to 0x0040_BFFF
B0F3	0x00E0_8000 to 0x00E0_FFFF	0x0060_8000 to 0x0060_FFFF
B0F4	0x00E1_0000 to 0x00E1_FFFF	0x0061_0000 to 0x0061_FFFF
B0F5	0x00E2_0000 to 0x00E3_7FFF	0x0062_0000 to 0x0063_7FFF
—	—	—
—	—	—
—	—	—
—	—	—
—	—	—
—	—	—
—	—	—
—	—	—
—	—	—
—	—	—
—	—	—

Table 517. Flash memory partition 1 addresses mapping

Block	Flash format addresses	Absolute addresses
B1F0	0x0000_0000 to 0x0000_3FFF	0x00FC_0000 to 0x00FC_3FFF
B1F1	0x0000_4000 to 0x0000_7FFF	0x00FC_4000 to 0x00FC_7FFF
B1F2	0x0000_8000 to 0x0000_BFFF	0x00FC_8000 to 0x00FC_BFFF
B1F3	0x0000_C000 to 0x0000_FFFF	0x00FC_C000 to 0x00FC_FFFF
B1F4	0x0001_0000 to 0x0001_7FFF	0x00FD_0000 to 0x00FD_7FFF
B1F5	0x0001_8000 to 0x0001_FFFF	0x00FD_8000 to 0x00FD_FFFF
B1F6	0x0002_0000 to 0x0002_FFFF	0x00FE_0000 to 0x00FE_FFFF
B1F7	0x0003_0000 to 0x0003_FFFF	0x00FF_0000 to 0x00FF_FFFF

Table 517. Flash memory partition 1 addresses mapping (continued)

Block	Flash format addresses	Absolute addresses
B1F8	0x0004_0000 to 0x0005_FFFF	0x0100_0000 to 0x0101_FFFF
B1F9	0x0006_0000 to 0x0007_FFFF	0x0102_0000 to 0x0103_FFFF
B1F10	0x0008_0000 to 0x000B_FFFF	0x0104_0000 to 0x0107_FFFF
B1F11	0x000C_0000 to 0x000F_FFFF	0x0108_0000 to 0x010B_FFFF
B1F12	0x0010_0000 to 0x0013_FFFF	0x010C_0000 to 0x010F_FFFF
B1F13	0x0014_0000 to 0x0017_FFFF	0x0110_0000 to 0x0113_FFFF
B1F14	0x0018_0000 to 0x001B_FFFF	0x0114_0000 to 0x0117_FFFF
B1F15	0x001C_0000 to 0x001F_FFFF	0x0118_0000 to 0x011B_FFFF

Table 518. Flash memory partition 4 addresses mapping

Block	Flash format addresses	Absolute addresses
B2F0	0x0020_0000 to 0x0023_FFFF	0x011C_0000 to 0x011F_FFFF
B2F1	0x0024_0000 to 0x0027_FFFF	0x0120_0000 to 0x0123_FFFF
B2F2	0x0028_0000 to 0x002B_FFFF	0x0124_0000 to 0x0127_FFFF
B2F3	0x002C_0000 to 0x002F_FFFF	0x0128_0000 to 0x012B_FFFF
B2F4	0x0030_C000 to 0x0033_FFFF	0x012C_0000 to 0x012F_FFFF
B2F5	0x0034_0000 to 0x0037_FFFF	0x0130_0000 to 0x0133_FFFF
B2F6	0x0038_0000 to 0x003B_FFFF	0x0134_0000 to 0x0137_FFFF
B2F7	0x003C_0000 to 0x003F_FFFF	0x0138_0000 to 0x013B_FFFF

Table 519. Flash memory partition 5 addresses mapping

Block	Flash format addresses	Absolute addresses
B3F0	0x0040_0000 to 0x0043_FFFF	0x013C_0000 to 0x013F_FFFF
B3F1	0x0044_0000 to 0x0047_FFFF	0x0140_0000 to 0x0143_FFFF
B3F2	0x0048_0000 to 0x004B_FFFF	0x0144_0000 to 0x0147_FFFF
B3F3	0x004C_0000 to 0x004F_FFFF	0x0148_0000 to 0x014B_FFFF
B3F4	0x0050_0000 to 0x0053_FFFF	0x014C_C000 to 0x014F_FFFF
B3F5	0x0054_0000 to 0x0057_FFFF	0x0150_0000 to 0x0153_FFFF
B3F6	0x0058_0000 to 0x005B_FFFF	0x0154_0000 to 0x0157_FFFF
B3F7	0x005C_0000 to 0x005F_FFFF	0x0158_0000 to 0x015B_FFFF

Table 520. Flash memory partition 6 addresses mapping

Block	Flash format addresses	Absolute addresses
B4F0	0x0060_0000 to 0x0063_FFFF	0x015C_0000 to 0x015F_FFFF
B4F1	0x0064_0000 to 0x0067_FFFF	0x0160_0000 to 0x0163_FFFF
B4F2	0x0068_0000 to 0x006B_FFFF	0x0164_0000 to 0x0167_FFFF
B4F3	0x006C_0000 to 0x006F_FFFF	0x0168_0000 to 0x016B_FFFF
B4F4	0x0070_0000 to 0x0073_FFFF	0x016C_C000 to 0x016F_FFFF
B4F5	0x0074_0000 to 0x0077_FFFF	0x0170_0000 to 0x0173_FFFF
B4F6	0x0078_0000 to 0x007B_FFFF	0x0174_0000 to 0x0177_FFFF
B4F7	0x007C_0000 to 0x007F_FFFF	0x0178_0000 to 0x017B_FFFF

Table 521. Flash memory partition 7 addresses mapping

Block	Flash format addresses	Absolute addresses
B5F0	0x00A0_0000 to 0x00A3_FFFF	0x017C_0000 to 0x017F_FFFF
B5F1	0x00A4_0000 to 0x00A7_FFFF	0x0180_0000 to 0x0183_FFFF
B5F2	0x00A8_0000 to 0x00AB_FFFF	0x0184_0000 to 0x0187_FFFF
B5F3	0x00AC_0000 to 0x00AF_FFFF	0x0188_0000 to 0x018B_FFFF
B5F4	0x00B0_0000 to 0x00B3_FFFF	0x018C_C000 to 0x018F_FFFF
B5F5	0x00B4_0000 to 0x00B7_FFFF	0x0190_0000 to 0x0193_FFFF
B5F6	0x00B8_0000 to 0x00BB_FFFF	0x0194_0000 to 0x0197_FFFF
B5F7	0x00BC_0000 to 0x00BF_FFFF	0x0198_0000 to 0x019B_FFFF

Table 522. Flash Memory EEPROM data partition 2 addresses mapping

Block	Flash format addresses	Absolute addresses
D0_00	0x0090_0000 to 0x0090_FFFF	0x0080_0000 to 0x0080_FFFF
D0_01	0x0091_0000 to 0x0091_FFFF	0x0081_0000 to 0x0081_FFFF
D0_02	0x0092_0000 to 0x0092_FFFF	0x0082_0000 to 0x0082_FFFF
D0_03	0x0093_0000 to 0x0093_FFFF	0x0083_0000 to 0x0083_FFFF

Table 523. Flash Memory HSM EEPROM Data Partition 3 addresses mapping

Block	Flash format addresses	Absolute addresses
H0_00	0x0098_0000 to 0x0098_3FFF	0x0068_0000 to 0x0068_3FFF
H0_01	0x0098_4000 to 0x0098_7FFF	0x0068_4000 to 0x0068_7FFF

36.3.2.17 User Test 0 register (UT0)

The User Test 0 register feature gives the user of the Flash Memory module the ability to perform test features on the Flash.

The User Test 0 register allows control of the way the Flash content check is performed. Bits MRE, MRV and AIS of the User Test 0 register are not accessible when MCR.DONE or UT0.AID are low. Reading returns indeterminate data while writing has no effect.

Address: 0x0054 Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	UTE	SBCE	0	0	0	0	0	0	SBCE1	0	0	0	DDEF	CPR	CPA	CPE
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	VTD	0	0	NAIBP	AIBPE	0	AISUS	MRE	MRV	0	AIS	AIE	AID
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1

Figure 398. User Test 0 register (UT0)

Table 524. UT0 field descriptions

Field	Description
0 UTE	User Test Enable This status bit gives indication when User Test is enabled. All bits in UT0 and UM0–UM9 are locked when this bit is ‘0’. This bit is not writable to a ‘1’, but may be cleared. The reset value is ‘0’. To set UTE, write the password 0xF9F99999 to the UT0 register. The UTE password is only accepted if PGM=0 and ERS=0 (Program and Erase are not being requested). UTE can only be cleared if AID=1, MRE=0 and AIE=0. While clearing UTE, writes to set AIE or MRE are ignored.
1 SBCE	Double Bit Correction Enable This bit, when high, enables to flag the information about any eventual ECC Double Bit Correction in the Flash array (MCR.SBC and ADR). This is true in read mode and in Array Integrity Check. SBCE is also used as an Enable for interrupt signals created by the embedded Flash memory. ECC corrections that occur when SBCE is cleared are not logged.
8 SBCE1	Single Bit Correction Enable This bit, when high, enables to flag the information about any eventual ECC Single Bit Correction in the Flash array (MCR.SBC1 and ADR). This is true in read mode and in Array Integrity Check. SBCE1 is also used as an Enable for interrupt signals created by the embedded Flash memory. ECC corrections that occur when SBCE1 is cleared are not logged.
12 DDEF	Disable Data memory Edc post ecc error reporting to FCCU This bit is used to disable the EEE error reporting when reading Data Memory. Code Memory Edc post Ecc error reporting is not affected. MCR.EEE is generated regarless of DDEF. 0 Data memory EEE error reporting to FCCU is enabled. 1 Data memory EEE error reporting to FCCU is disabled.

Table 524. UT0 field descriptions (continued)

Field	Description
13 CPR	Customer Programmable Read Voltage and Reference Detection This bit is used to control the error generation for the Customer Programmable Detection area in the UTEST block when reading Read-While-Read partition 0. This bit is used to control the error generation for the Customer Programmable Detection area in the RWR1_UTEST block when reading Read-While-Read partition 1. If this bit is set and the Customer Programmable Detection location in UTEST is read, a Read Voltage and Reference Error detection is set. 0 Customer Programmable Read Voltage and Reference Detection Error is not enabled 1 Customer Programmable Read Voltage and Reference Detection Error is enabled.
14 CPA	Customer Programmable Address Encode Detection This bit is used to control the error generation for the Customer Programmable Detection area in the UTEST block when reading Read-While-Read partition 0. This bit is used to control the error generation for the Customer Programmable Detection area in the RWR1_UTEST block when reading Read-While-Read partition 1. If this bit is set, and the Customer Programmable Detection location in UTEST is read an Address Encode Error detection is set. 0 Customer Programmable Address Encode Detection Error is not enabled 1 Customer Programmable Address Encode Detection Error is enabled
15 CPE	Customer Programmable EDC after ECC Detection This bit is used to control the error generation for the Customer Programmable Detection area in the UTEST block when reading Read-While-Read partition 0. This bit is used to control the error generation for the Customer Programmable Detection area in the RWR1_UTEST block when reading Read-While-Read partition 1. If this bit is set, and the Customer Programmable Detection location in UTEST is read a EDC after ECC Error detection is set. 0 Customer Programmable EDC after ECC Detection Error is not enabled 1 Customer Programmable EDC after ECC Detection Error is enabled
19 VTD	Vth Distribution To enable Vth Distribution, VTD may be set. Effective setting of this bit is allowed when SoC has been brought into Failure Analysis Mode. When Vth Distribution is enabled, multiple run are needed to assess the Vth status of the cells belonging to selected blocks. At the end of each run NAIPB has to be checked and if equals to ‘1’ it has to be cleared to start an increased voltage step run. See NAIBP description for more information. 0 Vth Distribution is not enabled. 1 Vth Distribution is enabled.

Table 524. UT0 field descriptions (continued)

Field	Description
22 NAIBP	Next Array Integrity Break Point If AIBPE is set, NAIBP is set once a single bit correction (if enabled) or double bit detection is noted during the Array Integrity test. NAIBP is not writable to ‘1’ but may be cleared to ‘0’. Clearing NAIBP to ‘0’ enables the Array Integrity operation to be re-started after a breakpoint is encountered. If the Array Integrity operation completes without encountering another correction or detection, AID is set with NAIBP remaining ‘0’. If VTD is set, NAIBP is set once a voltage step run has been completed during the voltage sweep in Vth Distribution. NAIBP is not writable to ‘1’ but may be cleared to ‘0’. Clearing NAIBP to ‘0’ enables the Vth Distribution run yo be re-started with an increased voltage step. If the Vth Distribution completes the last voltage step run, AID is set with NAIBP remaining ‘0’. 0 Array Integrity-Vth Distribution is not currently at a break point. 1 Array Integrity-Vth Distribution is at a break point.
23 AIBPE	Array Integrity Break Point Enable To enable breakpoints during an Array Integrity test, AIBPE may be set. When breakpoints are enabled, if the run has been started with MCR.ERR (and MCR.SBC when UT0.SBCE=1) flag cleared, on the eventual occurrence of a breakpoint condition, MCR flags and ADR value may be updated. See NAIBP description for more information about Array Integrity breakpoints. 0 Array Integrity breakpoints are not enabled. 1 Array Integrity breakpoints are enabled during Array Integrity Checks.
25 AISUS	Array Integrity Suspend AISUS toggles Suspend of an Array Integrity - Margin Read Operation. AISUS can be written to ‘1’ only when AID is low AISUS can be written to ‘0’ only when AID is high. Attempting to Write AISUS and AIE on the same clock cycle results in only AIE being written. 0 Array Integrity sequence not suspended. 1 Array Integrity sequence is suspended.
26 MRE	Margin Read Enable MRE enables margin reads to be done. MRE combined with MRV enables User Margin mode reads to be done. Margin reads run on a block-by-block basis in linear address sequence selected by SEL0, SEL1 and SEL2. This bit is not accessible when MCR.DONE or UT0.AID are low or if AISUS or NAIBP are high: reading returns indeterminate data while writing has no effect. 0 Margin Read is not enabled. 1 Margin Read is enabled.
27 MRV	Margin Read Value If MRE is high, MRV selects the margin level that is being checked. Margin can be checked to an erased level (MRV=1) or to a programmed level (MRV=0). This bit is not accessible whenever MCR.DONE or UT0.AID are low or if AISUS or NAIBP are high: reading returns indeterminate data while writing has no effect. 0 Zero’s (programmed) margin reads are requested (if MRE=1). 1 One’s (erased) margin reads are requested (if MRE=1).

Table 524. UT0 field descriptions (continued)

Field	Description
29 AIS	Array Integrity Sequence AIS determines the address sequence to be used during Array Integrity checks. The default AIS=0 checks the read propagation paths along proprietary sequences followed by user code. The sequential run sequence time is significantly shorter than the proprietary sequence. AIS is not writable if AIE is high. This bit is not accessible whenever MCR.DONE or UT0.AID are low: reading returns indeterminate data while writing has no effect. 0 Array Integrity sequence is proprietary sequence. 1 Array Integrity sequence is sequential.
30 AIE	Array Integrity Enable Setting AIE to ‘1’ starts the Array Integrity Check and the Margin Read on all selected blocks. The sequence is selected by AIS and the MISR (UM0–UM9) is checked on completion to determine if a correct signature is obtained. AIE can be set only if MCR.ERS, MCR.PGM and MCR.EHV are all low. AIE is not simultaneously writable to ‘1’ while UTE is being cleared to ‘0’. Clearing AIE terminates the check when an Array Integrity operation finishes (AID=1) and aborts the check when and Array Integrity operation is ongoing (AID=0). AIE remains ‘1’ when the Array Integrity Check - Margin read are suspended or are in breakpoint and cannot be cleared. (AIE can be cleared if NAIBP=0 and AISU=0) 0 Array Integrity Check and Margin Read and are not enabled. 1 Array Integrity Check and Margin Read are enabled.
31 AID	Array Integrity Done AID is set to indicate that the Array Integrity Check - Margin Read is complete and the MISR (UM0–9) can be checked. AID may also assert if breakpoints are enabled (AIBPE is set) and the breakpoint condition is met. AID may also assert if Suspend is set (AISUS 0–1). AID can not be written, and is status only. 0 Array Integrity Check is on-going. 1 Array Integrity Check is done.

36.3.2.18 User Multiple Input Signature registers

The Multiple Input Signature registers allow evaluation of the Array Integrity or Margin Read run on a block-by-block basis by accumulating signatures from data bit fields.

These registers are not accessible whenever MCR.DONE or UT0.AID are low. Reading returns indeterminate data while writing has no effect.

The registers can be written in order to seed signatures before starting an AIC or MR operation.

Note: Do not write to the MISR registers during an Array Integrity operation (including Suspend or Breakpoint) as it may alter the final signature in an unpredictable way.

If reads extend into an invalid address location during address sequencing (that is greater than the maximum address for a given array size), reads are still executed to the array but

the results are not deterministic: MISR registers are not recalculated and the previous value is retained.

36.3.2.18.1 User Multiple Input Signature 0 register (UM0)

UM0 represents bits 31–0 of the whole 288-bit word (4 doublewords including ECC).

Address: 0x0058 Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	MISR31	MISR30	MISR29	MISR28	MISR27	MISR26	MISR25	MISR24	MISR23	MISR22	MISR21	MISR20	MISR19	MISR18	MISR17	MISR16
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	MISR15	MISR14	MISR13	MISR12	MISR11	MISR10	MISR9	MISR8	MISR7	MISR6	MISR5	MISR4	MISR3	MISR2	MISR1	MISR0
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 399. User Multiple Input Signature 0 register (UM0)

Table 525. UM0 field descriptions

Field	Description
0:31 MISR[31:0]	Multiple input signature 31–0 MISR registers accumulate a signature from an array integrity event. The MISR captures all data fields, as well as ECC fields and the ECC error signal. Data (read and ECC) in the MISR represents corrected data (if required) captured after ECC logic is applied.

36.3.2.18.2 User Multiple Input Signature 1 register (UM1)

UM1 represents bits 63–32 of the whole 288-bit word (4 doublewords including ECC).

Address: 0x005C Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	MISR63	MISR62	MISR61	MISR60	MISR59	MISR58	MISR57	MISR56	MISR55	MISR54	MISR53	MISR52	MISR51	MISR50	MISR49	MISR48
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	MISR47	MISR46	MISR45	MISR44	MISR43	MISR42	MISR41	MISR40	MISR39	MISR38	MISR37	MISR36	MISR35	MISR34	MISR33	MISR32
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 400. User Multiple Input Signature 1 register (UM1)

Table 526. UM1 field descriptions

Field	Description
0:31 MISR[63:32]	Multiple input signature 63–32 MISR registers accumulate a signature from an array integrity event. The MISR captures all data fields, as well as ECC fields and the ECC error signal. Data (read and ECC) in the MISR represents corrected data (if required) captured after ECC logic is applied.

36.3.2.18.3 User Multiple Input Signature 2 register (UM2)

UM2 represents bits 95–64 of the whole 288-bit word (4 doublewords including ECC).

Address: 0x0060 Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	MISR95	MISR94	MISR93	MISR92	MISR91	MISR90	MISR89	MISR88	MISR87	MISR86	MISR85	MISR84	MISR83	MISR82	MISR81	MISR80
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	MISR79	MISR78	MISR77	MISR76	MISR75	MISR74	MISR73	MISR72	MISR71	MISR70	MISR69	MISR68	MISR67	MISR66	MISR65	MISR64
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 401. User Multiple Input Signature 2 register (UM2)

Table 527. UM2 field descriptions

Field	Description
0:31 MISR[95:64]	Multiple input signature 95–64 MISR registers accumulate a signature from an array integrity event. The MISR captures all data fields, as well as ECC fields and the ECC error signal. Data (read and ECC) in the MISR represents corrected data (if required) captured after ECC logic is applied.

36.3.2.18.4 User Multiple Input Signature 3 register (UM3)

UM3 represents bits 127–96 of the whole 288-bit word (4 doublewords including ECC).

Address: 0x0064 Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	MISR127	MISR126	MISR125	MISR124	MISR123	MISR122	MISR121	MISR120	MISR119	MISR118	MISR117	MISR116	MISR115	MISR114	MISR113	MISR112
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	MISR111	MISR110	MISR109	MISR108	MISR107	MISR106	MISR105	MISR104	MISR103	MISR102	MISR101	MISR100	MISR99	MISR98	MISR97	MISR96
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 402. User Multiple Input Signature 3 register (UM3)

Table 528. UM3 field descriptions

Field	Description
0:31 MISR[127:96]	Multiple input signature 127–96 MISR registers accumulate a signature from an array integrity event. The MISR captures all data fields, as well as ECC fields and the ECC error signal. Data (read and ECC) in the MISR represents corrected data (if required) captured after ECC logic is applied.

36.3.2.18.5 User Multiple Input Signature 4 register (UM4)

UM4 represents bits 159–128 of the whole 288-bit word (4 doublewords including ECC).

Address: 0x0068 Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	MISR159	MISR158	MISR157	MISR156	MISR155	MISR154	MISR153	MISR152	MISR151	MISR150	MISR149	MISR148	MISR147	MISR146	MISR145	MISR144
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	MISR143	MISR142	MISR141	MISR140	MISR139	MISR138	MISR137	MISR136	MISR135	MISR134	MISR133	MISR132	MISR131	MISR130	MISR129	MISR128
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 403. User Multiple Input Signature 4 register (UM4)

Table 529. UM4 field descriptions

Field	Description
0:31 MISR[159:128]	Multiple input signature 159–128 MISR registers accumulate a signature from an array integrity event. The MISR captures all data fields, as well as ECC fields and the ECC error signal. Data (read and ECC) in the MISR represents corrected data (if required) captured after ECC logic is applied.

36.3.2.18.6 User Multiple Input Signature 5 register (UM5)

UM5 represents bits 191–160 of the whole 288-bit word (4 doublewords including ECC).

Address: 0x006C Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	MISR191	MISR190	MISR189	MISR188	MISR187	MISR186	MISR185	MISR184	MISR183	MISR182	MISR181	MISR180	MISR179	MISR178	MISR177	MISR176
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	MISR175	MISR174	MISR173	MISR172	MISR171	MISR170	MISR169	MISR168	MISR167	MISR166	MISR165	MISR164	MISR163	MISR162	MISR161	MISR160
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 404. User Multiple Input Signature 5 register (UM5)

Table 530. UM5 field descriptions

Field	Description
0:31 MISR[191:160]	Multiple input signature 191–160 MISR registers accumulate a signature from an array integrity event. The MISR captures all data fields, as well as ECC fields and the ECC error signal. Data (read and ECC) in the MISR represents corrected data (if required) captured after ECC logic is applied.

36.3.2.18.7 User Multiple Input Signature 6 register (UM6)

UM6 represents bits 223–192 of the whole 288-bit word (4 doublewords including ECC).

Address: 0x0070 Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	MISR223	MISR222	MISR221	MISR220	MISR219	MISR218	MISR217	MISR216	MISR215	MISR214	MISR213	MISR212	MISR211	MISR210	MISR209	MISR208
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	MISR207	MISR206	MISR205	MISR204	MISR203	MISR202	MISR201	MISR200	MISR199	MISR198	MISR197	MISR196	MISR195	MISR194	MISR193	MISR192
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 405. User Multiple Input Signature 6 register (UM6)

Table 531. UM6 field descriptions

Field	Description
0:31 MISR[223:192]	Multiple input signature 223–192 MISR registers accumulate a signature from an array integrity event. The MISR captures all data fields, as well as ECC fields and the ECC error signal. Data (read and ECC) in the MISR represents corrected data (if required) captured after ECC logic is applied.

36.3.2.18.8 User Multiple Input Signature 7 register (UM7)

UM7 represents bits 255–224 of the whole 288-bit word (4 doublewords including ECC).

Address: 0x0074 Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	MISR255	MISR254	MISR253	MISR252	MISR251	MISR250	MISR249	MISR248	MISR247	MISR246	MISR245	MISR244	MISR243	MISR242	MISR241	MISR240
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	MISR239	MISR238	MISR237	MISR236	MISR235	MISR234	MISR233	MISR232	MISR231	MISR230	MISR229	MISR228	MISR227	MISR226	MISR225	MISR224
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 406. User Multiple Input Signature 7 register (UM7)

Table 532. UM7 field descriptions

Field	Description
0:31 MISR[255:224]	Multiple input signature 255–224 MISR registers accumulate a signature from an array integrity event. The MISR captures all data fields, as well as ECC fields and the ECC error signal. Data (read and ECC) in the MISR represents corrected data (if required) captured after ECC logic is applied.

36.3.2.18.9 User Multiple Input Signature 8 register (UM8)

UM8 represents the ECC parity bits of the whole 288-bit word (8 parity bits for each of the 4 doublewords).

Address: 0x0078 Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	MISR287	MISR286	MISR285	MISR284	MISR283	MISR282	MISR281	MISR280	MISR279	MISR278	MISR277	MISR276	MISR275	MISR274	MISR273	MISR272
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	MISR271	MISR270	MISR269	MISR268	MISR267	MISR266	MISR265	MISR264	MISR263	MISR262	MISR261	MISR260	MISR259	MISR258	MISR257	MISR256
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 407. User Multiple Input Signature 8 register (UM8)

Table 533. UM8 field descriptions

Field	Description
0:31 MISR[287:256]	Multiple input signature 287–256 MISR registers accumulate a signature from an array integrity event. The MISR captures all data fields, as well as ECC fields and the ECC error signal. Data (read and ECC) in the MISR represents corrected data (if required) captured after ECC logic is applied.

36.3.2.18.10 User Multiple Input Signature 9 register (UM9)

UM9 represents the ERR bits.

Address: 0x007C Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	MISR319	MISR318	MISR317	MISR316	MISR315	MISR314	MISR313	MISR312	MISR311	MISR310	MISR309	MISR308	MISR307	MISR306	MISR305	MISR304
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	MISR303	MISR302	MISR301	MISR300	MISR299	MISR298	MISR297	MISR296	MISR295	MISR294	MISR293	MISR292	MISR291	MISR290	MISR289	MISR288
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 408. User Multiple Input Signature 9 register (UM9)

Table 534. UM9 field descriptions

Field	Description
0:31 MISR[319:288]	Multiple input signature 319–288 MISR registers accumulate a signature from an array integrity event. The MISR captures all data fields, as well as ECC fields and the ECC error signal. Data (read and ECC) in the MISR represents corrected data (if required) captured after ECC logic is applied.

36.3.2.19 Over-program protection registers

Over-program protection prevents blocks from being over-programmed. These registers show the over-program protection status. See *Section 36.4.5.1.2: Over-programming protection (OPP) enable*.

36.3.2.19.1 Over-program protection 0 register (OPP0)

The Low/Mid Address Space is covered by the Over Program Protection 0 (OPP0) register.

Address: 0x0080 Access: User Read

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	LOWOPP													
W																
Reset(1)	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	MIDOPP															
W																
Reset(1)	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—

1. A reset value of "—" indicates that the value is set at the factory and can vary among different applications

Figure 409. Over-program protection 0 register (OPP0)

Table 535. OPP0 field descriptions

Field	Description
2:15 LOWOPP	Low address space Over Program Protection The block numbering for the Low Blocks starts at LOWOPP[0] with 16 KB block region (if available), then the 32 KB block region (if available), and lastly the 64 KB block region (if available). This continues until all blocks are accounted for. The LOWOPP field is not writable, and is status only. The default value of the LOWOPP bits is not over-programming protected. When blocks are not present (due to configuration or total memory size), the LOWOPP bits default to not over-programming protected and will remain 0. 0 Low Address Space Block is unprotected from over-programming. 1 Low Address Space Block is protected from over-programming.
16:31 MIDOPP	Mid address space Over Program Protection The block numbering for the Mid Blocks starts at MIDOPP[0] with 16 KB block region (if available), then the 32 KB block region (if available), and lastly the 64 KB block region (if available). This continues until all blocks are accounted for. The MIDOPP field is not writable, and is status only. The default value of the MIDOPP bits is not over-programming protected. When blocks are not present (due to configuration or total memory size), the MIDOPP bits default to not over-programming protected, and will remain 0. 0 Mid Address Space Block is unprotected from over-programming. 1 Mid Address Space Block is protected from over-programming.

36.3.2.19.2 Over-program protection 1 register (OPP1)

The High Address Space is covered by the Over Program Protection 1 (OPP1) register.

Address: 0x0084 Access: User Read

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset(1)	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	HIGHOPP															
W																
Reset(1)	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—

1. A reset value of "—" indicates that the value is set at the factory and can vary among different applications


Figure 410. Over-program protection 1 register (OPP1)

Table 536. OPP1 field descriptions

Field	Description
16:31 HIGHOPP	High address space Over Program Protection The block numbering for the High Blocks starts at HIGHOPP[0] with 16 KB block region (if available), then the 32 KB block region (if available), and lastly the 64 KB block region (if available). This continues until all blocks are accounted for. The HIGHOPP field is not writable, and is status only. The default value of the HIGHOPP bits is not over-programming protected. When blocks are not present (due to configuration or total memory size), the HIGHOPP bits default to not over-programming protected and will remain 0. 0 High Address Space Block is unprotected from over-programming. 1 High Address Space Block is protected from over-programming.

36.3.2.19.3 Over-program protection 2 register (OPP2)

The A256K Address Space Block is covered by the Over Program Protection 2 (OPP2) register.



1. A reset value of "—" indicates that the value is set at the factory and can vary among different applications

Figure 411. Over-program protection 2 register (OPP2)

Table 537. OPP2 field descriptions

Field	Description
0:31 A256KOPP	256K Address Space Block Over Program Protection A256KOPP[31:0] The block numbering for the 256 KB Blocks starts at A256KOPP[0] and continues until all blocks are accounted for. The A256KOPP field is not writable, and is status only. The default value of the A256KOPP bits is not over-programming protected. When blocks are not present (due to configuration or total memory size), the A256KOPP bits default to not over-programming protected and will remain 0. 0 A256K Address Space Block is unprotected from over-programming. 1 A256K Address Space Block is protected from over-programming.

36.3.2.19.4 Over-program protection 3 register (OPP3)

The 256K high Address Space is covered by the Over Program Protection 3 (OPP3) register.

Address: 0x008C Access: User Read

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	A256KOPP															
W																
Reset(1)	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	A256KOPP															
W																
Reset(1)	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—

1. A reset value of "—" indicates that the value is set at the factory and can vary among different applications

Figure 412. Over-program protection 3 register (OPP3)

Table 538. OPP3 field descriptions

Field	Description
0:31 A256KOPP	256K Address space Over Program Protection A256KOPP[63:32] The block numbering for the 256 KB Blocks starts at A256KOPP[32] and continues until all blocks are accounted for. The A256KOPP field is not writable, and is status only. The default value of the A256KOPP bits is not over-programming protected. When blocks are not present (due to configuration or total memory size), the A256KOPP bits default to not over-programming protected and will remain 0. 0 A256K Address Space Block is unprotected from over-programming. 1 A256K Address Space Block is protected from over-programming.

36.3.2.20 Test Mode Disable Password Check register (TMD)

The Test Mode Disable Password Check (TMD) register provides a means of entering the password to be matched with the one stored in UTEST location in order to allow manufacturer access to protected Test Mode blocks by writing 0x5A4B_3C2D in the Test Mode Disable Seal location.

Address: 0x0090 Access: User Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0															
W	PWD															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0															
W	PWD															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 413. Test Mode Disable Password Check register (TMD)

Table 539. TMD field descriptions


Field	Description
0:31 PWD	The Test Mode Disable Check register is used as a location to provide a password challenge to unlock blocks selected to be sealed as part of the Test Mode Disable seal mechanism. Please see *Section 36.4.8.2: Test Mode Disable* for more information. Writes to the register have no effect except for a password challenge. Reads to this register will always return 0. The register's reset value is 0. **Note:** PWD bit field is byte-reversed compared to UTEST TMD password: for instance, if UTEST TMD password is written 0x01020304, the PWD bit field must be written 0x04030201

36.3.2.21 HSM Alternate selector registers

HSM Alternate selectors assign blocks from default to ALTERNATE Program & Erase interface. These registers show the HSM Alternate assignment status. See *Section 36.4.6: Alternate program and erase interface*.

36.3.2.21.1 HSM ALT-SEL register 0 (ALTSEL0)

The Low/Mid Address Space is assigned between MAIN and ALT Interface. Through the HSM ALT-SEL register it is possible to read the actual status of the assignment.



1. A reset value of "—" indicates that the value is set at the factory and can vary among different applications

Figure 414. HSM ALT-SEL register 0 (ALTSEL0)

Table 540. ALTSEL0 field descriptions

Field	Description
2:15 LOWALTSEL	Low address space HSM Alternate Select The block numbering for the Low Blocks starts at LOWALTSEL[0] with 16 KB block region (if available), then the 32 KB block region (if available), and lastly the 64 KB block region (if available). This continues until all blocks are accounted for. The LOWALTSEL field is not writable, and is status only. When blocks are not present (due to configuration or total memory size), the LOWALTSEL bits will remain 0. 0 Low Address Space Block is assigned to Main interface. 1 Low Address Space Block is assigned to Alternate interface.
16:31 MIDALTSEL	Mid address space HSM Alternate Select 0 The block numbering for the Mid Blocks starts at MIDALTSEL[0] with 16 KB block region (if available), then the 32 KB block region (if available), and lastly the 64 KB block region (if available). This continues until all blocks are accounted for. The MIDALTSEL field is not writable, and is status only. When blocks are not present (due to configuration or total memory size), the MIDALTSEL bits will remain 0. 0 Mid Address Space Block is assigned to Main interface. 1 Mid Address Space Block is assigned to Alternate interface.

36.3.2.21.2 HSM ALT-SEL register 1 (ALTSEL1)

The High Address Space is assigned between MAIN and ALT Interface. Through the HSM ALT-SEL register it is possible to read the actual status of the assignment.

Address: 0x0098 Access: User Read

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset(1)	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	HIGHALTSEL															
W																
Reset(1)	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—

1. A reset value of "—" indicates that the value is set at the factory and can vary among different applications

Figure 415. HSM ALT-SEL register 1 (ALTSEL1)

Table 541. ALTSEL1 field descriptions

Field	Description
16:31 HIGHALTSEL	High address space HSM Alternate Select The block numbering for the High Blocks starts at HIGHALTSEL[0] with 16 KB block region (if available), then the 32 KB block region (if available), and lastly the 64 KB block region (if available). This continues until all blocks are accounted for. The HIGHALTSEL field is not writable, and is status only. When blocks are not present (due to configuration or total memory size), the HIGHALTSEL bits will remain 0. 0 High Address Space Block is assigned to Main interface. 1 High Address Space Block is assigned to Alternate interface.

36.3.2.22 Erase Lock protection registers

Erase Lock protection prevents blocks from being erase. These registers show the Erase Lock protection status. See *Section 36.4.8.1: Modify Protection*.

36.3.2.22.1 Erase Lock Protection 0 register (ELOCK0)

The Low/Mid Address Space is covered by the Erase Lock Protection 0 (ELOCK0) register.

Address: 0x0100 Access: User Read

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	LOWELOCK															
W																
Reset(1)	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	MIDELOCK															
W																
Reset(1)	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—

1. A reset value of "—" indicates that the value is set at the factory and can vary among different applications

Figure 416. Erase Lock Protection 0 register (ELOCK0)

Table 542. ELOCK0 field descriptions

Field	Description
0:15 LOWELOCK	Low address space Erase Lock Protection The block numbering for the Low Blocks starts at LOWELOCK[0] with 16 KB block region (if available), then the 32 KB block region (if available), and lastly the 64 KB block region (if available). This continues until all blocks are accounted for. The LOWELOCK field is not writable, and is status only. When blocks are not present (due to configuration or total memory size), the LOWELOCK bits default is Erase Lock protected and will remain 1. 0 Low Address Space Block is Erase unprotected. 1 Low Address Space Block is Erase protected.
16:31 MIDELOCK	Mid address space Erase Lock Protection The block numbering for the Mid Blocks starts at MIDELOCK[0] with 16 KB block region (if available), then the 32 KB block region (if available), and lastly the 64 KB block region (if available). This continues until all blocks are accounted for. The MIDELOCK field is not writable, and is status only. When blocks are not present (due to configuration or total memory size), the MIDELOCK bits default is Erase Lock protected and will remain 1. 0 Mid Address Space Block is Erase unprotected. 1 Mid Address Space Block is Erase protected.

36.3.2.22.2 Erase Lock Protection 1 register (ELOCK1)

The High Address Space is covered by the Erase Lock Protection 1 (ELOCK1) register.

Address: 0x0104 Access: User Read

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset(1)	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	HIGHELOCK															
W																
Reset(1)	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—

1. A reset value of "—" indicates that the value is set at the factory and can vary among different applications


Figure 417. Erase Lock Protection 1 register (ELOCK1)

Table 543. ELOCK1 field descriptions

Field	Description
16:31 HIGHELOCK	High address space Erase Lock Protection The block numbering for the High Blocks starts at HIGHELOCK[0] with 16 KB block region (if available), then the 32 KB block region (if available), and lastly the 64 KB block region (if available). This continues until all blocks are accounted for. The HIGHELOCK field is not writable, and is status only. When blocks are not present (due to configuration or total memory size), the HIGHELOCK bits default is Erase Lock protected and will remain 1. 0 High Address Space Block is Erase unprotected. 1 High Address Space Block is Erase protected.

36.3.2.22.3 Erase Lock Protection 2 register (ELOCK2)

The 256K Address Space is covered by the Erase Lock Protection 2 (ELOCK2) register.



1. A reset value of "—" indicates that the value is set at the factory and can vary among different applications


Figure 418. Erase Lock Protection 2 register (ELOCK2)

Table 544. ELOCK2 field descriptions

Field	Description
0:31 A256KELOCK	256K High address space Erase Lock Protection A256KELOCK[31:0] The block numbering for the 256 KB Blocks starts at A256KELOCK[0] and continues until all blocks are accounted for. The A256KELOCK field is not writable, and is status only. When blocks are not present (due to configuration or total memory size), the A256KELOCK bits default is Erase Lock protected and will remain 1. 0 A256K Address Space Block is Erase unprotected. 1 A256K Address Space Block is Erase protected.

36.3.2.22.4 Erase Lock protection 3 register (ELOCK3)

The 256K Address Space is covered by the Erase Lock Protection 3 (ELOCK3) register.



1. A reset value of "—" indicates that the value is set at the factory and can vary among different applications

Figure 419. Erase Lock protection 3 register (ELOCK3)

Table 545. ELOCK3 field descriptions


Field	Description
0:31 A256KELOCK	256K High address space Erase Lock Protection A256KELOCK[63:32] The block numbering for the 256 KB Blocks starts at A256KELOCK[32] and continues until all blocks are accounted for. The A256KELOCK field is not writable, and is status only. When blocks are not present (due to configuration or total memory size), the A256KELOCK bits default is Erase Lock protected and will remain 1. 0 A256K Address Space Block is erase unprotected. 1 A256K Address Space Block is Erase protected.

36.3.2.23 Program Lock protection registers

Program Lock protection prevents blocks from being programmed. These registers show the Program Lock protection status. See *Section 36.4.8.1: Modify Protection*.

36.3.2.23.1 Program Lock Protection 0 register (PLOCK0)

The Low/Mid Address Space is covered by the Program Lock Protection 0 (PLOCK0) register.



1. A reset value of "—" indicates that the value is set at the factory and can vary among different applications

Figure 420. Program Lock Protection 0 register (PLOCK0)

Table 546. PLOCK0 field descriptions

Field	Description
0:15 LOWPLOCK	Low address space Erase Lock Protection The block numbering for the Low Blocks starts at LOWPLOCK[0] with 16 KB block region (if available), then the 32 KB block region (if available), and lastly the 64 KB block region (if available). This continues until all blocks are accounted for. The LOWPLOCK field is not writable, and is status only. When blocks are not present (due to configuration or total memory size), the LOWPLOCK bits default is Program Lock protected and will remain 1. 0 Low Address Space Block is Program unprotected. 1 Low Address Space Block is Program protected.
16:31 MIDPLOCK	Mid address space Erase Lock Protection The block numbering for the Mid Blocks starts at MIDPLOCK[0] with 16 KB block region (if available), then the 32 KB block region (if available), and lastly the 64 KB block region (if available). This continues until all blocks are accounted for. The MIDPLOCK field is not writable, and is status only. When blocks are not present (due to configuration or total memory size), the MIDPLOCK bits default is Program Lock protected and will remain 1. 0 Mid Address Space Block is Program unprotected. 1 Mid Address Space Block is Program protected.

36.3.2.23.2 Program Lock Protection 1 register (PLOCK1)

The High Address Space is covered by the Program Lock Protection 1 (PLOCK1) register.

Address: 0x0114 Access: User Read

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset(1)	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	HIGHPLOCK															
W																
Reset(1)	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—

1. A reset value of "—" indicates that the value is set at the factory and can vary among different applications

Figure 421. Program Lock Protection 1 register (PLOCK1)

Table 547. PLOCK1 field descriptions

Field	Description
16:31 HIGHPLOCK	High address space Program Lock Protection The block numbering for the High Blocks starts at HIGHPLOCK[0] with 16 KB block region (if available), then the 32 KB block region (if available), and lastly the 64 KB block region (if available). This continues until all blocks are accounted for. The HIGHPLOCK field is not writable, and is status only. When blocks are not present (due to configuration or total memory size), the HIGHPLOCK bits default is Program Lock protected and will remain 1. 0 High Address Space Block is Program unprotected. 1 High Address Space Block is Program protected.

36.3.2.23.3 Program Lock Protection 2 register (PLOCK2)

The 256K Address Space is covered by the Program Lock Protection 2 (PLOCK2) register.

Address: 0x0118 Access: User Read

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	A256KPLOCK															
W																
Reset(1)	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	A256KPLOCK															
W																
Reset(1)	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—

1. A reset value of "—" indicates that the value is set at the factory and can vary among different applications


Figure 422. Program Lock Protection 2 register (PLOCK2)

Table 548. PLOCK2 field descriptions

Field	Description
0:31 A256KPLOCK	256K High address space Program Lock Protection A256KPLOCK[31:0] The block numbering for the 256 KB Blocks starts at A256KPLOCK[0] and continues until all blocks are accounted for. The A256KPLOCK field is not writable, and is status only. When blocks are not present (due to configuration or total memory size), the A256KPLOCK bits default is Program Lock protected and will remain 1. 0 A256K Address Space Block is Program unprotected. 1 A256K Address Space Block is Program protected.

36.3.2.23.4 Program Lock protection 3 register (PLOCK3)

The 256K Address Space is covered by the Program Lock Protection 3 (PLOCK3) register.



1. A reset value of "—" indicates that the value is set at the factory and can vary among different applications

Figure 423. Program Lock protection 3 register (PLOCK3)

Table 549. PLOCK3 field descriptions

Field	Description
0:31 A256KPLOCK	256K High address space Program Lock Protection A256KPLOCK[63:32] The block numbering for the 256 KB Blocks starts at A256KPLOCK[32] and continues until all blocks are accounted for. The A256KPLOCK field is not writable, and is status only. When blocks are not present (due to configuration or total memory size), the A256KPLOCK bits default is Program Lock protected and will remain 1. 0 A256K Address Space Block is Program unprotected. 1 A256K Address Space Block is Program protected.

36.3.2.24 Parallel Address register (ADR2)

The Parallel Address register provides the first failing address in the event of module failures (ECC) or the first address at which ECC single error correction occurs, when Reads are performed from Read While Read 1 interface. ADR2 captures the first failing address for the modes listed in *Table 514* according to the priority rules in *Table 515*.




Figure 424. Parallel Address register (ADR2)

Table 550. ADR2 field descriptions

Field	Description
8:28 PADR	Parallel Address The Address Register provides the first failing address in the event of ECC Uncorrectable error (MCR2.PEER set) or the first failing address in the event of RWW error (MCR2.PRWE set). The Address Register also provides the first address at which a ECC correction occurs (MCR2.PSBC or MCR2.PSBC1, or both are set) if the SoC is configured to show this feature through UT0.SBCE or UT0.SBCE1, or both. The ECC uncorrectable error detection takes the highest priority, followed by the RWW error, and the ECC error corrections. When accessed, PADR provides the address related to the first event occurred with the highest priority. In case of a simultaneous ECC Events Detection, bits PADR[4] and PADR[3] output '0'. In Read and RWW Modes PADR can be updated on Error belonging to the address space of the primary Read-While-Read Partition 1. Address given is in Flash format and has to be intended as in the Flash memory Map.

Table 551. ADR2 update mode list

Mode	Update on error	Note
Read	ECC Triple Error Detection, ECC Double Error Correction (if UT0.SBCE=1) ECC Single Error Correction (if UT0.SBCE1=1)	—
RWW	Read-While-Write error	In RWW all Read and Modify cause of update on error may also occur
User Test	ECC Triple Error Detection, ECC Double Error Correction (if UT0.SBCE=1) ECC Single Error Correction (if UT0.SBCE1=1)	With Break Point enabled (UT0.AIBPE=1), ADR requires MCR.ERR and MCR.SBC to be cleared

Table 552. ADR2 content: priority list

Priority level	Error flag	ADR2 content
1	MCR2.PEER = 1	Address of first ECC Uncorrectable Error
2	MCR2.PRWE = 1	Address of first RWW Error
3	MCR2.PSBC = 1	Address of first ECC Double Error Correction
4	MCR2.PSBC1 = 1	Address of first ECC Single Error Correction

For the address mapping, refer to *Section 36.3.2.16: Address register (ADR)* description.

36.4 Functional description

This chapter describes the details of all the modes of operation available to the Flash Memory module.

36.4.1 Reset

A reset is the highest priority operation for the Flash Memory module and terminates all other operations.

The Flash Memory module uses reset to initialize register and status bits to their default reset values. If the Flash Memory module is executing a Program or Erase operation (MCR.PGM=1 or MCR.ERS=1) and a reset is issued, the operation is immediately terminated and the module disables the high voltage circuits.Reset terminates all operations and forces the Flash Memory module into Read mode ready to receive Read/Write accesses.

Warning: Reset and Power-Off must not be used as a systematic way to terminate a Program or Erase operation.

After reset is negated Read register access may be performed, although registers that require updating from shadow information or other inputs may not read updated values until MCR.DONE transforms. MCR.DONE may be polled to determine if the Flash Memory module has transitioned out of reset. Note that the registers cannot be written until MCR.DONE is high.

36.4.2 Power-down mode (Disable mode)

The Power-down (or Disable) mode allows the turning-off of all Flash DC current sources. All power dissipation in this mode is due solely to leakage.

In Power-down mode no Read from or Write to the Flash array is possible. Every Flash array Read access executed when the Power-down mode is active outputs invalid data,.

The user may not read some registers (UM0–UM9 and part of UT0) until the Power-down mode is exited.On the contrary, Write access is locked on all the registers in Power-Down mode.

When enabled the Flash Memory module returns to its predisable state in all cases unless in the process of executing an Erase or a Program High Voltage operation at the time of disable. If the Flash Memory module is disabled during an Erase operation, the operation is suspended and MCR.ESUS bits are set to ‘1’. The user may resume the Erase operation at the time the module is enabled by clearing MCR.ESUS bit. MCR.EHV must be high to resume the Erase operation.

If the Flash Memory module is disabled during a program operation, the operation is suspended and MCR.PSUS bit is set to ‘1’. The user may resume the program operation at the time the module is enabled by clearing MCR.PSUS bit. MCR.EHV must be high to resume the Erase operation.

If the Flash Memory module is disabled during an erase-suspended program operation, the program operation is suspended and both ESUS and PSUS are set to a ‘1’. When the module is enabled PSUS must be cleared first to resume the program. Erase may be resumed after the program ends. EHV must be high to resume both operations.

If the Flash Memory module is disabled during AIC or MR, the operation is aborted and the MISR value is not deterministic.

If the Flash Memory module is put in Power-down mode and the Vector Table remains mapped in the Flash Address space, the user must be mindful that the Flash Memory module significantly increases the interrupt response time by adding several Wait States.

Note: Do not enter Low-power mode when the Power-down mode is active.

36.4.3 Low-power mode (Sleep mode)

The Low-power (or Sleep) mode turns-off most of the DC current sources within the Flash Memory module. Wake-up time from Low-power mode is faster than wake-up time from Power-down mode.

In Low-power mode no Read from or Write to the Flash array is possible. Every Read access executed when the Low-power mode is active outputs invalid data.

The user may not read some registers (UM0–UM9 and part of UT0) until the Low-power mode is exited. Write access is locked on all the registers in Low-power mode.

When exiting from Low-power mode the Flash Memory module returns to its presleep state in all cases unless in the process of executing an Erase High Voltage operation at the time of entering sleep mode. If the Flash Memory module is put in sleep mode during an Erase operation, MCR.ESUS is set to ‘1’. The user may resume the Erase operation at the time the module exits from sleep by clearing MCR.ESUS. MCR.EHV must be high to resume the Erase operation.

If the Flash Memory module is put in Low-power mode during a program operation, the operation is suspended and MCR.PSUS is set to ‘1’. The user may resume the program operation at the time the module is enabled by clearing MCR.PSUS. MCR.EHV must be high to resume the Erase operation.

If the Flash Memory module is put in Low-power mode during an erase-suspended program operation, the program operation is suspended and both ESUS and PSUS are set to a ‘1’. When the module is enabled, PSUS must first be cleared for the program to resume. The Erase may be resumed after the program ends. EHV must be high to resume both operations.

If the Flash Memory module is disabled during AIC or MR, the operation is aborted and the MISR value is not deterministic.

Note: Do not enter Power-down mode when the Low-power mode is active.

36.4.4 Read mode

Read mode is the active mode of operation of the Flash Memory module in which the Flash array can be read or ‘written’ (the so-called Interlock Write), or the Flash registers can be read or written.

The Flash Memory module enters Read mode when exiting from reset. The default state of the Flash Memory module is Read mode.

The main spaces (Low, Mid, High, and 256K) and UTEST address space of Flash array can only be read in Read mode.

Flash registers can even be read when the module is in Power-down or Low-power mode (except a few documented registers) as well as in Read mode. However, Flash registers can only be written while in Read mode.

Flash memory module is in Read mode, granting the same access time, under the following conditions:

- The Read state is active when the module is enabled (User Mode Read)
- The Read state is active when MCR.ERS and MCR.ESUS are high and MCR.PGM is low (Erase Suspend)
- The Read state is active when MCR.PGM and MCR.PSUS are high (Program Suspend)
- The Read state is active when MCR.PGM or MCR.ERS are high and High Voltage operation is ongoing on one partition, thus MCR.EHV is high (condition referred as Read-While-Write). In this case reads done on the other partitions are allowed, while reads done to the partition being operated on (either Erase or Program) result in an error with MCR.RWE set and the data read back possibly being random including the possibility of ECC errors.
- The Read state is active when MCRA.ERSA and MCRA.ESUSA are high and MCRA.PGMA is low (Alternate Erase Suspend)
- The Read state is active when MCRA.PGMA and MCRA.PSUSA are high (Alternate Program Suspend)
- The Read state is active when MCRA.PGMA or MCRA.ERSA are high and High Voltage operation is ongoing on one partition, thus MCRA.EHVa is high (condition referred as Alternate Read-While-Write). In this case reads done on the other partitions are allowed, while reads done to the partition being operated on (either Alternate Erase or Alternate Program) result in an error with MCRA.RWEA set and the data read back possibly being random including the possibility of ECC errors.

36.4.4.1 Read While Read

Flash Memory Module is organized in Two independent Read Interfaces. Each Read interface is associated exclusively to a specific group of Read While Write Partitions. Flash Memory Module supports independent and Parallel Read access through the Two interfaces, namely Read-While-Read. Read interface assignment to Read While Write Partition is described in the following table:

Table 553. Read Interface Assignment

Read-While-Read Interface 0	Read-While Read Interface 1
RWW P0	—
RWW P1	—
RWW P2	—
RWW P3	—
RWW P4	—
—	RWW P5
RWW P6	—
—	RWW P7

Code Flash partitions reads return 256 bits (1 page = 4 doublewords). Data Flash partition reads return 128 bits. Register reads return 32 bits (1 word).

Flash array reads are performed through the Bus Interface Unit. In many cases the BIU applies “Read Page Buffering” to allow sequential reads to be executed with higher performance. This can provide data coherency issues that must be handled by software. Data coherency may be an issue after a program or an Erase operation, as well as Test block operations.

Flash array reads to invalid locations result in indeterminate data. Invalid locations occur when addressing points to blocks that are not included in the Flash memory Map of any partition. Interlock writes to invalid locations result in an interlock occurring, but attempts to program these blocks do not eventuate since they are forced into a locked state. Erase occurs to selected and unlocked blocks even if the Interlock Write is to an invalid location.

Register reads to unmapped register address spaces return all 0’s. Registers writes to unmapped register address spaces have no effect.

Simultaneous Read cycles on the Flash array and Read/Write cycles on the registers are possible, but not simultaneous register Read/Write accesses with Flash Array Interlock Writes are forbidden.

36.4.4.2 Error correction code

The Flash Memory module implements a strategy for improving the reliability of the data stored in Flash via the use of Error Correction Code.
In Code Memory the ECC size is 128 bits with 17 ECC bits associated. In Data Memory the ECC size is 64 bits with 15 ECC bits associated.
ECC function is implemented in such a way to guarantee Double Error Correction and Triple Error Detection (DEC-TED).
ECC coding has all 0’s (intended as data and parity) as an invalid word and all 1’s as a valid word.

In addition to providing the requested Read data, the Flash also provides output sidebands reflecting the status of the single and double error corrections and triple error detections performed at the end of each Read.

For functional safety coverage, Flash performs an EDC post ECC operation at every Read to detect mismatches in the ECC logic detection and correction. The result is output as sideband. Also active is a monitor circuit that checks the reference current in the sense amplifiers, including control of the internally regulated Read voltage, to prevent anomalous Read operation.

ECC circuitry provides single-bit fault correction used to achieve automotive reliability targets. Some units experience single-bit corrections throughout the life of the product with no impact on product reliability.

36.4.4.2.1 Multi-bits error management (more than 3 bits error >=4)

In this case, we can't predict the behavior without knowing the original data and the position of the bit flips. The hardware can react in multiple ways:

1. do nothing (that is, not signaling of any flag)
2. assert either SBC, SBC1, or EER without EEE
3. assert either SBC, SBC1, or EER with EEE
4. assert EEE only.

Note: SBC and SBC1 reporting have to be activated in UT0.

It is worth highlighting that by design the purpose of the ECC logic is not to detect multi-bit errors but cope with errors in the data and parity containing maximum 3 bit flips. In this condition, the EDC after ECC monitors the integrity of the ECC logic.

Other mechanisms must detect multi-bit errors or avoid their occurrence.

For example running the Array Integrity Check once after the boot before the safety application starts to protect the Data with an application level checksum.

An example of a mechanism that decreases the possibility of multi-bit errors in the array is the multiplexing. The bits of the same word are not one next to each other, but they are spaced of a fixed number of bits.

36.4.4.2.2 EEPROM emulation

The chosen ECC allows some bit manipulation so that a doubleword can be re-written several times without needing an erase of the block. This allows the use of a doubleword to store flags useful for the EEPROM emulation.

The sequence provided in *Table 554: Bits Manipulation: doublewords preserving ECC integrity* is related to Data Memory (therefore would not apply on Code Memory). The ECC coding allows, starting from an all 1's doubleword value, to rewrite subsequent predefined code values changing only 0s into 1s and preserving the ECC integrity.

Caution: Predefined code values have to be applied following the exact Byte order, as reported in the table.

Table 554. Bits Manipulation: doublewords preserving ECC integrity

Doubleword	ECC parity bits	Sequence
B7-B6-B5-B4-B3-B2_B1-B0		
0xFFFF_FFFF_FFFF_FFFF	0x7FFF	erase
0xFFFF_FFFF_FFFF_FFFE	0x3C88	write1
0xFFFF_FFFF_FEFE_FC80	0x3C88	write2
0xFFFF_FFFC_FEFC_FC80	0x1880	write3
0xFCFC_FFFC_FCFC_F880	0x1880	write4
0xFCF8_F8F0_FCE0_E080	0x1800	write5
0xF8F8_E080_F0E0_E000	0x1000	write6
0xE0E0_E080_E0E0_C000	0x1000	write7
0xE000_8000_00C0_0000	0x1000	write8

36.4.4.3 Flash address generation check

For functional safety coverage, Flash provides output sidebands reflecting the re-encoded address used to perform the actual Read operation. In the re-encoding process both word line and column within the selected block are evaluated. For the completion of the re-encoding operation, the addresses related to block selections are also computed. Re-encoding circuitry is able to detect both no-selection as well as multi-selection. Flash provides a self-check of address consistency comparing at each Read the sampling of the current Read address with the re-encoded one, and in case of mismatch an error sideband is set.

36.4.5 Modify mode

All the Modify operations of the Flash Memory module are managed through the Flash User Registers interface. This interface is referred as MAIN.

When a Modify operation is active on some blocks, no Read access is possible on any other block of the same Flash Partition. The Read-While-Modify is supported only among different Flash partitions.

During a Flash Modify operation any attempt to read any Flash location in the same Flash partition outputs invalid data and MCR.RWE is automatically set.

If a reset occurs during a Modify operation, the operation is immediately terminated and the module is reset to Read mode. The data integrity of the Flash section where the Modify operation was terminated is not guaranteed: the interrupted Flash Modify operation must be repeated.

In general each Modify operation is started through a sequence of 3 steps:

1. The first instruction is used to select the desired operation by setting its corresponding selection bit in MCR.PGM or MCR.ERS or UT0.MRE.
2. The second step is the definition of the operands: the address and the data for Programming, or the blocks for Array Integrity Check or Margin Read.
3. The third instruction is used to start the Modify operation by setting MCR.EHV or UT0.AIE.

Once selected, but not yet initiated, one operation can be canceled by resetting the operation selection bit.

A summary of the available Flash Modify operations are shown in *Table 555*.

Table 555. Flash Modify operations

Operation	Select bit	Operands	Start bit
Doubleword Program	MCR.PGM	Address and Data by Interlock Writes	MCR.EHV
Block Erase	MCR.ERS	SEL0, SEL1, SEL2 and SEL3	MCR.EHV
Array Integrity Check	None	SEL0, SEL1, SEL2 and SEL3	UT0.AIE
Margin Read	UT0.MRE	UT0.MRV + SEL0, SEL1, SEL2 and SEL3	UT0.AIE

Once MCR.EHV (or UT0.AIE) is set, all the operands can no longer be modified until MCR.DONE (or UT0.AID) is high.

In general each Modify operation is completed through a sequence of 4 steps:

1. Wait for operation completion: wait for MCR.DONE (or UT0.AID) to go high.
2. Check operation result: check bit MCR.PEG (or compare UM0–UM9 with expected value).
3. Switch-Off FPEC by resetting MCR.EHV (or UT0.AIE).
4. Deselect current operation by clearing MCR.PGM/ERS (or UT0.MRE).

Note: Do not initiate a Modify operation on a Flash Memory module while another Modify operation is in progress on a separate module.

In the following sections, all the possible Modify operations are described with accompanying examples of the sequences needed to activate them.

36.4.5.1 Program

A Flash Program sequence operates on any doubleword within the Flash core. Up to two words within the doubleword may be altered in a single doubleword program operation. A single program operation can also alter one page (4 doublewords, 32 bytes), or 4 pages max (128 bytes in total). It is possible to program only certain doublewords in the page or the quad-page, leaving the others with their original content. Whenever the array is programmed, the ECC bits are also programmed.

ECC is handled on a 64-bit boundary in Data Flash and 128b boundary in Code Flash. Whenever you program, ECC bits are also programmed. Thus, if only one word in any given ECC segment is programmed, the adjoining word/s (in that segment) should not be programmed later on, since ECC calculation has already completed for that segment. Attempts to program the adjoining word will probably result in an operation failure. All programming operations should be from 64 bits to 1024 bits, should be 64-bit aligned for Data Flash and 128-bit aligned for Code Flash. The programming operation should completely fill selected ECC segments.

Due to the fact that Flash functions in a System with an end2end ECC scheme, ECC parity bit are also input during an Interlock Write. After setting MCR.EHV, the FPEC checks the integrity of the data received in terms of ECC. If any doubleword in the doubleword program, the page program or the quad-page program contains an inconsistency between data and parity, the whole operation is rejected and a MCR.PEG=0 is set. The doublewords without data and with parity inconsistency are thus not programmed.

Programming changes the value stored in an array bit from logic ‘1’ to logic ‘0’ only. Programming cannot change a stored logic ‘0’ to a logic ‘1’. If a logic ‘0’ is attempted to be over programmed by a logic ‘1’, the resulting operation fails (MCR.PEG=0), and the 0s that are interlocked are merged (ORed) with 0s that are already present in the 64-bit ECC segment. Extreme care has to be taken when doing such an operation due to the high risk of producing ECC errors.

Addresses in locked blocks cannot be programmed. Register locked blocks cannot be programmed. Hardware locking is also available which only affects the program operation. Hardware locking is enabled by sideband signals, and if enabled, programs are prevented from accessing hardware locked blocks in the same way as program software locking.

The user may program the values in any or all of eight the words in a page with a single program sequence. Page-bound words have addresses which differ only in address bits [4:2]. Up to four pages can be programmed at once on a quad-page boundary, which differ only in address bits [6:5]. Only certain doublewords may be programmed within the page or the quad-page, without altering the content of the ones unselected via interlock.

The Program operation consists of the following sequence of events:

1. Change the value of MCR.PGM from ‘0’ to ‘1’.
2. Ensure the block that contains the address to be programmed is unlocked. Write the first address to be programmed with the program data. The Flash Memory module latches address bits (23:7) at this time, as well as written data. This Write is referred to as a Program Data Interlock Write. An Interlock Write may be as large as 64 bits, and as small as 32 bits (depending on the CPU bus).
3. If more than 1 word is to be programmed, write the additional address in the doubleword with data to be programmed. This is referred to as a Program Data Write.

The Flash Memory modules ignore address bits (23:7) for program data writes. The eventual unwritten data word defaults to 0xFFFFFFFF.

4. Write a logic ‘1’ to the MCR.EHV to start the internal program sequence or terminate via step 9.
5. Wait until the MCR.DONE goes high.
6. Confirm MCR.PEG=1.
7. Write a logic ‘0’ to the MCR.EHV.
8. If more addresses are to be programmed, return to step 2.
9. Write a logic ‘0’ to the MCR.PGM to terminate the program operation.

Programs may be initiated with the 0–1 transition of MCR.PGM or by clearing MCR.EHV at the end of a previous program. The first Write after a program is initiated determines the page address to be programmed. This first Write is referred to as an Interlock Write. The Interlock Write determines if the UTEST or normal array space will be programmed via MCR.PEAS.

In the case of an erase-suspended program, the values in MCR.PEAS may be modified via the Program Interlock Write, enabling erase-suspended programs to UTEST Nonvolatile Memory space and revert back to their original state (related to erase-suspended operation) once the erase-suspended program is completed.

An Interlock Write must be performed before setting MCR.EHV. An Interlock Write performed after setting MCR.EHV is forbidden and data and address passed through interlock is lost.The user may terminate a program sequence by clearing MCR.PGM prior to setting MCR.EHV.

After the Interlock Write, additional writes affect the data to be programmed at the word location determined by address bits [4:2], as well as the page location within a 1024 bit segment (determined by address bits [6:5]). Unwritten locations default to a data value of 0xFFFF_FFFF. If multiple writes are performed on the same location, the data for the last Write is used in programming.

While MCR.DONE is low and MCR.EHV is high, the user may clear EHV, resulting in a Program Abort.

A Program Abort forces the module to step 8 of the program sequence.

An aborted program results in MCR.PEG being set low, indicating a failed operation. MCR.DONE must be checked to know when the aborting command has completed.

The data space being operated on before the Abort contains indeterminate data. This may be recovered by repeating the same program instruction or executing an Erase of the affected blocks.

The user may not abort a program sequence while in Program Suspend.

Figure 425. Doubleword program of data 0x55AA_55AA at address 0x00_AAA8 and data 0xAA55_AA55 at address 0x00_AAAC

```
MCR = 0x0000_0010;           /* Set PGM in MCR: Select Operation */
(0x00_AAA8) = 0x55AA_55AA;   /* Latch Address and 32 LSB data */
(0x00_AAAC) = 0xAA55_AA55;   /* Latch 32 MSB data */
MCR = 0x0000_0011;           /* Set EHV in MCR: Operation Start */
do                           /* Loop to wait for DONE=1 */
{ tmp = MCR;                 /* Read MCR */
} while ( !(tmp & 0x0000_0400) );
status = MCR & 0x0000_0200;  /* Check PEG flag */
MCR = 0x0000_0010;           /* Reset EHV in MCR: Operation End */
MCR = 0x0000_0000;           /* Reset PGM: Deselect Operation */
```

36.4.5.1.1 Program Suspend/Resume

The program sequence may be suspended to allow Read access to the Flash array. It is not possible to program or to erase during a Program Suspend. Read-While-Write operations may also be used to read the array during a program sequence providing the Read is to a different partition.

During Program Suspend, all reads to the doubleword targeted for program return indeterminate data.

A Program Suspend can be initiated by changing the value of MCR.PSUS from ‘0’ to ‘1’. MCR.PSUS can be set to ‘1’ at any time when MCR.PGM and MCR.EHV are high and MCR.ERS is low. 0–1 transition of MCR.PSUS causes the module to start the sequence which places it in Program Suspend.

It is possible to suspend a program performed during an Erase Suspend. The user must wait until MCR.DONE=1 before the module is suspended and further actions are attempted. MCR.DONE takes no more time than t_{PSUS} to go high after MCR.PSUS is set to ‘1’.

Once suspended, the array may be read. Flash memory reads while MCR.PSUS=1 from the doubleword being programmed return indeterminate data.

Figure 426. Doubleword Program Suspend

```
MCR = 0x0000_0019; /* Set PSUS in MCR: Program Suspend */
do                 /* Loop to wait for DONE=1 */
{ tmp = MCR;       /* Read MCR */
} while ( !(tmp & 0x0000_0400) );
```

Note that there is no need to clear MCR.EHV and MCR.PGM in order to perform reads during program suspend.

The Program sequence is resumed by writing a logic ‘0’ to MCR.PSUS.

MCR.EHV must be set to ‘1’ before MCR.PSUS can be cleared to resume the operation.

The module continues the program sequence from one of a set of predefined points. This may extend the time required for the program operation.

Figure 427. Doubleword Program Resume

```
MCR = 0x0000_0011;/* Reset PSUS in MCR: Program Resume */
```

Repeated suspends at a high frequency may result in the operation timing out, and the embedded Flash memory responds by completing the operation with a fail code (MCR.PEG=0). The minimum time between Program Suspends to ensure this does not occur is t_{PSRT}.

36.4.5.1.2 Over-programming protection (OPP) enable

Over Programming Protection can be enabled on a block-by-block basis. In an OPP enabled block of code Flash, any quad-word which has already been programmed cannot be programmed again. The OPP enable does not affect the Erase operation. It is possible to independently set OPP and (hardware) erase protection in order to avoid any kind of overwrite. Using these protection mechanisms in conjunction with the Test mode disable feature gives even greater overwrite protection. Attempts to over-program result in MCR.PEG being cleared.

OPP can be enabled for 16 KB, 32 KB, 64 KB and 256 KB blocks.

OPP is enabled by sideband signals and, if enabled, the program operation is modified to check for programmed bits prior to undertaking a high voltage program event.

36.4.5.1.3 Successful program address

To enable the System to create logic to authenticate operations with a program (like in a diary operation), the Flash Memory module provides the last successful address programmed as a sideband signal. This value is held until the next successful program. A successful program is defined as a program operation of data that is not all 1s, to an unlocked block and the operation results in MCR.PEG returning a ‘1’. An all 1’s value is the default (and invalid) address after reset.

In case of page programming, the last successful address returned is the beginning of the page itself regardless of whether that specific address has not been passed through interlock. In case of quad-page programming, the last successful address returned is the beginning of the quad-page itself regardless of whether that specific address has not been passed through interlock.

36.4.5.2 Erase

Erase changes the value stored in all bits of the selected block(s) to logic ‘1’. An Erase sequence operates on any combination of blocks in the low, mid, high or 256K address space. The Test block cannot be erased.

The Erase sequence is fully automated within the Flash. The user only needs to select the blocks to be erased and initiate the Erase sequence.

Register locked blocks cannot be erased. Hardware locking, which only affects the Erase operation is also available. Hardware locking is enabled by sideband signals and, if enabled, erases are prohibited on hardware locked blocks in the same way as erase software locking. If multiple blocks are selected for erase during an Erase sequence, no specific operation order can be assumed.

The Erase operation consists of the following sequence of events:

1. Change the value in the MCR.ERS bit from ‘0’ to ‘1’.
2. Select the block(s) to be erased by writing 1’s to the appropriate register(s) in SEL0, SEL1, SEL2 and SEL3 registers. Note that Lock and Select are independent. If a block is selected and locked, no erase occurs.
3. Write to any address in Flash. This is referred to as an Erase Interlock Write.
4. Write a logic ‘1’ to MCR.EHV to start the internal Erase sequence or skip to step 9 to terminate.
5. Wait until MCR.DONE goes high.
6. Confirm MCR.PEG=1.
7. Write a logic ‘0’ to MCR.EHV.
8. If more blocks are to be erased, return to step 2.
9. Write a logic ‘0’ to the MCR.ERS bit to terminate the Erase operation.

After setting MCR.ERS, one Write (referred to as an Interlock Write) must be performed before MCR.EHV can be set to ‘1’.

Data words written during Erase sequence Interlock Writes are ignored. As Flash functions in an System with an end2end ECC scheme, ECC parity bits are also input during an Interlock Write. After setting MCR.EHV, the FPEC checks the integrity of the data received in terms of ECC even if the value of the data is not meaningful for the Erase operation. If an inconsistency between data and parity is found, the whole operation is rejected and MCR.PEG=0 is set.

The user may terminate the Erase sequence by clearing ERS before setting EHV.

An Erase operation may be aborted by clearing MCR.EHV assuming MCR.DONE is low, MCR.EHV is high and MCR.ESUS is low. An Erase Abort forces the module to step 8 of the Erase sequence. An aborted Erase results in MCR.PEG being set low, indicating a failed operation. MCR.DONE must be checked to know when the aborting command has completed.

The block(s) being operated on before the Abort contain indeterminate data. This may be recovered by executing an Erase on the affected blocks. The user may not abort an Erase sequence while in Erase-Suspend.

Figure 428. Erase of blocks B0F1 and B0F2

```
MCR = 0x0000_0004;           /* Set ERS in MCR: Select Operation */
SEL0 = 0x0006_0000;          /* Set LSL2-1 in SEL0: Select Blocks */
(0x00_0000) = 0xFFFF_FFFF;   /* Latch a Flash Address */
MCR = 0x0000_0005;           /* Set EHV in MCR: Operation Start */
do                           /* Loop to wait for DONE=1 */
{ tmp = MCR;                 /* Read MCR */
} while ( !(tmp & 0x0000_0400) );
status = MCR & 0x0000_0200;  /* Check PEG flag */
MCR = 0x0000_0004;           /* Reset EHV in MCR: Operation End */
MCR = 0x0000_0000;           /* Reset ERS: Deselect Operation */
```

36.4.5.2.1 Erase Suspend/Resume

The Erase sequence may be suspended to allow Read access to the Flash array. It is possible to program another block in any Flash Memory module during Erase-Suspend.

Programming a location subject to suspended Erase results in the program not being executed and PEG being set to 0.

It is not possible to erase any block during an Erase-Suspend.

During Erase-Suspend, all reads to blocks targeted for Erase return indeterminate data.

An Erase-Suspend can be initiated by changing the value of MCR.ESUS from ‘0’ to ‘1’. MCR.ESUS can be set to 1 at any time when MCR.ERS and MCR.EHV are high and MCR.PGM is low. A 0–1 transition of MCR.ESUS causes the module to start the sequence which places it in Erase-Suspend. The User must wait until MCR.DONE=1 before the module is suspended and further actions are attempted.

MCR.DONE takes no longer than t_{ESUS} to go high after MCR.ESUS is set to ‘1’.

Once suspended, it is not possible to alter the content of SEL0, SEL1, SEL2 and SEL3 registers. Once suspended, the array may be read. Flash memory reads while MCR.ESUS=1 from the block(s) being erased return indeterminate data.

Figure 429. Block Erase Suspend

```
MCR = 0x0000_0007; /* Set ESUS in MCR: Erase Suspend */
do                 /* Loop to wait for DONE=1 */
{ tmp = MCR;       /* Read MCR */
} while ( !(tmp & 0x0000_0400) );
```

Note that there is no need to clear MCR.EHV and MCR.ERS in order to perform reads during Erase-Suspend.

The Erase sequence is resumed by writing a logic ‘0’ to MCR.ESUS.

MCR.EHV must be set to ‘1’ before MCR.ESUS can be cleared to resume the operation. The module continues the Erase sequence from one of a set of predefined points and this may extend the time required for the Erase operation.

Figure 430. Block Erase Resume

```
MCR= 0x0000_0005;/* Reset ESUS in MCR: Erase Resume */
```

Repeated suspends at a high frequency may result in the operation timing out and the embedded Flash memory responds by completing the operation with a fail code (MCR.PEG=0). The minimum time between Erase suspends to ensure this does not occur is t_{ESRT}.

36.4.5.3 Factory Mode

The Factory Mode feature can be used to improve Program and Erse Times and it is managed through a diary location mechanism. If location UTEST at offset +0x0020 is found virgin at the moment of the reset, MCR.FERS can be set, after rising MCR.ERS and before MCR.EHV. After setting MCR.EHV the FPEC recognizes the value of FERS and allows a fast Program and Erase Operation. Under those conditions a factory Mode can start and no Read-While-Write is allowed (all the flh_busy sideband signals are set high). If the diary location has been programmed by the user (having changed from being virgin at reset), the Factory Mode gets permanently disabled.

36.4.6 Alternate program and erase interface

A second Modify interface is provided on the Flash for program and erase operations. The intent is that a dedicated master can have private access to blocks through this interface.

The alternate interface includes an alternate MCR register and alternate lock registers. Any block in low, mid, or high address space may be accessible through the alternate interface. The UTest NVM Block is also accessible for program through the alternate interface. Blocks in 256K Address Space are not accessible through this interface.

The alternate interface supports programming of data sizes from one doubleword (64 bits) to four doublewords within a single page (256 bits). Within a page, up to eight words may be altered in a single program operation. It is recommended that programming operations through the alternate interface be from 64 bits to 256 bits, and be 64-bit aligned. Programming has the same constraints as for the Main interface concerning ECC boundaries: 64b for Data Flash and 128b for Code Flash.

The alternate interface supports erasing a single block at a time with each erase operation.

As with the main interface, erase suspend, program suspend, and erase-suspended programs are supported.

Program and Erase times for the alternate interface are the same as the main interface when programs and erases are done in isolation. If main interface and alternate interface are being utilized simultaneously, bandwidth sharing is utilized.

Note: It is possible for the UTest NVM block to exist in both the main program interface and alternate program interface. In the event of a conflict the first interface to do the program to an address will get priority, and all other attempts after this will result in an OTP over-program failure (MCR[PEG] or MCRA[PEGa] being set to 0).

36.4.6.1 Alternate program interface

The programming procedure follows exactly the same flow as the main interface, except that only page programming is allowed.

The alternate interface program is done at lower priority compared to the main interface. Based on the size of programming allowed, the main interface has a 4:1 ratio advantage over the alternate interface. Program operations are allowed to finish on the active interface prior to allowing the inactive interface to execute its operation. Suspends done on the active interface enable the inactive interface to begin its operation.

For alternate program while erase, there could be a latency of up to 5 ms in the program operation.

For more information on interaction between the alternate program interface and the main interface, see *Section 36.4.6.3: Alternate interface performance*.

If the alternate interface is the only interface active, then normal program times may be expected.

36.4.6.2 Alternate erase interface

For erases done through the alternate interface, the single block to be erased is selected based on the address that is received during the erase interlock write. Thus the Select registers are not valid for the alternate interface (step 2 of the erase flow in *Section 36.4.5.2: Erase*), and the interlock write address is used (step 3 of the erase flow in *Section 36.4.5.2: Erase*). All other features of the main interface apply to the alternate erase interface. The

erase procedure is exactly the same as for the main interface. See *Section 36.4.5.2: Erase* for more information on erase.

The alternate interface erase is done at lower priority compared to the main interface. The time-slice ratio between the two interfaces is 10:1, with 50 ms of time given to the main erase for every 5 ms of alternate interface. Suspends done on the active interface enable the inactive interface to begin its operation.

For alternate erase while program, there can be a latency of up to 5 ms in the main program time. Once the alternate erase is interrupted, it will remain interrupted for main programs for a fixed time of 50 ms, at which time the alternate erase will restart. It should be noted that multiple interruptions of the alternate erase will significantly increase the total erase time.

For alternate erase while erase, the main erase has priority and receives 50 ms of erase for every 5 ms of alternate erase. This may result in a significant increase in the erase time for the alternate interface, and a minor increase in erase time for the main interface.

For more information on interaction between the alternate erase interface and the main interface, see *Section 36.4.6.3: Alternate interface performance*.

If the alternate interface is the only interface active, then normal erase times may be expected.

36.4.6.3 Alternate interface performance

Table 556 highlights the interactions between the alternate interface and the main interface for program, erase, suspend, and idle conditions.

Table 556. Alternate Program and Erase Characteristics

Alt PGM/ERS interface request	Main PGM/ERS interface request	Alt interface result on memory array	Main interface result on memory array
Idle	Idle	Idle	Idle
Idle/SUSP	PGM/ERS	Idle/SUSP	PGM/ERS
PGM/ERS	Idle/SUSP	PGM/ERS	Idle/SUSP
PGM	PGM	PGM	Priority PGM (4:1 ratio)
PGM	ERS	PGM with 5ms latency	ERS (possible minimal increase to total ERS time)
ERS	PGM	ERS (significant increase in total ERS time expected)	Priority PGM (possible latency of 5 ms) Once PGM is granted, 50 ms time slice available for more programs
ERS	ERS	ERS (significant increase in total ERS time expected)	Priority ERS (10:1 ratio) (possible minimal increase to total ERS time) 50 ms Main ERS for every 5 ms alternate ERS

36.4.7 User Test mode

Customers can put the Flash Memory module in User Test mode to perform specific tests for the integrity of the Flash array.

Three kinds of test can be performed:

- Array Integrity Self Check
- Margin Read
- Vth Distribution

User Test mode is an exclusive operation—it cannot be run in conjunction with any other Flash mode (Read, Write, Low-Power and Power-Down), and Read-While-Write functionality is inapplicable. Read accesses attempted by the user during User Test mode generates a Read-While-Write Error (RWE of MCR set). Vth Distribution mode is conditioned by SoC Life Status (mode allowed only as Failure analysis)

It is not permitted to perform User Test operations on the Test blocks (including the UTEST section).

36.4.7.1 Array Integrity Self Check

Array integrity is checked using a predefined address sequence (proprietary), and this operation is executed on selected (SEL0, SEL1, SEL2 and SEL3) blocks. Blocks marked by TMDBS are automatically excluded from MISR signature computation. Any random or non-random code is valid. Once the operation is completed, the results of the reads can be checked by reading the MISR value (stored in UM0–UM9), to determine if an incorrect Read, or ECC detection was noted. Array integrity requires that the Read Wait States and Address Pipelined control registers in the BIU be set to match the frequency being used.

The internal MISR calculator is a 64 + 8 + 1-bit register.

The 256-bit data, the respective ECC parity data, and the double ECC (ERR) errors of the four doublewords are therefore captured by the MISR through 4 different Read accesses at the same location.

The whole check is done through 4 complete scans of the memory address space:

1. The first pass scans only bits 63-0 + 8 ecc + ERR of each doubleword.
2. The second pass scans only bits 128-64 + 8 ecc + ERR of each doubleword.
3. The third pass scans only bits 191-129 + 8 ecc + ERR of each doubleword.
4. The fourth pass scans only bits 255-192 + 8 ecc + ERR of each doubleword.

The 256-bit data and the respective ECC parity data are sampled after any single-bit ECC correction and the double error flag is set after any ECC detection. Single-bit correction is always active and logging may be enabled (UT0.SBCE), resulting in the MCR.SBC flag and related address to be captured in ADR register, but this does not change the final signature in the UM0–UM9.

Only data from existing locations are captured by the MISR. The MISR can be seeded to any value by writing the UM0–UM9 registers.

The Array Integrity Self Check consists of the following sequence of events:

1. Set UTE in UT0 by writing the respective password in UT0.
2. Select the block(s) to be checked by writing 1’s to the appropriate field(s) in SEL0, SEL1, SEL2 and SEL3 registers. Blocks selected for Array Integrity Check do not need

to be unlocked. It is not possible to perform Array Integrity operations on the UTEST Nonvolatile Memory block.

3. If desired, UT0.AIS can be set for sequential addressing only.
4. Seed the MISR UM0–UM9 with desired values.
5. If breakpoints are desired, set UT0.AIBPE to ‘1’, and ensure that MCR.EER and MCR.SBC are cleared. If breaking on single-bit correction is required, ensure that UT0.SBCE is set.
6. Write a logic ‘1’ to UT0.AIE to start the Array Integrity Check. Array integrity operations may be aborted prior to UT0.AID going high. This may be done by clearing UT0.AIE. It should be noted that in the event of an aborted Array Integrity check, the MISR registers contain a signature for the portion of the operation that was completed prior to the Abort, and is not definitive. Prior to performing further Array Integrity operations, the UM0–UM9 registers may require initialization to the desired seed value by performing register writes. Array Integrity operations may be suspended while UT0.AID is low. UT0.AISUS may be set to request an Array Integrity Suspend. Once UT0.AID has been set high, UT0.AISUS may be cleared to resume the Array Integrity sequence.
7. Wait until UT0.AID goes high.
8. Check that UT0.NAIBP is set to ‘1’ if breakpoints were previously enabled so that the MCR.EER, MCR.SBC and ADR registers may be checked to determine the cause and address of the break. Prior to resuming the operation, it necessary to clear MCR.SBC or MCR.EER in order to preserve coherency of MCR.SBC, MCR.EER and ADR updates with respect to any subsequent breakpoints. Operation may then be resumed by clearing UT0.NAIBP. Continue waiting until the UT0.AID bit goes high. If breakpoints were not enabled, or if UT0.NAIBP is low when UT0.AID goes high, then the operation is complete.
9. Compare UM0–UM9 content with the expected result.
10. Write a logic ‘0’ to the UT0.AIE bit.

Use sequential addressing for normal integrity checks of the Flash memory. If a more detailed check of the Read path is required (in diagnostic mode), leave UT0.AIS at ‘0’ and use the proprietary address sequence that checks the Read path more completely, however this sequence takes more time.

Caution: Do not modify the content of Block Select (SEL0, SEL1, SEL2 and SEL3) and Lock (LOCK0, LOCK1, LOCK2 and LOCK3) registers during execution of the Array Integrity Check operation or the MISR value may vary unpredictably.

User mode array reads requested during the Array Integrity test are ignored to ensure that the Array Integrity operation is not corrupted. The memory array does not respond to array Read requests during this time. User mode array reads may be executed if suspended or at a breakpoint.

While UT0.AID is low and UT0.AIE is high, the user may clear AIE, resulting in an Array Integrity Check Abort. UT0.AID must be checked to know when the aborting command has completed.

Array Integrity Check can be suspended by setting UT0.AISUS while Array Integrity Check is running (UT0.AID=0). Once suspended (UT0.AID=1) Array Integrity Check cannot be aborted and clearing UT0.AISUS starts the Resume.

Figure 431. Array Integrity Check of blocks B0F1 and B0F2

```
UM0/9 = 0x0000_0000; /* Reset UM0/9 content */
UT0 = 0xF9F9_9999;   /* Set UTE in UT0: Enable User Test */
SEL0 = 0x0006_0000;  /* Set LSL2-1 in SEL0: Select Blocks */
SEL2 = 0x0000_0006;  /* Set A256KSL2-1 in SEL2: Select Blocks */
UT0 = 0x8000_0002;   /* Set AIE in UT0: Operation Start */
do                   /* Loop to wait for AID=1 */
{ tmp = UT0;         /* Read UT0 */
} while ( !(tmp & 0x0000_0001) );
data0/9 = UM0/9;     /* Read UM0/9 content*/
UT0 = 0x0000_0000;   /* Reset UTE, AIE: Operation End */
```

36.4.7.2 Margin Read

User Margin Read may be achieved using the Array Integrity interface and has all the associated features of the Array Integrity interface (MISR calculation, suspend capability and Breakpoints).

Margin Read procedure (either Margin 0 or Margin 1) can be run on selected blocks in order to unbalance the Sense Amplifiers with respect to standard Read conditions, so that all the Read accesses reduce the margin vs ‘0’ (UT0.MRV=0) or vs ‘1’ (UT0.MRV=1).

User Margin Read is a self timed event and is independent of system clocks or wait states selected. Margin Read can be run on selected (SEL0, SEL1, SEL2 and SEL3) blocks, generating checksum calculations on MISR and ECC flagging. Blocks marked by TMDBS are automatically excluded from MISR signature computation. Once the operations are completed, the results of the Margin Reads can be checked, comparing checksum values in UM0–UM9 and reading MCR.EER and MCR.SBC to determine if zero, one or two bits are being detected by the Margin Read.

The MISR can be seeded to any value by writing the UM0–UM9 registers.

As with Array Integrity Check, the internal MISR calculator is a 64 + 8 + 1-bit register. The 256-bit data, the corresponding ECC parity data and the double ECC (ERR) errors of the four doublewords are therefore captured by the MISR through 4 different Read accesses at the same location. The whole check is accomplished through 4 complete scans of the memory address space:

1. The first pass scans only bits 63-0 + 8 ecc + ERR of each doubleword.
2. The second pass scans only bits 128-64 + 8 ecc + ERR of each doubleword.
3. The third pass scans only bits 191-129 + 8 ecc + ERR of each doubleword.
4. The fourth pass scans only bits 255-192 + 8 ecc + ERR of each doubleword.

The 256-bit data and the respective ECC parity data are sampled after any single-bit ECC correction, and the double error flags are set after any ECC detection. Single-bit logging is always enabled regardless of the value of UT0.SBCE, resulting in the MCR.SBC flag and related address to be captured in ADR register, but this does not alter the final signature in the UM0–UM9.

In any case, the charge losses detected through the Margin Read cannot be considered device failures and no Failure Analysis is initiated on them.

The Margin Read Setup operation consists of the following sequence of events:

1. Set UTE in UT0 by writing the respective password in UT0.
2. Select the block(s) to be checked by writing 1's to the appropriate register(s) in SEL0, SEL1, SEL2 and SEL3 registers. Blocks selected for Margin Read do not need to be unlocked. It is not possible to do Margin Read operations on the UTEST Nonvolatile Memory block.
3. Seed the MISR UM0–UM9 with desired values.
4. Ensure that MCR.EER and MCR.SBC are cleared.
5. Set UT0.SBCE to '1' to detect single bits during Margin Read.
6. Change the value of UT0.MRE from '0' to '1'.
7. Select the Margin level: UT0.MRV=0 for 0's margin, UT0.MRV=1 for 1's margin.
8. Write a logic '1' to UT0.AIE to start the Margin Read.
9. Wait until UT0.AID goes high.
10. Check that UT0.NAIBP is set to '1' if breakpoints were previously enabled so that MCR.EER, MCR.SBC and ADR.ADDR may be checked to determine the cause and address of the break. Prior to resuming operation, clear MCR.SBC or MCR.EER. Operation may then be resumed by clearing UT0.NAIBP. Continue to wait until UT0.AID goes high. If breakpoints were not enabled, or if UT0.NAIBP is low when UT0.AID goes high, then the operation is complete.
11. Compare UM0–UM9 content with the expected results.
12. Check MCR.EER and MCR.SBC.
13. Write a logic '0' to UT0.AIE, UT0.MRE and UT0.MRV.
14. If more blocks are to be checked, return to step 2.

The linear address sequence is used regardless of the value of UT0.AIS.

Caution: Do not modify the content of Block Select (SEL0, SEL1, SEL2 and SEL3) and Lock (LOCK0, LOCK1, LOCK2 and LOCK3) registers during execution of the Margin Read operation, otherwise the MISR value may vary unpredictably.

User mode array reads requested during the Margin Read are ignored to ensure that the Margin Read operation is not corrupted. The memory array does not respond to array Read requests during this time. User mode array reads may be executed if suspended or at a breakpoint.

While UT0.AID is low and UT0.AIE is high, the user may abort Margin Read by clearing AIE. UT0.AID must be checked to know when the aborting command has completed. Margin Read can be suspended by setting UT0.AISUS while Margin Read is running (UT0.AID=0). Once suspended (UT0.AID=1), Margin Read cannot be aborted and clearing UT0.AISUS starts the Resume.

Figure 432. Margin Read Check versus 1's

```
UM0/9 = 0x0000_0000; /* Reset UM0/9 content */
UT0 = 0xF9F9_9999;   /* Set UTE in UT0: Enable User Test */
SEL0 = 0x0006_0000;  /* Set LSL2-1 in SEL0: Select Blocks */
UT0 = 0x8000_0020;   /* Set MRE in UT0: Select Operation */
UT0 = 0x8000_0030;   /* Set MRV: Select Margin versus 1's */
UT0 = 0x8000_0032;   /* Set AIE in UT0: Operation Start */
do                   /* Loop to wait for AID=1 */
{ tmp = UT0;         /* Read UT0 */
} while ( !(tmp & 0x0000_0001) );
data0/9 = UM0/9;     /* Read UM0/9 content*/
UT0 = 0x8000_0030;   /* Reset AIE in UT0: Operation End */
UT0 = 0x0000_0000;   /* Reset UTE, MRE, MRV, AIS in UT0:
                        Deselect Operation */
```

36.4.7.3 Vth Distribution

Vth Distribution functionality can be used in case of Failure Analysis for quick assessment of cells status in terms of Vth. The functionality has bit register UTO.VTD as initiator. Writing of this bit is enabled by the Life Cycle state of the device. Life Cycles has to be in Failure Analysis (FA) condition to allow Vth Distribution mode.

Vth Distribution functionality works on selected blocks on the base of multi internal runs. Each run corresponds to an internal voltage step, where cells read as '1' (Vth lower than internal voltage level) are counted: the completion of each run provides on UMISR0 the count of these cells. Clearing UTO.NAIBP starts next voltage step run, till completion of the intended voltage range. Number of internal voltage step is fixed. Aim of the test is to sweep the range from the erased cells with the highest Vth to the programmed cells with the lowest Vth, therefore to provide an assessment of the effective distribution of the cells in the selected blocks.
Once all the cell counts, one per run, have been collected, distribution can be obtained as difference between counts collected through subsequent steps.
In every run, all the cell, including the ECC parity ones, are counted for the block selected.
Vth Distribution results are expected to be collected at room temperature (25C).

Vth Distribution Setup operation consists of the following sequence of events:

1. Set UTE in UT0 by writing the respective password in UT0.
2. Select the block(s) to be checked by writing 1's to the appropriate register(s) in SEL0, SEL1, SEL2 and SEL3 registers.
3. Unlock blocks Blocks o be checked by writing 0's to the appropriate register(s) in LOCK0, LOCK1, LOCK2 and LOCK3 registers. Blocks selected for Vth Distribution need to be unlocked. It is not possible to do Vth Distribution operations on the UTEST

Nonvolatile Memory block, neither on blocks protected through TMD SEAL Block Select.

4. Set UT0.VTD to ‘1’ to select Vth Distribution mode.
5. Write a logic ‘1’ to UT0.AIE to start the first internal run.
6. Wait until UT0.AID goes high.
7. Check that UT0.NAIBP is set to ‘1’. If NAIBP is at ‘1’ it means current internal run has been completed and device is ready to increase voltage step. If NAIBP is at ‘0’ the overall sweep has been completed.
8. Collect UM0 content for the current voltage step (run).
9. Clear UT0.NAIBP to increase voltage step and return to 6)

Caution: Voltage levels used during Vth distribution sweep may alter the intended reliability of the Cells as data retention. For this reason Vth distribution can be used no more than 10 times.

36.4.8 Protection strategy

Two kinds of protection are available: Modify Protection to avoid unwanted program/erase in Flash blocks and Test Mode Disable to avoid piracy.

36.4.8.1 Modify Protection

The Flash Modify Protection information is stored in nonvolatile Flash cells located in the UTEST region. This information is read once during the Flash Initialization phase following exit from reset and is stored in volatile registers that act as actuators at SoC level. The information is passed to the Flash Memory module through erase_lock and program_lock sidebands, and allows independent protection of each block of Low, Mid, High and 256K Address Space Block.

There are also Address Space Block Locking registers provided to independently lock/unlock each block of Low, Mid, High and 256K Address Space Block against program and erase. Locking is done through the LOCK0, LOCK1, LOCK2 and LOCK3 registers. These registers do not have a nonvolatile image stored in the UTEST area of TestFlash, so the locking information is kept on reset: volatile content is all 1’s, meaning all blocks are locked.

All the volatile registers can be written to ‘0’ or ‘1’ at any time, therefore the user application can lock and unlock blocks when desired. Note, however, that overall protection is achieved by the combination of sidebands with Low, Mid, High and 256K Address Space Block Locking registers in such a way that a block can be programmed/erased only if both (sidebands and Locking registers) indicate an unlocked state. Sidebands independently control program protection, erase protection and over-programming protection (OPP) on a block-by-block basis.

36.4.8.2 Test Mode Disable

In the TestFlash area a mechanism is also available to disable entry into Test mode. Extreme care must be taken when using this feature, as blocks that are selected for protection in this way cannot be analyzed for possible failures by manufacture failure analysts.

Protection of this sort prevents all high voltage operations to the Flash executed by the internal FPEC as well as reads from FPEC, including Array Integrity Check or Margin Read,

when using Test mode interfaces. Protection through other interfaces is managed through normal User mode protection mechanisms, that are System specific.

To disable manufacturer entry into Test mode, first program the Test Mode Disable Seal location to 0x5A4B_3C2D and once the next reset is asserted, Test mode is disabled.

It is possible to create a password to enable manufacturer entry into Test mode. This can be programmed into the Test Mode Disable Override Passcode. It is safest to do this prior to censoring the part to avoid unintended lockout. The passcode may not be 0x0000_0000, 0xFFFF_FFFF, or 0x5555_5555. These are all invalid passcodes and are not accepted for override. If the customer desires that override never be possible, one of the three invalid passcodes should be put into this location. Passcodes may be entered to authenticate entry (if enabled) by performing a register Write to offset address 0x90.

Only blocks selected in the Test Mode Disable Block Select field are controlled by the Test Mode Disable feature. Thus it is possible for customers to select blocks for this type of protection, and render them ineligible for manufacturer failure analysis. Bits programmed to ‘0’ in the Test Mode Disable Block Select field designate blocks that are controlled by Test Mode Disable feature. The TestFlash block, and thus the UTEST and BAF sections, is always protected once the Test Mode Disable Seal password is written. In order to permit two opportunities to select blocks for Test Mode disable, two regions are available, both in UTEST: one at offset 0x50, and the other at offset 0x60; both are 128-bit sized (only some may be effective, depending on actual sectorization). The bits of these two regions are logically ANDed in order to define which blocks are effectively selected for the Test Mode Disable feature.

The bit Block Select field is organized as follows, and aligned in the way blocks are defined in the LOCKx/SELx registers:

Table 557. Test Mode Disable block select

Block	Block selection bits
Blocks in Mid space	Data[16:31]
Blocks in Low space	Data[2:15]
Blocks in High space	Data[48:63]
Blocks in 256K space	Data[64:127]


37 Flash Memory Programming and Configuration

This chapter provides basic guidance on activities related to configuring and programming the embedded Flash memory in the SPC58xHx microcontroller.

Multiple layers of protection are available to prevent unintended updates to Flash contents and unauthorized reads and writes to Flash contents. The protection mechanisms range from simple write-protect bits for individual Flash blocks to four levels of 256-bit password read/write protection and configuration of Flash memory blocks as One Time Programmable (OTP).

Additionally, the SPC58xHx microcontroller includes a tamper detection feature, debug port enable/disable, and the ability to disable the ability for the device to be put into factory test mode.

Figure 433. Flash memory protection layers



At the lowest layer of protection, all Flash erase operations require the explicit selection of one or more blocks of Flash memory before the operation is performed. When executed, the operation is only performed on the selected block(s).

The next layer is the chip's ability to lock individual Flash blocks against unintended programming and erase operations. This level of protection does not offer any password protection and is intended to provide protection against *accidental* changes to code and data.

The first layer of *secure* protection is the microcontroller's ability to support up to four levels of 256-bit password-secured *write* protection for individual Flash blocks.

Similarly, up to four levels of password-secured *read* protection can be implemented. Unlike the password-secured write protection, which is implemented on a per-block basis, password-secured read protection applies to five pre-defined (at the factory) groups of Flash blocks. The read protection applied to a group applies to each block within the group. In contrast, secure write protection is defined at the individual block level.

Secure password protection can also be implemented for the debug port.

The SPC58xHx microcontroller also includes a tamper detection feature. In its most basic implementation, tamper detection acts as an erase counter. If tamper detection is implemented, a DCF record in the tamper detection *diary* must be written by software before a protected Flash block can be erased. Multiple tamper detection regions can be defined by the customer, with each region containing one or more blocks. A block can be included in more than one tamper detection region if desired.

Another protection feature related to tamper detection is the ability to configure any Flash block as one-time programmable (OTP).

Finally, the microcontroller includes a feature that allows the customer to disable the ability to place the device in factory test mode.

The remainder of the chapter provides details regarding these protection mechanisms and gives a brief overview of security configuration planning.

Note: Most of the topics in this chapter build on information presented in previous topics. To get a clear overview of how the Flash protection features work and relate to each other, please read the chapter in sequence from beginning to end.

Access protection configuration is applied on a per-block basis (except read protection and tamper detection applied to groups of Flash memory blocks), which means that a custom level of access protection can be provided for each Flash memory block. This is accomplished through the use of registers containing bits that are mapped to individual Flash blocks. Understanding the mapping is key to understanding the implementation and use of the SPC58xHx microcontroller's Flash protection features.

Depending on the type of protection to be applied, different sets of registers (or even DCF records) are used, but the mapping scheme is consistent. This mapping scheme is first presented in *Section 37.1: Selection of Flash memory blocks for erase*. It is important to understand the topic before proceeding to other sections.

37.1 Selection of Flash memory blocks for erase

The registers used for selecting Flash blocks for erase operations are the Flash control registers named LOCK0, LOCK1, LOCK2 and LOCK3.

The LOCK0–2 registers are 32-bit registers containing fields associated with specific address spaces: low, mid, high, and 256 KB. Each non-reserved bit in the fields is mapped to a specific Flash block.

For example, *Section 36.3.2.10: Select 0 register (SEL0)* shows the Select 0 (SEL0) register for the Flash module. This register provides a way of selecting blocks in the low and mid address spaces for erase operations.

Table 486: Flash memory partition 0 memory map shows an example of a mapping of SEL0 register's LOWSEL and MIDSEL field bits to individual Flash blocks. In this case, not all bits of the LOWSEL and MIDSEL fields are mapped—only LOWSEL bits 0–11 (register bits 15–4) and MIDSEL bits 0–2 are mapped. Before any mapped block can be erased, it must be

selected by writing a ‘1’ to its corresponding bit in one of the SEL*n* registers. Refer to the device configuration chapter for the complete mapping.

Note: Values written to the SEL registers do not persist through device reset. As indicated by the reset values shown in Figure 391: Select 0 register (SEL0), all bits are reset to ‘0’. As a result, after a device reset all blocks mapped to the register are, by default, not selected for erase.

Example 1 Selecting blocks for erase

Writing the value 0x0005_0000 to the SEL0 register (*Figure 391: Select 0 register (SEL0)*) selects the blocks in *Table 507: SEL0 field descriptions* for erase.

37.2 Non-secure write protection

Non-secure write protection refers to the chip’s ability to lock individual Flash blocks against programming and erase operations. This level of protection is intended to provide protection against *accidental* changes to code and data. Although similar in function, this is *not* associated with the built-in register protection (REG_PROT) feature included with many of the chip’s modules. The non-secure write protection feature detailed here applies only to embedded Flash memory.

Implementing non-secure write protection is almost identical to selecting specific Flash blocks for an erase operation—the only difference is the register used. To provide non-secure write protection for a block, write a ‘1’ to the corresponding mapped bit found in one of the LOCK0–3 Flash control registers.

Note: As indicated by the reset values shown in Section 36.3.2.4: Lock 0 register (LOCK0), after reset all blocks mapped to the register are, by default locked against programming and erase. Values written to the LOCK and SEL registers do not persist through device reset.

The same bit mapping that applies to the SEL0–3 registers also applies to the LOCK0–3 registers.

Example 2 Selecting blocks for write protection

Writing the value 0x0005_0000 (same value used in *Example 1*) to the LOCK0 register (*Section 36.3.2.4: Lock 0 register (LOCK0)*) locks the blocks in *Table 486* (same blocks selected in *Example 1*) so they cannot be programmed or erased, even if selected for erase.

As long as the LOCK0[LOWLOCK] bits are unchanged, the above blocks cannot be modified unless the protection is overridden (discussed in *Section 37.3: Secure write protection*). All other blocks mapped to bits in the LOCK0 *can* be programmed because their corresponding bits have been set to ‘0’.

37.3 Secure write protection

Secure write protection refers to the chip’s ability to implement up to four levels of 256-bit password-secured *write* protection for individual Flash blocks. Use of this feature is optional but the default behavior of the SPC58xHx microcontroller is to apply secure write protection. If there is a need to *not* write-protect specific blocks, that needs to be configured by creating the appropriate DCF records. For details, please refer to *Section 83.5.2.1: JTAG Password Challenge* in the PASS chapter.

Note that the *secure* write protection settings override the non-secure write protection detailed in *Section 37.2: Non-secure write protection*.

Implementing a custom secure write protection scheme requires creating DCF records that define the level of write protection to be applied to each Flash block. The DCF records use a bit mapping scheme identical to the mapping in the Flash module's SEL*n* and LOCK*n* registers. The write protection scheme becomes a permanent part of the device but blocks can be temporarily unlocked. Depending on the specific implementation, temporarily unlocking the write protection requires matching up to four 256-bit passwords.

The easiest way to understand the secure write protection functionality is to examine the role played by the PASS_LOCK0_PG*n*–PASS_LOCK3_PG*n* registers.

The PASS_LOCK0_PG*n*–PASS_LOCK3_PG*n* registers are four identical sets of registers contained in the PASS module—they distinguished by the PG*n* suffix. The PG*n* (Password Group *n*) suffix indicates the password required to unlock that set of registers. Password 0 unlocks PASS_LOCK0_PG0, PASS_LOCK1_PG0, PASS_LOCK2_PG0, and PASS_LOCK3_PG0. Similarly, the registers suffixed with PG1 are unlocked by matching password 1, and so on.


The PASS_LOCK0_PG*n*–PASS_LOCK3_PG*n* register sets have two functions related to secure write protection:

- Reading the registers provides the secure write lock status for each Flash block.
- Changing the value of a mapped bit in a register changes the secure write protect status of the corresponding Flash block.

Each set of registers contains the same mapping of bits to Flash blocks as the Flash module's SEL*n* and LOCK*n* registers. In any of the four PASS_LOCK*x*_PG*n* register sets, if a mapped bit is set to '1', locking a Flash block, that value can only be changed by successfully supplying the password value for that set of registers to gain write access to the register, and setting the bit to '0'. If the same bit is set to '1' in more than one PASS_LOCK*x*_PG*n* register set, each must be unlocked using the corresponding password and the bit must be set to '0' before the Flash block is available for programming or erase.

Figure 434 shows how the registers interact. Note that secure write protection is only affected by the settings in PASS_LOCK0_PG*n*–PASS_LOCK2_PG*n*. The PASS_LOCK3_PG*n* registers have additional security functions, discussed in later topics.

Figure 434. Secure write protection



The next sections discuss implementing secure write protection and overriding secure write protection.

37.3.1 Implementing secure write protection

Implementing secure write protection is a one-time task performed either at the factory or by the customer during chip configuration activities. It normally requires creating a DCF record for each of the PASS_LOCK0_PG*n*–PASS_LOCK2_PG*n* registers[(n)]. The DCF records have a structure that includes the same mapping of bits to Flash memory blocks as the Flash module's SEL*n* and LOCK*n* registers. The values assigned become the permanent register reset values for the PASS_LOCK0_PG*n*–PASS_LOCK2_PG*n* registers.

Refer to *Chapter 9: Device Configuration Format (DCF) Records* for complete details on DCF records. This section summarizes the contents of a DCF record as required to implement secure write protection.

Even though the mapping of bits to Flash memory blocks is identical to the mapping used for selecting Flash blocks for erase of non-secure write locking, there are two significant differences:

1. Configuring Flash blocks for secure write protection is done only during device configuration to customer specifications, either at the factory or by the customer during

n. The default behavior for secure write protection in the case where passwords are created but no secure write protection DCF records are created, is for all blocks to have four levels of password-secured write protection. To vary the protection among all blocks, a DCF record for each password group must be created.

OEM production activities. The selection becomes a permanent part of the device configuration.

2. Configuration of blocks for secure write protection is done by writing *DCF records*, which is why the selection becomes a permanent part of the device.

Caution: Careful planning is required before writing DCF records. They are created in a write-once area of Flash. Multiple instances of any DCF record can be created, but in some cases only the record created first is used and with others only the most-recently written record is used. Be sure to understand the characteristics of a DCF record before creating it.

The DCF records required for implementing a secure write protection scheme are detailed in the PASS section of DCF client list table (*Table 135: DCF client list* in *Chapter 9: Device Configuration Format (DCF) Records*). Table entries provide the CS and Address value combinations that correspond to PASS_LOCK0_PG*n*–PASS_LOCK3_PG*n* registers.

The format of a secure write protection record is summarized here for convenience.

DCF records appear as contiguous double-word (64-bit) entries programmed in a reserved area of OTP UTEST Flash memory. The structure of a DCF Record is shown in *Figure 435*.




Figure 435. DCF record structure

Note: The values in the PASS_LOCKxPGn registers should mirror the settings in the Flash module's LOCK0–3 registers.

Values written to the PASS_LOCKxPGn registers do not persist through device reset. The reset value is determined by DCF record or, if no relevant DCF record has been created, each mapped bit has a reset value of '1', which causes the associated Flash block to be locked against programming or erase.

The PASS_LOCKxPGn bits take effect when the life cycle is matured to "OEM Production" or older.

Example 3 Implementing secure write protection

Implementation of secure write protection is done during initial Flash setup as follows:

1. Four 256-bit passwords (passwords 0–3) must be stored in a protected OTP area of device Flash called UTEST Flash. Each password secures a set of registers in the PASS module (PASS_LOCK0_PG*n*–PASS_LOCK3_PG*n*) that have the same mapping of register bits to Flash blocks as the Flash module's SEL0–3 registers and LOCK0–3 registers.
2. DCF records must be created to define which Flash memory blocks are to be locked and which blocks are not locked.

The records defined in step 2., determine the reset values of the PASS_LOCK0_PG*n*–PASS_LOCK3_PG*n* registers and therefore the write protection settings that take effect each time the microcontroller is reset.

Assume four passwords have been previously implemented and the following blocks are to be locked in the password 0 group: refer to *Table 486*.

From the PASS section of *Table 135: DCF client list* in *Chapter 9: Device Configuration Format (DCF) Records*:

Table 558. DCF client list of PASS

DCF CS[14:0]	DCF address [16:2] (binary)	DCF client description
000_0000_0000_1000	000_0000_0100_0000	LOCK0_PG0

Referring to *Figure 435*, the values for the DCF record are:

- Data[31:0] is 0x0005_0000 (bits 0–31) (same value used in previous examples)
- CS[14:0] is 0b000_0000_0000_1000 (bits 32–46)
- Address[16:2] is 0b000_0000_0100_0000 (bits 47–61)
- Parity value is irrelevant because it is not used in PASS DCF records (bit 62)
- Preferred Stop value is 0 (refer to footnotes in *Figure 436*).

The following DCF record provides secure write protection for the blocks by setting the reset values PASS_LOCK0_PG0 to the appropriate value to lock the blocks.

Bit No	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit No	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47	48	49	50	51	52	53	54	55	56	57	58	59	60	61	62	63
	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	X (1)	X (2)

Figure 436. Sample DCF record for secure write protection

1. Bit 62 indicates parity strategy, which is not used in the PASS DCF records so it is a “don’t care”.
2. Bit 63 indicates whether the current record is the last DCF. Generally, this should be written as ‘0’ so the first unprogrammed (all 1’s) DCF record acts as the stop record.

The remaining blocks mapped to the PASS_LOCK0_PG*n* registers do *not* have secure write protection provided by the password 0 register set because the DATA field of DCF record has only the bits mapped to Flash blocks 4 and 5 set to ‘1’.

Caution: The above example is intended to highlight the need to carefully understand how DCF records work. The protected blocks are secured by password 0 but by default they are also secured by passwords 1, 2, and 3. In contrast the blocks *not* secured by password 0 in this example *are* secured by passwords 1, 2, and 3.

Refer to the PASS section of DCF client list table (*Table 135: DCF client list* in *Chapter 9: Device Configuration Format (DCF) Records*) for details on the DCF records.

37.3.2 Overriding secure write protection

The “PG*n*” (Password Group *n*) suffix on each the register names indicates the password each set of registers is associated with. For example, password 0, is used to unlock

PASS_LOCK0_PG0, PASS_LOCK1_PG0, PASS_LOCK2_PG0, and PASS_LOCK3_PG0. The bits in the first three registers (PASS_LOCK0_PG0, PASS_LOCK1_PG0, and PASS_LOCK2_PG0) are mapped exactly the same as the bits in the Flash module's SEL0–2 registers and LOCK0–2 registers.

Like the SEL0 and LOCK0 registers, the PASS_LOCK0_PG*n* registers all contain bits mapped to the low and mid address spaces, and the mapping scheme is the same. A mapped bit set to '1' in any of the registers causes the corresponding block to be locked against program or erase. A mapped bit set to '0' in any of the registers makes the corresponding block available for programming or erase.

If a bit is set to '1', locking a Flash block, that value can only be changed by successfully supplying the password value for that set of registers to gain write access, and setting the bit to '0'. If the same bit is set to '1' in more than one of the PASS_LOCK*x*PG*n* register sets, each must be unlocked using the corresponding password and the bit must be set to '0' before the Flash block is available for programming or erase.

Figure 437 shows the PASS_LOCK0_PG*n* register. It has the same structure as the Flash module's LOCK0 register. In addition to the main difference of being among a group of four parallel sets of locking registers, the other difference between the PASS_LOCK*x*_PG*n* registers and the Flash LOCK*n* registers is how the reset values are determined.

By default, all mapped bits are set to '1', locking their corresponding Flash blocks from programming and erase. The reset value is user-configurable, though, by writing a DCF record. This is discussed in a later section.




Figure 437. LOCK0_PG*n* register

1. If no DCF records have been written to change the lock state, the bit will reset to '1'

Note: The values in the PASS_LOCKxPGn registers should mirror the settings in the Flash module's LOCK0–3 registers.

Values written to the PASS_LOCKxPGn registers do not persist through device reset. The reset value is determined by DCF record or, if no relevant DCF record has been created, each mapped bit has a reset value of '1', which causes the associated Flash block to be

locked against programming or erase. The purpose of the registers is to indicate secure write protection status and to provide a way to temporarily override secure write protection.

The PASS_LOCKxPGn bits take effect after the life cycle is matured to "OEM Production" or older.

Example 4 Overriding secure write protection

Assume four passwords have been created but no DCF records have been written to set the reset values of the PASS_LOCK*x*_PG*n* registers, so the reset value for each mapped bit defaults to '1', causing all mapped blocks to have four levels of 256-bit password-secured write protection.

Since the settings in the PASS_LOCK*x*_PG*n* registers override the settings in the Flash module's LOCK0–3 registers, the settings in those registers are irrelevant. Each of the four sets of the PASS module's LOCK registers must be unlocked by supplying the correct password for each set and then the appropriate bits must be set to '0' to make the desired Flash blocks available for program or erase.

1. First write 0b00 to the PASS_CHSEL[GRP] register field to indicate registers controlled by password 0 are to be unlocked.
2. Write the 256-bit value for password 0 to the set of eight 32-bit password challenge input registers (PASS_CIN*n*) beginning with PASS_CIN0. The password must be written as a sequence of eight 32-bit writes, with the most significant 32 bits of the password written to PASS CIN0.
3. Write 0xFFCF_FFFF to the PASS_LOCK0_PG0 register and verify a successful write.
4. Repeat the above steps for passwords 1–3.

As in the previous examples, the result is the following blocks are available for program and erase operations but at a much higher level of security.

37.4 Secure read protection

Read Protection is ability of the Flash controller to block read accesses to the Flash memory from all bus masters. This includes the blocking of:

- Instruction fetches and load instructions from the CPU
- Debug reads from an outside tool
- DMA reads
- All other types of bus master reads

When secure read protection is active, the affected Flash blocks are readable by any bus master until a debugger is attached to the JTAG port and debug is enabled. If a debugger is attached and debug is enabled while an application is running, the next access to a Flash read protected region terminates with a bus error.

Most instances of Flash memory read protection in the SPC58xHx microcontroller are *not* configurable by the customer. An example of this is the 256-bit passwords stored in UTEST Flash memory. Password-based read protection *is* customer-configurable[o] and is similar to

o. Secure read protection is user-configurable in that the default lock/unlock state for each mapped block at reset is controlled by user-created DCF records, giving the user the ability to determine the number of levels of password protection implemented. The read protection is applied to groups of blocks instead of individual blocks and the groups are not user-definable.

the password-based write protection mechanism detailed in *Section 37.3: Secure write protection*.

There are two significant differences between password-based read protection and password-based write protection in the SPC58xHx microcontroller.

1. Read protection can only be applied to pre-defined groups of Flash memory blocks. These groups, called “Read Lock groups”, cannot be re-defined, meaning the blocks assigned to those groups are permanently assigned and cannot be assigned to other groups and no new groups can be created.
2. Read protection is only active either when a debugger is attached to the JTAG port and debug is enabled; or the lifecycle has been advanced to “Failure Analysis”.

Another difference is that only the PASS_LOCK3_PG*n* register for each password group is used:

- PASS_LOCK3_PG0
- PASS_LOCK3_PG1
- PASS_LOCK3_PG2
- PASS_LOCK3_PG3

Note: The mappings of PASS_LOCK3_PGn register bits to Flash blocks vary with different microcontrollers. Refer to the Flash memory section in the Device Configuration chapter of this reference manual for the mappings specific to the SPC58xHx microcontroller.

The next sections discuss implementing secure read protection and overriding secure write protection.

37.4.1 Implementing secure read protection

Implementation of secure read protection is done during initial Flash setup as follows:

1. Four 256-bit passwords (passwords 0–3) are stored in a protected OTP area of device Flash named UTEST Flash. Each password secures a set of registers in the PASS module (PASS_LOCK0_PG*n*–PASS_LOCK3_PG*n*) that have the same mapping of register bits to Flash blocks as the Flash module’s SEL0–3 registers and LOCK0–3 registers. These are the same passwords used by secure write protection and other secure functions. The passwords are only created once.
2. DCF records must be created to define which Flash memory blocks are to be locked. Those records determine the reset values of the PASS_LOCK3_PG*n* registers.

   Like the other PASS_LOCK*x*_PG*n* registers, the PASS_LOCK3_PG*n* registers have two functions.
   - Reading the registers provides a lock status for each Read Locking group.
   - Changing the value of a mapped bit in a register changes the read protect status of the corresponding Read Locking group.

The layout of the PASS_LOCK3_PG*n* registers is shown in *Figure 438*. The fields relevant to implementing secure read protection are RL4–RL0.

Offset: 0x010C LOCK3_PG0, 0x011C LOCK3_PG1, 0x012C LOCK3_PG2, 0x013C LOCK3_PG3

Access: Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	PGL	DBL	MO	0	MSTR				0	0	0	RL4	RL3	RL2	RL1	RL0
W																
Reset	x(1)	x(2)	x(2)	0	1	1	1	1	0	0	0	x(2)	x(2)	x(2)	x(2)	x(2)

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	256LCK_U															
W																
Reset	x(2)	x(2)	x(2)	x(2)	x(2)	x(2)	x(2)	x(2)	x(2)	x(2)	x(2)	x(2)	x(2)	x(2)	x(2)	x(2)

Figure 438. PASS_LOCK3_PG*n* Register

1. Reset value depends on life cycle. If life cycle is Customer delivery or earlier, the value will be 0, otherwise 1.
2. If no DCF records have been written to change the lock state, the bit will reset to '1'.

Example 5 Implementing secure read protection

Assume four passwords have been previously implemented.

Following is an example of a mapping of Flash blocks to Read Locking groups.

To provide two levels of password protection for only Read Lock group 3 and leave all other groups unlocked, the RL3 bit can be set in any two of the four PASS_LOCK3_PG*n* registers. For this example, we will choose password groups 0 and 1.

We need to create DCF records that define the reset values for all RL*n* bits as 0, with the exception of PASS_LOCK3_PG0 and PASS_LOCK3_PG1. The information required is from the PASS section of *Table 135: DCF client list* in *Chapter 9: Device Configuration Format (DCF) Records*.

Table 559. DCF client list of PASS

DCF CS[14:0]	DCF address [16:2] (binary)	DCF client description
000_0000_0000_1000	000_0000_0100_0011	LOCK3_PG0
000_0000_0000_1000	000_0000_0100_0111	LOCK3_PG1
000_0000_0000_1000	000_0000_0100_1011	LOCK3_PG2
000_0000_0000_1000	000_0000_0100_1111	LOCK3_PG3

Referring to *Figure 435*, the values for the DCF record are:

- For LOCK3_PG0
  - Data[31:0] is 0x0008_0000 (bits 0–31)
  - CS[14:0] is 0b000_0000_0000_1000 (bits 32–46)
  - Address[16:2] is 0b000_0000_0100_0011 (bits 47–61)
  - Parity value is irrelevant because it is not used in PASS DCF records (bit 62)
  - Preferred Stop value is 0.
- For LOCK3_PG1
  - Data[31:0] is 0x0008_0000 (bits 0–31)
  - CS[14:0] is 0b000_0000_0000_1000 (bits 32–46)
  - Address[16:2] is 0b000_0000_0100_0111 (bits 47–61)
  - Parity value is irrelevant because it is not used in PASS DCF records (bit 62)
  - Preferred Stop value is 0.
- For LOCK3_PG2
  - Data[31:0] is 0x0000_0000 (bits 0–31)
  - CS[14:0] is 0b000_0000_0000_1000 (bits 32–46)
  - Address[16:2] is 0b000_0000_0100_1011 (bits 47–61)
  - Parity value is irrelevant because it is not used in PASS DCF records (bit 62)
  - Preferred Stop value is 0.
- For LOCK3_PG3
  - Data[31:0] is 0x0000_0000 (bits 0–31)
  - CS[14:0] is 0b000_0000_0000_1000 (bits 32–46)
  - Address[16:2] is 0b000_0000_0100_1111 (bits 47–61)
  - Parity value is irrelevant because it is not used in PASS DCF records (bit 62)
  - Preferred Stop value is 0.

37.4.2 Overriding secure read protection

As noted previously, the PASS_LOCK3_PG*n* registers (refer to *Figure 438*) contain five read protection fields, RP0–RP4, that correspond to pre-defined Read Lock groups. To temporarily unlock a Read Lock group, the appropriate PASS_LOCK3_PG*n*[RL*n*] bits must be set to 0.

Like the register bits controlling secure write protection, the reset value of bits controlling secure read protection is determined by DCF record or, in the absence of a relevant DCF record, each bit resets to ‘1’, causing the blocks associated with each read group to be read locked.

Example 6 Overriding secure read protection

Building on *Example 5: Implementing secure read protection*, where Read Lock group 3 was protected by passwords 0 and 1, temporarily overriding secure read protection for that group is accomplished by first unlocking the PASS_LOCK3_PG0 and PASS_LOCK3_PG1 registers and then setting the RL3 bit to ‘0’ in both.

1. First write 0b00 to the PASS_CHSEL[GRP] register field to indicate registers controlled by password 0 are to be unlocked.
2. Write the 256-bit value for password 0 to the set of eight 32-bit password challenge input registers (PASS_CIN*n*) beginning with PASS_CIN0. The password must be written as a sequence of eight 32-bit writes, with the most significant bits of the password written to PASS CIN0.
3. Write a 0 to PASS_LOCK3_PG0[RL3] bit and verify a successful write.
4. Repeat the above steps for password 1.

The result of a successful sequence is that the blocks associated with the unlocked read lock group can be read by a debugger.

37.5 Debug port enable/disable

The mechanism for temporarily enabling the SPC58xHx debug port after it has been locked by its life cycle state is similar to the Flash memory read protection mechanism detailed in *Section 37.4: Secure read protection*. The difference is that the PASS_LOCK3_PG*n*[DBL] field is used instead of the RP0–RP4 fields.

37.6 Tamper detection

The Tamper Detection Module (TDM) provides a type of Flash memory write protection mechanism that forces software to write a record associated with one or more blocks in a Tamper Detection Region (TDR) before the block(s) can be erased. An additional feature is provided to enable customers to override the protection mechanism for any TDR so that no record is required to be written before a block within the TDR can be erased.

This section provides details on the mapping between DCF record bits and individual Flash memory blocks to be selected for tamper detection.

Refer to 8, for details on tamper detection, including the DCF clients and two additional memory-mapped registers.

There are two significant differences between selecting blocks for tamper detection and selecting blocks for other activities, such as a Flash erase operation:

1. Selection of blocks for tamper detection protection is done only during device configuration to customer specifications, either at the factory or by the customer during OEM production activities. The selection becomes a permanent part of the device configuration.
2. The selection of blocks for tamper detection is done by writing *DCF records*, which is why the selection becomes a permanent part of the device.

The Tamper Detect section of DCF client list table (*Table 135: DCF client list* in *Chapter 9: Device Configuration Format (DCF) Records*) gives the CS and Address value combinations that correspond to groups of LOCK0–LOCK3 registers, similar to the Flash module's LOCK0–LOCK3 registers.

The mapping of individual Flash blocks to TDM DCF record data field bits is shown included in the detailed Flash block map in the Flash section of the Device Configuration chapter.

37.6.1 Implementing tamper detection

Implementing tamper detection requires:

1. Creating the tamper detect diary
2. Assigning blocks to Tamper Detection Regions (TDRs)

The tasks are detailed in the following sections.

37.6.2 Creating the tamper detect diary

Tamper detection in the SPC58xHx microcontroller is user-defined. The basic functionality provided is an erase counter, or diary, for 6 user-defined regions, called “tamper detect regions”, or TDRs, within the Flash memory. Each TDR is defined using a set of DCF records that is similar in function and layout to the Flash module’s SEL*n* and LOCK*n* registers, which contain bits matched to specific Flash blocks.

For a program or erase operation to be performed on a block included in a TDR, a record must be written to a “diary” that tracks Flash modification operations. The format and size of records is customer-defined. The only hardware constraints are that each diary has a maximum size of 4 KB and the minimum size of any programming operation depends on the Flash sector, 8 bytes for Data sector and 16 bytes for the remaining sector.

Note: The limiting factor for tamper detection records is the diary size. The total diary size is given by the number of TDRs (6 for SPC58xHx) multiplied by 4 KB, the portion of the diary allotted to records associated with each TDR.

The diary can be placed within any Flash block in the Flash array but to maintain the security of the TDR, there are two constraints:

- The block where the diary is placed must be assigned as OTP within the OTP registers (covered in the next section).
- The diary base address must be on a 4 KB boundary, therefore the least significant 12 bits of the base address must all be ‘0’.

Caution: The tamper detect diary base address DCF record is a “write once” record. All subsequent tamper detect diary base address DCF records created are ignored.

Example 7 Creating the tamper detect diary

If the total space required for a diary is 24 KB (as in the case of 6 TDRs), any Flash block in the SPC58xHx microcontroller but B0F0 and B0F1 whose size is not enough to allocate the diary total space can be used. Since the diary base address must be on a 4 KB, boundary, though, if the diary base address is within a 32 KB Flash block, it can be assigned to the base address of the block or the address given by the base address plus 4 KB or the address given by the base address plus 8 KB.

If the base address of the 32 KB block is 0x00FD000, the base address of the diary is given by:

32’b0000_0000_1111_1101_0000_0000_0000_0000 (32 KB base address)

or

32’b0000_0000_1111_1101_0001_0000_0000_0000 (32 KB base address + 4 KB)

or

32’b0000_0000_1111_1101_0010_0000_0000_0000 (32 KB base address + 8 KB)

The base address of each TDR's section of the diary is:

- TDR0 = Diary_Base_Address + 16'b0000_0000_0000_0000
- TDR1 = Diary_Base_Address + 16'b0001_0000_0000_0000
- TDR2 = Diary_Base_Address + 16'b0010_0000_0000_0000
- TDR3 = Diary_Base_Address + 16'b0011_0000_0000_0000
- TDR4 = Diary_Base_Address + 16'b0100_0000_0000_0000
- TDR5 = Diary_Base_Address + 16'b0101_0000_0000_0000
- End of the diary = Diary_Base_Address + 16'b0110_0000_0000_0000

We need to create one DCF record that defines the base address for the diary. The information required is from the Tamper Detect section of *Table 135: DCF client list* in *Chapter 9: Device Configuration Format (DCF) Records*.

Table 560. DCF client list of Tamper Detect

DCF CS[14:0]	DCF address [16:2] (binary)	DCF client description
000_0000_0001_0000	000_0000_0000_0000	Diary Base Address

Referring to *Figure 435*, the values for the DCF record are:

- For LOCK0_PG0
  - Data[31:0] is 0x00FC4000 (the base address).
  - CS[14:0] is 0b000_0000_0001_0000 (bits 32–46).
  - Address[16:2] is 0b000_0000_0000_0000 (bits 47–61).
  - Parity value is irrelevant because it is not used in Tamper Detect DCF records (bit 62).
  - Preferred Stop value is 0.

Refer to the Tamper Detect section of DCF client list table (*Table 135: DCF client list* in *Chapter 9: Device Configuration Format (DCF) Records*) for details.

Note: User software must check whether the diary is full. If the diary area for a TDR is full, user software must program a DCF record to override blocking of erase from TDR, disabling tamper detect, so that erases can be done to that TDR without any diary entry. This is detailed in Section 37.6.4: Overriding tamper detection.

37.6.3 Assigning blocks to Tamper Detection Regions (TDRs)

Tamper detection regions are defined by creating TDR*x*_LOCK*n* DCF records. For example, in a microcontroller with six tamper detection regions, the following records define the TDRs:

- TDR0_LOCK0, TDR0_LOCK1, TDR0_LOCK2, TDR0_LOCK3
- TDR1_LOCK0, TDR1_LOCK1, TDR1_LOCK2, TDR1_LOCK3
- TDR2_LOCK0, TDR2_LOCK1, TDR2_LOCK2, TDR2_LOCK3
- TDR3_LOCK0, TDR3_LOCK1, TDR3_LOCK2, TDR3_LOCK3
- TDR4_LOCK0, TDR4_LOCK1, TDR4_LOCK2, TDR4_LOCK3
- TDR5_LOCK0, TDR5_LOCK1, TDR5_LOCK2, TDR5_LOCK3

Each set of TDR*x*LOCK*n* DCF records mapped in exactly the same way as the Flash module's SEL*n* and LOCK*n* registers (refer to the detailed Flash block map in the Flash section of the Device Configuration chapter for the mapping).

In the TDR*x*LOCK*n* DCF records:

- A bit set to '1' means the corresponding Flash block is assigned to this TDR.
- A bit set to '0' means the corresponding Flash block is NOT assigned to this TDR.

The default state (no TDRs defined) is defined as "Block NOT assigned to the TDR".

37.6.4 Overriding tamper detection

When a TDR's diary section is full, a Tamper Override (TO) record must be created before a block assigned to the TDR can be programmed or erased.

The details of the data section of the DCF record used to override tamper detection is shown in *Figure 439*.

Caution: Bits in this DCF record are writable from 0 to 1 only. Attempted writes of bits from 1 to 0 are ignored.




Figure 439. Data portion of Tamper Region Override (TO) DCF record

Example 8 Implementing secure write protection

Assume the diary Tamper Detection Region 3 is full.

We need to create one DCF record that defines that overrides tamper detection for the tamper detection region whose diary is full. The information required is from the Tamper Detect section of *Table 135: DCF client list* in *Chapter 9: Device Configuration Format (DCF) Records*.

Table 561. DCF client list of Tamper Detect

DCF CS[14:0]	DCF address [16:2] (binary)	DCF client description
000_0000_0001_0000	000_0000_0000_0001	Tamper Region Override

Referring to *Figure 435*, the values for the DCF record are:

- Data[31:0] is 0x0000_0008 (TOE3).
- CS[14:0] is 0b000_0000_0001_0000 (bits 32–46).
- Address[16:2] is 0b000_0000_0000_0001 (bits 47–61).
- Parity value is irrelevant because it is not used in Tamper Detect DCF records (bit 62)
- Preferred Stop value is 0.

Refer to the Tamper Detect section of DCF client list table (*Table 135: DCF client list* in *Chapter 9: Device Configuration Format (DCF) Records*) for details.

37.7 Implementing OTP

Any Flash block within the Flash array can be assigned, at any time, to be OTP. OTP means that Flash erase of the entire block is disabled and only 128-bit quad-words that are already erased (Flash content is 0xFFFF_FFFF_FFFF_FFFF) can be programmed. Over-programming is not possible.

Flash blocks are assigned as OTP by writing a DCF record. The block becomes OTP after the next reset.

Caution: After a Flash block is configured as OTP, it cannot be changed back.

This capability resides within the Tamper Detection Module (TDM). The records are detailed in *Table 135: DCF client list* in *Chapter 9: Device Configuration Format (DCF) Records*. Refer to the entries for the OTP_EN0, OTP_EN1, OTP_EN2, and OTP_EN3 DCF records in the Tamper Detect section of the table.

37.8 Implementing test mode disable

The SPC58xHx Flash memory module includes a mechanism to disable manufacturer entry into test mode. Extreme care must be taken when using this feature, as blocks that are selected to be protected in this method are able to have possible failures analyzed by manufacturer's failure analysts.

Test mode disable prevents all high voltage operations to the Flash executed by the internal state-machine, as well as reads through the state machine, and reads through the Array Integrity state machine when using test mode interfaces.

Optionally, the customer can create a password to enable manufacturer entry into test mode.

37.8.1 Unconditional test mode disable seal

Warning: This process is not reversible. After completing these steps the SPC58xHx microcontroller is permanently prevented from entering test mode for factory analysis.

The steps for unconditionally disabling test mode are the same steps required for implementing passcode-protected entry into test mode with one exception—the passcode specified must be one of the following three *invalid* passcodes:

- 0x0000_0000
- 0xFFFF_FFFF
- 0x5555_5555

To unconditionally disable test mode entry:

1. Select individual Flash blocks to be protected by programming the appropriate values into the Test Mode Disable Block Select Group A and Test Mode Disable Block Select Group B areas shown in the UTEST Flash memory map.
2. Program one of the three *invalid* passcodes shown above into the Test Mode Override Passcode area shown in the UTEST Flash memory map.
3. Program the value 0x5A4B_3C2D into the Test Mode Disable Seal location specified in the UTEST Flash memory map.

After the next reset is asserted, Test Mode is permanently disabled.

Note: Blocks selected for test mode disable can be selected in either or both Test Mode Disable Block Select Groups (A and B) because those fields are logically ORed to determine the blocks to be protected.

Note: The lifecycle state must be programmed to 'Production at OEM' or later for the disable seal to be in effect.

37.8.2 Passcode-protected test mode disable seal

The steps for implementing passcode-protected entry into test mode are the same required for unconditionally disabling test mode with the exception that —the passcode specified must NOT be one of the following three *invalid* passcodes:

- 0x0000_0000
- 0xFFFF_FFFF
- 0x5555_5555

To implement passcode-protected test mode entry:

1. Select individual Flash blocks to be protected by programming the appropriate values into the Test Mode Disable Block Select Group A and Test Mode Disable Block Select Group B areas shown in the UTEST Flash memory map.
2. Program a valid passcode into the Test Mode Override Passcode area shown in the UTEST Flash memory map.
3. Program the value 0x5A4B_3C2D into the Test Mode Disable Seal location specified in the UTEST Flash memory map.

After the next reset is asserted, Test Mode is permanently passcode protected.

Note: Blocks selected for test mode disable can be selected in either or both Test Mode Disable Block Select Groups (A and B) because those fields are logically ORed to determine the blocks to be protected.

Note: The lifecycle state must be programmed to 'Production at OEM' or later for the disable seal to be in effect.

37.8.3 Selecting Flash memory blocks for test mode disable seal

Selecting Flash memory blocks for test mode disable seal protection is similar to selecting blocks for tamper detection in that it involves writing to non-register Flash locations. In the case of the test mode disable seal function, there are two areas of UTEST Flash memory that have identical mapping to Flash memory blocks. When the test mode disable seal takes effect, the mapped bits are logically ORed to determine the blocks to be protected.

The mapping of bits to blocks for this function is identical to the mapping used for other functions. Refer to *Chapter 36: Embedded Flash Memory* for the map.

Note: Selecting a block for test mode disable requires a '0' in the mapped bit—not a '1' as with other functions.

37.9 Security configuration planning

At minimum, designing the Flash security framework consists of selecting the security features to be implemented and determining the scope of implementation for each selected feature.

In devices containing a Hardware Security Module (HSM), significant planning must go into the implementation of HSM functions. The HSM is an independent software platform within the microcontroller. It is intended to be used to implement advanced security functions that are defined by customer software.

Note: Details of advanced security features, including the advanced security architecture is and the Hardware Security Module (HSM) are contained in the SPC58xHx Microcontroller Security Reference Manual. Distribution of the document is restricted to qualified customers.

The basic security features available in the SPC58xHx microcontroller include:

- Secure write protection
- Secure read protection
- Debug port enable/disable
- One-time-programmable (OTP) Flash memory block assignment
- Factory test mode disable

37.9.1 Hardware Security Module (HSM)

Details of the HSM are included in the *SPC58xHx Microcontroller Security Reference Manual*. It is mentioned here because the Flash memory module includes blocks that can be configured for exclusive access by the HSM. If the HSM is to be used in an application it is advisable to protect HSM code by configuring it for exclusive access by the HSM. The blocks configurable for exclusive access by the HSM appear in *Figure 5* in *Chapter 3: Embedded memories*. They are labeled as secure code Flash or secure EEPROM emulation blocks. They are not configured for HSM-exclusive access by default, though—they are available to act as secure Flash areas but must be explicitly configured for that purpose. Refer to *SPC58xHx Microcontroller Security Reference Manual* for details.

37.9.2 Creating password groups

Most basic security features in the SPC58xHx microcontroller are password-based. Therefore, one of the early tasks that must be performed is the creation of four 256-bit passwords. They are programmed by the customer into the locations identified in the UTEST memory map (refer to the Memory Map chapter).

The UTEST memory map fields to be written are:

- PASS Password Group 0
- PASS Password Group 1
- PASS Password Group 2
- PASS Password Group 3

Passwords must not be one of the following, which are considered insecure and therefore invalid:

- 0x0000_0000
- 0xFFFF_FFFF
- 0x5555_5555

Caution: The password fields are in OTP UTEST Flash, so they can only be written once.

37.9.3 Planning secure write protection

Up to four levels of password-secured write protection can be assigned to any block. Note that by default, all blocks of user Flash are write protected, so this could be more accurately viewed as planning which blocks of user Flash will *not* have four levels of password-secured write protection. The write protection desired will depend on the usage of the Flash blocks. Before creating DCF records to implement secure write protection, please thoroughly review the implementation steps detailed in *Section 37.3.1: Implementing secure write protection* and *Table 135: DCF client list* in *Chapter 9: Device Configuration Format (DCF) Records*.

37.9.4 Planning secure read protection

Up to four levels of password-secured write protection can be assigned to Flash blocks in pre-defined Read Locking groups. Note that by default, all blocks of user Flash are read protected, so this could be more accurately viewed as planning which blocks of user Flash will *not* have four levels of password-secured read protection. The read protection desired will depend on the usage of the Flash blocks. Before creating DCF records to implement secure read protection, please thoroughly review the implementation steps detailed in *Section 37.4.1: Implementing secure read protection* and *Table 135: DCF client list* in *Chapter 9: Device Configuration Format (DCF) Records*.

37.9.5 Planning debug port enable/disable

Refer to *Section 37.5: Debug port enable/disable* and *Table 135: DCF client list* in *Chapter 9: Device Configuration Format (DCF) Records*.

37.9.6 Planning OTP Flash memory block assignment

Any block of user Flash can be configured as OTP. The need to configure blocks as OTP will depend on the data or code to be stored in the block. It is important to note that configuring a Flash block as OTP is not reversible.

Before creating DCF records to implemented OTP Flash blocks, please thoroughly review the implementation steps detailed in *Section 37.7: Implementing OTP* and *Table 135: DCF client list* in *Chapter 9: Device Configuration Format (DCF) Records*.

37.9.7 Planning factory test mode disable

Refer to *Section 37.8: Implementing test mode disable* and *Table 135: DCF client list* in *Chapter 9: Device Configuration Format (DCF) Records*.

38 Decorated Storage Memory Controller (DSMC)

38.1 Introduction

This section details hardware support for atomic read-modify-write memory operations. In the Power Architecture, these capabilities are called “*decorated storage*”. It is supported by capabilities in the processor cores plus instantiations of a Decorated Storage Memory Controller (DSMC).

The Decorated Storage APU defines instructions for providing load and store operations to memory addresses that require *additional semantics* beyond just the reading and writing of data values to the addressed memory locations. Decorated storage operations are intended to be used for specific devices or memory targets that require these additional semantics. A “decoration” is the additional semantic information to be applied to the decorated storage operation by the DSMC.

Consider the basic mnemonics, syntax and formats for the decorated load instructions.

For loads, the syntax is `l[b,h,w]d{cb}x rT,rA,rB` where the data size specifier is defined as 8-bit (`b` = byte), 16-bit (`h` = halfword) or 32-bit (`w` = word), and the three register specifiers include `rT` as the destination target register, `rB` as the effective address and `rA` as the decoration. The optional `{cb}` specifier defines a version of the instruction which is treated as a cache bypass operation.

The syntax for store instruction is `st[b,h,w]d{cb}x rS,rA,rB` where the same data size specifiers are used, and the three register specifiers are `rS` as the source data register, `rB` as the effective address and `rA` as the decoration. The cache bypass attribute is again specified with the use of the optional `{cb}` in the instruction mnemonic.

For all decorated loads and stores, the memory effective address is simply defined by the rB register (hence the `“x”` mnemonic suffix, signaling an “indexed” addressing mode) and the decoration is specified by the rA register. The core transmits the contents of the rA register as the decoration value along with the access address (register rB) to the DSMC.

The decorated load and store instruction formats are shown in *Figure 440*.

Figure 440. Power Architecture Decorated Load and Store Instruction Formats

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
lbdx	0	1	1	1	1	1	**r**T						**r**A				**r**B				1	0	0	0	0	0	0	0	1	1	/
lhdx	0	1	1	1	1	1	**r**T						**r**A				**r**B				1	0	0	0	1	0	0	0	1	1	/
lwdx	0	1	1	1	1	1	**r**T						**r**A				**r**B				1	0	0	1	0	0	0	0	1	1	/
lbdcbx	0	1	1	1	1	1	**r**T						**r**A				**r**B				1	0	0	0	0	0	0	0	1	0	/
lhdcbx	0	1	1	1	1	1	**r**T						**r**A				**r**B				1	0	0	0	1	0	0	0	1	0	/
lwdcbx	0	1	1	1	1	1	**r**T						**r**A				**r**B				1	0	0	1	0	0	0	0	1	0	/
	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
stbdx	0	1	1	1	1	1	**r**S						**r**A				**r**B				1	0	1	0	0	0	0	0	1	1	/
sthdx	0	1	1	1	1	1	**r**S						**r**A				**r**B				1	0	1	0	1	0	0	0	1	1	/
stwdx	0	1	1	1	1	1	**r**S						**r**A				**r**B				1	0	1	1	0	0	0	0	1	1	/
stbdcbx	0	1	1	1	1	1	**r**S						**r**A				**r**B				1	0	1	0	0	0	0	0	1	0	/
sthdcbx	0	1	1	1	1	1	**r**S						**r**A				**r**B				1	0	1	0	1	0	0	0	1	0	/
stwdcbx	0	1	1	1	1	1	**r**S						**r**A				**r**B				1	0	1	1	0	0	0	0	1	0	/

The basic decorated load or store memory reference supplements the access address and attribute information with a 32-bit “decoration”. The DSMC decoration defines the special memory operation to be performed and optionally includes bit specifiers and operand data for the command or both.

The default format for the 32-bit decoration field defines a 4-bit command in the most significant bits (decoration[0:3]).

The cache bypass decoration load (`l[b,h,w]dcbx`) and store (`st[b,h,w]dcbx`) instructions do not distinguish between cacheable and cache-inhibited storage attributes, and instead have semantics to effectively emulate a cache-inhibited operation to storage regardless of the actual storage attributes. This is desired in order to allow a small portion of an otherwise cacheable storage area to be treated as non-cacheable using instruction supplied semantics, regardless of storage attributes provided by a memory management, protection or other memory control scheme. This allows decoration or other accesses to be applied to a portion of memory that is normally treated as cacheable according to its storage attributes, as well as to ensure that any stale copies of storage locations present in the cache are not used.

The combination of the decorated load and store instruction support in the e200zX cores plus the decorated storage memory controller in the core platform adds a robust atomic read-modify-write capability to the Power Architecture. The architecture capability defined by these core and platform functions is targeted at manipulation of *n*-bit fields in peripheral registers (and is consistent with I/O hardware addressing in the Embedded C standard) as well as software synchronization data structures needed in multi-core systems (mutexes, semaphores, test-and-set and compare-and-swap structures).

For additional information on the decorated load and store instructions from the core's perspective, refer to the appropriate e200zX core reference manual.

38.2 Decorated Stores: st[b,h,w]d{cb}x rS,rB,rA

The next sections present descriptions of the specific operations, based on the 4-bit command field defined in decoration[0:3]. These descriptions include the bit pattern definitions for the 32-bit decoration value and include pseudo-code detailing the sequence of operations. The decoration formats are defined using a <command>.<size> syntax where the operand size specifier is b (byte, 8-bit), h (halfword, 16-bit) or w (word, 32-bit). The operand size is specified directly in the decorated instruction executed in the core, and this attribute is driven to the system bus as part of the decorated data transfer. Additionally, the write data is taken from the right-justified 8, 16 or 32 bits of the rS register, that is:

```
 8-bit wdata = rS[24:31]
16-bit wdata = rS[16:31]
32-bit wdata = rS[ 0:31]
```

Likewise, read data is loaded into the right-justified 8, 16 or 32 bits of the rT register:

```
 8-bit rdata = rT[24:31]
16-bit rdata = rT[16:31]
32-bit rdata = rT[ 0:31]
```

For the byte and halfword decorated load instructions, the upper bits of the rT register are zero filled.

The starting bit (SRTBIT) position follows the Power Architecture convention where the MSB is bit 0 and the LSB is bit 31. The bit field width (BFW) value defines the width and BFW = 0 specifies the maximum width, that is, the container size.

The basic decorated store includes three data transfer fields sourced from the core: the access address (rB), the decoration (rA) and the write data (wdata) operand (rS). There are five operations defined and most of these transactions convert a single core AHB write bus cycle into an atomic read-modify-write, that is, an indivisible read followed by write sequence. Support for three basic boolean logic functions (AND, OR, XOR) is provided along with a compare-and-store operation plus a bit field insert operation. These operations do not support any type of bit field wrapping.

In the next sections detailing the decorated store operations, the following associations between the pseudocode variables and the core registers apply.

- decoration = rA
- accessAddress = rB
- wdata = rS

38.2.1 Bit Field Insert (BFINS) into an 8, 16 or 32-bit Memory Container

Figure 441. Decoration Format: BFINS

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
bfins.b	0	0	0	0	0	0	0	SRTBIT			0	0	0	BFW			-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
bfins.h	0	0	0	0	0	0	SRTBIT				0	0	BFW				-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
bfins.w	0	0	0	0	0	SRTBIT					0	BFW					-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-

This command inserts a bit field defined by SRTBIT and BFW into the memory “container” defined by the access size associated with the decorated store instruction using an atomic read-modify-write sequence.

```
tmp = mem[accessAddress, size] // memory read

if bfw == 0
   then bfw = container

if ((srtbit + bfw) <= container)// generate bit mask
    mask = ((1 << bfw) - 1) << (container - (srtbit + bfw))
else
    mask = ((1 << bfw) - 1) >> ((srtbit + bfw) - container)

tmp = tmp   & ~mask// modify
    | wdata &  mask

mem[accessAddress, size] = tmp// memory write
```

The write data operand (wdata) associated with the decorated store instruction contains the bit field to be inserted. *It must be properly aligned within a right-justified container in the source register (rS)*, that is, within the lower 8 bits for a byte operation, the lower 16 bits for a halfword or the entire 32 bits for a word operation.


To illustrate, consider the following example of the insertion of the 3-bit field “xyz” into an 8-bit memory container, initially set to “abcd_efgh”. For all cases, the bit field width (BFW) is 3.

```
if SRTBIT = 0 and the decorated store rS register[24:31] = xyz-_----,
   then destination is "xyzd_efgh"
if SRTBIT = 1 and the decorated store rS register[24:31] = -xyz_----,
   then destination is "axyz_efgh"
if SRTBIT = 2 and the decorated store rS register[24:31] = --xy_z---,
   then destination is "abxy_zfgh"
if SRTBIT = 3 and the decorated store rS register[24:31] = ---x_yz--,
   then destination is "abcx_yzgh"
if SRTBIT = 4 and the decorated store rS register[24:31] = ---_xyz-,
   then destination is "abcd_xyzh"
if SRTBIT = 5 and the decorated store rS register[24:31] = ---_-xyz,
   then destination is "abcd_exyz"
if SRTBIT = 6 and the decorated store rS register[24:31] = ---_--xy,
   then destination is "abcd_efxy"
if SRTBIT = 7 and the decorated store rS register[24:31] = ---_---x,
   then destination is "abcd_efgx"
```

If the bit field insert operation specifies SRTBIT as 0 and BFW as 0 (indicating the width matches the container width), then the operation is logically equivalent to a simple register store operation.

38.2.2 Compare-and-Store (CAST)

Figure 442. Decoration Format: CAST



This command begins by performing a read of the referenced memory address and comparing that data with the operand included in the decoration word. If the read data is equal to the compare operand, the write data associated with the decorated store instruction is placed into the memory location, else the original read data is rewritten into the memory location. The write operand is selected from the appropriate data byte lanes in the same manner as any memory store operation; this implies the write data operand is right justified in the rS source register.

```
tmp = mem[accessAddress, size] // memory read


if (size == 8)// define compare_operand
    compare_operand = CD8
else if (size == 16)
          compare_operand = CD16
     else compare_operand = {0x0, CD28}// zero-filled data

if (tmp == compare_operand)// compare - "modify"
     mem[accessAddress, size] = wdata// memory write
else mem[accessAddress, size] = tmp
```

Note for the word size operation (cast.w), the data value specified in the low-order 28 bits of the decoration is zero filled in the most significant bits to create the required 32-bit compare operand.

38.2.3 Logical AND (AND)

Figure 443. Decoration Format: AND




This command performs an atomic read-modify-write of the referenced memory location. First, the location is read; it is then modified by performing a logical AND operation using the write operand defined by the rS register; finally, the result of the AND operation is written back into the referenced memory location.

```
tmp = mem[accessAddress, size] // memory read
tmp = tmp & wdata// modify
mem[accessAddress, size] = tmp// memory write
```

38.2.4 Logical OR (OR)

Figure 444. Decoration Format: OR




This command performs an atomic read-modify-write of the referenced memory location. First, the location is read; it is then modified by performing a logical OR operation using the write operand defined by the rS register; finally, the result of the OR operation is written back into the referenced memory location.

```
tmp = mem[accessAddress, size] // memory read
tmp = tmp | wdata// modify
mem[accessAddress, size] = tmp// memory write
```

38.2.5 Logical Exclusive-OR (XOR)

Figure 445. Decoration Format: XOR



This command performs an atomic read-modify-write of the referenced memory location. First, the location is read; it is then modified by performing a logical XOR operation using the write operand defined by the rS register; finally, the result of the XOR operation is written back into the referenced memory location.

```
tmp = mem[accessAddress, size] // memory read
tmp = tmp ^ wdata// modify
mem[accessAddress, size] = tmp// memory write
```

38.3 Decorated Loads: `l[b,h,w]d{cb}x rT,rB,rA`


The basic decorated load includes two data transfer fields sourced from the core: the access address (rB), the decoration (rA) plus the read data (rdata) operand returned from DSMC to the core and loaded into the destination register (rT). There are 3 operations defined and two of these transactions convert a single core AHB read bus cycle into an atomic read-modify-write. Support for a swap function, a load-and-set-1-bit functions are provided along with a simple load (aka an “extract”) operation.

In the next sections detailing the decorated load operations, the following associations between the pseudocode variables and the core registers apply.

- decoration = rA
- accessAddress = rB
- rdata = rT

38.3.1 Simple Load (SLD)

Figure 446. Decoration Format: SLD




This command performs a simple memory load of the reference size from the access address. For this operation, the 12-bit field defined in decoration[4:15] must be zeroes else the transfer is not performed and error terminated.

```
rdata = mem[accessAddress, size] // memory read
```

Support for generic bit field extract operations is best handled using existing core and compiler capabilities involving standard load instructions followed by left and right shift operations to emulate these functions.

38.3.2 Registers-and-Memory Exchange (SWAP)

Figure 447. Decoration Format: SWAP



This command loads the contents of the referenced memory location into the core's rT register and stores the source operand from the core's rA register (the decoration) into the memory location.

```
tmp   = mem[accessAddress, size] // memory read
rdata = tmp// rT = rdata = tmp

if (size == 8)// store_operand - "modify"
    store_operand = WD8
else if (size == 16)
          store_operand = WD16
     else store_operand = {0x0, WD28}// zero-filled write data

mem[accessAddress, size] = store_operand// memory write
```

Note for the word size operation (swap.w), the data value specified in the low-order 28 bits of the decoration is zero filled in the most significant bits to create the required 32-bit store operand.

38.3.3 Load-and-Set-1(Bit) (LAS1)

Figure 448. Decoration Format: LAS1

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
las1.b	0	1	1	0	0	0	0	BIT			-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
las1.h	0	1	1	0	0	0	BIT				-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
las1.w	0	1	1	0	0	BIT					-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-

This command first reads the referenced memory location; it then modifies the read operand by setting the single bit position defined in the decoration (BIT); the modified data is then written back to the referenced memory location and the original read data returned to the initiating processor core.

```
tmp   = mem[accessAddress, size] // memory read
rdata = tmp// rT = rdata = tmp
mask  = 1 << (container - bit - 1)// generate bit mask
tmp   = tmp | mask// modify
mem[accessAddress, size] = tmp// memory write
```

38.4 DSMC Instantiations

The decorated storage memory controller which performs these operations is instantiated multiple times within the core platform and physically resides between the data port of the cores and the master ports of the crossbar.

The module includes error checking logic that validates the decoration field is properly defined (all illegal commands are rejected and the transfer error terminated). Additionally, the decorated memory controller only operates on aligned, single data transfers (misalignment and bursts are not supported and error terminated if attempted).

As the DSMC generates the atomic read-modify-write bus transactions to the targeted slave memory controller, the two transactions (read, write) are fully pipelined with no idle cycles introduced. During these transactions, the AHB hlock control signal is asserted to the slave during the entire read-modify-write.

39 Analog-to-Digital Converters (ADC) Configuration

This chapter is organized as follows:

- *Section 39.1: ADC overview*
  - *Section 39.1.1: ADC subsystem block diagram*
  - *Section 39.1.2: Analog input pin multiplexing*
- *Section 39.2: Configuration of ADC modules*
  - *Section 39.2.1: Successive Approximation Register Analog-to-Digital Converter (SAR ADC)*

39.1 ADC overview

SPC58xHx contains the following analog-to-digital converters (ADCs):

- four independent 12-bit and one independent 10-bit Successive Approximation Register Analog-to-Digital Converters (SARADCs)

Table 562. ADC implementation

Converter Type	12-bit SAR ADC				10-bit SAR ADC
Special Function	Supervisor SAR ADC	Fast SAR ADC			STDBY & Fast Comparator
Name	SAR_ADC_12bit_SUPERVISOR (SAR_ADC_12bit_B0)	SAR_ADC_12bit_0	SAR_ADC_12bit_1	SAR_ADC_12bit_2	SAR_ADC_12bit_3	SAR_ADC_10bit_STDBY
Number of internal channels(1)	95	16	16	16	16	24

1. This is the maximum number of available channels per dedicated silicon but the available number of channels per package might be different (see the IO_Definition document)

Note: SARADC instances naming in some figures of this chapter may differ from the naming provided in Table 562 in order to simplify these figures.

The internal channels of each ADC are connected to analog input pads. The analog pads include programmable pull-up / pull-down resistors.

These ADCs interface to external analog input pins. The number of external analog input pins for each package is available in the IO_Definition.xls file attached to the IO_Definition document.


Each SARADC instance has independent analog input , register interface, trigger and clock inputs, independent interrupt, and DMA capability. Each SARADC has a dedicated peripheral bridge (PBRIDGE) interface for CPU access to the registers.

All SARADCs share the same supply pins (VDD_HV_ADV/VSS_HV_ADV). This is true for all packages.

39.1.1 ADC subsystem block diagram

Figure 449 gives the block diagram for the high-level integration of the ADC sub-system for SPC58xHx. The primary intent of the diagram is to show that each ADC has independent register interfaces, interrupt/DMA requests, and trigger source selection.

Figure 449. SPC58xHx ADC subsystem



1. The different trigger sources are detailed in the *Section 39.2.1.5: SAR ADC triggering*
2. SAR_ADC_10bit_STDBY interactions with the Smart STBY System are described in the *Chapter 11: Smart Stand-by Wake-up Unit (SSWU)*

39.1.2 Analog input pin multiplexing

For analog input pin multiplexing please refer to the IO_Definition.xls file attached to the IO_Definition document.

39.2 Configuration of ADC modules

The following sections describe device-specific details for the following module:

- *Section 39.2.1: Successive Approximation Register Analog-to-Digital Converter (SAR ADC)*

39.2.1 Successive Approximation Register Analog-to-Digital Converter (SAR ADC)

There are four independent 12-bit and one independent 10-bit SAR ADCs on SPC58xHx. Refer to *Figure 449* for the ADC sub-system block diagram.

The following sections describe configuration details:

- *Section 39.2.1.1: SAR ADC configuration overview*
- *Section 39.2.1.2: SAR ADC integration diagram*
- *Section 39.2.1.3: SAR ADC analog input*
- *Section 39.2.1.4: SAR ADC clock sources*
- *Section 39.2.1.5: SAR ADC triggering*
- *Section 39.2.1.6: SAR ADC Standby*
- *Section 39.2.1.7: SAR absolute voltage reference*

For detailed module information, refer to the Successive Approximation Register Analog-to-Digital Converter (SAR ADC) Digital Interface chapter.

39.2.1.1 SAR ADC configuration overview

39.2.1.1.1 12-bit Fast SAR ADC

Four 12-bit Fast SAR ADC instances are implemented with:

- 12-bit and 10-bit conversion mode selectable by software on a per conversion basis
  - 16 analog input channels for each SAR_ADC_12bit_0, SAR_ADC_12bit_1, SAR_ADC_12bit_2 and SAR_ADC_12bit_3
- 4 watchdogs

39.2.1.1.2 12-bit SAR ADC B0

One 12-bit SARADC B0 (SAR_ADC_12BIT_B0) instance with diagnosis is implemented with:

- 12-bit and 10-bit conversion mode selectable by software on a per conversion basis
- 95 analog input channels (called internal channels)
- 64 external multiplexed channels (called external channels)
- All analog internal channels from other ADCs are also connected to SAR_ADC_12bit_B0
- 9 internal test channels (called “test channels”) to be used for self-diagnosis of the converter and diagnosis of the analog signal path up to the external circuitry. This includes:
  - an internal bandgap reference from temperature sensor
  - an internal analog ground signal for software offset cancellation
  - four internal voltage references with 20 kOhm source impedance
- 8 watchdogs
- Body Cross Triggering Unit (BCTU) support to trigger ADC conversion

39.2.1.1.3 10-bit Fast SAR ADC STDBY

One fast 10-bit SAR ADC STDBY instance with 24 internal channels with fast comparator capability and supporting STAND-BY feature is implemented with:

- 10-bit and 8-bit conversion mode selectable by software on a per conversion basis (all standard SAR ADC functionalities are present)
- 8 external channels needed for data register and watchdog functionality
- 4 analog watchdogs
- Cross Triggering Unit (STBY eCTU) support. In Standby mode, ADC operation is controlled by STBY eCTU. Refer to the *Chapter 11: Smart Stand-by Wake-up Unit (SSWU)* for details on STAND-BY feature
- In RUNTIME, 10-bit Fast ADC STDBY can be used as the other 10-bit Fast SAR ADC instances


Note: Refer to SPC58xHx datasheet for SAR ADC analog performances.

39.2.1.2 SAR ADC integration diagram

Figure 450 shows the block diagram of the integration of the four 12-bit and one 10-bit SAR ADCs on SPC58xHx.

The bias generator provides 4 reference points (VDD_HV_ADR_S, 1/3 VDD_HV_ADR_S, 2/3 VDD_HV_ADR_S, and VSS_HV_ADR_S) which are provided to SAR_ADC_12bit_B0 via an internal 20 kΩ impedance. See the SAR ADC block diagram in the *Chapter 40: Successive Approximation Register Analog-to-Digital Converter (SARADC)*.

Figure 450. SAR ADC integration diagram(1)(2)



1. SAR_ADC_10bit_STDBY instance is implemented on a special low-power domain. Further information is provided in the *Chapter 11: Smart Stand-by Wake-up Unit (SSWU)*
2. No normal and injection trigger for SAR_ADC_STDBY

39.2.1.3 SAR ADC analog input

All analog input pins are routed to SAR_ADC_12bit_B0 and another fast SAR ADC Analog input (AMUX) is implemented in the SAR ADC subsystem.

Note: Simultaneous sampling of two SAR ADCs on the same analog channel is possible under certain conditions:

- both ADCs need synchronized start of sampling (both ADCs have to be triggered by the same trigger signal)

- both ADCs need synchronized end of sampling (both ADCs have to be configured with the same sampling time)

- external circuitry on the analog input has to be chosen accordingly (effective internal capacity on analog signal path during sampling time is doubled versus single conversion as given in the device data sheet)

The mapping of analog input pins to the SAR converters is given in *Section 39.1.2*.


39.2.1.4 SAR ADC clock sources

Each SAR ADC digital interface on SPC58xHx has a register clock input, which is separate from the module clock input. The register interface is clocked by the PBRIDGE*n*_CLK. The module clock is sourced by the ADC clock (SAR ADC CLK). See *Chapter 26: Clocking* for more detail on the clock sources.

The input clock for the SAR ADC analog blocks is clocked by the SAR ADC CLK. *Figure 451* shows a block diagram of the SAR ADC clock architecture.

To avoid crosstalk issues, all SAR ADCs run at the same clock frequency. The SAR digital interface is clocked from the PBRIDGE*n*_CLK clock. All SAR analog blocks are clocked from the output of a single divider of the SAR ADC CLK at the device level.

Figure 451. SAR ADC clock diagram



39.2.1.5 SAR ADC triggering

Each SAR ADC has 2 independent trigger inputs for starting normal conversion or injected conversion on an analog input. One trigger source can be selected among a list of available signals and connected to the trigger inputs independently for each SAR ADC.

The trigger sources for each SAR ADC on the device are either external input pins or eMIOS channels. Each external input can selectively trigger any of the SAR ADCs on the

device. The synchronization to the PBRIDGE clock and digital filtering of the external input pin triggers is done in the system integration logic.

Each trigger input supports software selectable options for rising edge, falling edge, rising and falling edge, or level-based trigger assertion. The trigger selection for each SAR ADC and edge/level selection is located in the SIUL2.


The BCTU module is connected to SAR_ADC_12bit_B0 (SAR_ADC parameter CTSEN = 0). This module receives trigger requests from the timer module (PIT_RTI)or from EMIOS. It translates those trigger requests into ADC measurement commands.

The STBY eCTU module is connected to SAR_ADC_10bit_STDBY (SAR_ADC parameter CTSEN = 2). It receives trigger requests from the real time clock module (RTC) and translates them into ADC commands. The STBY eCTU is used for the Smart Standby feature. Please refer to the *Chapter 11: Smart Stand-by Wake-up Unit (SSWU)* for more data about this feature.

The SPC58xHx SoC diagram for the SAR ADC trigger inputs is given in *Figure 452*.

Note: Please refer to the MS Excel file attached to SPC58xHx IO_Definition document (I/O signal table) to get the exhaustive list of signals source able to trigger ADC conversion.

Figure 452. SAR ADC input trigger diagram



Note: No normal and injection triggers for SARADC_STDBY.

Trigger source selection for each SAR ADC is given in the *Chapter 16: System Integration Unit Lite2 (SIUL2)*.

Each SAR ADC digital interface, except SAR_ADC_12bit_B0, provides 4 watchdog Threshold Crossover event trigger signals which are mapped to the interrupt controller. Refer to *Chapter 16: System Integration Unit Lite2 (SIUL2)*

39.2.1.6 SAR ADC Standby

SAR_ADC_10bit_STDBY interactions with the Smart STBY System are described in the *Chapter 11: Smart Stand-by Wake-up Unit (SSWU)*

39.2.1.7 SAR absolute voltage reference


SPC58xHx provides an internal, absolute voltage reference that can be calculated from two digital temperature sensor signal values. The temperature sensor signal values can be read by SAR_ADC_12bit_B0. For further information refer to *Chapter 41: Temperature Sensor*. The ADC conversion channel numbers for the temperature sensor signals are given in *Table 564*.

39.2.1.8 SAR ADC diagnostic

39.2.1.8.1 Self Test features

- The ADCBIAS provides four different voltage levels defined as GND, $V_{ref}/3$, $2*V_{ref}/3$ and V_{ref}. The self test internal reference voltage precision is provided in the SAR ADC electrical specification table of the device datasheet.
- For the impedance requirements please refer to SPC58xHx datasheet.
- The impedance of the switches that are connecting the different references to the ADC input has not been considered in the impedance calculation.
- The impedance of the switches from the reference generation to the ADC input has been matched with the one of the switches that are connecting the device pin to the ADC input.
- The sampling time of SAR_ADC_12bit_B0 needs to be extended due to long settling time induced by the high impedance of the source. For sampling time adjustment, please refer to SPC58xHx datasheet.
- The SAR ADC Digital Interface provides the necessary control to select the required switches S1–S7 (shown in *Figure 453*) to perform the Self Test.

Figure 453. Self Test implementation



39.2.1.8.2 Internal reference

SAR_ADC_12bit_B0 provides the ability to sample and convert four internal voltages through a 20 kΩ source impedance. These voltages are as follows:

- $V_{DD_HV_ADR_S}$
- 1/3 $V_{DD_HV_ADR_S}$
- 2/3 $V_{DD_HV_ADR_S}$
- $V_{SS_HV_ADR_S}$

Conversion of an internal reference voltage works the same as that for a normal conversion, with the exception of the conversion time. Due to the 20 kΩ source impedance, the sampling time is much higher than the normal time.

Enabling the sampling and selection of an internal reference is independent of input channel selection for SAR_ADC_12bit_B0.


39.2.1.8.3 Analog input pin programmable pullup/pulldown

An open or short circuit condition is detectable within the device for analog input pins. There is a programmable pullup/pulldown pad cell at the input pad. This allows for application testing of the mux input logic. The analog input pin diagram with the pullup/pulldown is shown in *Figure 454*. The pullup/pulldown is included inside the analog input pad cell.

Control of the pullup/pulldown is independently done in the SIUL2 MSCR registers for each analog input pin.

Only the analog input pins specified in *Section 39.1.2* have the pullup/pulldown feature.


Figure 454. Analog input pin pullup/pulldown pad cell



39.2.1.8.4 Analog input pin switch to $V_{SS_HV_ADV}$

All analog input-only pins on SPC58xHx have in addition to the weak pullup/pulldown a programmable switch to $V_{SS_HV_ADV}$ to discharge the input. The analog input diagram is given in *Figure 455*. The default state of the switch for both inputs is OFF.

Figure 455. Analog input — discharge switch to VSS_HV_ADV



The ground switches are controlled independently from the input switch to the ADC. The ground switch is controlled in input multiplexing MSCR registers (MSCR[WPDE], MSCR[WPUE]) in the SIUL2. The MSCR register provides selection between open or closed switch, with open being the default state.

The ground switches can be used to periodically discharge the associated channels.

39.2.1.9 SAR ADC channel assignment

39.2.1.9.1 Internal channel assignment

The input multiplexer channel assignments for the SAR ADCs is provided in *Table 563*.

Table 563. SAR analog input channel assignment

Analog input pin	SAR_ADC_12bit_B0 input channel	Fast SAR	Fast SAR channel	Description
AN[5:0]	5-0	SAR_ADC_12bit_2	5-0	Analog input pin
—	—	SAR_ADC_12bit_2	15-6	Analog input pin
AN[11:6]	11-6	—	—	Analog input pin
AN[13:12]	13-12	SAR_ADC_12bit_1	13-12	Analog input pin

Table 563. SAR analog input channel assignment (continued)

Analog input pin	SAR_ADC_12bit_B0 input channel	Fast SAR	Fast SAR channel	Description
AN[14]	14	—	—	Analog input pin
AN[17:15]	17-15	SAR_ADC_12bit_1	17-15	Analog input pin
AN[19-18]	19-18	—	—	Analog input pin
AN[23:20]	23-20	SAR_ADC_12bit_1	23-20	Analog input pin
AN[26-24]	26-24	—	—	Analog input pin
AN[33:27]	33-27	SAR_ADC_12bit_1	33-27	Analog input pin
AN[49:34]	49-34	SAR_ADC_12bit_0	49-34	Analog input pin
AN[65:504]	65-50	SAR_ADC_12bit_3	65-50	Analog input pin
AN[66-69]	69-66	—	—	Analog input pin
AN[92-70]	93-70	SAR_ADC_10bit_STDBY	93-70	Analog input pin
AN[94]	94	—	—	Analog input pin

39.2.1.9.2 Test channel assignments

Each test channel has a unique channel assignment, and is treated by software like any other A/D conversion. Access to the test channels is required for SAR_ADC_12bit_B0 only. The test channel assignments for SAR_ADC_12bit_B0 are given in *Table 564*.

Table 564. SAR_ADC analog test channel assignment

SAR_ADC_12bit_B0 input channel	Description
96	Reserved
97	Reserved
98	Reserved
99	Reserved
100	Reserved
101	Reserved
102	Reserved
103	Reserved
104	VDD_LV
105	Reserved
106	Reserved
107	Reserved
108	Reserved
109	VSS_HV_ADV (Ground Supply for ADC)
110	Reserved

Table 564. SAR_ADC analog test channel assignment (continued)

SAR_ADC_12bit_B0 input channel	Description
111	Reserved
112	Reserved
113	Reserved
114	Reserved
115	Reserved
116	Reserved
117	Reserved
118	Reserved
119	Reserved
120	PTAT (Proportional To Absolute Temperature)
121	Temperature sensor CTAT (Complementary To Absolute Temperature)
122	VSS_LV
123	Reserved
124	SAR BIAS 0 — VSS_HV_ADR_S through 20 KΩ source impedance
125	SAR BIAS 1 — 1/3 (VDD_HV_ADR_S - VSS_HV_ADR_S) through 20 KΩ source impedance
126	SAR BIAS 2 — 2/3 (VDD_HV_ADR_S - VSS_HV_ADR_S) through 20 KΩ source impedance
127	SAR BIAS 3 — (VDD_HV_ADR_S - VSS_HV_ADR_S) through 20 KΩ source impedance

40 Successive Approximation Register Analog-to-Digital Converter (SARADC)

40.1 Introduction

The Successive approximation register analog-to-digital converter (SARADC) digital interface block controls the on-chip SARADC analog block and holds control and status registers accessible for the application. It provides accurate and fast conversion data for a wide range of applications. Each SARADC analog block has its corresponding digital interface implemented at the chip level.

40.2 Overview

The SARADC digital interface contains advanced features for normal or injected conversion modes of operation. The conversion can be triggered by software or hardware. For advanced cross triggering functions, it provides a CTU interface with an on-chip Crosstriggering Unit (CTU) which can support two different CTU modes: CTU “trigger mode” and CTU “control mode” (refer to details in *Section 40.4.5: Cross Triggering Unit (CTU) interface*).

The digital interface can be configured to control up to 256 multiplexed analog input channels. There are three types of input channels:

- Internal channels, mapped to index ranging from 0 to 95.
- Test channels, mapped to index ranging from 96 to 127.
- External channels, mapped to index ranging from 128 to 255.


Note: The number of input channels and their mapping depend on the device configuration. Refer to the device-specific Analog-to-Digital Converters (ADC) Configuration section (analog input pin multiplexing and SAR ADC channel assignment) for a channel mapping table.

The mask registers present within the digital interface can be properly programed to configure which channel has to be converted. External channel selection is provided through external decode signals and are available as alternate functions on GPIO. Each set of eight external channels can be mapped to any internal analog channel via static software programming in specific registers.

Four conversion timing registers allow configuration of different precharging and sampling durations, one of which can then be assigned to each channel. Analog Watchdogs allow continuous hardware monitoring of analog input channels. The digital interface also provides for interrupt/DMA support for various conditions related to end of channel conversions.

Figure 456 shows the SARADC block diagram.

Figure 456. SARADC block diagram



Note1: Test channels are mapped to internal analog channels via the TCCAPRn registers of SAR ADC supervisor.

40.3 Feature description

Note: Not all features are implemented on all SARADC instances: refer to the ADC Configuration chapter for further information.

40.3.1 Main features

- Selectable 10-bit or 12-bit data resolution output for 12-bit SARADC
- Selectable 8-bit or 10-bit data resolution output for 10-bit SARADC
- Up to 96 internal channels, 32 test channels, 128 external channels supported; variable number of analog channels of each type controlled by parameters
- 4 different conversion timing registers selectable for any channel
- Mapping of external channel to any internal channel through static programming by software
- Shorting of test channel with internal channel through static programming by software
- External decode signals (3 signals) for selection of external analog mux inputs
- Normal conversion with One Shot/Scan modes
- Injected conversion with One Shot mode
- Normal conversion with dedicated trigger input
- Injected conversion with dedicated trigger input
- 2 different abort features that allow to abort either a single channel conversion or chain conversion
- Power Down Mode
- Dedicated data register for each channel, containing the following information:
  - Conversion result in one half-word:
    10-bit or 12-bit for 12-bit SARADC
    8-bit or 10-bit for 10-bit SARADC
  - Status byte which provides some conversion information such as mode of operation (Normal, Injected, or CTU), data valid, data overwritten status
  - Control byte for conversion timing parameter selection
- Configurable number of analog watchdogs.Trigger outputs on watchdog threshold crossover events
- 2 different CTU modes (CTU Control mode and CTU “trigger mode”) available when CTU feature is present in SARADC instance.
- Fast Comparator Mode Conversion available when Fast Comparator feature is present in SARADC instance
- Smart Standby Wakeup Support available when Smart Standby Wakeup feature is present on SARADC instance
- Interrupt/DMA support for the following conditions
  - End of conversion of single channel for both normal, injected conversions
  - End of conversion chain for both normal, injected conversions
  - End of CTU conversion
  - Watchdog thresholds crossover

40.4 Functional description

Two main conversion types are available within the SARADC digital interface:

- Normal conversion
- Injected conversion

Note: "Precharge" option on this device means "de-charge" to reference ground VSS_HV_ADR_S.

40.4.1 Normal channel conversion

This is the normal conversion that the user programs by configuring the normal conversion mask registers (ICNCMR0–2, TCNCMR, ECNCMR0–3). Each channel can be individually enabled by setting '1' in the corresponding field of these registers. Mask registers must be programed before starting the conversion and cannot be changed until the conversion of all the selected channels ends (MSR[NSTART] bit is reset).

40.4.1.1 Start of normal conversion

The normal conversion can be started as follows:

- By software
  - The normal conversion chain starts when the MCR[NSTART] bit is set. It is recommended that the normal trigger enable MCR[NTRGEN] bit is reset during conversions started by software. Once normal conversion has started, any further write operation of MCR[NSTART] bit has no effect during ongoing conversion, but the conversion is enqueued after completion of current conversion in one shot mode.

- By normal trigger
  - A normal trigger valid edge or level is detected to start the conversion. The normal trigger is enabled by setting the NTRGEN bit in MCR and two options are available. A programed event (rising, falling or both edges depending on NEDGESEL bit field of MCR) on the normal trigger input starts the normal conversion. Once normal conversion has started, any further valid trigger edge will be ignored during ongoing conversion. If the trigger mode is enabled (MCR[NTRGEN] bit is set) and a conversion is in progress, no conversion request should be given by programming MCR[NSTART] bit.
  - An appropriate gap should be maintained between any two consecutive triggers such that next trigger is received only after the completion of the current conversion. This gap value can be calculated as a sum of total conversion time as programed using CTR0-3 registers for each channel in the chain.


40.4.1.2 Normal conversion operating modes

Two operating modes are available for the normal conversion:

- One Shot Mode
- Scan Mode

To enter one of these modes, it is necessary to program the MCR[MODE] bit. The first phase of the conversion process involves sampling the analog channel and the next phase involves the conversion phase when the sampled analog value is converted to digital as shown in *Figure 457*.

Figure 457. Normal conversion flow



In **One Shot Mode** (MODE = 0), a sequential conversion specified in the ICNCMR0–2, TCNCMR, ECNCMR0–3 mask registers is performed only once. At the end of each conversion, the digital result of the conversion is stored into the corresponding data register.

For Example, channels A-B-C-D-E-F-G-H are present in the device where channels B-D-E are to be converted in the One Shot Mode. MODE = 0 is set for One Shot mode. Conversion starts from the channel B followed by conversion of channels D-E. At the end of conversion of channel E, the scanning of channels stops.

The MSR[NSTART] status bit is automatically set when the normal conversion starts. At the same time MCR[NSTART] bit is reset if the conversion is started by software.

Once the normal conversion operation starts in one shot mode and another software conversion request is made writing the MCR[NSTART] bit and before MSR[NSTART] is cleared, one additional conversion is initiated with the same channel mask register settings after the current conversion is finished. This is called **enqueuing**. Enqueuing can help in removing the delay between two consecutive one shot chains and uncertainty caused by metastability between MCR[NSTART] bit written at system clock and generation of start pulse on ADC clock before every chain execution.

In **Scan Mode** (MODE = 1), a sequential conversion of N channels specified in the ICNCMR0–2, TCNCMR, ECNCMR0–3 registers is continuously performed. As in the previous case, at the end of each conversion the digital result of the conversion is stored into the corresponding data register.

In this mode, the software can start conversion by writing ‘1’ to MCR[NSTART] bit or a valid normal trigger edge is detected which also sets MCR[NSTART] bit. The MSR[NSTART] status bit is automatically set when the normal conversion starts. Unlike One Shot Mode, the MCR[NSTART] bit is not reset. It can be reset by software when the user needs to stop scan mode. In this case, the current scan conversion is completed and MSR[NSTART] bit is also reset after the last conversion of the chain.


For Example, channels A-B-C-D-E-F-G-H are present in the device where channels B-D-E are to be converted in the *Scan Mode*. MODE = 1 is set for Scan Mode. Conversion starts from the channel B followed by conversion of the channels D-E. At the end of conversion of channel E the scanning of channel B starts followed by conversion of the channels D-E. This sequence repeats itself until the MCR[NSTART] bit is reset by software.

In both modes, at the end of each channel conversion an End Of Conversion interrupt is issued (if enabled by the corresponding mask bit), and at the end of the conversion sequence an End Of Chain interrupt is issued (if enabled by the corresponding mask bit). The End Of Chain interrupt is issued for each pass of scan mode.

40.4.2 Injected channel conversion

A conversion chain can be injected into the current normal conversion by configuring the injected mask registers (ICJCMR0–2, TCJCMR, ECJCMR0–3). As in normal conversion, each internal, test or external channel can be individually selected. This injected conversion can only be in one shot mode and interrupts the normal conversion. When an injected conversion is inserted, ongoing channel conversion is aborted and the injected channel request is processed. After the last channel in the injected chain is converted, normal conversion resumes from the channel at which the normal conversion was stopped, as shown in *Figure 458*.

Figure 458. Injected sample/conversion sequence



The injected conversion can be started as follows:

- By software
  - The injected conversion chain starts when the MCR[JSTART] bit is set. The current conversion is suspended and the injected chain is converted. At the end of the chain, the MSR[JSTART] bit is reset and the normal chain conversion is resumed. It is recommended that the injection trigger enable MCR[JTRGEN] bit is reset during conversions started by software. Once injected conversion has started, any further write operation of MCR[JSTART] bit will not have any effect during ongoing conversion and the new request will get enqueued and executed after current injected chain finishes.

- By injection trigger
  - The injection trigger is enabled by setting the JTRGEN bit in MCR. A programed event (rising, falling or both edges depending on JEDGESEL bit field of MCR) on the injection external trigger starts the injected conversion and also sets the MSR[JSTART] bit. At the end of the chain, the MSR[JSTART] bit is reset and the normal chain conversion is resumed.
  - When JTRGSEQ bit is set, the injection trigger sequence feature is enabled. In this mode, each valid edge of injection trigger input will convert one analog channel. First valid edge will convert the first analog channel enabled through ICJCMR0–2, TCJCMR, ECJCMR0–3 registers. The next valid edge converts the next enabled analog input and so on. Once all the enabled channels are converted, the channel selection loops back to the first enabled channel for next trigger edge. If the JTRGSEQ is reset, the channel selection is reset again to first channel enabled through ICJCMR0–2, TCJCMR, ECJCMR0–3 registers. If JTRGSEQ is reset before completing the injected chain, the remaining channels are completed in one-shot after receiving next valid trigger edge.
  - An appropriate gap should be maintained between any two consecutive injected triggers such that next injected trigger is received only after the completion of ongoing injected conversion. This gap value can calculated as a sum of total conversion time as programed using CTR0-3 registers for each channel in the injected chain.

The MSR[JSTART] status bit is automatically set when the injected conversion starts. At the same time MSR[JSTART] is reset if the conversion is started by software.

At the end of each injected conversion, an End Of Injected Conversion (JEOC) interrupt is issued (if enabled by the corresponding mask bit) and at the end of the sequence an End Of Injected Chain (JECH) interrupt is issued (if enabled by the corresponding mask bit).

40.4.3 Abort conversion

Two different abort functions are provided:

- The user can abort the ongoing conversion by setting the ABORT bit in the MCR. The current conversion is aborted and the conversion of the next channel of the chain is immediately started (generating a new start pulse to the SARADC). In the case of an abort operation, the NSTART/JSTART bit remains set and the ABORT bit is reset after the conversion of the next channel starts. The EOC corresponding to the aborted channel is not generated. This behavior is true for normal or triggered/Injected conversion modes. If the last channel of a chain is aborted, the end of chain is reported generating an ECH interrupt. ABORT function should not be used when only single channel is selected in a conversion chain, instead ABORTCHAIN can be used.
- It is also possible to abort the current chain conversion by setting the ABORTCHAIN bit in the MCR. In that case the behavior of the ADC depends on the MODE bit. In fact, if scan mode is disabled, the NSTART bit is automatically reset together with the ABORTCHAIN bit. Otherwise, if the MODE bit is set to ‘1’, a new chain conversion is started. The EOC of the current aborted conversion is not generated but an ECH interrupt is generated to signal the end of the chain.

  When a chain conversion abort is requested (ABORTCHAIN bit is set) while an injected conversion is running over a suspended Normal conversion, there are 2 cases. If One Shot Mode is enabled (MODE=0 in MCR register) then both injected chain and Normal conversion chain are aborted (both the NSTART and JSTART bits are also reset). If the Scan Mode is enabled (MODE=1 in MCR register) then injected conversion is stopped and the suspended Normal conversion is restarting. (only JSTART bit is reset).

Note: ABORT/ABORTCHAIN functions are not supported during CTU initiated conversions.


40.4.4 Analog conversion timings

40.4.4.1 Conversion timings

In order to support different loadings and switching times (in particular for the external channel types) four different Conversion Timing registers are present (CTR0–3). Each conversion timing register contains PRECHG and INPSAMP bit fields to program the required duration for precharging and sampling phases. The selection of these registers for each channel is done by the CTSEL bit field of corresponding channel data register.

Precharging phase allows to precharge or discharge the internal capacitor to a fixed internal voltage for duration determined by PRECHG bit field prior to actual analog channel sampling start. This is useful for resetting information regarding the last converted data. Precharging feature can be enabled or disabled for each channel by programming the PCE bit of corresponding channel data register. If precharging is enabled for a given channel, the normal sequence of operation is precharging, then sampling, then evaluation, as shown in *Figure 459*. Refer to device datasheet for the minimum precharge and sample durations required.

Figure 459. Analog conversion sequence



Bit fields PRECHG and INPSAMP are used to define the total conversion duration (t_{conv}) and in particular the partition among precharge duration (t_{prechg}), sampling phase duration (t_{sample}) and evaluation phase duration (t_{eval}).

The precharging phase duration is given by

$$t_{prechg} = PRECHG * t_{ck}$$

where PRECHG is the configured precharging phase duration and PCE bit of channel data register is ‘1’. If the PCE bit is ‘0’, the precharging phase is skipped and conversion starts with sampling phase directly.

The sampling phase duration is given by the following equation:

$$t_{sample} = INPSAMP * t_{ck}$$

where INPSAMP must be greater than or equal to 5 (hardware requirement). In case the value of INPSAMP is found to be less than 5, it is automatically set to 5 inside SARADC. The total evaluation phase duration is given by the following equation:

$$t_{eval} = EVAL * t_{ck}$$

In this phase, the internal sampling capacitor is disconnected from the analog channel and ADC estimates the digitized value of the sampled input using successive approximation algorithm. In the evaluation phase, all the bits are estimated sequentially to provide the conversion result.

The total conversion duration is (not including external multiplexing) is given by the following:

$$t_{conv} = t_{prechg} + t_{sample} + t_{eval}$$

The timings refer to the unit t_{ck} which is the inverse of f_{ck}, where f_{ck} = SARADC peripheral clock. Refer to the device data sheet for the total conversion time.


Note: The current implementation of ADCDIG does not support hardware restriction over values of PRECHG and INPSAMP fields. As minimum values for these fields are product specific and need to be managed through software.

40.4.5 Cross Triggering Unit (CTU) interface

The Cross Triggering Unit (CTU) is added to enhance the injected conversion capability of the SARADC. The CTU contains multiple event inputs that can be used to select the channels to be converted from the appropriate event configuration register. In *Figure 460* the CTU/ADC interface is shown. The CTU generates a trigger output pulse of one clock cycle and outputs onto a data bus which channel has to be converted. A single channel is converted for each request. After performing the conversion, the digital interface returns the conversion result to CTU. The conversion result is also saved in the corresponding channel data register and it is compared with watchdog thresholds if requested. Together with the converted data, it also sends a request for next command and a control which can be used to push the conversion result into CTU data storage registers/FIFO.

These two pulses named *ctu_nextcmd* and *ctu_push* spaced of one or two clock cycle (of analog ADC clock). The ctu_nextcmd is set to '1' during the last clock cycle or last but one of ADC evaluation phase (depending on ADC type used). The ctu_push is asserted when the conversion is finished meaning that the ctu_dataout is valid.

Figure 460. SARADC Cross Trigger Unit



Different CTU modes can be selected programming the CTUEN and CTU_MODE fields of the MCR with respect of CTSEN SARADC parameter as described in the following table.


Table 565. CTU modes

CTSEN(1)	CTUEN	CTU_MODE	CTU mode
—	0	—	CTU is disabled
0	1	—	CTU trigger mode is enabled
1	1	—	CTU control mode is enabled
2	1	1	CTU trigger mode is selected
2	1	0	CTU control mode is selected

1. Refer to SAR ADC triggering section of chapter Analog-to-Digital Converters (ADC) Configuration for CTSEN value applicable on each SAR_ADC instance. CTSEN is hardware implemented, no bit register available.

The CTU, SARADC analog block and digital Interface are synchronous to each other, the CTU clock and ADC clock post division should be synchronous and phase aligned to ensure jitter free start pulses to ADC analog. Timings of CTU Interface signals are described in *Figure 461*.

Figure 461. CTU interface timings



40.4.5.1 CTU trigger mode

In CTU trigger mode, normal and injected conversions triggered by the CPU are still enabled. When a trigger pulse and the injected channel are received internally by the ADCDig, the conversion starts. The CTUSTART bit in the MSR is set automatically at this point and it is also automatically reset when the triggered injected conversion is completed.

In CTU trigger mode if an injected conversion (programed by the user by setting the JSTART bit) is ongoing and a pulse is received on the CTU trigger input line, then the injected channel conversion chain is aborted and only the triggered CTU injected conversion proceeds. Aborting the injected conversion, the JSTART bit in the MSR is reset to ‘0’. The JECH and JEOC are also reset to '0'. That abort is signaled through the status bit JABORTCHAIN in the MSR.

IN CTU trigger mode if normal conversion is ongoing and a pulse is received on the CTU trigger input line, then ongoing channel conversion is aborted and the triggered injected conversion is processed. When it is finished, normal conversion resumes from the channel at which the normal conversion was aborted.

If another CTU trigger pulse is received before the end of conversion, that request is discarded and this error condition is reported by CTUTRGERR bit in ISR.

When a normal conversion is requested during CTU conversion (CTUSTART bit = ‘1’), the normal conversion starts when CTU conversion is completed (CTUSTART reset). Otherwise, when an Injected conversion is requested during CTU conversion, that conversion is discarded and the JSTART bit in the MCR is immediately reset.

CTU trigger mode can be entered by setting CTUMODE=’1’ during power-down and CTUEN=’1’ any time after the power-down is exited. CTU trigger mode can be exited by clearing the CTUEN bit, But care must be taken not to exit the CTU mode when some CTU initiated conversion is ongoing. Also power down request (by setting MCR[PWDN] bit) should not be made while CTU transactions are ongoing.

40.4.5.2 CTU control mode

When CTU control mode is enabled, the CPU is able to write in the ADC registers but it cannot start any conversion. Conversion requests can be generated only by the CTU trigger pulse. If a normal or injected conversion is requested, it is automatically discarded.

When a CTU sends trigger pulse and channel number to be converted to SARADC digital interface, triggered injected conversion starts. The MSR[CTUSTART] bit is set automatically on the first received trigger pulse and it can be reset only when CTU is disabled (CTUEN bit to ‘0’).

CTU control mode can be entered by setting CTUMODE=’0’ during power-down and CTUEN=’1’ any time after the power-down is exited. CTU control mode can be exited by clearing the CTUEN bit, But care should be taken not to enter or exit the CTU mode when some conversion is ongoing. Also power down request (by setting MCR[PWDN] bit) should not be made while CTU transactions are ongoing.

40.4.6 Test channel connection with internal analog channel

The test channels are meant for monitoring various on-chip analog signals coming from temperature sensor, bandgap, voltage regulator and different voltage levels available on the chip. These analog signals can be interfaced to SARADC SUPERVISOR through test channels for testing purpose. Test channels are mapped from 96 to 127. Each test channel is controlled in the same way as normal internal channel.

FAST SAR ADC self-testing method: the test channel[127:124] is also mapped to various V_ref voltages (4 voltages) selection switches in the ADCBIAS block. The decoding of these channels to switch on and select a particular V_ref voltage is done in SoC level muxing logic. Refer ADC configuration for detailed mapping/control description of Self Test feature.(SAR_ADC_10bit_STDBY has no test channels)

It is also possible to perform test channel conversions with and without shorting the normal analog channel pin with the internal test voltage.

For analog test channel assignment, refer to the device configuration or ADC configuration section.

After the conversion is performed on a test channel the converted data is stored at two CDR locations at the end of conversion, first location is the CDR belonging to the test channel on which conversion is performed and second location is the CDR belonging to internal channel on which test channel is mapped.

40.4.7 External channel mapping to internal analog channel

External channels are supposed to be used in conjunction with a given internal analog channel along with an 8:1 external mux outside the device. Each input of the external mux can be mapped to a unique channel number, thus allowing it to perform conversions like any other channel of the ADC. External channels are mapped from 128 to 255.

External channels are implemented in the multiples of 8. Each slice of eight channels can be associated to any physical internal analog channel mapped from 0 to 95. This external-to-internal channel mapping is determined by the ICSEL_ECx_x bit field of ECMICR0–3 registers. For example, when external multiplexer is planned to be used on internal channel 5, and the external inputs need to be mapped to channels 128 to 135, then this channel number 5 must be written to the ICSEL_ECH128_135 bit field of the ECMICR0 register. After reset, all external channels are mapped to internal analog channel 0. If a conversion


on a single external channel (out of group of 8) mapped to a particular internal channel has to be performed than only that particular channel should be enabled in the Conversion Mask Register (ECNCMR or ECJCMR).

After the conversion is performed on a external channel, the converted data is stored at two CDR locations at the end of conversion. The first location is the CDR belonging to the external channel on which conversion is performed and the second location is the CDR belonging to the internal channel on which the external channel is mapped.

40.4.8 Programmable analog watchdog

Analog watchdogs are used for determining whether the result of the conversion of a channel lies within a given guard area (as shown in the *Figure 462*) bounded by upper and a lower threshold values named THRH and THRL respectively.

Figure 462. Analog watchdog guarded area



Following conversion of the selected channel, a comparison is performed between the converted value and the threshold values. If the converted value lies outside that guard area, then corresponding threshold violation interrupts are generated. The comparison result is stored as WDGxH and WDGxL bits in the WTISR as explained in *Table 566*. Depending on the MSKWDGxL and MSKWDGxH mask bits in the WTIMR, an interrupt is generated on threshold violation.

Table 566. Values of WDGxH and WDGxL fields

WDGxH	WDGxL	Converted data
1	0	converted data > THRH
0	1	converted data < THRL
0	0	THRH ≤ converted data ≤ THRL

The lower and higher threshold values for the analog watchdog are programed using THRHLR0–15 registers. Analog watchdog functionality for each channel can be enabled independently from ICWENR0–2, TCWENR, ECWEN0–3 registers and can select the watchdog threshold registers (THRHLR0–15) to be used by programming ICWSELR0–11, TCWSELR0–3, ECWSELR0–15 registers. The threshold registers selected by WSEL_CHx field of watchdog threshold selection registers will provide the threshold values.

For example, if channel 30 is to be monitored with the threshold values in register THRHLR12, then WSEL_CH30 is programed to select THRHLR12 register to provide threshold values. Enabling is done by setting the bit corresponding to channel 30 in ICWENR0 register.

If the converted value for a particular channel lies outside the range specified by threshold values, then the corresponding bit is set in ICAWORR0–2, TCAWORR, ECAWORR0–3 registers. In this case, a set of threshold registers (THRHLR0–15) can be linked to several analog channels. The threshold values to be selected for a channel needs be programed only once in ICWSELR, TCWSELR, ECWSELR registers.

There is an external trigger output port which provides a single clock cycle pulse to indicate WDG threshold crossover event on a particular WDG (up to 16 trigger outputs for up to 16 WDG instances).

Note: If the higher threshold for the analog watchdog is programed lower than the lower threshold and the converted value is less than the lower threshold, then the WDGxL interrupt for the low threshold violation is set, else if the converted value is greater than the lower threshold (consequently also greater than the higher threshold) then the interrupt WDGxH for high threshold violation is set. The user should therefore take care to avoid this situation as it could lead to misinterpretation of the watchdog interrupts.

40.4.9 DMA functionality

A Direct Memory Access (DMA) request can be programed after the conversion of every channel by setting the respective masking bit in ICDSR0–2, TCDSR and ECDSR0–3 registers. The DMA masking registers must be programed before starting any conversion. The DMA transfers can be enabled using the DMAE[DMAEN] bit. When the DMAE[DCLR] bit is set, the DMA request is cleared on the reading of the register for which DMA transfer has been enabled.

40.4.10 Interrupts

The SARADC digital interface generates the following maskable interrupt signals:

- End Of Conversion interrupts
  - NEOC (end of normal conversion of each channel)
  - NECH (end of normal chain)
  - JEOC (end of injected conversion of each channel)
  - JECH (end of injected chain)
  - EOCTU (End of CTU Conversion)

The EOC_CH[x] bit of interrupt pending registers (ICIPR0–2, TCIPR, ECIPR0–3) is set when channel x completes the conversion (normal or injection). This pending status is qualified when the corresponding mask bit IM_CH[x] is also set in the interrupt mask registers (ICIMR0–2, TCIMR, ECIMR0–3).

The NEOC interrupt is generated only if the following conditions are met

- ISR[NEOC] bit is set after the normal conversion completion for any channel x.
- IMR[MSKNEOC] bit is set
- EOC_CH[x], IM_CH[x] bits are set at least for one channel x

The JEOC interrupt is generated only if the following conditions are met

- ISR[JEOC] bit is set after the injected conversion completion for any channel x.
- IMR[MSKJEOC] bit is set
- EOC_CH[x], IM_CH[x] bits are set at least for one channel x

The EOCTU interrupt is generated only if the following conditions are met

- ISR[EOCTU] bit is set after the CTU triggered conversion completion for any channel x.
- IMR[MSKEOCTU] bit is set
- EOC_CH[x], IM_CH[x] bits are set at least for one channel x

It is recommended to clear the NEOC/JEOC/EOCTU bits of ISR and all the individual channel pending bits which are not masked while servicing the interrupt.

The ISR[NECH] bit is set when a normal channel conversion chain is completed. This pending status is qualified when the corresponding mask bit IMR[MSKNECH] is also set.

The ISR[JECH] bit is set when an injected channel conversion chain is completed. This pending status is qualified when the corresponding mask bit IMR[MSKNECH] is also set.

- WDGxL and WDGxH (Watchdog threshold) interrupt requests

The interrupts generated due to the analog watchdog are handled by registers WTISR and WTIMR in order to check and enable the interrupt requests to external interrupt controller module. The watchdog interrupt source sets two pending bits WDGxH and WDGxL for each channel being monitored in the WTISR. The interrupt request is generated if at least one of the following conditions are met:

- WTISR[WDGxL] bit is set and the corresponding mask bit MSKWDGxL is also set in WTIMR for at least one channel.
- WTISR[WDGxH] bit is set and the corresponding mask bit MSKWDGxH is also set in WTIMR for at least one channel.

The ISR and WTISR contain the interrupt pending request status flags. In case the user wants to clear a particular interrupt event status, writing a ‘1’ to the corresponding status bit clears the pending interrupt flag. (At this write operation, all other bits of the ISR must be maintained at ‘0’.)

The ADC module provides dedicated interrupt outputs for all interrupt sources. Also, all interrupt lines are OR-ed together to provide a single output to the external interrupt controller if a combined interrupt is required.

Conversion should not be initiated unless the required conversion mask bits (ECNCMR or ECJCMR) are set.

40.4.11 External decode signals selection and delay

The ADC provides three external decode signals used as select lines for 8:1 external mux. For each set of 8 external channels (for example [CH128:CH135], [CH136:CH143], and so on), the same 3-bit decode signals output are used to select the inputs of external mux. These external mux select lines change in grey code sequence for each increment of channel selection. This ensures that only one line changes and avoids any current spikes or leakage if more than one line changes simultaneously.

In order to take into account the control switching time of the external analog mux, a Decode Signals Delay register is provided. Writing that register allows programming of the delay between the decoding signal selection and the actual start of conversion.

40.4.12 Power down mode

The SARADC analog block can be put in low current consumption mode by setting the PWDN bit in MCR. This is the default mode after exiting from reset. This state must be

exited before starting any operation by resetting the PWDN bit in the MCR. When in power-down mode, no conversion should be started. Bit ADCSTATUS[0] in the MSR is set only when ADC enters power-down mode.

The power-down mode can be requested by setting the PWDN bit in the MCR. If a one-shot conversion is ongoing, the SARADC cannot immediately enter the power-down mode. In fact, the SARADC enters power-down mode only after completing the ongoing conversion. If a scan conversion is ongoing, the ongoing operation shall be first aborted manually by resetting the NSTART bit and using the ABORTCHAIN bit. A power Down request while scan mode conversion is ongoing is ignored.

After the power down phase is completed, the process ongoing before the power down phase must be restarted manually (by setting the appropriate START bit). Resetting PWDN bit and setting NSTART or JSTART bit during the same cycle is forbidden.

CTU triggered conversion should not be initiated during power down mode. In both CTU modes, to request power down mode the application has to wait for the end of the current CTU conversion (CTUSTART bit automatically reset when conversion finishes). Additionally, when SARADC is in CTU control mode the application needs to exit the CTU control mode (by resetting the CTUEN bit) before requesting the power down mode.

40.4.13 Stop mode

The SARADC can be requested to enter this low power mode anytime during the operation. If stop mode is requested while some Normal/Injected mode chained conversions are ongoing, the current channel conversion will be completed and upon stop mode exit the conversion will be resumed from next channel. However, stop mode should not be requested while CTU triggered conversions are ongoing.

40.4.14 Fast Comparator mode conversion

In this mode the SARADC analog block/sequencer can be requested to work as a fast comparator instead of a regular data converter for the initiated conversion (single/chain). Here, the sample phase remains unchanged, but the evaluation phase is reduced to just two cycles of fast comparison of the sampled channel value with regards to the corresponding threshold pair values (THRL,THRH) provided at the start of each conversion.

40.4.14.1 Execution order

The programming sequence and execution order when SARADC works in Fast Comparator mode is as follows:

1. The user must configure and program the required SARADC configuration and control registers like MCR, Channel Conversion Mask (CMRs), CTRs in the same way and order as if normal or injected conversion were initiated. CDR/CTR programming constraint is the following:
   CTR[INPSAMP] >= 2. Value of 2 for the minimum sampling duration.
2. Enable the Fast Comparator feature by programming the Fast Comparator Enable (MCR[FCE]) bit.
3. Associate and select (program WSELR) 1 out of maximum 16 watchdog threshold pairs (program WTHRHLR[THRL,THRH]) for each of the channels selected for fast

comparison and enable (WENR). WTHTHLR[THRL,THRH] programming constraints are as follows:

a) THRH > THRL

b) THRH < Maximum value of converted analog signal, that is $2^{resolution}$-1

c) THRL > Minimum value of converted analog signal, that is 0

4. Initiate the conversion by setting MCR[NSTART/JSTART].
5. The result of fast comparison from ADC analog block {THRH+1, THRL-1 or (THRH+THRL)/2} and the comparator error status are stored as normal conversion results in the CDR registers.
6. The conversion results are again compared by the watchdog monitor inside the ADC digital interface and resulting violation is reported back to the system by WTISR[WDG0-15L/H] status bits, corresponding interrupts and two external signals (upper threshold violation, lower threshold violation).
7. For additional requirements about smart standby wake up using fast comparator mode, refer to the below *Section 40.4.15* for more details.

40.4.15 Smart standby wake up support

Here, the SARADC in conjunction with the CTU and the smart standby wake up unit (SSWU) can be used to wake up the system by regularly checking the sampled values. This is done with respect to the programed thresholds on certain selected channels.

40.4.15.1 Execution order

The programming sequence and execution order when SARADC works in conjunction with the SSWU is as follows:

1. User must configure and program the required SARADC configuration and control registers like MCR, Channel Conversion Mask (CMRs), CTRs.
2. Associate and select (program WSELR) 1 out of maximum 16 watchdog threshold pairs (program WTHRHLR[THRL,THRH]) for each of the channels selected through CMRs and enable (WENR).
3. Set MCR[FCE]; if fast comparator mode conversion is required (optional), the steps 1, 2 and 3 should be performed before the system enters in standby mode.
4. The CTU and SSWU exit the power down mode of SARADC by de-asserting the power down request signal.
5. CTU Initiates conversion providing CTU triggers. The minimum gap between the power down request signal pulse and the first CTU trigger pulse should be greater than 2 to 3 ADC clock cycles.
6. The result of conversion is available in CDR after the end of conversion pulse arrives from SARADC analog block; If MCR[FCE] is set, comparison results are stored as either THRH+1, THRL-1 or (THRH+THRL)/2 in the CDR registers.
7. The conversion results are again compared by the watchdog monitor inside the ADC digital interface and the resulting violation is reported back to the SSWU by two external signals (upper threshold violation, lower threshold violation).
8. SSWU can request for SARADC power-down mode entry by asserting the power down request signal (rising edge) port.

40.5 Memory map and registers

This section provides memory map for the SARADC digital interface.

Note: The actual availability and number of registers and their configuration are chip-specific. For this information, refer to "ADC Configuration" chapter.

Table 567. SARADC digital interface register map

Offset	Register	Location
0x000	Main Configuration Register (MCR)	*Section 40.5.1.1*
0x004	Main Status Register (MSR)	*Section 40.5.1.2*
0x008–0x00C	Reserved	
0x010	Interrupt Status Register (ISR)	*Section 40.5.1.3*
0x014–0x01C	Internal channel Interrupt Pending Registers 0–2 (ICIPR0–ICIPR2)	*Section 40.5.1.4*
0x020	Interrupt Mask Register (IMR)	*Section 40.5.1.5*
0x024–0x02C	Internal Channel Interrupt Mask Registers 0–2 (ICIMR0–ICIMR2)	*Section 40.5.1.6*
0x030	Watchdog Threshold Interrupt Status Register (WTISR)	*Section 40.5.1.7*
0x034	Watchdog Threshold Interrupt Mask Register (WTIMR)	*Section 40.5.1.8*
0x038–0x03F	Reserved	
0x040	DMA Enable Register (DMAE)	*Section 40.5.1.9*
0x044–0x04C	Internal Channel DMA Select Registers 0–2 (ICDSR0–ICDSR2)	*Section 40.5.1.10*
0x050–0x05C	Reserved	
0x060–0x06C	Watchdog Threshold Registers 0–3 (WTHRHLR0–WTHRHLR3)	*Section 40.5.1.11*
0x070–0x090	Reserved	
0x094–0x0A0	Conversion Timing Registers 0–3 (CTR0–3)	*Section 40.5.1.12*
0x0A4–0x0AC	Internal Channel Normal Conversion Mask Registers 0–2 (ICNCMR0–ICNCMR2)	*Section 40.5.1.13*
0x0B0	Reserved	
0x0B4–0x0BC	Internal Channel Injected Conversion Mask Registers 0–2 (ICJCMR0–ICJCMR2)	*Section 40.5.1.14*
0x0C0–0x0C4	Reserved	
0x0C8	Power Down Exit Delay Register (PDEDR)	*Section 40.5.1.15*
0x0CC–0x0FC	Reserved	
0x100–0x27C	Internal Channel Data Registers 0–95 (ICDR0–ICDR95)	*Section 40.5.1.16*
0x280–0x2AC	Watchdog Threshold Registers 4-15 (WTHRHLR4-WTHRHLR15)	*Section 40.5.1.17*
0x2B0–0x2DC	Internal Channel Watchdog Selection Registers 0–11 (ICWSELR0–ICWSELR11)	*Section 40.5.1.18*
0x2E0–0x2E8	Internal Channel Watchdog Enable Registers 0–2 (ICWENR0–ICWENR2)	*Section 40.5.1.19*
0x2EC–0x2EF	Reserved	

Table 567. SARADC digital interface register map (continued)

Offset	Register	Location
0x2F0–0x2F8	Internal Channel Analog Watchdog Out of Range Registers 0–2 (ICAWORR0–ICAWORR2)	*Section 40.5.1.20*
0x2FC–0x3FC	Reserved	
0x400	Test Channel Interrupt Pending Register (TCIPR)	*Section 40.5.1.21*
0x404	Test Channel Interrupt Mask Register (TCIMR)	*Section 40.5.1.22*
0x408	Test Channel DMA Select Register (TCDSR)	*Section 40.5.1.23*
0x40C	Test Channel Normal Conversion Mask Register (TCNCMR)	*Section 40.5.1.24*
0x410	Test Channel Injected Conversion Mask Register (TCJCMR)	*Section 40.5.1.25*
0x414–0x420	Test Channel Watchdog Selection Registers 0–3 (TCWSELR0–TCWSELR3)	*Section 40.5.1.26*
0x424	Test Channel Watchdog Enable Register (TCWENR)	*Section 40.5.1.27*
0x428	Test Channel Analog Watchdog Out of Range Register (TCAWORR)	*Section 40.5.1.28*
0x42C	Reserved	
0x430–0x44C	Test Channel Connection with Analog Pin Registers 0–7 (TCCAPR0–TCCAPR7)	*Section 40.5.1.29*
0x450–0x4CC	Test Channel Data Registers 96-127 (TCDR96-TCDR127)	*Section 40.5.1.30*
0x4D0–0x4FC	Reserved	
0x500	External Channel Decode Signals Delay Register (ECDSDR)	*Section 40.5.1.31*
0x504–0x50C	Reserved	
0x510–0x51C	External Channel Interrupt Pending Registers 0–3 (ECIPR0–ECIPR3)	*Section 40.5.1.32*
0x520–0x52C	External Channel Interrupt Mask Registers 0–3 (ECIMR0–ECIMR3)	*Section 40.5.1.33*
0x530–0x53C	External Channel DMA Select Registers 0–3 (ECDSR0–ECDSR3)	*Section 40.5.1.34*
0x540–0x54C	External Channel Normal Conversion Mask Registers 0–3 (ECNCMR0–ECNCMR3)	*Section 40.5.1.35*
0x550–0x55C	External Channel Injected Conversion Mask Registers 0–3 (ECJCMR0–ECJCMR3)	*Section 40.5.1.36*
0x560–0x59C	External Channel Watchdog Selection Registers 0–15 (ECWSELR0–ECWSELR15)	*Section 40.5.1.37*
0x5A0–0x5AC	External Channel Watchdog Enable Registers 0–3 (ECWENR0–ECWENR3)	*Section 40.5.1.38*
0x5B0–0x5BC	External Channel Analog Watchdog Out of Range Registers 0–3 (ECAWORR0–ECAWORR3)	*Section 40.5.1.39*
0x5C0–0x5CC	External Channel Mapping to Internal Channel Registers 0–3 (ECMICR0–ECMICR3)	*Section 40.5.1.40*
0x5D0–0x7CC	External Channel Data Registers 128-255 (ECDR128-ECDR255)	*Section 40.5.1.41*

40.5.1 Register descriptions

40.5.1.1 Main Configuration Register (MCR)

Offset: 0x000 Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	OWREN	WLSIDE	MODE	Reserved	NSTART	NTRGEN(3)	NEDGESEL(3)		JSTART	JTRGEN(2)	JEDGESEL(2)		JTRGSEQ(2)	0	CTUEN(1)	CTU_MODE(1)
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	WTRIGOUT	0	0	0	JTRGSEL(2)				ABORTCHAIN	ABORT	0	FRZ	0	FCE(4)	EDCSELF(5)	PWDN
W																
Reset	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1

1. Only available with cross-triggering unit (CTU) feature.
2. Only available with injection trigger feature.
3. Only available with normal trigger feature.
4. Only available with Fast Comparator feature.
5. Only available with External decode format selectable feature.

Figure 463. Main Configuration Register (MCR)

Table 568. MCR field descriptions

Field	Description
0 OWREN	Overwrite enable This bit enables or disables the functionality to overwrite unread converted data in ICDR, TCDR, ECDR registers. 0 Prevents overwrite of unread converted data, new result is discarded. 1 Enables converted data to be overwritten by a new conversion.
1 WLSIDE	Write left/right-aligned 0 The conversion data in ICDR, TCDR, ECDR registers is written right-aligned. 1 Conversion data is left-aligned (from 15 to (15 – resolution + 1))
2 MODE	One Shot/Scan 0 One Shot Mode: Configures the normal conversion of one chain. 1 Scan Mode: Configures continuous chain conversion mode; when the programed chain conversion is finished it restarts immediately

Table 568. MCR field descriptions (continued)

Field	Description

4
NSTART
	Normal Start conversion
	Setting this bit starts the chain or scan conversion. Resetting this bit during scan mode causes the current chain conversion to finish, then stops the operation.
	0 Causes the current chain conversion to finish and stops the operation.
	1 Starts the chain or scan conversion
	Note: The application relies on the corresponding bit in MSR (MSR[NSTART]) to confirm that any changes to this bit has taken effect.
	Example with NSTART bit:
	MCR[NSTART] = 1; // Register to start normal conversion
	while(MSR[NSTART]==0); // Ensure normal conversion is completed before raising new request

5 NTRGEN	Normal trigger enable 0 Normal trigger disabled to start a normal conversion. 1 Normal trigger enabled to start a normal conversion.
6:7 NEDGESEL	Normal trigger edge selection 00 Falling edge of normal trigger is selected. 01 Rising edge of normal trigger is selected. 10 Both rising and falling edges of normal trigger are selected. (*x* = 0,1). 11 Both rising and falling edges of normal trigger are selected. (*x* = 0,1)
8 JSTART	Injected Start conversion Setting this bit will start the configured injected analog channels to be converted by software. Resetting this bit has no effect, as the injected chain conversion cannot be interrupted. 0 Writing ‘0’ has no effect. 1 Starts the injected chain conversion. **Note:** The application should rely on the corresponding bit in MSR (MSR[JSTART]) to confirm that any changes to this bit have taken effect.
9 JTRGEN	Injection trigger enable 0 Injection trigger disabled for channel injection (injected conversion cannot be started using an injection trigger) 1 Injection trigger enabled for channel injection
10:11 JEDGESEL	Injection trigger edge selection 00 Falling edge of injection trigger is selected 01 Rising edge of injection trigger is selected 10 Both rising and falling edges of injection trigger are selected. (*x* = 0,1) 11 Both rising and falling edges of injection trigger are selected. (*x* = 0,1)
12 JTRGSEQ	Injection trigger sequence enable 0 Injection trigger sequence mode is disabled 1 Injection trigger sequence mode is enabled
14 CTUEN	Cross Trigger Unit Enable 0 The cross triggering unit is disabled and the triggered injected conversion cannot take place 1 The cross triggering unit is enabled and the triggered injected conversion can take place **Note:** Can be set or cleared anytime with some restriction mentioned in CTU trigger/control mode section.

Table 568. MCR field descriptions (continued)

Field	Description
15 CTU_MODE	Cross Trigger Unit Mode This bit is present only if generic parameter CTSEN = 2, otherwise this bit is a reserved bit and always read as 0. This should be set only when ADC Digital is in power-down mode. 0 CTU control mode is selected 1 CTU trigger mode is selected
16 WTRIGOUT	WDG Crossover External Trigger Output This control bit enables the Trigger on every threshold crossover event (crossing of Lower/Upper thresholds) of each WDG monitor to external trigger port (up to 16 ports for up to 16 WDGs). 0 Trigger Outputs disabled 1 Trigger Outputs enabled
20:23 JTRGSEL	Injection Trigger Input Selection This bit field selects which trigger input to be selected to start injected conversion. 0000 Trigger input 0 is selected. 0001 Trigger input 1 is selected ... 1111 Trigger input 15 is selected **Note:** JTRGSEL[3:0] must be 0000 when only one trigger input (input 0) is supported
24 ABORTCHAIN	Abort Chain When this bit is set, the ongoing Chain Conversion is aborted. This bit is reset by hardware as soon as a new conversion is requested. 0 Conversion is not affected 1 Aborts the ongoing chain conversion **Note:** Behavior of this request during CTU mode is mentioned in CTU trigger/control mode section.
25 ABORT	Abort Conversion When this bit is set, the ongoing conversion is aborted and a new conversion is invoked. This bit is reset by hardware as soon as a new conversion is invoked. 0 Conversion is not affected 1 Aborts the ongoing conversion **Note:** Behavior of this request during CTU mode is mentioned in CTU trigger/control mode section.
27 FRZ	Freeze This bit enables to stop the SARADC conversions at the end of current channel conversion when SoC enters debug mode. 0 Conversions are not stopped 1 When SoC enters debug mode, further conversions by SARADC analog block will be stopped. The ongoing channel conversion will be completed and the converted data is stored. When the SoC exits debug mode, SARADC resumes the job that was left before halting the conversions. Changing configuration registers during halted condition may cause a pending operation to fail when normal operation is resumed
29 FCE	Fast Comparator Enable This bit enables the fast comparison mode for upcoming channel conversions. 0 Fast Comparison mode disabled 1 Fast Comparison mode enabled

Table 568. MCR field descriptions (continued)

Field	Description
30 EDCSELF	External Decode Channel Format Select (EDCSELF) This bit selects the format for 3-bit output port ipp_decode_extch used as select line for external decode channel 8:1 muxes. The last three bits of external channel number are passed as is (if value 0) or converted to gray code (if value 1) and passed to this port. 0 Binary format 1 Gray Code format
31 PWDN	Power-down enable When this bit is set, the analog module is requested to enter Power Down mode. When SARADC status is PWDN, resetting this bit starts SARADC transition to IDLE mode. 0 SARADC is in normal mode. 1 SARADC has been requested to power down. **Note:** When requesting a power mode transition, the application should rely on the MSR[ADCSTATUS] bit field in order to confirm that the transition has taken effect.

40.5.1.2 Main Status Register (MSR)

Offset: 0x004 Access: User Read Only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	NSTART	0	0	0	JSTART	0	0	0	0	JABORTCHAIN	0	CTUSTART(1)
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	CHADDR								0	0	0	0	0	ADCSTATUS		
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1

1. Only available with cross-triggering unit (CTU) feature.

Figure 464. Main Status Register (MSR)

Table 569. MSR field descriptions

Field	Description
4 NSTART	This status bit is used to signal that a normal conversion is ongoing. 0 Normal conversion is not taking place. 1 Normal conversion is ongoing or the normal conversion is pending due to injected conversion or CTU triggered injected conversion.
8 JSTART	This status bit is used to signal that an injected conversion is ongoing. 0 Injected conversion is not taking place. 1 Injected conversion is ongoing.
13 JABORTCHAIN	This status bit is used to signal that an Injected conversion chain has been aborted. This bit is reset when a new conversion starts. 0 Last injected conversion chain has not been aborted. 1 Last injected conversion chain has been aborted.
15 CTUSTART	This status bit is used to signal that a CTU conversion is ongoing. This bit is set when a CTU trigger pulse is received and the CTU conversion starts. When CTU trigger mode is enabled this bit is automatically reset when the conversion is completed. Otherwise, if Control Mode is enabled this bit can be reset only when the CTU is disabled (CTUEN set to ‘0’). 0 CTU triggered injected conversion is not taking place. 1 CTU triggered injected conversion is ongoing.
16:23 CHADDR	Channel under measure address This status bit is used to signal which channel is under measure.
29:31 ADCSTATUS	The value of this parameter depends on ADC status. While requesting an external channel conversion, SARADC digital interface needs to wait for a fixed time determined by DSD bit field of DSDR before proceeding to actual sampling phase. This is known as wait state. 000 IDLE 001 Power-down 010 Wait state 011 — 100 Sample 101 — 110 Conversion 111 —

40.5.1.3 Interrupt Status Register (ISR)

Offset: 0x010 Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	CTUTRGERR(1)	EOCTU(1)	JEOC	JECH	NEOC	NECH
W											w1c	w1c	w1c	w1c	w1c	w1c
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

1. Only available with cross-triggering unit (CTU) feature.

Figure 465. Interrupt Status Register (ISR)

Table 570. ISR field descriptions

Field	Description
26 CTUTRGERR	CTU Trigger Error Flag This Error Flag indicates that the next CTU trigger has been discarded as it overlapped during execution of current CTU conversion. This indicated that CTU sampling duration is less than programed conversion time of ADC. 0 No CTU trigger overlap error condition since last CTU conversion. 1 CTU trigger overlap error has occurred.
27 EOCTU	End of CTU channel conversion interrupt flag This bit indicates the end of conversion for a CTU injected channel. 0 End of conversion of CTU triggered channel has not occurred since the last time the flag is cleared. 1 End of conversion of CTU triggered channel has occurred or the flag has not been cleared since the last end of conversion occurrence.
28 JEOC	End of injected channel conversion interrupt flag This bit indicates the end of conversion for an injected channel. 0 End of conversion of injected channel has not occurred since the last time the flag is cleared. 1 End of conversion of injected channel has occurred or the flag has not been cleared since the last end of conversion occurrence.
29 JECH	End of injected chain conversion interrupt flag This bit indicates the end of conversion for an injected chain. 0 End of conversion of injected chain has not occurred since the last time the flag is cleared. 1 End of conversion of injected chain has occurred or the flag has not been cleared since the last end of conversion occurrence.

Table 570. ISR field descriptions (continued)

Field	Description
30 NEOC	End of normal channel conversion interrupt flag This bit indicates the end of conversion for a normal channel. 0 End of conversion of normal channel has not occurred since the last time the flag is cleared. 1 End of conversion of normal channel has occurred or the flag has not been cleared since the last end of conversion occurrence.
31 NECH	End of normal chain conversion interrupt flag This bit indicates the end of conversion for an normal chain. 0 End of conversion of normal chain has not occurred since the last time the flag is cleared. 1 End of conversion of normal chain has occurred or the flag has not been cleared since the last end of conversion occurrence.

40.5.1.4 Internal Channel Interrupt Pending Register *n* (ICIPR*n*)

The interrupt channel register to channel association is described in *Table 572*.

Offset: 0x014 + *n**0x4 (*n* = 0 to 2) Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	EOC_CH[x]															
W	w1c															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	EOC_CH[x]															
W	w1c															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 466. Internal Channel Interrupt Pending Register *n* (ICIPR*n*)

Table 571. ICIPR*n* field descriptions

Field	Description
0:31 EOC_CH[x]	End of conversion interrupt pending bit for channel x 0 End of conversion for CH[x] has not occurred. 1 End of conversion for CH[x] has occurred.

Table 572. ICIPR0–2 Registers to channel association

Register	Register bits 0:31
ICIPR0	EOC_CH[31:0]
ICIPR1	EOC_CH[63:32]
ICIPR2	EOC_CH[95:64]

Note: If channel CH[x] is not existing then the corresponding bit field EOC_CH[x] is reserved and returns 0.

If all channels CH[x] are not existing, the full register is not existing and any attempt to access this space generates a transfer error.

40.5.1.5 Interrupt Mask Register (IMR)

The description of the Interrupt Mask Register is given below.

Offset: 0x020 Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	MSKEOCTU(1)	MSKJEOC	MSKJECH	MSKNEOC	MSKNECH
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

1. Only available with cross-triggering unit (CTU) feature.

Figure 467. Interrupt Mask Register (IMR)

Table 573. IMR field descriptions

Field	Description
27 MSKEOCTU	Mask bit for EOCTU 0 EOCTU interrupt is disabled. 1 EOCTU interrupt is enabled.
28 MSKJEOC	Mask bit for JEOC 0 JEOC interrupt is disabled. 1 JEOC interrupt is enabled.
29 MSKJECH	Mask bit for JECH 0 JECH interrupt is disabled. 1 JECH interrupt is enabled.
30 MSKNEOC	Mask bit for NEOC 0 NEOC interrupt is disabled. 1 NEOC interrupt is enabled.
31 MSKNECH	Mask bit for NECH 0 NECH interrupt is disabled. 1 NECH interrupt is enabled.

40.5.1.6 Internal Channel Interrupt Mask Register *n* (ICIMR*n*)

The interrupt mask register to channel association is described in *Table 575*.

Offset: 0x024 + *n**0x4 (*n* = 0 to 2) Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	IM_CH[x]															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	IM_CH[x]															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 468. Internal Channel Interrupt Mask Register *n* (ICIMR*n*)

Table 574. ICIMR*n* field descriptions

Field	Description
0:31 IM_CH[x]	IM_CH[x]: Interrupt mask bit for channel x 0 Interrupt for CH[x] is disabled. 1 Interrupt for CH[x] is enabled.

Table 575. Interrupt Mask Registers to Channel Association

Register	Register bits 0:31
ICIMR0	IM_CH[31:0]
ICIMR1	IM_CH[63:32]
ICIMR2	IM_CH[95:64]

Note: If channel CH[x] is not existing then the corresponding bit field IM_CH[x] is reserved and returns 0.

If all channels CH[x] are not existing, the full register is not existing and any attempt to access this space generates a transfer error.

40.5.1.7 Watchdog Threshold Interrupt Status Register (WTISR)

This register gives the interrupt status information for the 16 possible upper and 16 possible lower threshold limits monitored by up to 16 watchdog monitors which can be selected for each channel.

Offset: 0x030 Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	WDG15H	WDG15L	WDG14H	WDG14L	WDG13H	WDG13L	WDG12H	WDG12L	WDG11H	WDG11L	WDG10H	WDG10L	WDG9H	WDG9L	WDG8H	WDG8L
W	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	WDG7H	WDG7L	WDG6H	WDG6L	WDG5H	WDG5L	WDG4H	WDG4L	WDG3H	WDG3L	WDG2H	WDG2L	WDG1H	WDG1L	WDG0H	WDG0L
W	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 469. Watchdog Threshold Interrupt Status Register (WTISR)

Table 576. WTISR field descriptions

Field	Description
30-2x WDGxH [x = 0–15]	This corresponds to the interrupt generated on the converted value being higher than the programed higher threshold as reported by WDG monitor ‘x’. 0 Converted data is not higher than the programed higher threshold. 1 Converted data is higher than the programed higher threshold.
31-2x WDGxL [x = 0–15]	This corresponds to the interrupt generated on the converted value being lower than the programed lower threshold as reported by WDG monitor ‘x’. 0 Converted data is not lower than the programed lower threshold. 1 Converted data is lower than the programed lower threshold.

40.5.1.8 Watchdog Threshold Interrupt Mask Register (WTIMR)

This register gives the interrupt mask information for the 16 possible upper and 16 possible lower threshold limits which can be selected for each channel.

Offset: 0x034 Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	MSKWDG15H	MSKWDG15L	MSKWDG14H	MSKWDG14L	MSKWDG13H	MSKWDG13L	MSKWDG12H	MSKWDG12L	MSKWDG11H	MSKWDG11L	MSKWDG10H	MSKWDG10L	MSKWDG9H	MSKWDG9L	MSKWDG8H	MSKWDG8L
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	MSKWDG7H	MSKWDG7L	MSKWDG6H	MSKWDG6L	MSKWDG5H	MSKWDG5L	MSKWDG4H	MSKWDG4L	MSKWDG3H	MSKWDG3L	MSKWDG2H	MSKWDG2L	MSKWDG1H	MSKWDG1L	MSKWDG0H	MSKWDG0L
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 470. Watchdog Threshold Interrupt Mask Register (WTIMR)

Table 577. WTIMR field descriptions

Field	Description
30-2x MSKWDGxH [x = 0–15]	This corresponds to the mask bit for the interrupt generated on the converted value being higher than the programed higher threshold. 0 Interrupt for WDGxH is disabled. 1 Interrupt for WDGxH is enabled.
31-2x MSKWDGxL [x = 0–15]	This corresponds to the mask bit for the interrupt generated on the converted value being lower than the programed lower threshold. 0 Interrupt for WDGxL is disabled. 1 Interrupt for WDGxL is enabled.

40.5.1.9 DMA Enable Register (DMAE)

The DMA Enable (DMAE) register sets up the DMA for use with the SARADC.

Offset: 0x040 Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DCLR	DMAEN
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 471. DMA Enable Register (DMAE)

Table 578. DMAE register field descriptions

Field	Description
30 DCLR	DMA clear sequence enable 0 DMA request cleared by Acknowledge from DMA controller. 1 DMA request cleared on read of data registers.
31 DMAEN	DMA global enable 0 DMA feature disabled. 1 DMA feature enabled.

40.5.1.10 Internal Channel DMA Select Register *n* (ICDSR*n*)

The DMA select registers to channel association is described in *Table 580*.

Offset: 0x044 + *n**0x4 (*n* = 0 to 2) Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	DS_CH[x]															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	DS_CH[x]															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 472. Internal Channel DMA Select Register *n* (ICDSR*n*)

Table 579. ICDSR*n* field descriptions

Field	Description
0:31 DS_CH[x]	DMA select for channel x 0 CH[x] is disabled to transfer data in DMA mode. 1 CH[x] is enabled to transfer data in DMA mode.

Table 580. Internal Channel DMA Select Registers to Channel Association

Register	Register bits 0:31
ICDSR0	DS_CH[31:0]
ICDSR1	DS_CH[63:32]
ICDSR2	DS_CH[95:64]

Note: If channel CH[x] is not existing then the corresponding bit field DS_CH[x] is reserved and returns 0.

If all channels CH[x] are not existing, the full register is not existing and any attempt to access this space generates a transfer error.

40.5.1.11 Watchdog Threshold Register *n* (WTHRHLR*n*)

Note: The number of WTHRHLR registers corresponds to the number of analogs watchdogs implemented in the ADC module.

The length of the threshold field depends on the SARADC resolution. For 10-bit SARADC, the bits 10, 11, 26 and 27 are reserved.

Note: The reset value of the bits 4 and 5 is 0 instead of 1 in case SARADC resolution is 10-bit.

Offset: 0x060 + *n**0x4 (*n* = 0 to 3) Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	THRH											
W																
Reset	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	THRL											
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 473. Watchdog Threshold Register *n* (WTHRHLR*n*)

Table 581. WTHRHLR*n* field descriptions

Field	Description
4:15 THRH	High threshold value for channel x
20:31 THRL	Low threshold value for channel x

40.5.1.12 Conversion Timing Register *n* (CTR*n*)

Offset: 0x094 + *n**0x4 (*n* = 0 to 3) Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	CRES	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	PRECHG				INPSAMP							
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 474. Conversion Timing Register *n* (CTR*n*)

Table 582. CTR*n* field descriptions

Field	Description
0 CRES	Conversion Resolution select This bit selects the conversion resolution for the conversion. 0 12-bit resolution in case of 12-bit SARADC. 10-bit resolution in case of 10-bit SARADC 1 10-bit resolution in case of 12-bit SARADC. 8-bit resolution in case of 10-bit SARADC
20:23 PRECHG	Precharging phase duration This bit field defines the precharging phase duration to be applied when this phase is enabled by PCE bit of channel data register. This duration is calculated as (PRECHG X 1/Frequency of SARADC clock). Refer to device datasheet for the minimum duration required for precharging phase.
24:31 INPSAMP	Sampling phase duration This bit field defines the sampling phase duration to be applied. This duration is calculated as (INPSAMP X 1/Frequency of SARADC clock). Refer to device datasheet for the minimum duration required for sampling phase.

40.5.1.13 Internal Channel Normal Conversion Mask Register *n* (ICNCMR*n*)

The normal conversion mask registers to channel association is described in *Table 584*.

Offset: 0x0A4 + *n**0x4 (*n* = 0 to 2) Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	NCE_CH[x]															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	NCE_CH[x]															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 475. Internal Channel Normal Conversion Mask Register *n* (ICNCMR*n*)

Table 583. ICNCMR*n* field descriptions

Field	Description
0:31 NCE_CH[x]	Normal conversion enable for channel x 0 Normal conversion is disabled for CH[x]. 1 Normal conversion is enabled for CH[x].

Table 584. Internal Channel Normal Conversion Mask Registers to Channel Association

Register	Register bits 0:31
ICNCMR0	NCE_CH[31:0]

Table 584. Internal Channel Normal Conversion Mask Registers to Channel Association (continued)

Register	Register bits 0:31
ICNCMR1	NCE_CH[63:32]
ICNCMR2	NCE_CH[95:64]

Note: If channel CH[x] is not existing then the corresponding bit field NCE_CH[x] is reserved and returns 0.

If all channels CH[x] are not existing, the full register is not existing and any attempt to access this space generates a transfer error.

40.5.1.14 Internal Channel Injected Conversion Mask Register *n* (ICJCMR*n*)

The injected conversion mask registers to channel association is described in *Table 586*.

Offset: 0x0B4 + n*0x4 (n = 0 to 2) Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	JCE_CH[x]															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	JCE_CH[x]															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 476. Internal Channel Injected Conversion Mask Register *n* (ICJCMR*n*)

Table 585. ICJCMR*n* field descriptions

Field	Description
0:31 JCE_CH[x]	Injected conversion enable for channel x 0 Injected conversion is disabled for CH[x]. 1 Injected conversion is enabled for CH[x].

Table 586. Internal Channel Normal Conversion Mask Registers to Channel Association

Register	Register bits 0:31
ICJCMR0	JCE_CH[31:0]
ICJCMR1	JCE_CH[63:32]
ICJCMR2	JCE_CH[95:64]

Note: If channel CH[x] is not existing then the corresponding bit field JCE_CH[x] is reserved and returns 0.

If all channels CH[x] are not existing, the full register is not existing and any attempt to access this space generates a transfer error.

40.5.1.15 Power Down Exit Delay Register (PDEDR)

Offset: 0x0C8 Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	PDED							
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 477. Power Down Exit Delay Register (PDEDR)

Table 587. PDEDR field descriptions

Field	Description
24:31 PDED	Power down exit delay duration Defines the delay between the power-down bit reset and the starting of conversion. The power-down delay is calculated as [PDED × 1/(SARADC clock frequency)]. The minimum required power down delay is the sum of $t_{ADCBIASINIT}$ (time required by ADCBIAS to generate correct value of bias current for all ADCs) and $t_{ADCINIT}$ (initialization time for ADC after the generation of bias current). Both values are provided in the device datasheet.

40.5.1.16 Internal Channel Data Register n (ICDR*n*)

The conversion results for each channel are loaded into data registers. Each data register will contain the conversion result, status information related to ADC mode, data valid, timing parameter selection for each channel.

This register should be accessed via 32-bit R/W.

Offset: 0x100 + *n**0x4 (*n* = 0 to 95) Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	PCE	0	CTSEL		0	0	0	FCERR	VALID	OVERW	RESULT	
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	CDATA															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 478. Internal Channel Data Register *n* (ICDR*n*)

Table 588. ICDR*n* field descriptions

Field	Description
4 PCE	Precharge Enable This bit enables the precharging phase during channel conversion. 0 Precharge phase is disabled. 1 Precharge phase is enabled.
6:7 CTSEL	This bit field selects the conversion timing register for each channel to select different precharge and sampling phase durations. 00 CTR0 is selected. 01 CTR1 is selected. 10 CTR2 is selected. 11 CTR3 is selected.
11 FCERR	Fast Comparator Error Flag This bit is used to notify error condition on current fast comparator operation inside ADC analog block. It is automatically cleared when data is read. 0 Cleared by reading the Converted by software. 1 Fast Comparator Error Condition has occurred in current conversion.
12 VALID	Data valid flag This bit is used to notify when the data is valid (a new value has been written). It is automatically cleared when data is read. 0 Converted data has been read by software. 1 Converted data is valid and has not been read yet.
13 OVERW	Data overwritten flag This bit signals that the previous converted data has been overwritten by a new conversion. This functionality depends on the value of MCR[OWREN]: – When OWREN = 0, OVERW is frozen to 0 and CDATA field is protected against being overwritten until being read. – When OWREN = 1, OVERW flags the CDATA field overwrite status. 0 Converted data has not been overwritten. 1 Previous converted data has been overwritten before having been read.

Table 588. ICDR*n* field descriptions (continued)

Field	Description
14:15 RESULT	Conversion result mode status This bit reflects the mode of conversion for the corresponding channel. 00 Data is a result of Normal conversion mode. 01 Data is a result of Injected conversion mode. 10 Data is a result of CTU conversion mode. 11 Reserved
16:31 CDATA	Channel converted data **Note:** The data organization inside the CDATA field is dependent on: – The SARADC type which can either be a 12-bit type, a 10-bit type or a 9-bit type. – The setting of CTRx.CRES which selects if conversion is done with full resolution or with reduced resolution. – The setting of MCR.WLSIDE which selects the read data alignment. The valid data bits position is summarized in *Table 589*.

Table 589. Valid data bit organization

SARADC type	CTRx.CRES setting	MCR.WLSIDE setting	Effective Resolution	Data Alignment	Data Bit valid	Data Bit read as zero	Data Bit to be ignored
12-bit	0	0	12-bit	Right	CDATA[20:31]	CDATA[16:19]	—
		1		Left	CDATA[16:27]	CDATA[28:31]	—
	1	0	10-bit	Right	CDATA[22:31]	CDATA[16:21]	—
		1		Left	CDATA[16:25]	CDATA[26:31]	—
10-bit	0	0	10-bit	Right	CDATA[22:31]	CDATA[16:21]	—
		1		Left	CDATA[16:25]	CDATA[26:31]	—
	1	0	8-bit	Right	CDATA[24:31]	CDATA[16:23]	—
		1		Left	CDATA[16:23]	CDATA[24:31]	—
9-bit	0	0	9-bit	Right	CDATA[22:30]	CDATA[16:21]	CDATA[31]
		1		Left	CDATA[16:24]	CDATA[26:31]	CDATA[25]
	1	0	8-bit	Right	CDATA[24:31]	CDATA[16:23]	—
		1		Left	CDATA[16:23]	CDATA[24:31]	—

40.5.1.17 Watchdog Threshold Register *n* (WTHRHLR*n*)

Note: The number of WTHRHLR registers corresponds to the number of analogs watchdogs implemented in the ADC module.

The length of the threshold field depends on the SARADC resolution. For 10-bit SARADC, the bits 4, 5, 20 and 21 are reserved.

Offset: 0x280 + n*0x4 (n = 4 to 15) Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	THRH											
W																
Reset	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	THRL											
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 479. Watchdog Threshold Register *n* (WTHRHLR*n*)

Table 590. WTHRHLR*n* field descriptions

Field	Description
4:15 THRH	High threshold value for channel x
20:31 THRL	Low threshold value for channel x

40.5.1.18 Internal Channel Watchdog Select Register *n* (ICWSELR*n*)

These registers contain WSEL_CHx[0:3] bit fields to select the threshold register which provides the values to be used for upper and lower bounds for channel x.

The Watchdog select registers to channel association is described in *Table 592*.

Offset: 0x2B0 + n*0x4 (*n* = 0 to 11) Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	WSEL_CH[(8*n)+7]				WSEL_CH[(8*n)+6]				WSEL_CH[(8*n)+5]				WSEL_CH[(8*n)+4]			
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	WSEL_CH[(8*n)+3]				WSEL_CH[(8*n)+2]				WSEL_CH[(8*n)+1]				WSEL_CH[8*n]			
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 480. Internal Channel Watchdog Select Register *n* (ICWSELR*n*)

Table 591. ICWSELR*n* field descriptions

Field	Description
0:3 WSEL_CH[(8*n)+7]	Watchdog select for channel x 0000 THRHLR0 register is selected. 0001 THRHLR1 register is selected. 0010 THRHLR2 register is selected. … 1110 THRHLR14 register is selected. 1111 THRHLR15 register is selected.
4:7 WSEL_CH[(8*n)+6]	Watchdog select for channel x 0000 THRHLR0 register is selected. 0001 THRHLR1 register is selected. 0010 THRHLR2 register is selected. … 1110 THRHLR14 register is selected. 1111 THRHLR15 register is selected.
8:11 WSEL_CH[(8*n)+5]	Watchdog select for channel x 0000 THRHLR0 register is selected. 0001 THRHLR1 register is selected. 0010 THRHLR2 register is selected. … 1110 THRHLR14 register is selected. 1111 THRHLR15 register is selected.
12:15 WSEL_CH[(8*n)+4]	Watchdog select for channel x 0000 THRHLR0 register is selected. 0001 THRHLR1 register is selected. 0010 THRHLR2 register is selected. … 1110 THRHLR14 register is selected. 1111 THRHLR15 register is selected.
16:19 WSEL_CH[(8*n)+3]	Watchdog select for channel x 0000 THRHLR0 register is selected. 0001 THRHLR1 register is selected. 0010 THRHLR2 register is selected. … 1110 THRHLR14 register is selected. 1111 THRHLR15 register is selected.
20:23 WSEL_CH[(8*n)+2]	Watchdog select for channel x 0000 THRHLR0 register is selected. 0001 THRHLR1 register is selected. 0010 THRHLR2 register is selected. … 1110 THRHLR14 register is selected. 1111 THRHLR15 register is selected.

Table 591. ICWSELR*n* field descriptions (continued)

Field	Description
24:27 WSEL_CH[(8*n)+1]	Watchdog select for channel x 0000 THRHLR0 register is selected. 0001 THRHLR1 register is selected. 0010 THRHLR2 register is selected. … 1110 THRHLR14 register is selected. 1111 THRHLR15 register is selected.
28:31 WSEL_CH[8*n]	Watchdog select for channel x 0000 THRHLR0 register is selected. 0001 THRHLR1 register is selected. 0010 THRHLR2 register is selected. … 1110 THRHLR14 register is selected. 1111 THRHLR15 register is selected.

Table 592. Internal Channel Watchdog Enable Registers to Channel Association

Register	Register bits 0:31
ICWSELRn (n = 0 to 11)	WSEL_CH[(8*n)+7] … WSEL_CH[8*n]

The number of bits implemented for each WSEL_CHx depends on Watchdog number:

- If Watchdog number > 8, the number of bits implemented is 4 (WSEL_CHx[3:0])
- If 4 < Watchdog number <= 8, the number of bits implemented is 3 (WSEL_CHx[3] is reserved).
- If 1 < Watchdog number <= 4, the number of bits implemented is 2 (WSEL_CHx[3:2] is reserved).
- If Watchdog number = 1, only 1 bit is present.

Each nibble (WSEL_CHx) has a positional correspondence to the Internal Channel number (each channel has a 1:1 nibble correspondence), so each word ICWSELRx corresponds to eight internal Channels for a total of twelve 32-bit registers to covering all 96 test channels.

If an Internal channel is not defined, the corresponding WSEL_CHx nibble is not implemented. For the implemented nibbles, width of WSEL_CHx field within the nibble is dependent on the Watchdog number. For example, if Watchdog number is 4 than only two LSBs of each WSEL_CHx are implemented and remaining two will remain unimplemented. If both nibbles in a byte-access, all four nibbles in a halfword-access, and all eight nibbles in a word-access are unimplemented, a transfer error is generated.

40.5.1.19 Internal Channel Watchdog Enable Register *n* (ICWENR*n*)

The Watchdog enable registers to channel association is described in *Table 594*.

Offset: 0x2E0 + *n**0x4 (*n* = 0 to 2) Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	WEN_CH[x]															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	WEN_CH[x]															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 481. Internal Channel Watchdog Enable Register *n* (ICWENR*n*)

Table 593. ICWENRn field descriptions

Field	Description
0:31 WEN_CH[x]	Watchdog enable for channel x 0 Watchdog feature is disabled for CH[x]. 1 Watchdog feature is enabled for CH[x].

Table 594. Internal Channel Watchdog Enable Registers to Channel Association

Register	Register bits 0:31
ICWER0	WEN_CH[31:0]
ICWER1	WEN_CH[63:32]
ICWER2	WEN_CH[95:64]

Note: If channel CH[x] is not existing then the corresponding bit field WEN_CH[x] is reserved and returns 0.

If all channels CH[x] are not existing, the full register is not existing and any attempt to access this space generates a transfer error.

40.5.1.20 Internal Channel Analog Watchdog Out of Range Register *n* (ICAWORR*n*)

The analog watchdog registers to channel association is described in *Table 596*.

Offset: 0x2F0 + n*0x4 (*n* = 0 to 2) Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	AWOR_CH[x]															
W	w1c															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	AWOR_CH[x]															
W	w1c															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 482. Internal Channel Analog Watchdog Out of Range Register *n* (ICAWORR*n*)

Table 595. ICAWORR*n* field descriptions

Field	Description
0:31 AWOR_CH[x]	Analog watchdog out of range status for channel x, provided corresponding WEN_CHx bit is set. 0 CH[x] converted data is not out of range determined by its thresholds. 1 CH[x] converted data is out of range determined by its thresholds.

Table 596. Internal Channel Analog Watchdog Registers to Channel Association

Register	Register bits 0:31
ICAWORR0	AWOR_CH[31:0]
ICAWORR1	AWOR_CH[63:32]
ICAWORR2	AWOR_CH[95:64]

Note: If channel CH[x] is not existing then the corresponding bit field AWOR_CH[x] is reserved and returns 0.

If all channels CH[x] are not existing, the full register is not existing and any attempt to access this space generates a transfer error.

40.5.1.21 Test Channel Interrupt Pending Register (TCIPR)

The interrupt channel register to channel association is described in *Table 598*.

Offset: 0x400 Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	EOC_CH[x]															
W	w1c															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	EOC_CH[x]															
W	w1c															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 483. Test Channel Interrupt Pending Register (TCIPR)

Table 597. TCIPR field descriptions

Field	Description
0:31 EOC_CH[x]	End of conversion interrupt pending bit for channel x 0 End of conversion for CH[x] has not occurred. 1 End of conversion for CH[x] has occurred.

Table 598. TCIPR Register to Channel Association

Register	Register bits 0:31
TCIPR	EOC_CH[127:96]

Note: If channel CH[x] is not existing then the corresponding bit field EOC_CH[x] is reserved and returns 0.

If all channels CH[x] are not existing, the full register is not existing and any attempt to access this space generates a transfer error.

40.5.1.22 Test Channel Interrupt Mask Register (TCIMR)

The interrupt mask register to channel association is described in *Table 600*.

Offset: 0x404 Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	IM_CH[x]															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	IM_CH[x]															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 484. Test Channel Interrupt Mask Register (TCIMR)

Table 599. TCIMR field descriptions

Field	Description
0:31 IM_CH[x]	Interrupt mask bit for channel x 0 Interrupt for CH[x] is disabled. 1 Interrupt for CH[x] is enabled.

Table 600. Test Channel Interrupt Mask Register to Channel Association

Register	Register bits 0:31
TCIMR	IM_CH[127:96]

Note: If channel CH[x] is not existing then the corresponding bit field IM_CH[x] is reserved and returns 0.

If all channels CH[x] are not existing, the full register is not existing and any attempt to access this space generates a transfer error.

40.5.1.23 Test Channel DMA Select Register (TCDSR)

The DMA select registers to channel association is described in *Table 602*.

Offset: 0x408 Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	DS_CH[x]															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	DS_CH[x]															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 485. Test Channel DMA Select Register (TCDSR)

Table 601. TCDSR field descriptions

Field	Description
0:31 DS_CH[x]	DMA select for channel x 0 CH[x] is disabled to transfer data in DMA mode. 1 CH[x] is enabled to transfer data in DMA mode.

Table 602. Test Channel DMA Select Registers to Channel Association

Register	Register bits 0:31
TCDSR	DS_CH[127:96]

Note: If channel CH[x] is not existing then the corresponding bit field DS_CH[x] is reserved and returns 0.

If all channels CH[x] are not existing, the full register is not existing and any attempt to access this space generates a transfer error.

40.5.1.24 Test Channel Normal Conversion Mask Register (TCNCMR)

The normal conversion mask register to channel association is described in *Table 604*.

Offset: 0x40C Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	NCE_CH[x]															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	NCE_CH[x]															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 486. Test Channel Normal Conversion Mask Register (TCNCMR)

Table 603. TCNCMR field descriptions

Field	Description
0:31 NCE_CH[x]	Normal conversion enable for channel x 0 Normal conversion is disabled for CH[x]. 1 Normal conversion is enabled for CH[x].

Table 604. Test Channel Normal Conversion Mask Register to Channel Association

Register	Register bits 0:31
TCNCMR	NCE_CH[127:96]

Note: If channel CH[x] is not existing then the corresponding bit field NCE_CH[x] is reserved and returns 0.

If all channels CH[x] are not existing, the full register is not existing and any attempt to access this space generates a transfer error.

40.5.1.25 Test Channel Injected Conversion Mask Register (TCJCMR)

The injected conversion mask register to channel association is described in *Table 606*.

Offset: 0x410 Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	JCE_CH[x]															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	JCE_CH[x]															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 487. Test Channel Injected Conversion Mask Register (TCJCMR)

Table 605. TCJCMR field descriptions

Field	Description
0:31 JCE_CH[x]	JCE_CH[x]: Injected conversion enable for channel x 0 Injected conversion is disabled for CH[x]. 1 Injected conversion is enabled for CH[x].

Table 606. Test Channel Normal Conversion Mask Register to Channel Association

Register	Register bits 0:31
TCJCMR	JCE_CH[127:96]

Note: If channel CH[x] is not existing then the corresponding bit field JCE_CH[x] is reserved and returns 0.

If all channels CH[x] are not existing, the full register is not existing and any attempt to access this space generates a transfer error.

40.5.1.26 Test Channel Watchdog Select Register *n* (TCWSELR*n*)

This register contains WSEL_CHx[0:3] bit fields to select the threshold register which provides the values to be used for upper and lower bounds for channel x.

The Watchdog select register to channel association is described in *Table 608*.

Offset: 0x414 + *n**0x4 (*n* = 0 to 3) Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	WSEL_CH[(8*n)+103]				WSEL_CH[(8*n)+102]				WSEL_CH[(8*n)+101]				WSEL_CH[(8*n)+100]			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	WSEL_CH[(8*n)+99]				WSEL_CH[(8*n)+98]				WSEL_CH[(8*n)+97]				WSEL_CH[(8*n)+96]			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 488. Test Channels Watchdog Select Register *n* (TCWSELR*n*)

Table 607. TCWSELR*n* field descriptions

Field	Description
4:7 WSEL_CH[(8*n)+103]	Watchdog select for channel x 0000 THRHLR0 register is selected. 0001 THRHLR1 register is selected. 0010 THRHLR2 register is selected. … 1110 THRHLR14 register is selected. 1111 THRHLR15 register is selected.
0:3 WSEL_CH[(8*n)+102]	Watchdog select for channel x 0000 THRHLR0 register is selected. 0001 THRHLR1 register is selected. 0010 THRHLR2 register is selected. … 1110 THRHLR14 register is selected. 1111 THRHLR15 register is selected.
8:11 WSEL_CH[(8*n)+101]	Watchdog select for channel x 0000 THRHLR0 register is selected. 0001 THRHLR1 register is selected. 0010 THRHLR2 register is selected. … 1110 THRHLR14 register is selected. 1111 THRHLR15 register is selected.

Table 607. TCWSELR*n* field descriptions (continued)

Field	Description
12:15 WSEL_CH[(8*n)+100]	Watchdog select for channel x 0000 THRHLR0 register is selected. 0001 THRHLR1 register is selected. 0010 THRHLR2 register is selected. … 1110 THRHLR14 register is selected. 1111 THRHLR15 register is selected.
16:19 WSEL_CH[(8*n)+99]	Watchdog select for channel x 0000 THRHLR0 register is selected. 0001 THRHLR1 register is selected. 0010 THRHLR2 register is selected. … 1110 THRHLR14 register is selected. 1111 THRHLR15 register is selected.
20:23 WSEL_CH[(8*n)+98]	Watchdog select for channel x 0000 THRHLR0 register is selected. 0001 THRHLR1 register is selected. 0010 THRHLR2 register is selected. … 1110 THRHLR14 register is selected. 1111 THRHLR15 register is selected.
24:27 WSEL_CH[(8*n)+97]	Watchdog select for channel x 0000 THRHLR0 register is selected. 0001 THRHLR1 register is selected. 0010 THRHLR2 register is selected. … 1110 THRHLR14 register is selected. 1111 THRHLR15 register is selected.
28:31 WSEL_CH[(8*n)+96]	Watchdog select for channel x 0000 THRHLR0 register is selected. 0001 THRHLR1 register is selected. 0010 THRHLR2 register is selected. … 1110 THRHLR14 register is selected. 1111 THRHLR15 register is selected.

Table 608. Test Channel Watchdog Select Registers to Channel Association

Register	Register bits 0:31
TCWSELR0	WSEL_CH[103] … WSEL_CH[96]
TCWSELR1	WSEL_CH[111] … WSEL_CH[104]
TCWSELR2	WSEL_CH[119] … WSEL_CH[112]
TCWSELR3	WSEL_CH[127] … WSEL_CH[120]

The number of bits implemented for each WSEL_CHx depends on Watchdog number:

- If Watchdog number > 8, the number of bits implemented is 4 (WSEL_CHx[3:0])
- If 4 < Watchdog number <= 8, the number of bits implemented is 3 (WSEL_CHx[3] is reserved).
- If 1 < Watchdog number <= 4, the number of bits implemented is 2 (WSEL_CHx[3:2] is reserved).
- If Watchdog number = 1, only 1 bit is present.

Each such nibble (WSEL_CHx) has positional correspondence to Test Channel number (each channel has a 1:1 nibble correspondence), so each word TCWSELRx corresponds to eight test Channels, thus requiring total four 32-bit registers to cover all 32 test channels.

If a Test channel is not defined, the corresponding WSEL_CHx nibble is not implemented. For the implemented nibbles, width of WSEL_CHx field within the nibble is dependent on the Watchdog number. For example, if Watchdog number is 4 than only two LSBs of each WSEL_CHx are implemented and remaining two will remain unimplemented. If both nibbles in a byte-access, all four nibbles in a halfword-access, and all eight nibbles in a word-access are unimplemented, a transfer error is generated.

40.5.1.27 Test Channel Watchdog Enable Register (TCWENR)

The Watchdog enable registers to channel association is described in *Table 610*.

Offset: 0x424 Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	WEN_CH[x]															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	WEN_CH[x]															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 489. Test Channel Watchdog Enable Register (TCWENR)

Table 609. TCWENR field descriptions

Field	Description
0:31 WEN_CH[x]	Watchdog enable for channel x 0 Watchdog feature is disabled for CH[x]. 1 Watchdog feature is enabled for CH[x].

Table 610. Test Channel Watchdog Enable Registers to Channel Association

Register	Register bits 0:31
TCWENR	WEN_CH[127:96]

Note: If channel CH[x] is not existing then the corresponding bit field WEN_CH[x] is reserved and returns 0.

If all channels CH[x] are not existing, the full register is not existing and any attempt to access this space generates a transfer error.

40.5.1.28 Test Channel Analog Watchdog Out of Range Register (TCAWORR)

The analog watchdog registers to channel association is described in *Table 612*.

Offset: 0x0428 Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	AWOR_CH[x]															
W	w1c															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	AWOR_CH[x]															
W	w1c															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 490. Test Channel Analog Watchdog Out of Range Register (TCAWORR)

Table 611. TCAWORR field descriptions

Field	Description
0:31 AWOR_CH[x]	Analog watchdog out of range status for channel x, provided corresponding WEN_CHx bit is set. 0 CH[x] converted data is not out of range determined by its thresholds. 1 CH[x] converted data is out of range determined by its thresholds.

Table 612. Analog Watchdog Register to Channel Association

Register	Register bits 0:31
TCAWORR	AWOR_CH[127:96]

Note: If channel CH[x] is not existing then the corresponding bit field AWOR_CH[x] is reserved and returns 0.

If all channels CH[x] are not existing, the full register is not existing and any attempt to access this space generates a transfer error.

40.5.1.29 Test Channel Connection with Analog Pin Register *n* (TCCAPR*n*)

Test channels connected through a 20 kΩ source impedance can be shorted with any internal analog channel using the configuration programed in these registers.

Test channel short registers to channel association is described in *Table 614*.

For analog test channel assignment, refer to the table SAR_ADC analog test channel assignment of chapter Analog-to-Digital Converters (ADC) Configuration.

Offset: 0x430 + *n**0x4 (*n* = 0 to 7) Access: User Read/Write




Figure 491. Test Channel Connection with Analog Pin Register *n* (TCCAPR*n*)

Table 613. TCCAPR*n* field descriptions

Field	Description
0 ESIC_TCH[4*n+3]	Enable short with internal channel for test channel x=4*n+3 0 Test channel x cannot be shorted with internal channel. 1 Test channel x can be shorted with internal channel.
1:7 ICSEL_TCH[4*n+3]	Internal channel selection for short with test channel x=4*n+3
8 ESIC_TCH[4*n+2]	Enable short with internal channel for test channel x=4*n+2 0 Test channel x cannot be shorted with internal channel. 1 Test channel x can be shorted with internal channel.
9:15 ICSEL_TCH[4*n+2]	Internal channel selection for short with test channel x=4*n+2
16 ESIC_TCH[4*n+1]	Enable short with internal channel for test channel x=4*n+1 0 Test channel x cannot be shorted with internal channel. 1 Test channel x can be shorted with internal channel.
17:23 ICSEL_TCH[4*n+1]	Internal channel selection for short with test channel x=4*n+1
24 ESIC_TCH[4*n]	Enable short with internal channel for test channel x=4*n 0 Test channel x cannot be shorted with internal channel. 1 Test channel x can be shorted with internal channel.
25:31 ICSEL_TCH[4*n]	Internal channel selection for short with test channel x=4*n

Table 614. Test Channel Short Registers to Channel Association

Register	Register bits 0:31 (arrangement of bit fields left to right)
TCCAPR0	ESIC_TCH3, ICSEL_TCH3, ESIC_TCH2, ICSEL_TCH2, ESIC_TCH1, ICSEL_TCH1, ESIC_TCH0, ICSEL_TCH0
TCCAPR1	ESIC_TCH7, ICSEL_TCH7, ESIC_TCH6, ICSEL_TCH6, ESIC_TCH5, ICSEL_TCH5, ESIC_TCH4, ICSEL_TCH4
TCCAPR2	ESIC_TCH11, ICSEL_TCH11, ESIC_TCH10, ICSEL_TCH10, ESIC_TCH9, ICSEL_TCH9, ESIC_TCH8, ICSEL_TCH8
TCCAPR3	ESIC_TCH15, ICSEL_TCH15, ESIC_TCH14, ICSEL_TCH14, ESIC_TCH13, ICSEL_TCH13, ESIC_TCH12, ICSEL_TCH12
TCCAPR4	ESIC_TCH19, ICSEL_TCH19, ESIC_TCH18, ICSEL_TCH18, ESIC_TCH17, ICSEL_TCH17, ESIC_TCH16, ICSEL_TCH16
TCCAPR5	ESIC_TCH23, ICSEL_TCH23, ESIC_TCH22, ICSEL_TCH22, ESIC_TCH21, ICSEL_TCH21, ESIC_TCH20, ICSEL_TCH20
TCCAPR6	ESIC_TCH27, ICSEL_TCH27, ESIC_TCH26, ICSEL_TCH26, ESIC_TCH25, ICSEL_TCH25, ESIC_TCH24, ICSEL_TCH24
TCCAPR7	ESIC_TCH31, ICSEL_TCH31, ESIC_TCH30, ICSEL_TCH30, ESIC_TCH29, ICSEL_TCH29, ESIC_TCH28, ICSEL_TCH28

40.5.1.30 Test Channel Data Register *n* (TCDR*n*)

The conversion results for each channel are loaded into data registers. Each data register contains:

- the conversion result
- status information related to ADC mode
- data valid
- timing parameter selection for each channel.

These registers are accessed 32-bit R/W.

Offset: 0x2D0 + *n**0x4 (*n* = 96 to 127) Access: User Read/Write




Figure 492. Test Channel Data Register *n* (TCDR*n*)

Table 615. TCDR*n* field descriptions

Field	Description
4 PCE	Precharge Enable This bit enables the precharging phase during channel conversion. 0 Precharge phase is disabled 1 Precharge phase is enabled
6:7 CTSEL	This bit field selects the conversion timing register for each channel to select different precharge and sampling phase durations. 00 CTR0 is selected 01 CTR1 is selected 10 CTR2 is selected 11 CTR3 is selected
11 FCERR	Fast Comparator Error Flag This bit is used to notify error condition on current fast comparator operation inside ADC analog block. It is automatically cleared when data is read. 0 Cleared by reading the Converted by software. 1 Fast Comparator Error Condition has occurred in current conversion.
12 VALID	Data valid flag This bit is used to notify when the data is valid (a new value has been written). It is automatically cleared when data is read. 0 Converted data has been read by software 1 Converted data is valid and has not been read yet
13 OVERW	Data overwritten flag This bit signals that the previous converted data has been overwritten by a new conversion. This functionality depends on the value of MCR[OWREN]: – When OWREN = 0, OVERW is frozen to 0 and CDATA field is protected against being overwritten until being read. – When OWREN = 1, OVERW flags the CDATA field overwrite status. 0 Converted data has not been overwritten 1 Previous converted data has been overwritten before having been read
14:15 RESULT	Conversion result mode status This bit reflects the mode of conversion for the corresponding channel. 00 Data is a result of Normal conversion mode 01 Data is a result of Injected conversion mode 10 Data is a result of CTU conversion mode 11 Reserved
16:31 CDATA	Channel converted data **Note:** If MCR[WLSIDE] is set to ‘0’ than the converted data is read right aligned with lower 12/10 bits representing the actual converted data (width of actual converted data depends on selected resolution of current conversion, selectable by CTRx[CRES] bit) and remaining upper 4/6 bits are read as zeros. Whereas if the MCR[WLSIDE] is set as ‘1’ than the converted data is read left aligned with upper 12/10 bits representing the actual converted data (width of actual converted data depends on selected resolution of current conversion, selectable by CTRx[CRES] bit) and remaining lower 4/6 bits are read as zeros.

40.5.1.31 External Channel Decode Signals Delay Register (ECDSDR)

Offset: 0x500 Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	DSD											
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 493. External Channel Decode Signals Delay Register (ECDSDR)

Table 616. ECDSDR field descriptions

Field	Description
20:31 DSD	Decode signals delay This bit field defines the delay between the external decode signals and the start of the sampling phase. It is used to take into account of the settling time required for the external mux. The decode signal delay is calculated as (DSD X 1/Frequency of SARADC clock).

40.5.1.32 External Channel Interrupt Pending Register *n* (ECIPR*n*)

The interrupt channel register to channel association is described in *Table 618*

Offset: 0x510 + n*0x4 (n = 0 to 3) Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	EOC_CH[x]															
W	w1c															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	EOC_CH[x]															
W	w1c															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 494. External Channel Interrupt Pending Register *n* (ECIPR*n*)

Table 617. ECIPR*n* register field descriptions

Field	Description
0:31 EOC_CH[x]	End of conversion interrupt pending bit for channel x 0 End of conversion for CH[x] has not occurred. 1 End of conversion for CH[x] has occurred.

Table 618. External Channel Interrupt Pending Registers to Channel Association

Register	Register bits 0:31
ECIPR0	EOC_CH[159:128]
ECIPR1	EOC_CH[191:160]
ECIPR2	EOC_CH[223:192]
ECIPR3	EOC_CH[255:224]

Note: If channel CH[x] is not existing then the corresponding bit field EOC_CH[x] is reserved and returns 0.

If all channels CH[x] are not existing, the full register is not existing and any attempt to access this space generates a transfer error.

40.5.1.33 External Channel Interrupt Mask Register *n* (ECIMR*n*)

The interrupt mask register to channel association is described in *Table 620*.

Offset: 0x520 + n*0x4 (n = 0 to 3) Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	IM_CH[x]															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	IM_CH[x]															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 495. External Channel Interrupt Mask Register *n* (ECIMR*n*)

Table 619. ECIMR*n* field descriptions

Field	Description
0:31 IM_CH[x]	Interrupt mask bit for channel x 0 Interrupt for CH[x] is disabled. 1 Interrupt for CH[x] is enabled.

Table 620. External Channel Interrupt Mask Registers to Channel Association

Register	Register bits 0:31
ECIMR0	IM_CH[159:128]
ECIMR1	IM_CH[191:160]
ECIMR2	IM_CH[223:192]
ECIMR3	IM_CH[255:224]

Note: If channel CH[x] is not existing then the corresponding bit field IM_CH[x] is reserved and returns 0.

If all channels CH[x] are not existing, the full register is not existing and any attempt to access this space generates a transfer error.

40.5.1.34 External Channel DMA Select Register *n* (ECDSR*n*)

The DMA select registers to channel association is described in *Table 622*.

Offset: 0x530 + n*0x4 (n = 0 to 3) Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	DS_CH[x]															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	DS_CH[x]															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 496. External Channel DMA Select Register *n* (ECDSR*n*)

Table 621. ECDSR*n* field descriptions

Field	Description
0:31 DS_CH[x]	DMA select for channel x 0 CH[x] is disabled to transfer data in DMA mode. 1 CH[x] is enabled to transfer data in DMA mode.

Table 622. DMA Select Registers to Channel Association

Register	Register bits 0:31
ECDSR0	DS_CH[159:128]
ECDSR1	DS_CH[191:160]
ECDSR2	DS_CH[223:192]
ECDSR3	DS_CH[255:224]

Note: If channel CH[x] is not existing then the corresponding bit field DS_CH[x] is reserved and returns 0.

If all channels CH[x] are not existing, the full register is not existing and any attempt to access this space generates a transfer error.

40.5.1.35 External Channel Normal Conversion Mask Register *n* (ECNCMR*n*)

The normal conversion mask registers to channel association is described in *Table 624*.

Offset: 0x540 + n*0x4 (n = 0 to 3) Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	NCE_CH[x]															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	NCE_CH[x]															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 497. External Channel Normal Conversion Mask Register *n* (ECNCMR*n*)

Table 623. ECNCMR*n* field descriptions

Field	Description
0:31 NCE_CH[x]	Normal conversion enable for channel x 0 Normal conversion is disabled for CH[x]. 1 Normal conversion is enabled for CH[x].

Table 624. External Channel Normal Conversion Mask Registers to Channel Association

Register	Register bits 0:31
ECNCMR0	NCE_CH[159:128]
ECNCMR1	NCE_CH[191:160]
ECNCMR2	NCE_CH[223:192]
ECNCMR3	NCE_CH[255:224]

Note: If channel CH[x] is not existing then the corresponding bit field NCE_CH[x] is reserved and returns 0.

If all channels CH[x] are not existing, the full register is not existing and any attempt to access this space generates a transfer error.

40.5.1.36 External Channel Injected Conversion Mask Register *n* (ECJCMR*n*)

The injected conversion mask registers to channel association are described in *Table 626*.

Offset: 0x550 + n*0x4 (n = 0 to 3) Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	JCE_CH[x]															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	JCE_CH[x]															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 498. External Channel Injected Conversion Mask Register *n* (ECJCMR*n*)

Table 625. ECJCMR*n* field descriptions

Field	Description
0:31 JCE_CH[x]	Injected conversion enable for channel x 0 Injected conversion is disabled for CH[x]. 1 Injected conversion is enabled for CH[x].

Table 626. External Channel Injected Conversion Mask Registers to Channel Association

Register	Register bits 0:31
ECJCMR0	JCE_CH[159:128]
ECJCMR1	JCE_CH[191:160]
ECJCMR2	JCE_CH[223:192]
ECJCMR3	JCE_CH[255:224]

Note: If channel CH[x] is not existing then the corresponding bit field JCE_CH[x] is reserved and returns 0.

If all channels CH[x] are not existing, the full register is not existing and any attempt to access this space generates a transfer error.

40.5.1.37 External Channel Watchdog Select Register *n* (ECWSELR*n*)

These registers contain WSEL_CHx[0:3] bit fields to select the threshold register which provides the values to be used for upper and lower bounds for channel x.

The Watchdog select registers to channel association is described in *Table 628*.

Offset: 0x0560 + n*0x4 (n = 0 to 15) Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R/W	WSEL_CH[(8*n)+135]				WSEL_CH[(8*n)+134]				WSEL_CH[(8*n)+133]				WSEL_CH[(8*n)+132]			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R/W	WSEL_CH[(8*n)+131]				WSEL_CH[(8*n)+130]				WSEL_CH[(8*n)+129]				WSEL_CH[(8*n)+128]			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 499. External Channel Watchdog Select Register *n* (ECWSELR*n*)

Table 627. ECWSELR*n* field descriptions

Field	Description
0:3 WSEL_CH[(8*n)+135]	Watchdog select for channel x 0000 THRHLR0 register is selected. 0001 THRHLR1 register is selected. 0010 THRHLR2 register is selected. ... 1110 THRHLR14 register is selected. 1111 THRHLR15 register is selected.
4:7 WSEL_CH[(8*n)+134]	Watchdog select for channel x 0000 THRHLR0 register is selected. 0001 THRHLR1 register is selected. 0010 THRHLR2 register is selected. ... 1110 THRHLR14 register is selected. 1111 THRHLR15 register is selected.
8:11 WSEL_CH[(8*n)+133]	Watchdog select for channel x 0000 THRHLR0 register is selected. 0001 THRHLR1 register is selected. 0010 THRHLR2 register is selected. ... 1110 THRHLR14 register is selected. 1111 THRHLR15 register is selected.
12:15 WSEL_CH[(8*n)+132]	Watchdog select for channel x 0000 THRHLR0 register is selected. 0001 THRHLR1 register is selected. 0010 THRHLR2 register is selected. ... 1110 THRHLR14 register is selected. 1111 THRHLR15 register is selected.
16:19 WSEL_CH[(8*n)+131]	Watchdog select for channel x 0000 THRHLR0 register is selected. 0001 THRHLR1 register is selected. 0010 THRHLR2 register is selected. ... 1110 THRHLR14 register is selected. 1111 THRHLR15 register is selected.

Table 627. ECWSELR*n* field descriptions (continued)

Field	Description
20:23 WSEL_CH[(8*n)+130]	Watchdog select for channel x 0000 THRHLR0 register is selected. 0001 THRHLR1 register is selected. 0010 THRHLR2 register is selected. ... 1110 THRHLR14 register is selected. 1111 THRHLR15 register is selected.
24:27 WSEL_CH[(8*n)+129]	Watchdog select for channel x 0000 THRHLR0 register is selected. 0001 THRHLR1 register is selected. 0010 THRHLR2 register is selected. ... 1110 THRHLR14 register is selected. 1111 THRHLR15 register is selected.
28:31 WSEL_CH[(8*n)+128]	Watchdog select for channel x 0000 THRHLR0 register is selected. 0001 THRHLR1 register is selected. 0010 THRHLR2 register is selected. ... 1110 THRHLR14 register is selected. 1111 THRHLR15 register is selected.

Table 628. External Channel Watchdog Enable Registers to Channel Association

Register	Register bits 0:31
ECWSELRn (n = 0 to 15)	WSEL_CH[(8*n)+135] ... WSEL_CH[(8*n)+128]

The number of bits implemented for each WSEL_CHx depends on Watchdog number:

- If Watchdog number > 8, the number of bits implemented is 4 (WSEL_CHx[3:0])
- If 4 < Watchdog number <= 8, the number of bits implemented is 3 (WSEL_CHx[3] is reserved).
- If 1 < Watchdog number <= 4, the number of bits implemented is 2 (WSEL_CHx[3:2] is reserved).
- If Watchdog number = 1, only 1 bit is present.

Each nibble (WSEL_CHx) has positional correspondence to the External Channel number (each channel has a 1:1 nibble correspondence), so each word ECWSELRx corresponds to eight external channels, thus requiring a total of sixteen 32-bit registers to cover all 128 external channels.

If an External channel is not defined, the corresponding WSEL_CHx nibble is not implemented. For the implemented nibbles, width of WSEL_CHx field within the nibble is dependent on the Watchdog number. For example, if Watchdog number is 4 than only two LSBs of each WSEL_CHx are implemented and remaining two will remain unimplemented. If both nibbles in a byte-access, all four nibbles in a halfword-access, and all eight nibbles in a word-access are unimplemented, a transfer error is generated.

40.5.1.38 External Channel Watchdog Enable Register *n* (ECWENR*n*)

The Watchdog enable registers to channel association is described in *Table 630*.

Offset: 0x5A0 + n*0x4 (n = 0 to 3) Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	WEN_CH[x]															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	WEN_CH[x]															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 500. External Channel Watchdog Enable Register *n* (ECWENR*n*)

Table 629. ECWENR*n* field descriptions

Field	Description
0:31 WEN_CH[x]	Watchdog enable for channel x 0 Watchdog feature is disabled for CH[x]. 1 Watchdog feature is enabled for CH[x].

Table 630. External Channel Watchdog Enable Registers to Channel Association

Register	Register bits 0:31
ECWENR0	WEN_CH[159:128]
ECWENR1	WEN_CH[191:160]
ECWENR2	WEN_CH[223:192]
ECWENR3	WEN_CH[255:224]

Note: If channel CH[x] is not existing then the corresponding bit field WEN_CH[x] is reserved and returns 0.

If all channels CH[x] are not existing, the full register is not existing and any attempt to access this space generates a transfer error.

40.5.1.39 External Channel Analog Watchdog Out of Range Register *n* (ECAWORR*n*)

The analog watchdog registers to channel association is described in *Table 632*.

Offset: 0x05B0 + n*0x4 (n = 0 to 3) Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	AWOR_CH[x]															
W	w1c															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	AWOR_CH[x]															
W	w1c															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 501. External Channel Analog Watchdog Out of Range Register *n* (ECAWORR*n*)

Table 631. ECAWORR*n* field descriptions

Field	Description
0:31 AWOR_CH[x]	Analog watchdog out of range status for channel x, provided corresponding WEN_CHx bit is set. 0 CH[x] converted data is not out of range determined by its thresholds. 1 CH[x] converted data is out of range determined by its thresholds.

Table 632. External Channel Analog Watchdog Registers to Channel Association

Register	Register bits 0:31
ECAWORR0	AWOR_CH[159:128]
ECAWORR1	AWOR_CH[191:160]
ECAWORR2	AWOR_CH[223:192]
ECAWORR3	AWOR_CH[255:224]

Note: If channel CH[x] is not existing then the corresponding bit field AWOR_CH[x] is reserved and returns 0.

If all channels CH[x] are not existing, the full register is not existing and any attempt to access this space generates a transfer error.

40.5.1.40 External Channel Mapping to Internal Channel Registers *n* (ECMICR*n*)

Each set of eight external channels can be mapped with any internal analog channel using the configuration programed in these registers.

Offset: 0x5C0 + n*0x4 (n = 0 to 3) Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	ICSEL_ECH[159+32*n]_[152+32*n]							0	ICSEL_ECH[151+32*n]_[144+32*n]						
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	ICSEL_ECH[143+32*n]_[136+32*n]							0	ICSEL_ECH[135+32*n]_[128+32*n]						
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 502. External Channel Mapping to Internal Channel Registers *n* (ECMICR*n*)

Table 633. ECMICR*n* field descriptions

Field	Description
1:7 ICSEL_ECH[159+32*n]_[152+32*n]	Internal channel selection for external channels (159+32*n) to (152+32*n)
9:15 ICSEL_ECH[151+32*n]_[144+32*n]	Internal channel selection for external channels (151+32*n) to (144+32*n)
17:23 ICSEL_ECH[143+32*n]_[136+32*n]	Internal channel selection for external channels (143+32*n) to (136+32*n)
25:31 ICSEL_ECH[135+32*n]_[128+32*n]	Internal channel selection for external channels (135+32*n) to (128+32*n)

Table 634. External Channel Mapping to Internal Channel Registers to Channel Association

Register	Register bits 0:31 (arrangement of bit fields left to right)
ECMICR0	ICSEL_ECH159_152, ICSEL_ECH151_144, ICSEL_ECH143_136, ICSEL_ECH135_128
ECMICR1	ICSEL_ECH191_184, ICSEL_ECH183_176, ICSEL_ECH175_168, ICSEL_ECH167_160
ECMICR2	ICSEL_ECH223_216, ICSEL_ECH215_208, ICSEL_ECH207_200, ICSEL_ECH199_192
ECMICR3	ICSEL_ECH255_248, ICSEL_ECH247_240, ICSEL_ECH239_232, ICSEL_ECH231_224

40.5.1.41 External Channel Data Register *n* (ECDR*n*)

The conversion results for each channel are loaded into data registers. Each data register will contain the conversion result, status information related to ADC mode, data valid and some control information to select the required reference voltage, timing parameter selection for each channel.

This register should be accessed 32-bit R/W.

Offset: 0x3D0 + n*0x4 (n = 128 to 255) Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	PCE	0	CTSEL		0	0	0	FCERR	VALID	OVERW	RESULT	
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	CDATA															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 503. External Channel Data Register *n* (ECDR*n*)

Table 635. ECDR*n* field descriptions

Field	Description
4 PCE	Precharge Enable This bit enables the precharging phase during channel conversion. 0 Precharge phase is disabled. 1 Precharge phase is enabled.
6:7 CTSEL	This bit field selects the conversion timing register for each channel to select different precharge and sampling phase durations. 00 CTR0 is selected. 01 CTR1 is selected. 10 CTR2 is selected. 11 CTR3 is selected.
11 FCERR	Fast Comparator Error Flag This bit is used to notify error condition on current fast comparator operation inside ADC analog block. It is automatically cleared when data is read. 0 Cleared by reading the Converted by software. 1 Fast Comparator Error Condition has occurred in current conversion.
12 VALID	Data valid flag This bit is used to notify when the data is valid (a new value has been written). It is automatically cleared when data is read. 0 Converted data has been read by software. 1 Converted data is valid and has not been read yet.
13 OVERW	Data overwritten flag This bit signals that the previous converted data has been overwritten by a new conversion. This functionality depends on the value of MCR[OWREN]: – When OWREN = 0, OVERW is frozen to 0 and CDATA field is protected against being overwritten until being read. – When OWREN = 1, OVERW flags the CDATA field overwrite status. 0 Converted data has not been overwritten. 1 Previous converted data has been overwritten before having been read.

Table 635. ECDR*n* field descriptions (continued)

Field	Description
14:15 RESULT	Conversion result mode status This bit reflects the mode of conversion for the corresponding channel. 00 Data is a result of Normal conversion mode. 01 Data is a result of Injected conversion mode. 10 Data is a result of CTU conversion mode. 11 Reserved
16:31 CDATA	Channel converted data **Note:** If MCR[WLSIDE] is set to '0' than the converted data is read right aligned with lower 12/10 bits representing the actual converted data (width of actual converted data depends on selected resolution of current conversion, selectable by CTRx[CRES] bit) and remaining upper 4/6 bits are read as zeros. Whereas if the MCR[WLSIDE] is set as '1' than the converted data is read left aligned with upper 12/10 bits representing the actual converted data (width of actual converted data depends on selected resolution of current conversion, selectable by CTRx[CRES] bit) and remaining lower 4/6 bits are read as zeros.

40.6 Start of conversion pulse delay

The following table lists the delays between various trigger points (initiation request for conversion as registered at system clock) and the actual issue of start pulse (adc_start[p]) to the ADC hard-macrocell. Here, each possible trigger source is described with the number of clock cycles required for different operations until the trigger of adc_start. This table does not take into account any software delay involved in programming or polling of any bit in order to measure conversion timing.

Table 636. Start of conversion pulse delay table

Trigger source	Register control (PBRIDGE_CLK)	Inter domain synchronization (PBRIDGE_CLK)	ADC state machine (SARADC_CLK)	Inter domain synchronization (SARADC_CLK)	Comments
Normal conversion triggered by software (setting of NSTART of MCR)	1	—	2	1-2[3]	Cumulative delay from wen (byte_en) assertion to actual issue of adc_start pulse = 3-4 SARADC_CLK cycles + 1 PBRIDGE_CLK cycle.
Normal conversion triggered by external trigger (hardware trigger through)	—	—	2	1–2[3]	Cumulative delay from the triggering edge (rising or falling) to the actual issue of adc_start pulse = 3–4 SARADC_CLK cycles.

p. adc_start is the start of conversion indication to ADC hard-macrocell to start the conversion.

Table 636. Start of conversion pulse delay table (continued)

Trigger source	Register control (PBRIDGE_ CLK)	Inter domain synchronization (PBRIDGE_CLK)	ADC state machine (SARADC_ CLK)	Inter domain synchronization (SARADC_CLK)	Comments
Normal conversion within a chain	—	—	0 (from EOC(1) of previous conversion)	—	Delay from the EOC(1) of last conversion, The start of next conversion is issued exactly on the same cycle when EOC(1) is expected for previous conversion.
Injected conversion triggered by software (setting of JSTART bit of MCR)	1	—	3	1–2(3)	Cumulative delay from wen (byte_en) assertion. Here delay for first start pulse of the injected chain execution when FSM was originally in IDLE state is considered = 4–5 SARADC_CLK cycles + 1 PBRIDGE_CLK cycle.
Injected conversion triggered by external Trigger (hardware trigger)	—	—	3	1–2(3)	Cumulative delay from triggering edge (rising or falling) to actual issue of adc_start = 4–5 SARADC_CLK cycles.
Injected conversion within a chain (delay between consecutive conversion of injected chain)	—	—	0 (from EOC(1) of previous conversion)	—	Delay from EOC(1) of last injected channel and adc_start pulse of next injected channel. The start of next conversion is issued exactly on the same cycle when EOC(1) is expected for previous conversion
Injected conversion over normal conversion (software injected conversion chain)	1	1–2(3)	3–5(2)	1–2(3)	Cumulative delay from wen (byte_en) assertion to actual trigger of first injected channel, when the FSM was in conversion cycle of previous normal conversion = 4–7 SARADC_CLK cycles + 2-3 PBRIDGE_CLK cycles.

Table 636. Start of conversion pulse delay table (continued)

Trigger source	Register control (PBRIDGE_CLK)	Inter domain synchronization (PBRIDGE_CLK)	ADC state machine (SARADC_CLK)	Inter domain synchronization (SARADC_CLK)	Comments
Injection of conversion over normal conversion in JTRGSEQ mode	—	—	3	1–2[3]	Cumulative delay from triggering edge (rising or falling) to actual issue of adc_start = 4–5 SARADC_CLK cycles.
Abort of a Normal/Injected Channel conversion during Normal Chain/Injected Chain execution (setting of MCR[ABORT] bit)	1	1–2[3]	3–5[2]	1–2[3]	Delay from writing of ABORT bit (wen/byte_en assertion) to actual issue of adc_start pulse for the next channel conversion = 4–7 SARADC_CLK cycles + 2–3 PBRIDGE_CLK cycles.

1. EOC is the end of conversion from ADC hard macrocell
2. The above delay values are calculated over a range of system and ADC clock frequencies. With PBRIDGE_CLK(max) = 50 MHz to PBRIDGE_CLK(min) = 40 MHz and SARADC_CLK(max) = 16 MHz to SARADC_CLK(min) = 14 MHz. L.H.S value corresponds to max frequencies and RHS corresponds to min frequencies.
3. The above variation is owing to inter domain synchronization.

40.7 Initialization information

To initialize the SARADC registers for data conversion, the following programming sequence is required:

1. Program the PDEDR register with appropriate power down exit delay value and required CTU mode (MCR[CTU_MODE]) in case CTU mode has to be entered later on by setting CTUEN bit.
2. Exit the power down mode by clearing the MCR[PWDN] bit. After the power down mode is exited the SARADC enters the IDLE state, this can be checked by polling for MSR[ADCSTATUS] bits. Note that steps 3-7 can also be executed before step 2.
3. Program the required conversion mode and control options for example one-shot mode or scan mode, hardware trigger enable and selection for normal or injected conversions, hardware trigger edge select, overwrite enable, and so on, in MCR register.
4. Program the conversion mask registers ({I,T,E}C{N,J}CMR) for channels to be converted. If required, enable and select watchdog monitors ({I,T,E}CWENR, {I,T,E}CWSELR) as applicable for each channel, program the watchdog threshold values (WTHRHLR) for each watchdog monitor.
5. If required, Enable and select the External to Internal channel mapping by programming the ECMICR registers, Test to internal channel mapping by programming the TCCAPR registers.
6. Program the required Interrupt/DMA mask registers (DMAE, {I,T,E}CDSR, IMR, {I,T,E}C{N,J}MR, WTIMR) for each of the selected channels.

7. Program the Conversion timing registers(CTR0-3) for the required conversion durations. Enable the precharge phase, CTR selection per channel basis by programming the {I,T,E}CDR registers.
8. To initiate CTU mode conversion enter the selected CTU mode by setting the MCR[CTUEN] bit and program the CTU module accordingly to start the conversions. To initiate Normal/Injected mode conversions by software set the MCR[NSTART/JSTART] bit. To initiate hardware triggered Normal/Injected conversions program the external trigger module to provide the required triggers.
9. Read the conversion data and status in {I,T,E}CDR registers.

41 Temperature Sensor

41.1 Introduction

The device includes an onboard temperature sensor that monitors device temperature and delivers two analog output signals and three digital output signals.

The analog outputs consist of two voltage signals which vary linearly with the internal junction temperature: a voltage signal that is linearly increasing (PTAT: proportional to absolute temperature) and a voltage signal that is linearly decreasing (CTAT: complementary proportional to absolute temperature). The analog outputs are connected to an input channel of an ADC on the device. The internal junction temperature must be calculated by software based on the converted temperature values.

The three digital outputs, connected to the PMC module, are used to signal under- and over-temperature operating conditions. These signals notify the device to take action to appropriately adjust the device temperature in response to an out of specification low or high temperature operating condition. Calibration parameter values associated with the temperature threshold detection feature are determined and stored in internal flash memory during production testing at the factory.

41.1.1 Signal Descriptions

This module has no external signals.

41.2 Functional description

The temperature sensor generates two analog outputs voltage, PTAT and CTAT which are proportional to the absolute current junction temperature of the device.

An on-chip ADC module is used to convert the analog outputs voltage, PTAT and CTAT, into a digital representation. These values, along with parameter values stored in onboard flash memory, are used by software to calculate the device junction temperature.

41.2.1 Linear temperature sensor (analog output generation)

The temperature sensor outputs two voltage proportional and complementary proportional to the internal junction temperature of the chip. These analog voltage signals are converted into digital values by an on-chip ADC. The temperature value is obtained from a linear voltage-temperature relation with coefficients adjusted by calibration parameters extracted during factory test and programed into flash memory.

41.3 Temperature formula

41.3.1 Equations for converting TSENS voltages to junction temperature

Table 637. Calibration constants (1) (2)

Constant	Description
P1	Code from the ADC converting PTAT output voltage at 150^0C
P2	Code from the ADC converting PTAT output voltage at -40^0C
C1	Code from the ADC converting CTAT output voltage at 150^0C
C2	Code from the ADC converting CTAT output voltage at -40^0C

1. It is mandatory to keep the ADC reference constant while measuring P1, P2, C1, and C2
2. Flash locations for P2, C2, P1 and C1 are respectively 0x400000, 0x400002, 0x400004 and 0x400006.

In the equations below:

- Pn and Cn are the calibration constants described in *Table 637*
- T is the unknown device temperature in ^{0}C
- Px is the code from the ADC converting PTAT output voltage at the temperature T with any ADC reference voltage Vref
- Cx is the code from the ADC converting CTAT output voltage at the temperature T with the same ADC reference voltage Vref.
- T2 = -40^0C
- T1 = 150^0C

Equation 24 $$A = Px \cdot C2 - (Cx \cdot P2)$$

Equation 25 $$B = Cx \cdot P1 - (Px \cdot C1)$$

The temperature T is calculated as

Equation 26 $$T = T2 + \frac{A \cdot (T1 - T2)}{A + B}$$

Caution: It is mandatory to have the same value as the ADC reference, while measuring Px and Cx.

41.3.2 Equations for converting TSENS voltages into constant reference (Digital Bandgap Voltage)

By converting the two outputs of the Temperature Sensor through ADC, one can find out a constant reference code (REFCODE) which does not change with temperature.

- Pn and Cn are the calibration constants described in *Table 637*.
- Px is the code from the ADC converting PTAT output voltage at any temperature T with any ADC reference voltage Vref.
- Cx is the code from the ADC converting CTAT output voltage at the same temperature T with the same ADC reference voltage Vref.

Equation 27

$$REFCODE = Px + \left(\frac{(P2 - P1)}{(C1 - C2)}\right) \times Cx$$

Caution: It is mandatory to measure Px and Cx at the same ADC reference voltage and at the same temperature.

Note: Software calculation must be made with negligible precision loss associated with limited bit representation of intermediate calculated results.

42 Body Cross Triggering Unit (BCTU)

42.1 Introduction

The Body Cross Triggering Unit (BCTU) allows to synchronize an ADC conversion with a timer event from eMIOS (every mode which can generate a DMA request can trigger BCTU), or PIT_RTI. To select which ADC channel must be converted on a particular timer event, the BCTU provides the ADC with a 8-bit channel number. This channel number can be configured for each timer channel event by the application.


42.2 Main features

- Single cycle delayed trigger output. The trigger output is a combination of 64 (generic value) input flags/events connected to different timers in the system.
- One event configuration register dedicated to each timer event allows to define the corresponding ADC channel.
- Acknowledgment signal to eMIOS/PIT_RTI for clearing the flag
- Synchronization with ADC to avoid collision

42.3 Block diagram

The BCTU block diagram is shown in *Figure 504*.

Figure 504. Body Cross Triggering Unit block diagram



42.4 Memory map and register descriptions

The BCTU registers are listed in *Table 638*.

Table 638. BCTU memory map

Offset	Register	Location
0x000	Control Status Register (BCTU_CSR)	*Section 42.4.1*
0x004–0x02C	Reserved	
n = 0 to 95		
0x030 + n*0x4	Event Configuration Register *n* (BCTU_EVTCFGR*n*)	*Section 42.4.2*

42.4.1 Control Status Register (BCTU_CSR)

Offset: 0x000 Access: Read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	TRGIEN(1)	TRGI	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

1. BCTU is not able to trigger interrupt to CPU because interrupt signal is not routed to the interrupt controller (INTC).

Figure 505. Control Status Register (BCTU_CSR)

Table 639. BCTU_CSR field descriptions

Field	Description
24 TRGIEN	Trigger Interrupt Request Enable 0 Trigger interrupt request disabled 1 Trigger interrupt request enabled. A request is generated if the TRGI flag is set.
25 TRGI	Trigger Interrupt Flag This flag is set by hardware when the trigger output request is generated after a valid input event is detected. It is cleared by software. 0 No trigger output request 1 Trigger output request is generated

42.4.2 Event Configuration Register *n* (BCTU_EVTCFGR*n*)

Offset: 0x030 + n*0x4 (n=0 to 95) Access: Read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	TM	CLR_FLAG(1)	0	0	0	0	0	0	CHANNEL_VALUE							
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

1. This bit implementation is generic based and implemented only for inputs mapped to PIT_RTI event flags.

Figure 506. Event Configuration Register *n* (BCTU_EVTCFGR*n*)

Table 640. BCTU_EVTCFGR*n* field descriptions

Field	Description
16 TM	Trigger Mask 0 Trigger masked 1 Trigger enabled
17 CLR_FLAG	To provide flag_ack through software 1 Flag_ack is forced to ‘1’ for the particular event 0 Flag_ack is dependent on flag servicing
24:31 CHANNEL_VALUE	0xxxxxx ADC internal channel number from 0 to 95 1xxxxxx ADC external channel number from 128 to 255 **Note:** When bit 24 = 1 an offset of 128 is added to the value defined by bits 25:31 : that allows to address external channels inside ADC module.

These registers contain the ADC channel number to be converted when the timer event occurs.

When CLR_FLAG is set, BCTU ignores any event from PIT_RTI if some triggered conversion is going on in ADC (conversion from BCTU to ADC). But if BCTU is not busy in sending any trigger to ADC, then it will send the trigger to ADC for conversion of configured channel in BCTU_EVTCFGR register. In that case, setting CLR_FLAG bit would not provide flag_ack through software.

The CLR_FLAG bit has to be used cautiously as setting this bit may result in a loss of events.

The event input can be masked by writing ‘0’ to bit TM of the BCTU_EVTCFGR register. Writing ‘1’ to bit TM enables the BCTU triggering and automatically disables the DMA connection for the corresponding eMIOS channel.

Note: Depending upon the CH_SEL bit value as implemented in SIUL2_SCR0 register, value of BCTU_EVTCFGR register can be interpreted as Table 641.

Table 641. BCTU channel mapping selection

CH_SEL	7	6	5	4	3	2	1	0	Mapped channel	Comments
0	0	0	0	0	0	0	0	0	Internal channel 0	CH_SEL = 0 (used for backward compatibility)
0	0	0	1	1	1	1	1	1	Internal channel 63	
0	0	1	0	0	0	0	0	0	External channel 128	
0	0	1	1	1	1	1	1	1	External channel 191	
1	0	0	0	0	0	0	0	0	Internal channel 0	CH_SEL = 1 (used for extended channel mapping selection)
1	0	0	1	1	1	1	1	1	Internal channel 63	
1	0	1	0	0	0	0	0	0	Internal channel 64	
1	0	1	0	1	1	1	1	1	Internal channel 95	
1	1	0	0	0	0	0	0	0	External channel 128	
1	1	0	1	1	1	1	1	1	External channel 191	
1	1	1	1	1	1	1	1	1	External channel 255	

Note: The BCTU tracks issued conversion requests to the ADC. When the ADC is being triggered by the BCTU and there is a need to shut down the ADC, the ADC must be allowed to complete conversions before being shut down. This ensures that the BCTU is notified of completion; if the ADC is shut down while performing a BCTU-triggered conversion, the BCTU is not notified and will not be able to trigger further conversions until the device is reset.

42.5 Functional description

This peripheral is used to synchronize ADC conversions with timer events (from eMIOS or PIT_RTI). When a timer event occurs, the BCTU triggers an ADC conversion providing the ADC channel number to be converted. In case concurrent events occur the priority is managed according to the index of the timer event. The trigger output is a single cycle pulse used to trigger ADC conversion of the channel number provided by the BCTU.

Each trigger input from the BCTU is connected to the Event Trigger signal of an eMIOS channel. The assignment between eMIOS outputs and BCTU trigger inputs of the device is defined in the *Chapter 7: Device configuration*.

Each event has a dedicated configuration register (BCTU_EVTCFGR). These registers store a channel number which is used to communicate which channel needs to be converted.

In case several events are pending for ADC request, the priority is managed according to the timer event index. The lowest index has the highest priority. Once an event has been serviced (conversion requested to ADC) the eMIOS flag is cleared by the BCTU and next prior event is handled.

The acknowledgment signal can be forced to ‘1’ by setting the CLR_FLAG bit of the BCTU_EVTCFGR register. These bits are implemented for only those input flags to which PIT_RTI flags are connected. Providing these bits offers the option of clearing PIT_RTI flags by software.

43 System Timer Module (STM)

43.1 Introduction

This section provides an overview, list of features, and modes of operation for the STM.

Note: For chip-specific implementation details of this module's instances, see the chip configuration information.

43.1.1 Overview

The System Timer Module (STM) is a 32-bit timer designed to support commonly required system and application software timing functions. The STM includes a 32-bit up counter and four 32-bit compare channels with a separate interrupt source for each channel. The counter is driven by the HPBM clock divided by an 8-bit prescale value (1 to 256).

43.1.2 Features

The STM has the following features:

- One 32-bit up counter with 8-bit prescaler
- Four 32-bit compare channels
- Independent interrupt source for each channel
- Counter can be stopped in debug mode

43.1.3 Modes of operation

The STM supports two device modes of operation: Normal and Debug. When the STM is enabled in Normal mode, its counter runs continuously. In Debug mode, operation of the counter is controlled by the FRZ bit in the STM Control Register (STM_CR). If STM_CR[FRZ] is set, the counter is stopped in Debug mode, otherwise it continues to run.

43.2 External signal description

The STM does not have any external interface signals.

43.3 Memory map and register definition

The STM programming model includes a group of 32-bit registers: a module control register, a counter value register, and three registers for each channel.

The STM registers can only be accessed using 32-bit (word) accesses. Attempted references using a different size or to a reserved address generates a bus error termination.

43.3.1 Memory map

The STM memory map is shown in *Table 642*.

Table 642. STM memory map

Address offset	Register	Location
0x0000	STM Control Register (STM_CR)	*Section 43.3.2.1*
0x0004	STM Counter Value (STM_CNT)	*Section 43.3.2.2*
0x0008–0x000B	Reserved	
0x000C–0x000F	Reserved	
STM channel registers per channel (n=0 to 3)		
0x0010 + n*0x10	STM Channel n Control Register (STM_CCRn)	*Section 43.3.2.3*
0x0014 + n*0x10	STM Channel n Interrupt Register (STM_CIRn)	*Section 43.3.2.4*
0x0018 + n*0x10	STM Channel n Compare Register (STM_CMPn)	*Section 43.3.2.5*
0x001C + n*0x10	Reserved	
0x004C–0x3FFF	Reserved	

43.3.2 Register descriptions

43.3.2.1 STM Control Register (STM_CR)

The STM Control Register (STM_CR) includes the prescale value, freeze control and timer enable bits.

Offset: 0x000 Access: Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	CPS								0	0	0	0	0	0	FRZ	TEN
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 507. STM Control Register (STM_CR)

Table 643. STM_CR field descriptions

Field	Description
16:23 CPS	Counter Prescaler. Selects the clock divide value for the prescaler (1 - 256). 0x00 Divide HPBM clock by 1 0x01 Divide HPBM clock by 2 ... 0xFF Divide HPBM clock by 256
30 FRZ	Freeze. Allows the timer counter to be stopped when the device enters debug mode. **Note:** When the microcomputer enters debug mode, the STM is notified and uses the FRZ bit to determine counter mode. 0 STM counter continues to run in debug mode 1 STM counter is stopped in debug mode
31 TEN	Timer Counter Enabled. 0 Counter is disabled 1 Counter is enabled

43.3.2.2 STM Count Register (STM_CNT)

The STM Count Register (STM_CNT) holds the timer count value.

Offset: 0x004 Access: Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	CNT																															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 508. STM Count Register (STM_CNT)

Table 644. STM_CNT field descriptions

Field	Description
0:31 CNT	Timer count value used as the time base for all channels. When enabled, the counter increments at the rate of the HPBM clock divided by the prescale value.

43.3.2.3 STM Channel Control Register (STM_CCR*n*)

The STM Channel Control Register (STM_CCR*n*) has the enable bit for channel n of the timer.

Offset: 0x10 + *n**0x10 (*n* = 0 to 3) Access: Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	CEN
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 509. STM Channel Control Register (STM_CCR*n*)

Table 645. STM_CCR*n* field descriptions

Field	Description
31 CEN	Channel Enable. 0 The channel is disabled 1 The channel is enabled

43.3.2.4 STM Channel Interrupt Register (STM_CIR*n*)

The STM Channel Interrupt Register (STM_CIR*n*) has the interrupt flag for channel n of the timer.

Offset: 0x14 + *n**0x10 (*n* = 0 to 3) Access: Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	CIF
W																w1c
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 510. STM Channel Interrupt Register (STM_CIR*n*)

Table 646. STM_CIR*n* field descriptions

Field	Description
31 CIF	Channel Interrupt Flag 0 No interrupt request 1 Interrupt request due to a match on the channel

43.3.2.5 STM Channel Compare Register (STM_CMP*n*)

The STM channel compare register (STM_CMPn) holds the compare value for channel n.

Offset: 0x18 + *n**0x10 (*n* = 0 to 3) Access: Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	CMP																															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 511. STM Channel Compare Register (STM_CMP*n*)

Table 647. STM_CMP*n* field descriptions

Field	Description
0:31 CMP	Compare value for channel n. If the STM_CCR*n*[CEN] bit is set and the STM_CMP*n* register matches the STM_CNT register, a channel interrupt request is generated and the STM_CIR*n*[CIF] bit is set.

43.4 Functional description

The System Timer Module (STM) is a 32-bit timer designed to support commonly required system and application software timing functions. The STM includes a 32-bit up counter and four 32-bit compare channels with a separate interrupt source for each channel.

The STM has one 32-bit up counter (STM_CNT) that is used as the time base for all channels. When enabled, the counter increments at the HPBM clock frequency divided by a prescale value. The STM_CR[CPS] field sets the divider to any value in the range from 1 to 256. The counter is enabled with the STM_CR[TEN] bit. When enabled in normal mode the counter continuously increments. When enabled in debug mode the counter operation is controlled by the STM_CR[FRZ] bit. When enabled in normal mode the counter continuously increments. When enabled in debug mode, the counter operation is controlled by the STM_CR[FRZ] bit. When the STM_CR[FRZ] bit is set, the counter is stopped in debug mode, otherwise it continues to run in debug mode. The counter rolls over at 0xFFFF_FFFF to 0x0000_0000 with no restrictions at this boundary.

The STM has four identical compare channels. Each channel includes a channel control register (STM_CCR*n*), a channel interrupt register (STM_CIR*n*) and a channel compare register (STM_CMP*n*). The channel is enabled by setting the STM_CCR*n*[CEN] bit. When enabled, the channel will set the STM_CIR*n*[CIF] bit and generate an interrupt request when the channel compare register matches the timer counter. The interrupt request is cleared by writing a 1 to the STM_CIR*n*[CIF] bit. A write of 0 to the STM_CIR*n*[CIF] bit has no effect.

Note: The STM counter does not advance when the HPBM clock is stopped.

44 Software Watchdog Timer (SWT)

44.1 Introduction

This section provides an overview, list of features, and modes of operation for the SWT.

Note: For chip-specific implementation details of this module's instances, refer to the chip configuration information.

44.1.1 Overview

The Software Watchdog Timer (SWT) is a peripheral module that can prevent system lockup in situations such as software getting trapped in a loop or if a bus transaction fails to terminate. When enabled, the SWT requires periodic execution of a watchdog servicing operation. The servicing operation resets the timer to a specified time-out period. If this servicing action does not occur before the timer expires the SWT generates an interrupt or hardware reset. The SWT can be configured to generate a reset or interrupt on an initial time-out. A reset is always generated on a second consecutive time-out.

Note: The SWT runs over all device mode except the STANDBY mode where it is not powered.

44.1.2 Features

The SWT has the following features:

- 32-bit time-out register to set the time-out period
- Programmable selection of window mode or regular servicing
- Programmable selection of reset or interrupt on an initial time-out
- Programmable selection of the servicing mode
- Master access protection
- Hard and soft configuration lock bits
- Reset configuration inputs allow timer to be enabled out of reset

44.1.3 Modes of operation

The SWT supports three device modes of operation: normal, debug and stop. When the SWT is enabled in normal mode, its counter runs continuously. In debug mode, operation of the counter is controlled by the FRZ bit in the SWT_CR *Section 44.2.1.1: SWT Control Register (SWT_CR)*. If the FRZ bit is set, the counter is stopped in debug mode, otherwise it continues to run. In stop mode, operation of the counter is controlled by the STP bit of the SWT_CR register. Refer to *Section 44.2.1.1: SWT Control Register (SWT_CR)*. If the STP bit is set, the counter is stopped in stop mode, otherwise it continues to run.

44.2 Memory map and register definition

The SWT programming model has seven 32-bit registers. The programming model can only be accessed using 32-bit (word) accesses. References using a different size are invalid. Other types of invalid accesses include: writes to read-only registers, incorrect values written to the service register when enabled, accesses to reserved addresses and accesses by masters without permission. If the RIA bit in the SWT_CR is set then the SWT generates a system reset on an invalid access, otherwise a bus error is generated. If either the HLK or

SLK bits in the SWT_CR are set, then the SWT_CR, SWT_TO, SWT_WN, and SWT_SK registers are read-only.

The SWT memory map is shown in *Table 648*.

Table 648. SWT memory map

Offset	Register	Location
0x0000	SWT Control Register (SWT_CR)	*Section 44.2.1.1*
0x0004	SWT Interrupt Register (SWT_IR)	*Section 44.2.1.2*
0x0008	SWT Time-Out Register (SWT_TO)	*Section 44.2.1.3*
0x000C	SWT Window Register (SWT_WN)	*Section 44.2.1.4*
0x0010	SWT Service Register (SWT_SR)	*Section 44.2.1.5*
0x0014	SWT Counter Output Register (SWT_CO)	*Section 44.2.1.6*
0x0018	SWT Service Key Register (SWT_SK)	*Section 44.2.1.7*
0x001C–0x3FFF	Reserved	

44.2.1 Register descriptions

The following sections detail the individual registers within the SWT programming model.

Note: Refer to the memory map for the base address of SWT registers.

44.2.1.1 SWT Control Register (SWT_CR)

The SWT_CR contains fields for configuring and controlling the SWT. This register is read-only if either the SWT_CR[HLK] or SWT_CR[SLK] bits are set.

Offset: 0x0000 Access: Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	MAP0	MAP1	MAP2	MAP3	MAP4	MAP5	MAP6	MAP7	0	0	0	0	0	0	0	0
W																
Reset(1)	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	SMD		RIA	WND	ITR	HLK	SLK	1	STP	FRZ	WEN
W																
Reset(1)	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*

1. The reset value for the SWT_CR is device specific. Refer to the device configuration chapter.

Figure 512. SWT Control Register (SWT_CR)

Table 649. SWT_CR field descriptions

Field	Description
0:7 MAP[0:7]	Master Access Protection for Master n The platform bus master assignments are device specific. Not all MAPn fields are implemented. Refer to the device configuration chapter for master ports that are implemented on the SMPU. 0 Access for the master is not enabled 1 Access for the master is enabled
21:22 SMD	Service Mode 00 Fixed Service Sequence, the watchdog is serviced by writing the fixed sequence 0xA602, 0xB480 to the SWT_SR. 01 Keyed Service Sequence, the watchdog is serviced by writing two pseudo-random key values to the SWT_SR. 10 Fixed Address Execution, the watchdog is serviced by executing code at the address loaded into the designated IAC register which can not be updated while the watchdog is enabled. Support for this mode is device and instance specific. 11 Incremental Address Execution, the watchdog is serviced by executing code at the address loaded into the designated IAC register which can be updated. Support for this mode is device and instance specific.
23 RIA	Reset on Invalid Access 0 Invalid access to the SWT generates a bus error 1 Invalid access to the SWT causes a system reset if WEN=1
24 WND	Window Mode 0 Regular mode, service sequence can be done at any time 1 Windowed mode, the service sequence is only valid when the down counter is less than the value in the SWT_WN register.
25 ITR	Interrupt Then Reset 0 Generate a reset on a time-out 1 Generate an interrupt on an initial time-out, reset on a second consecutive time-out
26 HLK	Hard Lock This bit is only cleared at reset. 0 SWT_CR, SWT_TO, SWT_WN and SWT_SK are read/write registers if SLK=0 1 SWT_CR, SWT_TO, SWT_WN and SWT_SK are read-only registers
27 SLK	Soft Lock This bit is cleared by writing the unlock sequence to the service register. 0 SWT_CR, SWT_TO SWT_WN and SWT_SK are read/write registers if HLK=0 1 SWT_CR, SWT_TO, SWT_WN and SWT_SK are read-only registers
29 STP	Stop Mode Control Allows the watchdog timer to be stopped when the device enters stop mode. 0 SWT counter continues to run in stop mode 1 SWT counter is stopped in stop mode
30 FRZ	Debug Mode Control Allows the watchdog timer to be stopped when the device enters debug mode. 0 SWT counter continues to run in debug mode 1 SWT counter is stopped in debug mode
31 WEN	Watchdog Enabled 0 SWT is disabled 1 SWT is enabled

44.2.1.2 SWT Interrupt Register (SWT_IR)

The SWT_IR contains the time-out interrupt flag.

Offset: 0x0004 Access: Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	TIF
W																w1c
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 513. SWT Interrupt Register (SWT_IR)

Table 650. SWT_IR field descriptions

Field	Description
31 TIF	Time-out Interrupt Flag The flag and interrupt are cleared by writing a 1 to this bit. Writing a 0 has no effect. 0 No interrupt request. 1 Interrupt request due to an initial time-out.

44.2.1.3 SWT Time-Out Register (SWT_TO)

The SWT Time-Out (SWT_TO) register contains the 32-bit time-out period. The reset value for this register is device specific. This register is read-only if either the SWT_CR[HLK] or SWT_CR[SLK] bits are set.

Offset: 0x0008 Access: Read/Write

	0 1 2 3	4 5 6 7	8 9 10 11	12 13 14 15	16 17 18 19	20 21 22 23	24 25 26 27	28 29 30 31
R	WTO							
W								
Reset(1)	* * * *	* * * *	* * * *	* * * *	* * * *	* * * *	* * * *	* * * *

1. The reset value of the SWT_TO register is device specific. Refer to the device configuration chapter.

Figure 514. SWT Time-Out Register (SWT_TO)

Table 651. SWT_TO field descriptions

Field	Description
0:31 WTO	Watchdog time-out period in clock cycles An internal 32-bit down counter is loaded with this value when the service sequence is written or when the SWT is enabled. The initial value is 0x0003_FDE0. The minimum value is 0x0000_0100.

44.2.1.4 SWT Window Register (SWT_WN)

The SWT Window (SWT_WN) register contains the 32-bit window start value. This register is cleared on reset. This register is read-only if either the SWT_CR[HLK] or SWT_CR[SLK] bits are set.

Offset: 0x000C Access: Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	WST																															
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 515. SWT Window Register (SWT_WN)

Table 652. SWT_WN field descriptions

Field	Description
0:31 WST	Window start value When window mode is enabled, the service sequence can only be written when the internal down counter is less than this value.

44.2.1.5 SWT Service Register (SWT_SR)

The SWT Service (SWT_SR) register is the target for service operation writes used to reset the watchdog timer.

Offset: 0x0010 Access: Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0															
W																	WSC															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 516. SWT Service Register (SWT_SR)

Table 653. SWT_SR field descriptions

Field	Description
16:31 WSC	Watchdog Service Code This field is used to service the watchdog and to clear the soft lock bit (SWT_CR[SLK]). If the SWT_CR[SMD] = 01, two pseudo-random key values are written to service the watchdog, refer to *Section 44.2.1.1: SWT Control Register (SWT_CR)* for details. Otherwise, the sequence 0xA602 followed by 0xB480 is written to the WSC field. To clear the soft lock bit (SWT_CR[SLK]), the value 0xC520 followed by 0xD928 is written to the WSC field. When read, the WSC field always returns zero.

44.2.1.6 SWT Counter Output Register (SWT_CO)

The SWT Counter Output (SWT_CO) register is a read-only register that shows the value of the internal down counter when the SWT is disabled.

Offset: 0x0014 Access: Read-Only

	0 1 2 3	4 5 6 7	8 9 10 11	12 13 14 15	16 17 18 19	20 21 22 23	24 25 26 27	28 29 30 31
R	CNT							
W								
Reset(1)	* * * *	* * * *	* * * *	* * * *	* * * *	* * * *	* * * *	* * * *

1. SWT_CO will reflect the internal value of the counter when WEN=0, and will be read as 0x0000_0000 when WEN=1

Figure 517. SWT Counter Output Register (SWT_CO)

Table 654. SWT_CO field descriptions

Field	Description
0:31 CNT	Watchdog Count When the watchdog is disabled (SWT_CR[WEN]=0), this field shows the value of the internal down counter. When the watchdog is enabled (SWT_CR[WEN]=1), this field is cleared (the value is 0x0000_0000). Values in this field can lag behind the internal counter value for up to six system plus eight counter clock cycles. Therefore, the value read from this field immediately after disabling the watchdog may be higher than the actual value of the internal counter.

44.2.1.7 SWT Service Key Register (SWT_SK)

The SWT Service Key (SWT_SK) register holds the previous (or initial) service key value. This register is read-only if either the SWT_CR[HLK] or SWT_CR[SLK] bits are set.

Offset: 0x0018 Access: Read/Write

	0 1 2 3	4 5 6 7	8 9 10 11	12 13 14 15	16 17 18 19	20 21 22 23	24 25 26 27	28 29 30 31
R	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	SK			
W								
Reset	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0

Figure 518. SWT Service Key Register (SWT_SK)

Table 655. SWT_SK field descriptions

Field	Description
16:31 SK	Service Key This field is the previous (or initial) service key value used in keyed service mode. If SWT_CR[SMD] = 01, the next key value to be written to the SWT_SR is (17*SK+3) mod 2^16.

44.3 Functional description

44.3.1 Introduction

The SWT is a 32-bit timer designed to enable the system to recover in situations such as software getting trapped in a loop or if a bus transaction fails to terminate. It includes:

- A control register (SWT_CR)
- An interrupt register (SWT_IR)
- A time-out register (SWT_TO)
- A window register (SWT_WN)
- A service register (SWT_SR)
- A counter output register (SWT_CO)
- A service key register (SWT_SK)

Accesses to SWT registers occur with no peripheral bus wait states. (The peripheral bus bridge may add one or more system wait states.) However, due to synchronization logic in the SWT design, recognition of the service sequence or configuration changes may require up to three system plus seven counter clock cycles.

44.3.1.1 SWR_CR register

The SWT_CR register includes bits to enable the timer, set configuration options and lock configuration of the module. The watchdog is enabled by setting the SWT_CR[WEN] bit. The reset value of the SWT_CR[WEN] bit is device specific[q]. If the reset value of this bit is 1, the watchdog starts operation automatically after reset is released. Some devices can be configured to clear this bit automatically during the boot process.

44.3.1.2 SWT_TO register

The SWT_TO register holds the watchdog time-out period in clock cycles unless the value is less than 0x100 in which case the time-out period is set to 0x100.When the SWT is enabled, this time-out period is loaded into an internal 32-bit down counter each time a valid service operation is performed. The source used to drive the down counter and the reset value of the SWT_TO register is device specific, refer to the device configuration chapter.

44.3.1.3 SWT_CO register

The SWT_CO register shows the value of the down counter when the watchdog is disabled. When the watchdog is enabled this register is cleared. The value shown in this register can lag behind the value in the internal counter for up to six system plus eight counter clock cycles.

The SWT_CO register can be used during a software self test of the SWT. For example, the SWT can be enabled and not serviced for a fixed period of time less than the time-out value. Then the SWT can be disabled (SWT_CR[WEN] cleared) and the value of the SWT_CO register read to determine if the internal down counter is working properly.

q. Refer to SWT section in device configuration chapter.

44.3.2 Configuration locking

The configuration of the SWT can be locked through use of either a soft lock or a hard lock. In either case, when locked, the SWT_CR, SWT_TO, SWT_WN and SWT_SK registers are read-only.

44.3.2.1 Hard lock

The hard lock is enabled by setting the SWT_CR[HLK] bit, which can only be cleared by a reset.

44.3.2.2 Soft lock

The soft lock is enabled by setting the SWT_CR[SLK] bit and is cleared by writing the unlock sequence to the service register.

44.3.3 Unlock sequence

The unlock sequence is a write of 0xC520 followed by a write of 0xD928 to the SWT_SR[WSC] field. There is no timing requirement between the two writes. The unlock sequence logic ignores service sequence writes and recognizes the 0xC520, 0xD928 sequence regardless of previous writes. The unlock sequence can be written at any time and does not require the SWT_CR[WEN] bit to be set.

44.3.4 Servicing operations

When enabled, the SWT requires periodic execution of a servicing operation which is determined by the SWT_CR[SMD] field. Properly servicing the watchdog loads the internal down counter with the time-out period. The servicing modes are:

- Fixed service sequence
- Keyed service sequence
- Fixed execution address
- Incremental execution address

44.3.4.1 Fixed service sequence mode

If the SWT_CR[SMD] field is 00b, the fixed service sequence mode is selected which requires writing 0xA602, 0xB480 to the SWT_SR[WSC] field to service the watchdog. There is no timing requirement between the two writes and the service sequence logic ignores unlock sequence writes.

44.3.4.2 Keyed service sequence mode

If the SWT_CR[SMD] field is 01b, then the keyed service sequence mode is selected which requires writing two pseudo-random keys to the SWT_SR[WSC] field to service the watchdog. The key values are determined by the pseudo-random key generator defined in *Equation 28*. This algorithm will generate a sequence of 2^{16} different key values before repeating. The state of the key generator is held in the SWT_SK register. For example, if SWT_SK[SK] is 0x0100, then the service sequence keys are 0x1103, 0x2136. In this mode, each time a valid key is written to the SWT_SR register, the SWT_SK register is updated. So, after servicing the watchdog by writing 0x1103 and then 0x2136 to the SWT_SR[WSC] field, SWT_SK[SK] is 0x2136 and the next key sequence is 0x3499, 0x7E2C.

Equation 28

$$SK_{n+1} = (17*SK_n+3) \bmod 2^{16}$$

44.3.4.3 Fixed execution address mode

If the SWT_CR[SMD] field is set to 10b, the fixed execution address mode is selected which requires executing code at the address loaded into the designated IAC register to service the watchdog. In this mode, the IAC register cannot be updated while the watchdog is enabled.

44.3.4.4 Incremental execution address mode

If the SWT_CR[SMD] field is set to 11b, the incremental execution address mode is selected in which requires executing code at the address loaded into the designated IAC register to service the watchdog. In this mode, the IAC register can be updated while the watchdog is enabled.

44.3.4.5 Window mode

If window mode is enabled (SWT_CR[WND] bit is set), the service sequence must be performed in the last part of the time-out period defined by the window register. The window is open when the down counter is less than the value in the SWT_WN register. Outside of this window, service sequence writes are invalid accesses and generate a bus error or reset depending on the value of the SWT_CR[RIA] bit. For example, if the SWT_TO register is set to 5000 and SWT_WN register is set to ‘1000’ then the service sequence must be performed in the last 20% of the time-out period. There is a short lag in the time it takes for the window to open due to synchronization logic in the watchdog design. This delay could be up to three system plus four counter clock cycles.

44.3.5 Time-out

The SWT_CR[ITR] (“Interrupt Then Reset” bit) controls the action taken when a time-out occurs. If the SWT_CR[ITR] bit is not set, a reset is generated immediately on a time-out. If the SWT_CR[ITR] bit is set, an initial time-out causes the SWT to generate an interrupt and load the down counter with the time-out period. If the service sequence is not written before the second consecutive time-out, the SWT generates a system reset. The interrupt is indicated by the time-out interrupt flag (SWT_IR[TIF]). The interrupt request is cleared by writing a one to the SWT_IR[TIF] bit.

44.3.6 Initialization

All registers should be initialized before setting the SWT_CR[WEN] bit to enable the watchdog. Registers can be initialized in any sequence.

45 Periodic Interrupt Timer (PIT)

45.1 Introduction


The PIT timer module is an array of timers that can be used to raise interrupts and trigger DMA channels. It includes a dedicated Real Time Interrupt Timer (RTI), which runs on a separate clock and can be used for system wakeup.

Note: For the chip-specific implementation details of this module's instances refer to the Device Configuration chapter.

45.1.1 Block diagram

Figure 519 shows the PIT block diagram.

Figure 519. Block diagram of the PIT



Note: Refer to the Chip Configuration information for the number of PIT channels used in this MCU.

45.1.2 Features

The main features of this block are:

- One RTI (Real-Time Interrupt) timer to wake up the CPU in Stop mode
- Timers can generate DMA trigger pulses
- Timers can generate interrupts
- All interrupts are maskable
- RTI interrupt can be raised, even when the bus clock is switched off
- Power saving with a separate input clock for the RTI timer (all other timers share one common core clock)
- Independent timeout periods for each timer

45.2 Signal description

This module has no external pins.

45.2.1 Memory map/register description

This section provides a detailed description of all registers accessible in this module.

Note: Reserved registers will read as 0, writes will have no effect.

Refer to the Chip Configuration information for the number of PIT channels used in this MCU.

The RTI registers should be programed only when the RTI clock is running.

Table 656. PIT memory map

Offset (hex)	Register name	Location
0x0000	PIT Control Register (MCR)	*Section 45.2.1.1*
0x0004–0x00DF	Reserved	
0x00E0	PIT Upper Lifetime Timer Register (LTMR64H)	*Section 45.2.1.2*
0x00E4	PIT Lower Lifetime Timer Register (LTMR64L)	*Section 45.2.1.3*
0x00E8–0x00EF	Reserved	
0x00F0	PIT RTI Timer Load Value Register (RTI_LDVAL)	*Section 45.2.1.4*
0x00F4	PIT RTI Current Timer Value Register (RTI_CVAL)	*Section 45.2.1.5*
0x00F8	PIT RTI Timer Control Register (RTI_TCTRL)	*Section 45.2.1.6*
0x00FC	PIT RTI Timer Flag Register (RTI_TFLG)	*Section 45.2.1.7*
PIT registers per channel (n = 0 to 7)		
0x0100 + *n**0x10	PIT Timer Load Value Register n (LDVAL*n*)	*Section 45.2.1.8*
0x0104 + *n**0x10	PIT Current Timer Value Register n (CVAL*n*)	*Section 45.2.1.9*
0x0108 + *n**0x10	PIT Timer Control Register n (TCTRL*n*)	*Section 45.2.1.10*

Table 656. PIT memory map (continued)

Offset (hex)	Register name	Location
0x010C + *n**0x10	PIT Timer Flag Register n (TFLG*n*)	*Section 45.2.1.11*
0x0180–0x3FFF	Reserved	

45.2.1.1 PIT Module Control Register (MCR)

The PIT Module Control Register (MCR) controls whether the timer clocks should be enabled and whether the timers should run in debug mode.

Offset: 0x0000 Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	MDIS_RTI	MDIS	FRZ
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0

Figure 520. PIT Module Control Register (MCR)

Table 657. MCR field descriptions

Field	Description
29 MDIS_RTI	Module Disable - RTI section This is used to disable the RTI timer. This bit must be enabled before any RTI setup is done. 0 Clock for RTI timers is enabled. 1 Clock for RTI timers is disabled.
30 MDIS	Module Disable This is used to disable the module clock. The RTI timer is not affected by this bit. This bit must be enabled before any other setup is done. 0 Clock for PIT timers is enabled. 1 Clock for PIT timers is disabled.
31 FRZ	Freeze Allows the timers to be stopped when the device enters debug mode. 0 Timers continue to run in debug mode. 1 Timers are stopped in debug mode.

45.2.1.2 PIT Upper Lifetime Timer Register (LTMR64H)

The PIT Upper Lifetime Timer Register (LTMR64H) is intended for applications that chain timer 0 and timer 1 to build a 64-bit life timer.

Offset: 0x00E0 Access: User read-only




Figure 521. PIT Upper Lifetime Timer Register (LTMR64H)

Table 658. LTMR64H field descriptions

Field	Description
0:31 LTH	Life Timer value Shows the timer value of timer 1. If this register is read at a time t1, LTMR64L shows the value of timer 0 at time t1.

45.2.1.3 PIT Lower Lifetime Timer Register (LTMR64L)

The PIT Lower Lifetime Timer Register (LTMR64L) is intended for applications that chain timer 0 and timer 1 to build a 64-bit life timer.

To use LTMR64H and LTMR64L, timer 0 and timer 1 need to be chained. To obtain the correct value, first read LTMR64H and then LTMR64L. LTMR64H will have the value of CVAL1 at the time of the first access, LTMR64L will have the value of CVAL0 at the time of the first access, therefore the application does not need to worry about carry-over effects of the running counter.

Offset: 0x00E4 Access: User read-only




Figure 522. PIT Lower Lifetime Timer Register (LTMR64L)

Table 659. LTMR64L field descriptions

Field	Description
0:31 LTL	Life Timer value Shows the value of timer 0 at the time LTMR64H was last read. It will only update if LTMR64H is read.

45.2.1.4 PIT RTI Timer Load Value Register (RTI_LDVAL)

This register selects the timeout period for the timer interrupts.

In case of the RTI, it takes several cycles until this value is synchronized into the RTI clock domain. For all other timers the value change is visible immediately. The synchronization mechanism allows 0 wait states for RTI in this case.

Offset: 0x00F0 Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	TSV															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	TSV															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 523. PIT RTI Timer Load Value Register (RTI_LDVAL)

Table 660. RTI_LDVAL field descriptions

Field	Description
0:31 TSV	Timer Start Value Bits These bits set the timer start value. The timer will count down until it reaches 0, then it will generate an interrupt and load this register value again. Writing a new value to this register will not restart the timer, instead the value will be loaded once the timer expires. To abort the current cycle and start a timer period with the new value, the timer must be disabled and enabled again. **Note:** The RTI timer must not be set to a value lower than 32 cycles, otherwise interrupts may be lost, as it takes several cycles to clear the RTI interrupt. For the other timers, this limit does not apply, however there will be practical limits, since the processor will require several cycles to service an interrupt.

45.2.1.5 PIT RTI Current Timer Value Register (RTI_CVAL)

This register indicates the current timer position.

For the RTI timers, it shows a value which is several cycles old, since it originates from a potentially different clock domain.

Offset: 0x00F4 Access: User read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	TVL															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	TVL															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 524. PIT RTI Current Timer Value Register (RTI_CVAL)

Table 661. RTI_CVAL field descriptions

Field	Description
0:31 TVL	Current Timer Value If the timer is enabled, these bits represent the current timer value. If the timer is disabled, do not use this field as its value is unreliable. **Note:** The timer uses a down counter. The timer values are frozen in debug mode if the MCR[FRZ] bit is set.

45.2.1.6 PIT RTI Timer Control Register (RTI_TCTRL)

This register contains the control bits for each timer.

Offset: 0x00F8 Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	TIE	TEN
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 525. PIT RTI Timer Control Register (RTI_TCTRL)

Table 662. RTI_TCTRL field descriptions

Field	Description
30 TIE	Timer Interrupt Enable Bit 0 Interrupt requests from Timer n are disabled. 1 Interrupt will be requested whenever TIF is set. When an interrupt is pending (TIF set), enabling the interrupt will immediately cause an interrupt event. To avoid this, the associated TIF flag must be cleared first.
31 TEN	Timer Enable Bit This bit enables or disables the timer. 0 Timer n is disabled. 1 Timer n is active.

45.2.1.7 PIT RTI Timer Flag Register (RTI_TFLG)

This register holds the PIT interrupt flags.

Offset: 0x00FC Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	TIF
W																w1c
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 526. PIT RTI Timer Flag Register (RTI_TFLG)

Table 663. RTI_TFLG field descriptions

Field	Description
31 TIF	Timer Interrupt Flag TIF is set to 1 at the end of the timer period. This flag can be cleared only by writing it with 1. Writing 0 has no effect. If enabled (TIE = 1), TIF causes an interrupt request. 0 Timeout has not yet occurred. 1 Timeout has occurred.

45.2.1.8 PIT Timer Load Value Register *n* (LDVAL*n*)

Offset: 0x0100 + n * 0x10 (n = 0 to 7) Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	TSV															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	TSV															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 527. PIT Timer Load Value Register *n* (LDVAL*n*)

Table 664. LDVAL*n* field descriptions

Field	Description
0:31 TSV	Timer Start Value Bits These bits set the timer start value. The timer will count down until it reaches 0, then it will generate an interrupt and load this register value again. Writing a new value to this register will not restart the timer, instead the value will be loaded once the timer expires. To abort the current cycle and start a timer period with the new value, the timer must be disabled and enabled again.

45.2.1.9 PIT Current Timer Value Register *n* (CVAL*n*)

Offset: 0x0104 + *n**0x10 (n = 0 to 7) Access: User read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	TVL															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	TVL															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 528. PIT Current Timer Value Register *n* (CVAL*n*)

Table 665. CVAL*n* field descriptions

Field	Description
0:31 TVL	Current Timer Value If the timer is enabled, these bits represent the current timer value. If the timer is disabled, do not use this field as its value is unreliable. **Note:** The timer uses a down counter. The timer values are frozen in debug mode if the MCR[FRZ] bit is set.

45.2.1.10 PIT Timer Control Register *n* (TCTRL*n*)

Offset: 0x0108 + *n**0x10 (*n* = 0 to 7) Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	CHN	TIE	TEN
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 529. Timer Control Register (TCTRL*n*)

Table 666. TCTRL*n* field descriptions

Field	Description
29 CHN	Chain Mode Bit When activated, timer n-1 needs to expire before timer n can decrement by 1. Timer 0 cannot be chained. 0 Timer is not chained. 1 Timer is chained to previous timer (example, for channel 2 if this bit is set timer2 is chained 1).
30 TIE	Timer Interrupt Enable Bit 0 Interrupt requests from Timer n are disabled. 1 Interrupt will be requested whenever TIF is set. When an interrupt is pending (TIF set), enabling the interrupt will immediately cause an interrupt event. To avoid this, the associated TIF flag must be cleared first.
31 TEN	Timer Enable Bit This bit enables or disables the timer. 0 Timer n is disabled. 1 Timer n is active.

45.2.1.11 PIT Timer Flag Register *n* (TFLG*n*)

Offset: 0x010C + *n**0x10 (*n* = 0 to 7) Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	TIF
W																w1c
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 530. Timer Flag Register *n* (TFLG*n*)

Table 667. TFLG*n* field descriptions

Field	Description
31 TIF	Timer Interrupt Flag TIF is set to '1' at the end of the timer period. This flag can be cleared only by writing it with 1. Writing 0 has no effect. If enabled (TIE = 1), TIF causes an interrupt request. 0 Timeout has not yet occurred. 1 Timeout has occurred.

45.3 Functional description

This section provides the functional description of the module.

45.3.1 General

This section gives detailed information on the internal operation of the module. Each timer can be used to generate trigger pulses as well as to generate interrupts. Each interrupt is available on a separate interrupt line.

45.3.1.1 Timers/RTI


The timers generate triggers at periodic intervals, when enabled. They load their start values, as specified in their LDVAL registers, then count down until they reach 0. Then they load their respective start value again. Each time a timer reaches 0, it will generate a trigger pulse and set the interrupt flag.

All interrupts can be enabled or masked (by setting the TIE bits in the TCTRL registers). A new interrupt can be generated only after the previous one is cleared. Since in the case of the RTI, clearing the interrupt crosses clock domains, a minimum load value of 32 should be maintained.

If desired, the current counter value of the timer can be read via the CVAL registers. The value of the RTI counter can be delayed considerably, as it is synchronized to the bus clock from the RTI clock domain.


The counter period can be restarted, by first disabling, then enabling the timer with the TEN bit (refer to the following figure).

Figure 531. Stopping and starting a timer




The counter period of a running timer can be modified, by first disabling the timer, setting a new load value and then enabling the timer again (refer to the following figure).

Figure 532. Modifying running timer period



It is also possible to change the counter period without restarting the timer by writing the LDVAL register with the new load value. This value will then be loaded after the next trigger event (refer to the following figure).

Figure 533. Dynamically setting a new load value



45.3.1.2 Debug mode

In debug mode, the timers will be frozen based on field MCR[FRZ]. This is intended to aid software development, allowing the developer to halt the processor, investigate the current state of the system (for example, the timer values) and then continue the operation.

45.3.2 Interrupts

All the timers support interrupt generation. The RTI is typically used for system wakeup, but can be used for interrupt generation as well. Refer to the MCU specification for related vector addresses and priorities.

Timer interrupts can be enabled by setting the TIE bits. The timer interrupt flags (TIF) are set to ‘1’ when a timeout occurs on the associated timer, and are cleared to ‘0’ by writing a ‘1’ to that TIF bit.

The PIT RTI generates a real time interrupt when the selected interrupt time period elapses. The RTI interrupt is disabled locally by setting the TIE bit to zero. The real time interrupt flag (TIF) is set to ‘1’ when a timeout occurs, and is cleared by writing a ‘1’ to the TIF bit. (The flag will be set regardless whether the interrupt is enabled.)

The RTI can be used for periodic wakeup from a low power mode. It can also be used to generate a general purpose interrupt.

45.3.3 Chained timers

When a timer has chain mode enabled, it will only count after the previous timer has expired. So if timer *n*-1 has counted down to 0, counter *n* will decrement the value by one. This allows to chain some of the timers together to form a longer timer. The first timer (timer 0) cannot be chained to any other timer.

45.4 Initialization and application information

In the example configuration:

- The PIT clock has a frequency of 50 MHz.
- The RTI clock has a frequency of 10 MHz.
- The RTI creates a wakeup interrupt every 500 ms.
- Timer 1 creates an interrupt every 5.12 ms.
- Timer 3 creates a trigger event every 30 ms.

First the PIT module must be activated by writing a 0 to field MCR[MDIS].

The 50 MHz clock frequency equates to a clock period of 20 ns and the 10 MHz frequency equates to a clock period of 100 ns. Therefore, the RTI timer needs to trigger every 500 ms/100 ns = 5000000 cycles.

Timer 1 needs to trigger every 5.12 ms/20 ns = 256000 cycles and timer 3 every 30 ms/20 ns = 1500000 cycles.

The value for the LDVAL register trigger is calculated as:

LDVAL trigger = (period / clock period) - 1

This means RTI_LDVAL will be written with 004C4B3F hex, LDVAL1 should be written with 0x0003E7FF, and LDVAL3 should be written with 0x0016E35F.

To generate the wakeup interrupt, the interrupt line must be enabled by writing a ‘1’ to bit RTI_TCTRL[TIE]. To start the RTI, bit RTI_TCTRL[TEN] must also be set.

The interrupt for Timer 1 is enabled by setting bit TCTRL1[TIE]. The timer is started by writing ‘1’ to bit TCTRL1[TEN].

Timer 3 shall be used only for triggering. Therefore Timer 3 is started by writing a ‘1’ to bit TCTRL3[TEN]; bit TIE stays at 0.

The following example code matches the described setup:

Example 9

```
// turn on PIT
PIT_MCR = 0x00;


// RTI
PIT_RTI_LDVAL = 0x004C4B3F; // setup RTI for 5000000 cycles
PIT_RTI_TCTRL = PIT_TIE;    // let RTI generate interrupts
PIT_RTI_TCTRL |= PIT_TEN;   // start RTI

// Timer 1
PIT_LDVAL1 = 0x0003E7FF; // setup timer 1 for 256000 cycles
PIT_TCTRL1 = TIE;        // enable Timer 1 interrupts
PIT_TCTRL1 |= TEN;         // start Timer 1

// Timer 3
PIT_LDVAL3 = 0x0016E35F; // setup timer 3for 1500000 cycles
PIT_TCTRL3 |= TEN;         // start Timer 3
```

45.5 Example Configuration for the Lifetime Timer

To configure the life timer, channels 0 and 1 need to be chained together.

First the PIT module needs to be activated by writing a ‘0’ to field MCR[MDIS], then the LDVAL registers need to be set to the maximum value.

The following example code matches the described setup:

Example 10

```
// turn on PIT
PIT_CTRL = 0x00;

// Timer 1
PIT_LDVAL1 = 0xFFFFFFFF; // setup timer 1 for maximum counting period
PIT_TCTRL1 = 0x0;        // disable timer 2 interrupts
PIT_TCTRL1 |= CHN;       // chain timer 1 to timer 0
PIT_TCTRL1 |= TEN;         // start timer 1

// Timer 0
PIT_LDVAL0 = 0xFFFFFFFF; // setup timer 0for maximum counting period
PIT_TCTRL0 = TEN;          // start timer 0
```

To access the lifetime read first LTMR64H then LTMR64L.

Equation 29

current_uptime = PIT_LTMR64H << 32;

current_uptime = current_uptime + PIT_LTMR64L

The timer is a down counter.

46 Enhanced Modular IO Subsystem (eMIOS)

46.1 Introduction

46.1.1 Overview of the eMIOS module

The eMIOS provides functionality to generate or measure time events on up to 32 unified channels (UCs). Each UC provides a set of functional modes, 16-bit timer resolution, and provides a user interface that is consistent with previous eMIOS implementations.

46.1.2 Features of the eMIOS module

- Three eMIOS blocks with 32 channels (eMIOS_2 configuration is same as eMIOS_1)
- eMIOS blocks can be synchronized from outside
- One global prescaler
- 16-bit data registers
- 16-bit wide counter buses
  - Counter buses B, C, D, and E can be driven by Unified Channel 0, 8, 16, and 24, respectively
  - Counter bus A is driven by the Unified Channel 23
  - Several channels have their own time base, alternative to the counter buses
  - Shared timebases through the counter buses
  - Synchronization among timebases
- Control and Status bits grouped in a single register
- Shadow FLAG register
- Flag outputs of channels 8-11 of eMIOSs are used to disable the outputs of other channels. They form the ODIS bits
- State of the UC can be frozen for debug purposes
- Motor control capability

46.1.3 Modes of operation

The Unified Channels can be configured to operate in the following modes:

- General purpose input/output
- Single Action Input Capture
- Single Action Output Compare
- Input Pulse Width Measurement
- Input Period Measurement
- Double Action Output Compare
- Modulus Counter
- Modulus Counter Buffered
- Output Pulse Width and Frequency Modulation Buffered
- Output Pulse Width Modulation Buffered
- Output Pulse Width Modulation with Trigger
- Center Aligned Output Pulse Width Modulation Buffered

These modes are described in *UC modes of operation*.


Each channel can have a specific set of modes implemented, according to device requirements.

If an unimplemented mode (reserved) is selected, the results are unpredictable such as writing a reserved value to MODE[25:31] in *eMIOS UC Control Register (EMIOSCn)*.

46.1.4 Channel implementation

Figure 534 shows the channel configuration of the eMIOS blocks.

Figure 534. Channel configuration



46.1.4.1 Channel mode selection

Channel modes are selected using the mode selection bits MODE[25:31] in the *eMIOS UC Control Register (EMIOSCn)*. *Table 684* provides the specific mode selection settings for the eMIOS implementation on this device.

46.2 External signal description

For information on eMIOS external signals on this device, refer to the signal description chapter of the reference manual.

46.3 Memory map and register description

46.3.1 Memory maps

The overall address map organization is shown in *Table 668*.

46.3.1.1 Unified Channel memory map

Table 668. eMIOS memory map

Address offset	Register	Location
0x0000	eMIOS Module Configuration (EMIOSMCR)	*Section 46.3.2.1*
0x0004	eMIOS Global FLAG (EMIOSGFLAG)	*Section 46.3.2.2*
0x0008	eMIOS Output Update Disable (EMIOSOUDIS)	*Section 46.3.2.3*
0x000C	eMIOS Disable Channel (EMIOSUCDIS)	*Section 46.3.2.4*
0x0010–0x001F	Reserved	
0x0020–0x011F	Channel [0] to Channel [7]	—
0x0120–0x021F	Channel [8] to Channel [15]	—
0x0220–0x031F	Channel [16] to Channel [23]	—
0x0320–0x041F	Channel [24] to Channel [31]	—
0x0420–0x0FFF	Reserved	

Addresses of Unified Channel registers are specified as offsets from the channel's base address; otherwise the eMIOS base address is used as reference.

Table 669 describes the Unified Channel memory map.

Table 669. Unified Channel memory map

UC base address	Register	Location
0x0000	eMIOS UC A (EMIOSAn)	*Section 46.3.2.5*
0x0004	eMIOS UC B (EMIOSBn)	*Section 46.3.2.6*
0x0008	eMIOS UC Counter (EMIOSCNTn)	*Section 46.3.2.7*
0x000C	eMIOS UC Control (EMIOSCn)	*Section 46.3.2.8*
0x0010	eMIOS UC Status (EMIOSSn)	*Section 46.3.2.9*
0x0014	eMIOS UC Alternate A (EMIOSALTAn)	*Section 46.3.2.10*
0x0018–0x001F	Reserved	

46.3.2 Register description

All control registers are 32-bit wide. Data registers and counter registers are 16-bit wide.

46.3.2.1 eMIOS Module Configuration Register (EMIOSMCR)

The EMIOSMCR contains global control bits for the eMIOS block.

Offset: 0x0000 Access: Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	MDIS	FRZ	GTBE	0	GPREN	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	GPRE								0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 535. eMIOS Module Configuration Register (EMIOSMCR)

Table 670. EMIOSMCR field descriptions

Field	Description
1 MDIS	Module Disable Puts the eMIOS in low power mode. The MDIS bit is used to stop the clock of the block, except the access to registers EMIOSMCR, EMIOSOUDIS and EMIOSUCDIS. 0 Clock is running 1 Enter low power mode
2 FRZ	Freeze Enables the eMIOS to freeze the registers of the Unified Channels when Debug Mode is requested at MCU level. Each Unified Channel should have FREN bit set in order to enter freeze state. While in Freeze state, the eMIOS continues to operate to allow the MCU access to the Unified Channels registers. The Unified Channel will remain frozen until the FRZ bit is written to '0' or the MCU exits Debug mode or the Unified Channel FREN bit is cleared. 0 Exit freeze state 1 Stops Unified Channels operation when in Debug mode and the FREN bit is set in the EMIOSC*n* register
3 GTBE	Global Time Base Enable The GTBE bit is used to export a Global Time Base Enable from the module and provide a method to start time bases of several blocks simultaneously. 0 Global Time Base Enable Out signal negated 1 Global Time Base Enable Out signal asserted **Note:** The Global Time Base Enable Out signals of all eMIOS blocks are combined (ORed) together to generate one Global Time Base Enable Input signal that controls the internal counters of all eMIOS blocks. When asserted, internal counter are enable. When negated, internal counters are disabled.
5 GPREN	Global Prescaler Enable The GPREN bit enables the prescaler counter. 0 Prescaler disabled (no clock) and prescaler counter is cleared 1 Prescaler enabled
16:23 GPRE	Global Prescaler The GPRE bits select the clock divider value for the global prescaler, as shown in *Table 671*.

Table 671. Global prescaler clock divider

GPRE	Divide ratio
00000000	1
00000001	2
00000010	3
00000011	4
…	…
11111110	255
11111111	256

46.3.2.2 eMIOS Global FLAG (EMIOSGFLAG) Register

The EMIOSGFLAG is a read-only register that groups the flag bits (F[31:0]) from all unified channels.These bits are mirrors of the FLAG bits in each EMIOSS*n* register. This organization improves interrupt handling on simpler devices. Each bit relates to one channel.

Offset: 0x0004 Access: Read

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	F31	F30	F29	F28	F27	F26	F25	F24	F23	F22	F21	F20	F19	F18	F17	F16
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	F15	F14	F13	F12	F11	F10	F9	F8	F7	F6	F5	F4	F3	F2	F1	F0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 536. eMIOS Global FLAG (EMIOSGFLAG) Register

Table 672. EMIOSGFLAG field descriptions

Field	Description
0:31 F[31:0]	Channel n Flag bit (F[n])

46.3.2.3 eMIOS Output Update Disable (EMIOSOUDIS) Register

Offset: 0x0008 Access: Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	OU31	OU30	OU29	OU28	OU27	OU26	OU25	OU24	OU23	OU22	OU21	OU20	OU19	OU18	OU17	OU16
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	OU15	OU14	OU13	OU12	OU11	OU10	OU9	OU8	OU7	OU6	OU5	OU4	OU3	OU2	OU1	OU0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 537. eMIOS Output Update Disable (EMIOSOUDIS) Register

Table 673. EMIOSOUDIS field descriptions

Field	Description
0:31 OU[31:0]	Channel n Output Update Disable bit (OU[n]) When running MC, MCB or an output mode, values are written to registers A2 and B2. OU*n* bits are used to disable transfers from registers A2 to A1 and B2 to B1. Each bit controls one channel. 0 Transfer enabled. Depending on the operation mode, transfer may occur immediately or in the next period. Unless stated otherwise, transfer occurs immediately. 1 Transfers disabled

46.3.2.4 eMIOS Disable Channel (EMIOSUCDIS) Register

Offset: 0x000C Access: Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	CHDIS31	CHDIS30	CHDIS29	CHDIS28	CHDIS27	CHDIS26	CHDIS25	CHDIS24	CHDIS23	CHDIS22	CHDIS21	CHDIS20	CHDIS19	CHDIS18	CHDIS17	CHDIS16
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	CHDIS15	CHDIS14	CHDIS13	CHDIS12	CHDIS11	CHDIS10	CHDIS9	CHDIS8	CHDIS7	CHDIS6	CHDIS5	CHDIS4	CHDIS3	CHDIS2	CHDIS1	CHDIS0
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 538. eMIOS Enable Channel (EMIOSUCDIS) Register

Table 674. EMIOSUCDIS field descriptions

Field	Description
0:31 CHDIS[31:0]	Enable Channel n bit (CHDIS[n]) The CHDIS*n* bit is used to disable each of the channels by stopping its respective clock. 0 Channel *n* enabled 1 Channel *n* disabled

46.3.2.5 eMIOS UC A Register (EMIOSA*n*)

Depending on the mode of operation, internal registers A1 or A2, used for matches and captures, can be assigned to the EMIOSA*n* register. Both A1 and A2 are cleared by reset. *Table 677* summarizes the EMIOSA*n* writing and reading accesses for all operation modes. For more information, refer to *UC modes of operation*.

Offset: 0x0020 + n * 0x20 (n = 0 to 31) Access: Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	A															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 539. eMIOS UC A Register (EMIOSA*n*)

Table 675. eMIOS UC A Register (EMIOSA*n*) field descriptions

Field	Description
16:31 A	A1 or A2 depending on the mode of operation

46.3.2.6 eMIOS UC B Register (EMIOSB*n*)

Depending on the mode of operation, internal registers B1 or B2 can be assigned to the EMIOSB*n* register. Both B1 and B2 are cleared by reset. *Table 677* summarizes the EMIOSB*n* writing and reading accesses for all operation modes. For more information, refer to *UC modes of operation*.

Depending on the channel configuration, it may have EMIOSB register or not. This means that, if at least one mode that requires the register is implemented, then the register is present; otherwise it is absent.

Offset: 0x0024 + n * 0x20 (n = 0 to 31) Access: Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	B															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 540. eMIOS UC B Register (EMIOSB*n*)

Table 676. eMIOS UC B Register (EMIOSB*n*) field descriptions

Field	Description
16:31 B	B1 or B2 depending on the mode of operation

Table 677. EMIOSA*n*, EMIOSB*n* and EMIOSALTA*n* values assignment

Operation mode	Register access					
	write	read	write	read	alt write	alt read
GPIO	A1, A2	A1	B1,B2	B1	A2	A2
SAIC(1)	—	A2	B2	B2	—	—
SAOC(1)	A2	A1	B2	B2	—	—
IPWM	—	A2	—	B1	—	—
IPM	—	A2	—	B1	—	—
DAOC	A2	A1	B2	B1	—	—
MC(1)	A2	A1	B2	B2	—	—
OPWMT	A1	A1	B2	B1	A2	A2
MCB(1)	A2	A1	B2	B2	—	—
OPWFMB	A2	A1	B2	B1	—	—
OPWMCB	A2	A1	B2	B1	—	—
OPWMB	A2	A1	B2	B1	—	—

1. In these modes, the register EMIOSB*n* is not used, but B2 can be accessed.

46.3.2.7 eMIOS UC Counter Register (EMIOSCNT*n*)


The EMIOSCNT*n* register contains the value of the internal counter. When GPIO mode is selected or the channel is frozen, the EMIOSCNT*n* register is read/write. For all other modes, the EMIOSCNT*n* is a read-only register. When entering some operation modes, this register is automatically cleared (refer to *UC modes of operation* for details).

Depending on the channel configuration it may have an internal counter or not. It means that if at least one mode that requires the counter is implemented, then the counter is present; otherwise it is absent.

Channels of type X and G have the internal counter enabled, so their timebase can be selected by channel's BSL[21:22] = 11:eMIOS_A - channels 0 to 8, 16, 23 and 24, eMIOS_B = channels 0, 8, 16, 23 and 24. Other channels from the above list do not have internal counters.

Figure 541 shows the bus counter choices for the unified channels.

Figure 541. eMIOS bus counters



Note: EMIOS_0: counter_section are implemented in CH_0/8/16/23/24 and CH_1 to 7

Note: EMIOS_1: counter_section are implemented in CH_0/8/16/23/24

Note: EMIOS_2: counter_section are implemented in CH_0/8/16/23/24

Offset: 0x0028 + n * 0x20 (n = 0 to 31) Access: Read

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W(1)																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	C															
W(1)																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

1. In GPIO mode or Freeze action, this register is writable.

Figure 542. eMIOS UC Counter Register (EMIOSCNT*n*)

Table 678. eMIOS UC Counter Register (EMIOSCNT*n*) field descriptions

Field	Description
16:31 C	Internal counter value

46.3.2.8 eMIOS UC Control Register (EMIOSC*n*)

The Control register gathers bits reflecting the status of the UC input/output signals and the overflow condition of the internal counter, as well as several read/write control bits.

Offset: 0x002C + n * 0x20 (n = 0 to 31) Access: Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	FREN	ODIS	ODISSL		UCPRE		UCPREN	DMA	0	IF				FCK	FEN	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	BSL		EDSEL	EDPOL	MODE						
W			FORCMA	FORCMB												
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 543. eMIOS UC Control Register (EMIOSC*n*)

Table 679. EMIOSC*n* field descriptions

Field	Description
0 FREN	Freeze Enable bit The FREN bit, if set and validated by FRZ bit in EMIOSMCR register allows the channel to enter freeze state, freezing all registers values when in debug mode and allowing the MCU to perform debug functions. 0 Normal operation 1 Freeze UC registers values
1 ODIS	Output Disable bit The ODIS bit allows disabling the output pin when running any of the output modes with the exception of GPIO mode. 1 If the selected Output Disable Input signal is asserted, the output pin goes to EDPOL for OPWFMB and OPWMB modes and to the complement of EDPOL for other output modes, but the Unified Channel continues to operate normally, i.e., it continues to produce FLAG and matches. When the selected Output Disable Input signal is negated, the output pin operates normally. 0 The output pin operates normally.
2:3 ODISSL	Output Disable Select bits The ODISSL[1:0] bits select one of the four output disable input signals, as shown in *Table 680*.

Table 679. EMIOSC*n* field descriptions (continued)

Field	Description
4:5 UCPRE	Prescaler bits The UCPRE bits select the clock divider value for the internal prescaler of Unified Channel, as shown in *Table 681*.
6 UCPREN	Prescaler Enable bit The UCPREN bit enables the prescaler counter. 0 Prescaler disabled (no clock) 1 Prescaler enabled
7 DMA	Direct Memory Access bit The DMA bit selects if the FLAG signal will be used as an interrupt request, as a DMA request or as a CTU trigger. The choice between a DMA request or a CTU trigger is determined by the value of bit TM in the register CTU_EVTCFGRx (refer to the CTU chapter of the reference manual). 0 Flag/overrun assigned to interrupt request 1 Flag/overrun assigned to DMA request or CTU trigger
9:12 IF	Input Filter The IF field controls the programmable input filter, selecting the minimum input pulse width that can pass through the filter, as shown in *Table 682*. For output modes, these bits have no meaning.
13 FCK	Filter Clock select bit The FCK bit selects the clock source for the programmable input filter. 0 Prescaled clock 1 Main clock
14 FEN	FLAG Enable bit The FEN bit allows the Unified Channel FLAG bit to generate an interrupt signal or a DMA request signal or a CTU trigger signal (The type of signal to be generated is defined by the DMA bit). 0 Disable (FLAG does not generate an interrupt request or DMA request or a CTU trigger) 1 Enable (FLAG will generate an interrupt request or DMA request or a CTU trigger)
18 FORCMA	Force Match A bit For output modes, the FORCMA bit is equivalent to a successful comparison on comparator A (except that the FLAG bit is not set). This bit is cleared by reset and is always read as zero. This bit is valid for every output operation mode which uses comparator A, otherwise it has no effect. 0 Has no effect 1 Force a match at comparator A **Note:** For input modes, the FORCMA bit is not used and writing to it has no effect.
19 FORCMB	Force Match B bit For output modes, the FORCMB bit is equivalent to a successful comparison on comparator B (except that the FLAG bit is not set). This bit is cleared by reset and is always read as zero. This bit is valid for every output operation mode which uses comparator B, otherwise it has no effect. 0 Has no effect 1 Force a match at comparator B **Note:** For input modes, the FORCMB bit is not used and writing to it has no effect.

Table 679. EMIOSC*n* field descriptions (continued)

Field	Description
21:22 BSL	Bus Select The BSL field is used to select either one of the counter buses or the internal counter (if present) to be used by the Unified Channel. Refer to *Table 683* for details.
23 EDSEL	Edge Selection bit For input modes, the EDSEL bit selects whether the internal counter is triggered by both edges of a pulse or just by a single edge as defined by the EDPOL bit. When not shown in the mode of operation description, this bit has no effect. 0 [All input modes]: single edge triggering defined by the EDPOL bit; [GPIO input mode]: a FLAG is generated as defined by the EDPOL bit; [SAOC mode]: the output flip-flop is toggled at each match. 1 [All input modes]: both edges triggering; [GPIO input mode]: no FLAG is generated; [SAOC mode]: the output flip-flop is toggled at each match.
24 EDPOL	Edge Polarity bit For input modes, the EDPOL bit asserts which edge triggers either the internal counter or an input capture or a FLAG. When not shown in the mode of operation description, this bit has no effect. 0 [All input modes]: trigger on a falling edge; [All output modes]: a match on comparator A clears the output flip-flop, while a match on comparator B sets it 1 [All input modes]: trigger on a rising edge; [All output modes]: a match on comparator A sets the output flip-flop, while a match on comparator B clears it
25:31 MODE	Mode selection The MODE field selects the mode of operation of the Unified Channel, as shown in *Table 684*. **Note:** If a reserved value is written to mode the results are unpredictable.

Table 680. UC ODISSL selection

ODISSL	Input signal
00	Output Disable Input 0
01	Output Disable Input 1
10	Output Disable Input 2
11	Output Disable Input 3

Table 681. UC internal prescaler clock divider

UCPRE	Divide ratio
00	1
01	2
10	3
11	4

Table 682. UC input filter bits

IF[1]	Minimum input pulse width [FLT_CLK periods]
0000	Bypassed[2]
0001	02
0010	04
0100	08
1000	16
all others	Reserved

1. Filter latency is 3 main clock periods.
2. The input signal is synchronized before arriving to the digital filter.

Table 683. UC BSL bits

BSL	Selected bus
00	All channels: counter bus[A]
01	Channels 0 to 7: counter bus[B] Channels 8 to 15: counter bus[C] Channels 16 to 23: counter bus[D] Channels 24 to 31: counter bus[E]
10	Reserved
11	UC internal counter (use only if counter present)

Table 684. Channel mode selection

MODE[1]	Mode of operation
0000000	General purpose Input/Output mode (input)
0000001	General purpose Input/Output mode (output)
0000010	Single Action Input Capture
0000011	Single Action Output Compare
0000100	Input Pulse Width Measurement
0000101	Input Period Measurement
0000110	Double Action Output Compare (with FLAG set on B match)
0000111	Double Action Output Compare (with FLAG set on both matches)
0001000 – 0001111	Reserved
001000b	Modulus Counter (Up counter with clear on match start)
001001b	Modulus Counter (Up counter with clear on match end)
00101bb	Modulus Counter (Up/Down counter)
0011000 – 0100101	Reserved
0100110	Output Pulse Width Modulation with Trigger
0100111 – 1001111	Reserved

Table 684. Channel mode selection (continued)

MODE[1]	Mode of operation
101000b	Modulus Counter Buffered (Up counter)
101001b	Reserved
10101bb	Modulus Counter Buffered (Up/Down counter)
10110b0	Output Pulse Width and Frequency Modulation Buffered
10110b1	Reserved
10111b0	Center Aligned Output Pulse Width Modulation Buffered (with trail edge dead-time)
10111b1	Center Aligned Output Pulse Width Modulation Buffered (with lead edge dead-time)
11000b0	Output Pulse Width Modulation Buffered
1100001 – 1111111	Reserved

1. b = adjust parameters for the mode of operation. Refer to *UC modes of operation* for details.

46.3.2.9 eMIOS UC Status Register (EMIOSS*n*)

Offset: 0x0030 + n * 0x20 (n = 0 to 31) Access: Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	OVR	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W	w1c															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	OVFL	0	0	0	0	0	0	0	0	0	0	0	0	UCIN	UCOUT	FLAG
W	w1c															w1c
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 544. eMIOS UC Status Register (EMIOSS*n*)

Table 685. EMIOSS*n* field descriptions

Field	Description
0 OVR	Overrun bit The OVR bit indicates that FLAG generation occurred when the FLAG bit was already set. 0 Overrun has not occurred 1 Overrun has occurred
16 OVFL	Overflow bit The OVFL bit indicates that an overflow has occurred in the internal counter. OVFL must be cleared by software writing a 1 to the OVFLC bit. 0 No overflow 1 An overflow had occurred

Table 685. EMIOSS*n* field descriptions (continued)

Field	Description
29 UCIN	Unified Channel Input pin bit The UCIN bit reflects the input pin state after being filtered and synchronized.
30 UCOUT	Unified Channel Output pin bit The UCOUT bit reflects the output pin state.
31 FLAG	FLAG bit The FLAG bit is set when an input capture or a match event in the comparators occurred. 0 FLAG cleared 1 FLAG set event has occurred **Note:** When DMA bit is set, the FLAG bit can be cleared by the DMA controller or the CTU.

46.3.2.10 eMIOS UC Alternate A Register (EMIOSALTA*n*)

The EMIOSALTA*n* register provides an alternate register to access A2 channel registers in restricted modes (GPIO, OPWMT) only. If EMIOSA*n* register is used along with EMIOSALTA*n*, both A1 and A2 registers can be accessed in these modes. *Figure 677* summarizes the EMIOSALTA*n* writing and reading accesses for all operation modes. Refer to *General purpose Input/Output (GPIO) mode*, *Output Pulse Width Modulation with Trigger (OPWMT) mode* for a more detailed description of the use of EMIOSALTA*n* register.

Offset: 0x0034 + n * 0x20 (n = 0 to 31) Access: Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	ALTA															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 545. eMIOS UC Alternate A register (EMIOSALTA*n*)

Table 686. eMIOS UC Alternate A register (EMIOSALTA*n*) field descriptions

Field	Description
16:31 ALTA	Alternate address to access the A2 channel registers in restricted mode

46.4 Functional description

The four types of channels of the eMIOS (types X, Y, G and H) can operate in the modes as listed in *Figure 534*. The eMIOS provides independently operating unified channels (UC) that can be configured and accessed by a host MCU. Up to three time bases(r) can be

shared by the channels through five counter buses[s] and each unified channel can generate its own time base[t]. The eMIOS block is reset at positive edge of the clock (synchronous reset). All registers are cleared on reset.

46.4.1 Unified Channel (UC)

Each Unified Channel consists of:

- Counter bus selector, which selects the time base to be used by the channel for all timing functions
- A programmable clock prescaler
- Two double buffered data registers A and B that allow up to two input capture and/or output compare events to occur before software intervention is needed
- Two comparators (equal only) A and B, which compare the selected counter bus with the value in the data registers
- Internal counter, which can be used as a local time base or to count input events
- Programmable input filter, which ensures that only valid pin transitions are received by channel
- Programmable input edge detector, which detects the rising, falling or either edges
- An output flip-flop, which holds the logic level to be applied to the output pin
- eMIOS Status and Control register

46.4.1.1 UC modes of operation

The mode of operation of the Unified Channel is determined by the mode select bits MODE[25:31] in the *eMIOS UC Control Register (EMIOSCn)* (refer to *Figure 543* for details).

As the internal counter EMIOSCNT*n* continues to run in all modes (except for GPIO mode), it is possible to use this local counter as a timebase for other UCs if it is not used for the current local mode.

In order to provide smooth waveform generation, a few specific modes allow A and B registers to be changed on the fly. These modes are suffixed with a “B” (MCB, OPWFMB, OPWMB and OPWMCB), meaning that in these modes A and B registers are double buffered.

46.4.1.1.1 General purpose Input/Output (GPIO) mode

In GPIO mode, all input capture and output compare functions of the UC are disabled, the internal counter (EMIOSCNT*n* register) is cleared and disabled. All control bits remain

r. Time bases can be supplied by:
i) channel 23 to all unified channels
ii) channel 0 to channels 0 to 7, by channel 8 to channels 8 to 15, by channel 16 to channels 16 to 23, by channel 24 to channels 24 to 31
iii) channel's internal counter when available.

s. Internal eMIOS architecture has one global counter bus A and four local counter buses B, C, D, and E, that distribute the time bases described in footnote *r.* (i) and (ii).

t. Channels of type X and G have the internal counter enabled, so their timebase can be selected by channel's BSL[21:22]=11: eMIOS_A - channels 0 to 8, 16, 23 and 24 eMIOS_B = channels 0, 8, 16, 23 and 24.

accessible. In order to prepare the UC for a new operation mode, writing to registers EMIOSA*n* or EMIOSB*n* stores the same value in registers A1/A2 or B1/B2, respectively. Writing to register EMIOSALTA*n* stores a value only in register A2.

MODE[31] bit selects between input (MODE[31] = 0) and output (MODE[31] = 1) modes.

It is required that when changing MODE[25:31], the application software goes to GPIO mode first in order to reset the UC's internal functions properly. Failure to do this could lead to invalid and unexpected output compare or input capture results or the FLAGs being set incorrectly.

In GPIO input mode (MODE[25:31] = 0000000), the FLAG generation is determined according to EDPOL and EDSEL bits and the input pin status can be determined by reading the UCIN bit.

In GPIO output mode (MODE[25:31] = 0000001), the Unified Channel is used as a single output port pin and the value of the EDPOL bit is permanently transferred to the output flip-flop.

46.4.1.1.2 Single Action Input Capture (SAIC) mode

In SAIC mode (MODE[25:31] = 0000010), when a triggering event occurs on the input pin, the value on the selected time base is captured into register A2. The FLAG bit is set along with the capture event to indicate that an input capture has occurred. Register EMIOSA*n* returns the value of register A2. As soon as the SAIC mode is entered coming out from GPIO mode the channel is ready to capture events. The events are captured as soon as they occur thus reading register A always returns the value of the latest captured event. Subsequent captures are enabled with no need of further reads from EMIOSA*n* register. The FLAG is set at any time a new event is captured.

The input capture is triggered by a rising, falling or either edges in the input pin, as configured by EDPOL and EDSEL bits in EMIOSC*n* register.

Figure 546 and *Figure 547* show how the Unified Channel can be used for input capture.

Figure 546. Single action input capture with rising edge triggering example





Figure 547. Single action input capture with both edges triggering example



46.4.1.1.3 Single Action Output Compare (SAOC) mode

In SAOC mode (MODE[25:31] = 0000011) a match value is loaded in register A2 and then immediately transferred to register A1 to be compared with the selected time base. When a match occurs, the EDSEL bit selects whether the output flip-flop is toggled or the value in EDPOL is transferred to it. Along with the match the FLAG bit is set to indicate that the output compare match has occurred. Writing to register EMIOSA*n* stores the value in register A2 and reading to register EMIOSA*n* returns the value of register A1.

An output compare match can be simulated in software by setting the FORCMA bit in EMIOSC*n* register. In this case, the FLAG bit is not set.

When SAOC mode is entered coming out from GPIO mode the output flip-flop is set to the complement of the EDPOL bit in the EMIOSC*n* register.

Counter bus can be either internal or external and is selected through bits BSL[21:22].

Figure 548 and *Figure 549* show how the Unified Channel can be used to perform a single output compare with EDPOL value being transferred to the output flip-flop and toggling the output flip-flop at each match, respectively. Note that once in SAOC mode the matches are enabled thus the desired match value on register A1 must be written before the mode is entered. A1 register can be updated at any time thus modifying the match value which will reflect in the output signal generated by the channel. Subsequent matches are enabled with no need of further writes to EMIOSA*n* register. The FLAG is set at the same time a match occurs (refer to *Figure 550*).

Note: The channel internal counter in SAOC mode is free-running. It starts counting as soon as the SAOC mode is entered.

Figure 548. SAOC example with EDPOL value being transferred to the output flip-flop




Figure 549. SAOC example toggling the output flip-flop





Figure 550. SAOC example with flag behavior



46.4.1.1.4 Input Pulse Width Measurement (IPWM) Mode

The IPWM mode (MODE[25:31] = 0000100) allows the measurement of the width of a positive or negative pulse by capturing the leading edge on register B1 and the trailing edge on register A2. Successive captures are done on consecutive edges of opposite polarity. The leading edge sensitivity (that is, pulse polarity) is selected by EDPOL bit in the EMIOSC*n* register. Registers EMIOSA*n* and EMIOSB*n* return the values in register A2 and B1, respectively.

The capture function of register A2 remains disabled until the first leading edge triggers the first input capture on register B2. When this leading edge is detected, the count value of the selected time base is latched into register B2; the FLAG bit is not set. When the trailing edge is detected, the count value of the selected time base is latched into register A2 and, at the same time, the FLAG bit is set and the content of register B2 is transferred to register B1 and to register A1.

If subsequent input capture events occur while the corresponding FLAG bit is set, registers A2, B1 and A1 will be updated with the latest captured values and the FLAG will remain set. Registers EMIOSA*n* and EMIOSB*n* return the value in registers A2 and B1, respectively.

In order to guarantee coherent access, reading EMIOSA*n* forces B1 be updated with the content of register A1. At the same time transfers between B2 and B1 are disabled until the next read of EMIOSB*n* register. Reading EMIOSB*n* register forces B1 be updated with A1 register content and re-enables transfers from B2 to B1, to take effect at the next trailing edge capture. Transfers from B2 to A1 are not blocked at any time.

The input pulse width is calculated by subtracting the value in B1 from A2.

Figure 551 shows how the Unified Channel can be used for input pulse width measurement.

Figure 551. Input pulse width measurement example





Figure 552 shows the A1 and B1 updates when EMIOSA*n* and EMIOSB*n* register reads occur. Note that A1 register has always coherent data related to A2 register. Note also that when EMIOSA*n* read is performed B1 register is loaded with A1 register content. This guarantees that the data in register B1 has always the coherent data related to the last EMIOSA*n* read. The B1 register updates remain locked until EMIOSB*n* read occurs. If EMIOSA*n* read is performed B1 is updated with A1 register content, even if B1 update is locked by a previous EMIOSA*n* read operation.

Figure 552. B1 and A1 updates at EMIOSA*n* and EMIOSB*n* reads



Reading EMIOSA*n* followed by EMIOSB*n* always provides coherent data. If not coherent data is required for any reason, the sequence of reads should be inverted, therefore EMIOSB*n* should be read prior to EMIOSA*n* register. Note that even in this case B1 register updates will be blocked after EMIOSA*n* read, thus a second EMIOSB*n* is required in order to release B1 register updates.

46.4.1.1.5 Input Period Measurement (IPM) mode

The IPM mode (MODE[25:31] = 0000101) allows the measurement of the period of an input signal by capturing two consecutive rising edges or two consecutive falling edges. Successive input captures are done on consecutive edges of the same polarity. The edge polarity is defined by the EDPOL bit in the EMIOSC*n* register.

Note: The input signal must have at least four system clock cycles period in order to be properly captured by the synchronization logic at the channel input even if the input filter is in by-pass mode.

When the first edge of selected polarity is detected, the selected time base is latched into the registers A2 and B2, and the data previously held in register B2 is transferred to register B1. On this first capture the FLAG line is not set, and the values in registers B1 is meaningless. On the second and subsequent captures, the FLAG line is set and data in register B2 is transferred to register B1.

When the second edge of the same polarity is detected, the counter bus value is latched into registers A2 and B2, the data previously held in register B2 is transferred to data register B1 and to register A1. The FLAG bit is set to indicate the start and end points of a complete period have been captured. This sequence of events is repeated for each subsequent capture. Registers EMIOSA*n* and EMIOSB*n* return the values in register A2 and B1, respectively.

In order to allow coherent data, reading EMIOSA*n* forces A1 content be transferred to B1 register and disables transfers between B2 and B1. These transfers are disabled until the next read of the EMIOSB*n* register. Reading EMIOSB*n* register forces A1 content to be transferred to B1 and re-enables transfers from B2 to B1, to take effect at the next edge capture.

The input pulse period is calculated by subtracting the value in B1 from A2.

Figure 553 shows how the Unified Channel can be used for input period measurement.

Figure 553. Input period measurement example





Figure 554 describes the A1 and B1 register updates when EMIOSA*n* and EMIOSB*n* read operations are performed. When EMIOSA*n* read occurs the content of A1 is transferred to B1 thus providing coherent data in A2 and B1 registers. Transfers from B2 to B1 are then blocked until EMIOSB*n* is read. After EMIOSB*n* is read, register A1 content is transferred to

register B1 and the transfers from B2 to B1 are re-enabled to occur at the transfer edges, which is the leading edge in the *Figure 554* example.

Figure 554. A1 and B1 updates at EMIOSA*n* and EMIOSB*n* reads



46.4.1.1.6 Double Action Output Compare (DAOC) mode

In the DAOC mode the leading and trailing edges of the variable pulse width output are generated by matches occurring on comparators A and B. There is no restriction concerning the order in which A and B matches occur.

When the DAOC mode is entered, coming out from GPIO mode both comparators are disabled and the output flip-flop is set to the complement of the EDPOL bit in the EMIOSC*n* register.

Data written to A2 and B2 are transferred to A1 and B1, respectively, on the next system clock cycle if bit OU*n* of the EMIOSOUDIS register is cleared (refer to *Figure 557*). The transfer is blocked if bit OU*n* is set. Comparator A is enabled only after the transfer to A1 register occurs and is disabled on the next A match. Comparator B is enabled only after the transfer to B1 register occurs and is disabled on the next B match. Comparators A and B are enabled and disabled independently.

The output flip-flop is set to the value of EDPOL when a match occurs on comparator A and to the complement of EDPOL when a match occurs on comparator B.

MODE[31] controls if the FLAG is set on both matches (MODE[25:31] = 0000111) or just on the B match (MODE[25:31] = 0000110). FLAG bit assertion depends on comparator enabling.

If subsequent enabled output compares occur on registers A1 and B1, pulses will continue to be generated, regardless of the state of the FLAG bit.

At any time, the FORCMA and FORCMB bits allow the software to force the output flip-flop to the level corresponding to a comparison event in comparator A or B, respectively. Note that the FLAG bit is not affected by these forced operations.

Note: If both registers (A1 and B1) are loaded with the same value, the B match prevails concerning the output pin state (output flip-flop is set to the complement of EDPOL), the FLAG bit is set and both comparators are disabled.

Figure 555 and *Figure 556* show how the Unified Channel can be used to generate a single output pulse with FLAG bit being set on the second match or on both matches, respectively.

Figure 555. Double action output compare with FLAG set on the second match




Figure 556. Double action output compare with FLAG set on both matches





Figure 557. DAOC with transfer disabling example



Note: 1. OU*n* bit of EMIOSOUDIS register
2. EMIOSA*n* = A1 (when reading)
3. EMIOSA*n* = A2 (when writing)
4. EMIOSB*n* = B1 (when reading)
5. EMIOSB*n* = B2 (when writing)

46.4.1.1.7 Modulus Counter (MC) mode

The MC mode can be used to provide a time base for a counter bus or as a general purpose timer.

Bit MODE[31] selects internal or external clock source when cleared or set, respectively. When external clock is selected, the input signal pin is used as the source and the triggering polarity edge is selected by the EDPOL and EDSEL in the EMIOSC*n* register.

The internal counter counts up from the current value until it matches the value in register A1. Register B1 is cleared and is not accessible to the MCU. Bit MODE[29] selects up mode or up/down mode, when cleared or set, respectively.

When in up count mode, a match between the internal counter and register A1 sets the FLAG and clears the internal counter. The timing of those events varies according to the MC mode setup as follows:

- Internal counter clearing on match start (MODE[25:31] = 001000b)
  - External clock is selected if MODE[31] is set. In this case the internal counter clears as soon as the match signal occurs. The channel FLAG is set at the same time the match occurs. Note that by having the internal counter cleared as soon as the match occurs and incremented at the next input event a shorter zero count is generated. Refer to *Figure 580* and *Figure 581*.
  - Internal clock source is selected if MODE[31] is cleared. In this case the counter clears as soon as the match signal occurs. The channel FLAG is set at the same time the match occurs. At the next prescaler tick after the match the internal

counter remains at zero and only resumes counting on the following tick. Refer to *Figure 580* and *Figure 582*.

- Internal counter clearing on match end (MODE[25:31] = 001001b)
  - External clock is selected if MODE[31] is set. In this case the internal counter clears when the match signal is asserted and the input event occurs. The channel FLAG is set at the same time the counter is cleared. Refer to *Figure 580* and *Figure 583*.
  - Internal clock source is selected if MODE[31] is cleared. In this case the internal counter clears when the match signal is asserted and the prescaler tick occurs. The channel FLAG is set at the same time the counter is cleared. Refer to *Figure 580* and *Figure 583*.

Note: If the internal clock source is selected and the prescaler of the internal counter is set to '1', the MC mode behaves the same way even in Clear on Match Start or Clear on Match End submodes.

When in up/down count mode (MODE[25:31] = 00101bb), a match between the internal counter and register A1 sets the FLAG and changes the counter direction from increment to decrement. A match between register B1 and the internal counter changes the counter direction from decrement to increment and sets the FLAG only if MODE[30] bit is set.

Only values different than 0x0 must be written at A register. Loading 0x0 leads to unpredictable results.

Updates on A register or counter in MC mode may cause loss of match in the current cycle if the transfer occurs near the match. In this case, the counter may rollover and resume operation in the next cycle.

Register B2 has no effect in MC mode. Nevertheless, register B2 can be accessed for reads and writes by addressing EMIOSB.

Figure 558 and *Figure 559* show how the Unified Channel can be used as modulus counter in up mode and up/down mode, respectively.

Figure 558. Modulus Counter Up mode example





Figure 559. Modulus Counter Up/Down mode example



46.4.1.1.8 Modulus Counter Buffered (MCB) mode

The MCB mode provides a time base which can be shared with other channels through the internal counter buses. Register A1 is double buffered thus allowing smooth transitions between cycles when changing A2 register value on the fly. A1 register is updated at the cycle boundary, which is defined as when the internal counter transitions to 0x1.

The internal counter values operate within a range from 0x1 up to register A1 value. If when entering MCB mode coming out from GPIO mode the internal counter value is not within that range then the A match will not occur causing the channel internal counter to wrap at the maximum counter value which is 0xFFFF for a 16-bit counter. After the counter wrap occurs it returns to 0x1 and resume normal MCB mode operation. Thus in order to avoid the counter wrap condition make sure its value is within the 0x1 to A1 register value range when the MCB mode is entered.

Bit MODE[31] selects internal clock source if cleared or external if set. When external clock is selected the input channel pin is used as the channel clock source. The active edge of this clock is defined by EDPOL and EDSEL bits in the EMIOSC*n* channel register.

When entering in MCB mode, if up counter is selected by MODE[29] = 0 (MODE[25:31] = 101000b), the internal counter starts counting from its current value to up direction until A1 match occurs. The internal counter is set to 0x1 when its value matches A1 value and a clock tick occurs (either prescaled clock or input pin event).

If up/down counter is selected by setting MODE[29] = 1, the counter changes direction at A1 match and counts down until it reaches the value 0x1. After it has reached 0x1 it is set to count in up direction again. B1 register is used to generate a match in order to set the internal counter in up-count direction if up/down mode is selected. Register B1 cannot be changed while this mode is selected.

Note that differently from the MC mode, the MCB mode counts between 0x1 and A1 register value. Only values greater than 0x1 must be written at A1 register. Loading values other than those leads to unpredictable results. The counter cycle period is equal to A1 value in up counter mode. If in up/down counter mode the period is defined by the expression: (2*A1)-2.

Figure 560 describes the counter cycle for several A1 values. Register A1 is loaded with A2 register value at the cycle boundary. Thus any value written to A2 register within cycle **n** will be updated to A1 at the next cycle boundary and therefore will be used on cycle **n+1**. The cycle boundary between cycle **n** and cycle **n+1** is defined as when the internal counter

transitions from A1 value in cycle **n** to 0x1 in cycle **n+1**. Note that the FLAG is generated at the cycle boundary and has a synchronous operation, meaning that it is asserted one system clock cycle after the FLAG set event.

Figure 560. Modulus Counter Buffered (MCB) Up Count mode




Figure 561 describes the MCB in up/down counter mode (MODE[25:31] = 10101bb). A1 register is updated at the cycle boundary. If A2 is written in cycle **n**, this new value will be used in cycle **n+1** for A1 match. Flags are generated only at A1 match start if MODE[30] is 0. If MODE[30] is set to 1 flags are also generated at the cycle boundary.

Figure 561. Modulus Counter Buffered (MCB) Up/Down mode




Figure 562 describes in more detail the A1 register update process in up counter mode. The A1 load signal is generated at the last system clock period of a counter cycle. Thus, A1 is updated with A2 value at the same time that the counter (EMIOSCNT*n*) is loaded with 0x1. The load signal pulse has the duration of one system clock period. If A2 is written within cycle **n** its value is available at A1 at the first clock of cycle **n+1** and the new value is used

for match at cycle **n+1**. The update disable bits OU*n* of EMIOSOUDIS register can be used to control the update of this register, thus allowing to delay the A1 register update for synchronization purposes.

Figure 562. MCB Mode A1 Register Update in Up Counter mode





Figure 563 describes the A1 register update in up/down counter mode. Note that A2 can be written at any time within cycle **n** in order to be used in cycle **n+1**. Thus A1 receives this new value at the next cycle boundary. Note that the update disable bits OU*n* of EMIOSOUDIS register can be used to disable the update of A1 register.

Figure 563. MCB Mode A1 Register Update in Up/Down Counter mode



46.4.1.1.9 Output Pulse Width and Frequency Modulation Buffered (OPWFMB) mode

This mode (MODE[25:31] = 10110b0) provides waveforms with variable duty cycle and frequency. The internal channel counter is automatically selected as the time base when this mode is selected. A1 register indicates the duty cycle and B1 register the frequency. Both A1 and B1 registers are double buffered to allow smooth signal generation when changing the registers values on the fly. 0% and 100% duty cycles are supported.

At OPWFMB mode entry the output flip-flop is set to the value of the EDPOL bit in the EMIOSC*n* register.

If when entering OPWFMB mode coming out from GPIO mode the internal counter value is not within that range then the B match will not occur causing the channel internal counter to wrap at the maximum counter value which is 0xFFFF for a 16-bit counter. After the counter wrap occurs it returns to 0x1 and resume normal OPWFMB mode operation. Thus in order to avoid the counter wrap condition make sure its value is within the 0x1 to B1 register value range when the OPWFMB mode is entered.

When a match on comparator A occurs the output register is set to the value of EDPOL. When a match on comparator B occurs the output register is set to the complement of EDPOL. B1 match also causes the internal counter to transition to 0x1, thus restarting the counter cycle.

Only values greater than 0x1 are allowed to be written to B1 register. Loading values other than those leads to unpredictable results. If you want to configure the module for OPWFMB mode, ensure that the B1 register is modified before the mode is set.

Figure 564 describes the operation of the OPWFMB mode regarding output pin transitions and A1/B1 registers match events. Note that the output pin transition occurs when the A1 or B1 match signal is deasserted which is indicated by the A1 match negedge detection signal. If register A1 is set to 0x4 the output pin transitions 4 counter periods after the cycle had started, plus one system clock cycle. Note that in the example shown in *Figure 564* the internal counter prescaler has a ratio of two.

Figure 564. OPWFMB A1 and B1 match to Output Register Delay




Figure 565 describes the generated output signal if A1 is set to 0x0. Since the counter does not reach zero in this mode, the channel internal logic infers a match as if A1 = 0x1 with the difference that in this case, the posedge of the match signal is used to trigger the output pin transition instead of the negedge used when A1 = 0x1. Note that A1 posedge match signal from cycle **n+1** occurs at the same time as B1 negedge match signal from cycle **n**. This allows to use the A1 posedge match to mask the B1 negedge match when they occur at the same time. The result is that no transition occurs on the output flip-flop and a 0% duty cycle is generated.

Figure 565. OPWFMB Mode with A1 = 0 (0% duty cycle)





Figure 566 describes the timing for the A1 and B1 registers load. The A1 and B1 load use the same signal which is generated at the last system clock period of a counter cycle. Thus, A1 and B1 are updated respectively with A2 and B2 values at the same time that the counter (EMIOSCNT*n*) is loaded with 0x1. This event is defined as the cycle boundary. The load signal pulse has the duration of one system clock period. If A2 and B2 are written within cycle **n** their values are available at A1 and B1, respectively, at the first clock of cycle **n+1** and the new values are used for matches at cycle **n+1**. The update disable bits OU*n* of EMIOSOUDIS register can be used to control the update of these registers, thus allowing to delay the A1 and B1 registers update for synchronization purposes.

In *Figure 566* it is assumed that both the channel and global prescalers are set to 0x1 (each divide ratio is two), meaning that the channel internal counter transitions at every four system clock cycles. FLAGs can be generated only on B1 matches when MODE[30] is cleared, or on both A1 and B1 matches when MODE[30] is set. Since B1 flag occurs at the cycle boundary, this flag can be used to indicate that A2 or B2 data written on cycle **n** were loaded to A1 or B1, respectively, thus generating matches in cycle **n+1**. Note that the FLAG has a synchronous operation, meaning that it is asserted one system clock cycle after the FLAG set event.


Figure 566. OPWFMB A1 and B1 registers update and flags



The FORCMA and FORCMB bits allow the software to force the output flip-flop to the level corresponding to a match on comparators A or B respectively. Similarly to a B1 match FORCMB sets the internal counter to 0x1. The FLAG bit is not set by the FORCMA or FORCMB bits being asserted.

Figure 567 describes the generation of 100% and 0% duty cycle signals. It is assumed EDPOL = 0 and the resultant prescaler value is 1. Initially A1 = 0x8 and B1 = 0x8. In this case, B1 match has precedence over A1 match, thus the output flip-flop is set to the complement of EDPOL bit. This cycle corresponds to a 100% duty cycle signal. The same output signal can be generated for any A1 value greater than or equal to B1.

Figure 567. OPWFMB mode from 100% to 0% duty cycle



A 0% duty cycle signal is generated if A1 = 0x0 as shown in *Figure 567* cycle 9. In this case B1 = 0x8 match from cycle 8 occurs at the same time as the A1 = 0x0 match from cycle 9. Refer to *Figure 565* for a description of the A1 and B1 match generation. In this case A1 match has precedence over B1 match and the output signal transitions to EDPOL.

46.4.1.1.10 Center Aligned Output PWM Buffered with Dead-Time (OPWMCB) mode

This operation mode generates a center aligned PWM with dead time insertion to the leading (MODE[25:31] = 10111b1) or trailing edge (MODE[25:31] = 10111b0). A1 and B1 registers are double buffered to allow smooth output signal generation when changing A2 or B2 registers values on the fly.

Bits BSL[21:22] select the time base. The time base selected for a channel configured to OPWMCB mode should be a channel configured to MCB Up/Down mode, as shown in *Figure 561*. It is recommended to start the MCB channel time base after the OPWMCB mode is entered in order to avoid missing A matches at the very first duty cycle.

Register A1 contains the ideal duty cycle for the PWM signal and is compared with the selected time base.

Register B1 contains the dead time value and is compared against the internal counter. For a leading edge dead time insertion, the output PWM duty cycle is equal to the difference between register A1 and register B1, and for a trailing edge dead time insertion, the output PWM duty cycle is equal to the sum of register A1 and register B1. Bit Mode[31] selects between trailing and leading dead time insertion, respectively.

Note: The internal counter runs in the internal prescaler ratio, while the selected time base may be running in a different prescaler ratio.


When OPWMCB mode is entered, coming out from GPIO mode, the output flip-flop is set to the complement of the EDPOL bit in the EMIOSC*n* register.

The following basic steps summarize the proper OPWMCB startup, assuming the channels are initially in GPIO mode:

1. *[global]* Disable Global Prescaler;
2. *[MCB channel]* Disable Channel Prescaler;
3. *[MCB channel]* Write 0x1 at internal counter;
4. *[MCB channel]* Set A register;
5. *[MCB channel]* Set channel to MCB Up mode;
6. *[MCB channel]* Set prescaler ratio;
7. *[MCB channel]* Enable Channel Prescaler;
8. *[OPWMCB channel]* Disable Channel Prescaler;
9. *[OPWMCB channel]* Set A register;
10. *[OPWMCB channel]* Set B register;
11. *[OPWMCB channel]* Select time base input through BSL[21:22] bits;
12. *[OPWMCB channel]* Enter OPWMCB mode;
13. *[OPWMCB channel]* Set prescaler ratio;
14. *[OPWMCB channel]* Enable Channel Prescaler;
15. *[global]* Enable Global Prescaler.

Figure 568 describes the load of A1 and B1 registers which occurs when the selected counter bus transitions from 0x2 to 0x1. This event defines the cycle boundary. Note that values written to A2 or B2 within cycle **n** are loaded into A1 or B1 registers, respectively, and used to generate matches in cycle **n+1**.

Figure 568. OPWMCB A1 and B1 registers load




Bit OU*n* of the EMIOSOUDIS register can be used to disable the A1 and B1 updates, thus allowing to synchronize the load on these registers with the load of A1 or B1 registers in others channels. Note that, using the update disable bit A1 and B1 registers can be updated at the same counter cycle thus allowing to change both registers at the same time.

In this mode, A1 matches always set the internal counter to 0x1. When operating with leading edge dead time insertion the first A1 match sets the internal counter to 0x1. When a match occurs between register B1 and the internal time base, the output flip-flop is set to the value of the EDPOL bit. In the following match between register A1 and the selected time base, the output flip-flop is set to the complement of the EDPOL bit. This sequence repeats continuously. The internal counter should not reach 0x0 as a consequence of a rollover. In order to avoid it, the user should not write to the EMIOSB register a value greater than twice the difference between external count up limit and EMIOSA value.


Figure 569 shows two cycles of a Center Aligned PWM signal. Note that, both A1 and B1 register values are changing within the same cycle which allows to vary at the same time the duty cycle and dead time values.

Figure 569. OPWMCB with lead dead time insertion



When operating with trailing edge dead time insertion, the first match between A1 and the selected time base sets the output flip-flop to the value of the EDPOL bit and sets the internal counter to 0x1. In the second match between register A1 and the selected time base, the internal counter is set to 0x1 and B1 matches are enabled. When the match between register B1 and the selected time base occurs the output flip-flop is set to the complement of the EDPOL bit. This sequence repeats continuously.

Figure 570. OPWMCB with trail dead time insertion



FLAG can be generated in the trailing edge of the output PWM signal when MODE[30] is cleared, or in both edges, when MODE[30] is set. If subsequent matches occur on comparators A and B, the PWM pulses continue to be generated, regardless of the state of the FLAG bit.

Note: In OPWMCB mode, FORCMA and FORCMB do not have the same behavior as a regular match. Instead, they force the output flip-flop to constant value which depends upon the selected dead time insertion mode, lead or trail, and the value of the EDPOL bit.

FORCMA has different behaviors depending upon the selected dead time insertion mode, lead or trail. In lead dead time insertion FORCMA force a transition in the output flip-flop to the opposite of EDPOL. In trail dead time insertion the output flip-flop is forced to the value of EDPOL bit.

If bit FORCMB is set, the output flip-flop value depends upon the selected dead time insertion mode. In lead dead time insertion FORCMB forces the output flip-flop to transition to EDPOL bit value. In trail dead time insertion the output flip-flop is forced to the opposite of EDPOL bit value.

Note: FORCMA bit set does not set the internal time-base to 0x1 as a regular A1 match.

The FLAG bit is not set either in case of a FORCMA or FORCMB or even if both forces are issued at the same time.

Note: FORCMA and FORCMB have the same behavior even in Freeze or normal mode regarding the output pin transition.

When FORCMA is issued along with FORCMB the output flip-flop is set to the opposite of EDPOL bit value. This is equivalent of saying that.FORCMA has precedence over FORCMB

when lead dead time insertion is selected and FORCMB has precedence over FORCMA when trail dead time insertion is selected.

Duty cycle from 0% to 100% can be generated by setting appropriate values to A1 and B1 registers relatively to the period of the external time base. Setting A1 = 1 generates a 100% duty cycle waveform. Assuming EDPOL is set to '1' and OPWMCB mode with trail dead time insertion, 100% duty cycle signals can be generated if B1 occurs at or after the cycle boundary (external counter = 1). If A1 is greater than the maximum value of the selected counter bus period, then a 0% duty cycle is produced, only if the pin starts the current cycle in the opposite of EDPOL value. In case of 100% duty cycle, the transition from EDPOL to the opposite of EDPOL may be obtained by forcing pin, using FORCMA or FORCMB, or both.

Note: If A1 is set to 0x1 at OPWMCB entry the 100% duty cycle may not be obtained in the very first PWM cycle due to the pin condition at mode entry.


Only values different than 0x0 are allowed to be written to A1 register. If 0x0 is loaded to A1 the results are unpredictable.

Note: A special case occurs when A1 is set to (external counter bus period)/2, which is the maximum value of the external counter. In this case the output flip-flop is constantly set to the EDPOL bit value.

The internal channel logic prevents matches from one cycle to propagate to the next cycle. In trail dead time insertion B1 match from cycle **n** could eventually cross the cycle boundary and occur in cycle **n+1**. In this case B1 match is masked out and does not cause the output flip-flop to transition. Therefore matches in cycle **n+1** are not affected by the late B1 matches from cycle **n**.

Figure 571 shows a 100% duty cycle output signal generated by setting A1 = 4 and B1 = 3. In this case the trailing edge is positioned at the boundary of cycle **n+1**, which is actually considered to belong to cycle **n+2** and therefore does not cause the output flip-flip to transition.

Figure 571. OPWMCB with 100% Duty Cycle (A1 = 4 and B1 = 3)



It is important to notice that, such as in OPWMB and OPWFMB modes, the match signal used to set or clear the channel output flip-flop is generated on the deassertion of the channel combinational comparator output signal which compares the selected time base with A1 or B1 register values. Refer to *Figure 564* which describes the delay from matches to output flip-flop transition in OPWFMB mode. The operation of OPWMCB mode is similar to OPWFMB regarding matches and output pin transition.

46.4.1.1.11 Output Pulse Width Modulation Buffered (OPWMB) Mode

OPWMB mode (MODE[25:31] = 11000b0) is used to generate pulses with programmable leading and trailing edge placement. An external counter driven in MCB Up mode must be selected from one of the counter buses. A1 register value defines the first edge and B1 the second edge. The output signal polarity is defined by the EDPOL bit. If EDPOL is zero, a negative edge occurs when A1 matches the selected counter bus and a positive edge occurs when B1 matches the selected counter bus.

The A1 and B1 registers are double buffered and updated from A2 and B2, respectively, at the cycle boundary. The load operation is similar to the OPWFMB mode. Refer to *Figure 566* for more information about A1 and B1 registers update.

FLAG can be generated at B1 matches, when MODE[30] is cleared, or in both A1 and B1 matches, when MODE[30] is set. If subsequent matches occur on comparators A and B, the PWM pulses continue to be generated, regardless of the state of the FLAG bit.

FORCMA and FORCMB bits allow the software to force the output flip-flop to the level corresponding to a match on A1 or B1 respectively. FLAG bit is not set by the FORCMA and FORCMB operations.


At OPWMB mode entry the output flip-flop is set to the value of the EDPOL bit in the EMIOSC*n* register.

Some rules applicable to the OPWMB mode are:

- B1 matches have precedence over A1 matches if they occur at the same time within the same counter cycle
- A1 = 0 match from cycle **n** has precedence over B1 match from cycle **n-1**
- A1 matches are masked out if they occur after B1 match within the same cycle
- Any value written to A2 or B2 on cycle **n** is loaded to A1 and B1 registers at the following cycle boundary (assuming OU*n* bit of EMIOSOUDIS register is not asserted). Thus the new values will be used for A1 and B1 matches in cycle **n+1**

Figure 572 describes the operation of the OPWMB mode regarding A1 and B1 matches and the transition of the channel output pin. In this example EDPOL is set to '0'.

Figure 572. OPWMB mode matches and flags



Note that the output pin transitions are based on the negedges of the A1 and B1 match signals. *Figure 572* shows in cycle **n+1** the value of A1 register being set to '0'. In this case the match posedge is used instead of the negedge to transition the output flip-flop.

Figure 573 describes the channel operation for 0% duty cycle. Note that the A1 match posedge signal occurs at the same time as the B1 = 0x8 negedge signal. In this case A1 match has precedence over B1 match, causing the output pin to remain at EDPOL bit value, thus generating a 0% duty cycle signal.

Figure 573. OPWMB mode with 0% duty cycle





Figure 574 shows a waveform changing from 100% to 0% duty cycle. EDPOL in this case is zero. In this example B1 is programmed to the same value as the period of the external selected time base.

Figure 574. OPWMB mode from 100% to 0% duty cycle



In *Figure 574* if B1 is set to a value lower than 0x8 it is not possible to achieve 0% duty cycle by only changing A1 register value. Since B1 matches have precedence over A1 matches the output pin transitions to the opposite of EDPOL bit at B1 match. Note also that if B1 is set to 0x9, for instance, B1 match does not occur, thus a 0% duty cycle signal is generated.

46.4.1.1.12 Output Pulse Width Modulation with Trigger (OPWMT) mode

OPWMT mode (MODE[25:31] = 0100110) is intended to support the generation of pulse width modulation signals where the period is not modified while the signal is being output,

but where the duty cycle will be varied and must not create glitches. The mode is intended to be used in conjunction with other channels executing in the same mode and sharing a common timebase. It will support each channel with a fixed PWM leading edge position with respect to the other channels and the ability to generate a trigger signal at any point in the period that can be output from the module to initiate activity in other parts of the device such as starting ADC conversions.

An external counter driven in either MC Up or MCB Up mode must be selected from one of the counter buses.

Register A1 defines the leading edge of the PWM output pulse and as such the beginning of the PWM's period. This makes it possible to insure that the leading edge of multiple channels in OPWMT mode can occur at a specific time with respect to the other channels when using a shared timebase. This can allow the introduction of a fixed offset for each channel which can be particularly useful in the generation of lighting PWM control signals where it is desirable that edges are not coincident with each other to help eliminate noise generation. The value of register A1 represents the shift of the PWM channel with respect to the selected timebase. A1 can be configured with any value within the range of the selected time base. Note that registers loaded with 0x0 will not produce matches if the timebase is driven by a channel in MCB mode.

A1 is not buffered as the shift of a PWM channel must not be modified while the PWM signal is being generated. In case A1 is modified it is immediately updated and one PWM pulse could be lost.

EMIOSB*n* address gives access to B2 register for write and B1 register for read. Register B1 defines the trailing edge of the PWM output pulse and as such the duty cycle of the PWM signal. To synchronize B1 update with the PWM signal and so ensure a correct output pulse generation the transfer from B2 to B1 is done at every match of register A1.

EMIOSOUDIS register affects transfers between B2 and B1 only.

In order to account for the shift in the leading edge of the waveform defined by register A1 it will be necessary that the trailing edge, held in register B1, can roll over into the next period. This means that a match against the B1 register should not have to be qualified by a match in the A1 register. The impact of this would mean that incorrectly setting register B1 to a value less that register A1 will result in the output being held over a cycle boundary until the B1 value is encountered.

This mode provides a buffered update of the trailing edge by updating register B1 with register B2 contents only at a match of register A1.

The value loaded in register A1 is compared with the value on the selected time base. When a match on comparator A1 occurs, the output flip-flop is set to the value of the EDPOL bit. When a match occurs on comparator B, the output flip-flop is set to the complement of the EDPOL bit.

Note that the output pin and flag transitions are based on the posedges of the A1, B1 and A2 match signals. Refer to *Figure 572* at *Output Pulse Width Modulation Buffered (OPWMB) Mode* for details on match posedge.

Register A2 defines the generation of a trigger event within the PWM period and A2 should be configured with any value within the range of the selected time base, otherwise no trigger will be generated. A match on the comparator will generate the FLAG signal but it has no effect on the PWM output signal generation. The typical setup to obtain a trigger with FLAG is to enable DMA and to drive the channel's ipd_done input high.

A2 is not buffered and therefore its update is immediate. If the channel is running when a change is made this could cause either the loss of one trigger event or the generation of two trigger events within the same period. Register A2 can be accessed by reading or writing the eMIOS UC Alternate A Register (EMIOSALTA) at UC*n* base address +0x14.

FLAG signal is set only at match on the comparator with A2. A match on the comparator with A1 or B1 or B2 has no effect on FLAG.

At any time, the FORCMA and FORCMB bits allow the software to force the output flip-flop to the level corresponding to a match on A or B respectively. Any FORCMA and/or FORCMB has priority over any simultaneous match regarding to output pin transitions. Note that the load of B2 content on B1 register at an A match is not inhibited due to a simultaneous FORCMA/FORCMB assertion. If both FORCMA and FORCMB are asserted simultaneously the output pin goes to the opposite of EDPOL value such as if A1 and B1 registers had the same value. FORCMA assertion causes the transfer from register B2 to B1 such as a regular A match, regardless of FORCMB assertion.

If subsequent matches occur on comparators A1 and B, the PWM pulses continue to be generated, regardless of the state of the FLAG bit.

At OPWMT mode entry the output flip-flop is set to the complement of the EDPOL bit in the EMIOSC*n* register.

In order to achieve 0% duty cycle both registers A1 and B must be set to the same value. When a simultaneous match on comparators A and B occur, the output flip-flop is set at every period to the complement value of EDPOL.

In order to achieve 100% duty cycle the register B1 must be set to a value greater than maximum value of the selected time base. As a consequence, if 100% duty cycle must be implemented, the maximum counter value for the time base is 0xFFFE for a 16-bit counter. When a match on comparator A1 occurs the output flip-flop is set at every period to the value of EDPOL bit. The transfer from register B2 to B1 is still triggered by the match at comparator A.

Figure 575 shows the Unified Channel running in OPWMT mode with Trigger Event Generation and duty cycle update on next period update.

Figure 575. OPWMT example




Figure 576 shows the Unified Channel running in OPWMT mode with Trigger Event Generation and 0% duty.

Figure 576. OPWMT with 0% Duty Cycle





Figure 577 shows the Unified Channel running in OPWMT mode with Trigger Event Generation and 100% duty cycle.

Figure 577. OPWMT with 100% duty cycle




46.4.1.2 Input Programmable Filter (IPF)

The IPF ensures that only valid input pin transitions are received by the Unified Channel edge detector. A block diagram of the IPF is shown in *Figure 578*.


The IPF is a 5-bit programmable up counter that is incremented by the selected clock source, according to bits IF[9:12] in EMIOSC*n* register.

Figure 578. input programmable filter submodule diagram



The input signal is synchronized by the main clock. When a state change occurs in this signal, the 5-bit counter starts counting up. As long as the new state is stable on the pin, the counter remains incrementing. If a counter overflows occurs, the new pin value is validated. In this case, it is transmitted as a pulse edge to the edge detector. If the opposite edge appears on the pin before validation (overflow), the counter is reset. At the next pin transition, the counter starts counting again. Any pulse that is shorter than a full range of the masked counter is regarded as a glitch and it is not passed on to the edge detector. A timing diagram of the input filter is shown in *Figure 579*.

Figure 579. Input programmable filter example



The filter is not disabled during either freeze state or negated GTBE input.

46.4.1.3 Clock Prescaler (CP)

The CP divides the GCP output signal to generate a clock enable for the internal counter of the Unified Channels. The GCP output signal is prescaled by the value defined in *Table 681* according to the UCPRE[4:5] bits in EMIOSC*n* register. The prescaler is enabled by setting the UCPREN bit in the EMIOSC*n* and can be stopped at any time by clearing this bit, thereby stopping the internal counter in the Unified Channel.

In order to ensure safe working and avoid glitches the following steps must be performed whenever any update in the prescaling rate is desired:

1. Write 0 at both GPREN bit in EMIOSMCR register and UCPREN bit in EMIOSC*n* register, thus disabling prescalers;
2. Write the desired value for prescaling rate at UCPRE[4:5] bits in EMIOSC*n* register;
3. Enable channel prescaler by writing 1 at UCPREN bit in EMIOSC*n* register;
4. Enable global prescaler by writing 1 at GPREN bit in EMIOSMCR register.

The prescaler is not disabled during either freeze state or negated GTBE input.

46.4.1.4 Effect of Freeze on the Unified Channel

When in debug mode, bit FRZ in the EMIOSMCR and bit FREN in the EMIOSC*n* register are both set, the internal counter and Unified Channel capture and compare functions are halted. The UC is frozen in its current state.

During freeze, all registers are accessible. When the Unified Channel is operating in an output mode, the force match functions remain available, allowing the software to force the output to the desired level.

Note that for input modes, any input events that may occur while the channel is frozen are ignored.

When exiting debug mode or freeze enable bit is cleared (FRZ in the EMIOSMCR or FREN in the EMIOSC*n* register) the channel actions resume, but may be inconsistent until channel enters GPIO mode again.

46.4.2 IP Bus Interface Unit (BIU)

The BIU provides the interface between the Internal Interface Bus (IIB) and the Peripheral Bus, allowing communication among all submodules and this IP interface.

The BIU allows 8, 16 and 32-bit access. They are performed over a 32-bit data bus in a single cycle clock.

46.4.2.1 Effect of Freeze on the BIU

When the FRZ bit in the EMIOSMCR is set and the module is in debug mode, the operation of BIU is not affected.

46.4.3 Global Clock Prescaler Submodule (GCP)

The GCP divides the system clock to generate a clock for the CPs of the channels. The main clock signal is prescaled by the value defined in *Table 671* according to bits GPRE[16:23] in the EMIOSMCR. The global prescaler is enabled by setting the GPREN bit in the EMIOSMCR and can be stopped at any time by clearing this bit, thereby stopping the internal counters in all the channels.

In order to ensure safe working and avoid glitches the following steps must be performed whenever any update in the prescaling rate is desired:

1. Write ‘0’ at GPREN bit in EMIOSMCR, thus disabling global prescaler;
2. Write the desired value for prescaling rate at GPRE[16:23] bits in EMIOSMCR;
3. Enable global prescaler by writing ‘1’ at GPREN bit in EMIOSMCR.

The prescaler is not disabled during either freeze state or negated GTBE input.

46.4.3.1 Effect of Freeze on the GCP

When the FRZ bit in the EMIOSMCR is set and the module is in debug mode, the operation of GCP submodule is not affected, that is, there is no freeze function in this submodule.

46.5 Initialization/Application information

On resetting the eMIOS the Unified Channels enter GPIO input mode.

46.5.1 Considerations

Before changing an operating mode, the UC must be programmed to GPIO mode and EMIOSA*n* and EMIOSB*n* registers must be updated with the correct values for the next operating mode. Then the EMIOSC*n* register can be written with the new operating mode. If a UC is changed from one mode to another without performing this procedure, the first operation cycle of the selected time base can be random, that is, matches can occur in random time if the contents of EMIOSA*n* or EMIOSB*n* were not updated with the correct value before the time base matches the previous contents of EMIOSA*n* or EMIOSB*n*.

When interrupts are enabled, the software must clear the FLAG bits before exiting the interrupt service routine.

46.5.2 Application information

Correlated output signals can be generated by all output operation modes. Bits OU*n* of the EMIOSOUDIS register can be used to control the update of these output signals.

In order to guarantee that the internal counters of correlated channels are incremented in the same clock cycle, the internal prescalers must be set up before enabling the global


prescaler. If the internal prescalers are set after enabling the global prescaler, the internal counters may increment in the same ratio, but at a different clock cycle.

46.5.2.1 Time base generation

For MC with internal clock source operation modes, the internal counter rate can be modified by configuring the clock prescaler ratio. *Figure 580* shows an example of a time base with prescaler ratio equal to one.

Note: MCB and OPWFMB modes have a different behavior.

Figure 580. Time base period when running in the fastest prescaler ratio




If the prescaler ratio is greater than one or external clock is selected, the counter may behave in three different ways depending on the channel mode:

- If MC mode and Clear on Match Start and External Clock source are selected the internal counter behaves as described in *Figure 581*.
- If MC mode and Clear on Match Start and Internal Clock source are selected the internal counter behaves as described in *Figure 582*.
- If MC mode and Clear on Match End are selected the internal counter behaves as described in *Figure 583*.


Note: MCB and OPWFMB modes have a different behavior.

Figure 581. Time base generation with external clock and clear on match start




Note 1: When a match occurs, the first system clock cycle is used to clear the internal counter, and at the next edge of prescaler clock enable the counter will start counting.

Figure 582. Time base generation with internal clock and clear on match start



Note 1: When a match occurs, the first clock cycle is used to clear the internal counter, and only after a second edge of pre scaled clock the counter will start counting.

Figure 583. Time base generation with clear on match end



Note 1: The match occurs only when the input event/prescaler clock enable is active. Then, the internal counter is immediately cleared.

46.5.2.2 Coherent accesses

It is highly recommended that the software waits for a new FLAG set event before starting to read the EMIOSA*n* and EMIOSB*n* registers to get a new measurement. The FLAG indicates that new data has been captured and it is the only way to assure data coherency.

The FLAG set event can be detected by polling the FLAG bit or by enabling the interrupt request or CTU trigger generation.

Reading the EMIOSA*n* register again in the same period of the last read of EMIOSB*n* register may lead to incoherent results. This will occur if the last read of EMIOSB*n* register occurred after a disabled B2 to B1 transfer.

46.5.2.3 Channel/Modes initialization

The following basic steps summarize basic output mode startup, assuming the channels are initially in GPIO mode:

1. *[global]* Disable Global Prescaler.
2. *[timebase channel]* Disable Channel Prescaler.
3. *[timebase channel]* Write initial value at internal counter.
4. *[timebase channel]* Set A/B register.
5. *[timebase channel]* Set channel to MC(B) Up mode.
6. *[timebase channel]* Set prescaler ratio.
7. *[timebase channel]* Enable Channel Prescaler.
8. *[output channel]* Disable Channel Prescaler.
9. *[output channel]* Set A/B register.
10. *[output channel]* Select timebase input through bits BSL[21:22].
11. *[output channel]* Enter output mode.
12. *[output channel]* Set prescaler ratio (same ratio as timebase channel).
13. *[output channel]* Enable Channel Prescaler.
14. *[global]* Enable Global Prescaler.
15. *[global]* Enable Global Time Base.

The timebase channel and the output channel may be the same for some applications such as in OPWFM(B) mode or whenever the output channel is intended to run the timebase itself.

The flags can be configured at any time.

47 Global System Timer (GST)

47.1 Introduction


The key goal of Global System Timer (GST) design is to provide a common counter clock for all the device internal timing tasks. The GST design is composed of the following building blocks.

- Global Base Time unit (GBT)
  - Nano Second Counter
    - For device-internal time base requirements a 64-bit Nano Second Counter or NSC is implemented in GST.
    - NSC is updated on GST_CLOCK.
- Generic Event Generator (xxx_EVENT_GEN)
  - Event generator can be programmed to generate an update event for corresponding module based on GST clock or an auxiliary input.
  - Event generator can prescale GST_CLOCK to generate an update event.
  - Event generator can create an update event from auxiliary input. Update event is always synchronized to GST CLOCK.
  - Multiple modules inside GST have an associated instance of Generic event generator which is called by the sub module name. For example, event generator with ARC module instance number 5 is called ARC5_EVENT_GENERATOR.
- Operation Time Counter (OTC)
  - Operation time counter is composed of free running 64-bit counters to record operation life time for any application. The operating system will regularly store the value of these counters in EEPROM and after power-on reset de-assertion, these values will be restored in the OTC counter by the software.
  - Operation time counter is updated either on GST clock or OTC# event generator output.
- Auto-Reload / Compare (ARC)
  - GST has bank of configurable counters which can be set in either of the two modes, Auto Reload counter or One time counter. The aim of these counters is to enable periodic interrupt generation or variable timing events. Below is a small description of different modes.
  - Auto reload mode: In auto reload mode, the counter once started, keeps running from Reload value till Expiry value. After Expiry value the counter is automatically updated with the Reload value and the counter keeps running.
    - Classic compare mode: If a classic COMPARE counter is required, then the software can set ARC in Auto reload mode with Reload value as 32’h0000_0000 and Expiry value as 32’hFFFF_FFFF (if the counter is incrementing on each valid counting event). This is equivalent to a free running counter.
  - One time mode: In one time mode the counter once started, counts from reload value till the expiry value. It will then go back to reload value and stop counting until another ‘start counter’ request is made.
  - Each ARC counter instance consist of a 32-bit counter, four compare registers, interrupt enable and status registers. Interrupt events are generated based on compare register and counter expiry.

  - Counter in Auto Reload (AR) mode is used to generate periodic interrupts. The counter starts from a programmable ‘reload value’, counts to a programmable ‘expiry value’ and expires. At expiry the counter is reloaded with ‘reload value’. Once configured to start, the counter in auto-reload mode runs continuously unless stopped by a software intervention. Interrupts can be programmed to indicate counter expiry event.
  - Counter in One time mode is used to generate variable timing events. The counter starts from a programmable ‘reload value’ and counts till ‘expiry value’ and expires. At expiry the counter is loaded with ‘reload value’ and stops counting. To restart counter a software intervention is required.
  - Direction of count, counting event, counter start and counter stop are programmable.
- Time Base Unit (TBU)
  - Channel can derive timestamp value from the NSC counter value or an external bus. This is implementation dependent feature and based on instantiation of timestamp channel in the device.
  - Timestamp bus is accompanied with a timestamp update signal. The timestamp update signal can be stretched for multiple clock period. This can be used by peripheral devices to synchronize the timestamp value.
  - Each channel can be configured to select a part of 64-bit input bus value based on requirement of timestamp resolution and update frequency. This is implementation dependent feature and based on instantiation of timestamp channel in the device.

Only GBT.NSC module, OTC0, ARC0 and TBU Channel 0 are fixed in GST. Rest sub modules presence and number of instances are device implementation dependent. (Indexing of OTC, ARC and TBU sub modules starts with 0).

Figure 584. GST block diagram



47.2 Feature description

- Nano Second Counter (NSC) with granularity of 1 nano second. The accuracy/precision of NSC is based on GST CLOCK frequency.
- Operational time counters to record lifetime of applications on device.
- Periodic interrupt generation is supported based on software defined timeouts in auto reload mode.
- Interrupt generation based on comparison mode with free running counters is supported.
- Timestamp buses are implemented and can be configured to use Nano Second Counter (NSC) value or external bus value as timestamps.
- Timestamp buses width is configurable.
- Timestamp bus supports synchronization blocks which can be configured to interface with peripherals running on different clock frequencies.

47.3 Functional description

Figure 584 illustrates the sub modules present in GST design. Details of each subsection is described below.

47.3.1 Global Base Time unit (GBT)


47.3.1.1 Overview

GST module consists of one global base time unit. Global base time unit consists of:

- Nano-Second Counter (NSC). This is a 64-bit free running counter.

These features are described in detail below.

Figure 585. 64-bit Nano Second Counter (NSC)



47.3.1.2 Nano second counter (NSC)

A 64-bit wide counter is implemented in GBT module. This counter can be incremented in programmable steps per clock event. The ‘increment step’ register programming should ensure that a single bit of counter reflects a nano-second time period. NSC is a free-running counter. Thus, after reaching its maximum value, it rolls back to the default value of 64'd0.

This counter provides features described in the following sub-sections.

47.3.1.3 Nano second counter debug mode (NSC_DEBUG_CFG)

The default mode of counter in RUN mode and it starts counting as soon as it is out of reset. NSC Counter can be programmed to freeze in Debug mode.

47.3.1.4 Nano second counter reset behavior

The NSC counter default value at power on reset is 0x0000_0000_0000_0000.

Any other reset except Power-on Reset does not stop NSC counter, and it counts as usual on the available GST clock.

47.3.1.5 Nano second counter reload (NSC_L/HWORD_RELOAD)

The counter can be reloaded with any 64-bit value which is programmed in RELOAD registers. This function is available both when the counter is running as well as when the counter is frozen (either due to DEBUG mode or low power Stop mode).

64 bits of NSC counter Reload Value are accessible in [63:32] or NSC_HWORD_RELOAD and [31:0] or NSC_LWORD_RELOAD format.

Any order of write operation NSC_LWORD_RELOAD first or NSC_HWORD_RELOAD first is allowed.

NSC Reload event is defined by NSC_CFG and NSC_CTRL registers.

Software can choose to force reload value on NSC counter either automatically when both the reload registers are updated or wait for application to update NSC counter with reload register explicitly.

Note: When software chooses to force the reload of the NSC counter automatically then, both reload registers should be updated by the software. If a reload register is updated multiple times then the last updated value is considered. Each individual reload register has to be updated at least once for the automatic reload to take place.

In case of automatic reload, once software has accessed both NSC_L/HWORD_RELOAD registers, there is a delay associated with synchronizing the RELOAD value from register interface clock domain to GST clock domain. Thus, the software must not access both these registers again, until the synchronization from previous software access to this register has completed, else the new data can be lost.

47.3.1.6 Nano second counter read (NSC_L/HWORD_READ)

The NSC counter value can be read from register interface in any mode. 64-bit counter is accessible in [63:32] or NSC HIGHER WORD and [31:0] or NSC LOWER WORD format.

A read access to any of the two registers latches the 64-bit value of NSC on NSC_HIGHER_WORD and NSC_LOWER_WORD registers. When both the registers are read by software the latched values are cleared. A status register (NSC_STATUS) shows whether registers are reflecting a latched value based on last read access or current value of NSC. It is also possible to force clear the latched values (NSC_CTRL).

47.3.1.7 Nano second counter increment step (NSC_INCSTEP_CFG)

NSC has an associated increment step value which should be programmed by software based on the GST clock source frequency. At each GST_CLOCK the NSC value is incremented by NSC_INCSTEP_VAL. Increment step value should be chosen so that single bit precision on counter remains 1 nanosecond. The NSC Counter rolls over at 64'hFFFF_FFFF_FFFF_FFFF to 64'h0000_0000_0000_0000.

For example if selected clock source frequency = 100 MHz then GST_CLOCK= 100 MHz and then increment step = (10e8/100e6) = 10 or 0x0A.

47.3.1.8 Nano second counter secondary read channel

The value of NSC counter may be required by two separate applications. In order to provide independent read access to two applications a second read channel is present. The second read channel has two registers for the read value of NSC counter and a status and control register to identify and clear latch condition on read registers.

47.3.2 Generic event generator module (xxx_EVENT_GEN)

An event generator module is linked to each instance of OCT and ARC counters. The software can program GST to use the output of event generator module as “update condition” for updating associated counters.


An event generator module can work in two modes: prescaler mode or auxiliary mode.

In prescaler mode the “update condition” is generated by dividing GST clock using a prescaler. The prescaler value is programmable. When “update condition” is high, the associated counter updates on GST clock.

In auxiliary mode the “update condition” is based on an auxiliary input synchronized to GST clock. When “update condition” is high, the associated counter updates on GST clock. Auxiliary input is first synchronized on GST_CLK, and then depending on the software configuration, either of the following can be used as “update condition”:

1. Pulse of 1 GST clock cycle corresponding to rising edge of the auxiliary input.
2. Pulse of 1 GST clock cycle corresponding to falling edge of the auxiliary input.
3. 2 pulses of 1 GST clock cycle each, corresponding to both rising and falling edges of the auxiliary input.
4. Auxiliary input completely synchronized to GST clock.

Figure 586. Generic event generator module



47.3.3 Operation Time Counter (OTC)

Operation time counters are free running 64-bit counters. They can count on either GST clock or dedicated OTC#_EVENT_GEN. OTC are used to maintain operation lifetime

information of any application. Number of OTC counter instances in GST is dependent on implementation parameter. At least one and maximum four OTC instances are supported.

47.3.3.1 OTC mode

OTC counters have two modes of operation, RUN mode and DEBUG mode. The default mode of counter in RUN mode and it starts counting as soon as it is out of power-on-reset. OTC counters can be programmed to freeze in debug mode.

47.3.3.2 OTC reset behavior

The default value of counter on power-on-reset is 64'h0000_0000_0000_0000.

Any other reset except Power-on Reset does not stop OTC counter, and it counts as usual on the available update clock.

47.3.3.3 OTC reload (OTCn_RELOAD_H/L)

The OTC counter can be reloaded with any 64-bit value which is programmed in RELOAD registers. This function is available both when the counter is running as well as when the counter is frozen (either due to DEBUG mode, low power Stop mode or due to a STOP request by software).

64 bits of OTC counter Reload Value are accessible via two registers; [63:32] bits as OTC_HWORD_RELOAD and [31:0] bits as OTC_LWORD_RELOAD.

Any order of write operation within two registers is allowed.

Application may choose to reload OTC counters after updating one or two reload registers of counter. Any reload on OTC counter would force the current value of both reload registers at the OTC counter.

The software can choose to force reload value on OTC counter either automatically when both the reload registers are updated or wait for application to update OTC counter with reload register explicitly.

Note: In case of automatic reload, once the software has accessed both OTC_L/HWORD_RELOAD registers, there is a delay associated with synchronizing the RELOAD value from register interface clock domain to GST clock domain. Thus, the software must not access both these registers again, until the synchronization from previous software access to this register has completed, else the new data can be lost.

47.3.3.4 OTC counter read (OTCn_L/HWORD_READ)

The counter value can be read from register interface in any operating state. 64-bit counter is accessible in [63:32] or HIGHER WORD and [31:0] or LOWER WORD format.

Application may choose to read any of the two registers in any order. As soon as a read access to any of the two registers is made, both registers latches the current value of OTC. The latched value is not cleared until both register locations are accessed. A bit captures whether the registers are in latched state or not. A software write can also force to clear the latched values without reading both registers.

47.3.3.5 OTC default update event

The OTC counters are updated at GST_CLOCK.

47.3.3.6 OTC optional update event

OTC counter can be alternatively updated on output of OTCn_EVENT_GEN module. OTCn_EVENT_GEN can be programmed to generate an update event in multiples of GST_CLOCK or use an auxiliary input source.

47.3.3.7 OTC counter increment step (OTCn_INCSTEP_CFG)

OTC counter has an associated increment step value which should be programmed by software based on update event frequency. At each update event the timer is incremented by OTC_INCSTEP_VAL.

OTC increment step value should be chosen so that single bit precision on counter remains 1 nanosecond.

For example, if selected clock source frequency is 100 MHz, then the increment step equals: ($10^8/100^6$) = 10 or 0x0A.

47.3.3.8 OTC start stop control

OTC counter starts running as soon as they are out of reset. Software can stop a running OTC counter and start an idle counter by OTC_CTRL register.

A start request on already running OTC counter or a stop request on idle OTC counter will have no impact. Software should not request to start and stop the OTC counter simultaneously. If both start and stop requests are launched by the software then only the stop request is considered valid.

A bit in the OTC_STATUS register indicates the start status of OTC counter. '1' indicates that OTC counter has not received a valid 'STOP request' from the software. Based on debug mode/low Power Stop mode configuration, the state of the counter (running or frozen) should be determined. '0' indicates that OTC counter has received a valid 'STOP request' from the software and is frozen due to this stop request.

47.3.4 Auto Reload or Compare (ARC) module

ARC counter is general purpose 32-bit counter. Number of ARC counters in GST is dependent on implementation parameter. GST supports minimum 1 and maximum 32 ARC instances. An ARC event can be configured either to trigger an interrupt or to provide a HW trigger event (pulse) to another peripheral module.

47.3.4.1 ARC module reload value

An ARC module has a programmable 32-bit reload value. The counter starts from its reload value.

47.3.4.2 ARC module expiry value

An ARC module has a programmable 32-bit expiry value. The counter starts from its reload value and updates on valid ‘update event’. On reaching the expiry value, the ARC expiry event is generated. On next update event counter rolls back to reload value.

47.3.4.3 ARC module reset behavior

The ARC counter default value after destructive reset is 0x00000000. After the de-assertion of the reset, the ARC counter goes to its reload value on the next available GST clock edge, and stays at its reload value until start request from software starts the counter.

47.3.4.4 ARC module start stop (ARCm_CTRL)

By default the ARC module remains static (or in stop condition). The software can control the ARC counter to start and stop by setting counter start request to 1 or counter stop request to 1 in ARCm_CTRL register. If an ARC counter is forced to stop, it will go to reload value and wait for a start event.

A start request on already running ARC counter or a stop request on idle ARC counter will have no impact. Software should not request to start and stop the ARC counter simultaneously. If both start and stop requests are launched by the software then only the stop request is considered to be valid.

A bit in the ARC_STATUS register holds the start status of ARC counter. '1' indicates that ARC counter has received a valid 'START request' from the software. Based on debug mode/low Power Stop mode configuration, the state of the counter (running or frozen) should be determined. '0' indicates that ARC counter has not received a valid 'START request', due to which it is not counting.

47.3.4.5 ARC module operation mode (ARCm_CFG)


ARC module behavior depends on ARC operational mode.

In Auto reload mode, ARC counter updates from reload value to expiry value and then roll back to reload value and keep on counting. In auto reload mode, an ARC counter once started does not stop until a software request is received to explicitly stop the counter. Counter start request once set is not auto cleared.

A classic Compare mode can be achieved by setting counter in Auto reload mode and setting Reload value to 32’h0000_0000 and Expiry value to 32’hFFFF_FFFF. (Counter is set for increment on each counting event). With these setting counter acts as a free running 32-bit counter.

In One time mode, ARC counter updates from reload value to expiry value and then roll back to reload value and stops. The counter start request is also cleared.

Figure 587. ARC waveforms - Auto reload and compare modes



47.3.4.6 ARC module update event (ARC_UPDATE_EVENT)

An ARC module can be programmed to update counter either at GST CLOCK, ARCm_EVENT_GEN output or based on combination of these two. Following is the list of options which software can program to define the count direction and counting event for ARC.

Table 687. ARC update event configuration

ARCm_CONFIG: ARC_UPDATE_EVENT	Update event source [Posedge only]	Update condition	Direction
0000	GST CLOCK	NONE	UP/ INCREMENT
0001	GST_CLOCK	NONE	DOWN/ DECREMENT
0010	GST_CLOCK	ARCm_EVENT_GEN output = 1	UP/ INCREMENT
0011	GST_CLOCK	ARCm_EVENT_GEN output = 1	DOWN/ DECREMENT
0100(1)	ARCm_EVENT_GEN	NONE	UP/ INCREMENT
0101(2)	ARCm_EVENT_GEN	NONE	DOWN/ DECREMENT
0110(3)	GST_CLOCK	ARCm_EVENT_GEN output = 1	UP/ INCREMENT
		ARCm_EVENT_GEN output = 0	DOWN/ DECREMENT
0111(3)	GST_CLOCK	ARCm_EVENT_GEN output = 1	DOWN/ DECREMENT
		ARCm_EVENT_GEN output = 0	UP/ INCREMENT

1. ARCm_CONFIG = 0100 is the same as 0010. It is due to the generation of ARCm_EVENT_GEN on GST_CLOCK. Refer description in *Section 47.1*: “Event generator can create an update event from auxiliary input. Update event is always synchronized to GST CLOCK”.
2. ARCm_CONFIG = 0101 is the same as 0011. It is due to the generation of ARCm_EVENT_GEN on GST_CLOCK. Refer description in *Section 47.1*: “Event generator can create an update event from auxiliary input. Update event is always synchronized to GST CLOCK”.
3. ARCm_CONFIG = 0110/0111 are not required and software should avoid programming these values.

ARC module has two modes of operation, RUN mode and DEBUG mode. ARC counter updates counter value in run mode. ARC module can be programmed to freeze in debug mode.

47.3.4.7 ARC module compare register bank

Each ARC module has a set of four compare registers. ARC module counter value is compared against compare registers and corresponding interrupt or hardware trigger (pulse) is generated if comparison result is positive.

47.3.4.8 ARC module interrupts

Each ARC module features five maskable interrupts. Four interrupts are driven by comparison results and the last one indicates counter expiry. The interrupts are cleared on arrival of the Power-on reset.

47.3.4.9 ARC module trigger pulses

Each ARC module can be configured to generate a hardware trigger (pulse) instead of an interrupt. Four of these triggers are driven by comparison results and the last one indicates counter expiry.

47.3.5 Time Base Unit (TBU)

The time base unit provides several configurable time counter buses to platform, debugging and peripheral modules to enable them to access the global time base information either by local counter value access or by local capture event. This implementation avoids long latency SW accesses to GST registers interface and enables global time stamping directly in the peripheral modules.

Time base unit consists of timestamp channels. Number of timestamp channels, width of each timestamp channel, and source of timestamps are dependent on implementation parameters of GST.

Timestamp sources can either be NSC counter or any of the two input auxiliary timestamp buses which are selected using TS_SOURCE_SEL field of TSk_SOURCE_SEL_CFG register. Since each timestamp is derived from 64-bit wide bus the timestamp field width can be any subset of [63:0].

NSC counter value is already in GST clock domain. Timestamp buses from auxiliary sources have to be synchronized to GST clock, if the auxiliary source clock is asynchronous to GST clock.

The following table contains an example of a few timestamp channel configurations and associated frequencies.

Figure 588. GST TBU concept




Table 688. Time Base Unit example configurations

Output resolution (implementation parameter)	Timestamp tick	Source select (register config.)	Counter bit select (register config.)	Count range Min.	Count range Max.
16 bit	According to selected ETB bits	ETB 0, 1	[2:17]	According to selected ETB Bits	
			[4:19]		
			[6:21]		
			[8:23]		
	1 micro second	64 NSC	[9:24]	0.512 micro second	33.554 milli seconds
	10 micro second		[13:28]	8.192 micro second	536.870 milli seconds
24 bit	According to selected ETB bit	ETB 0, 1	[0:23]	According to selected ETB bits	
	10 nano second	64 bit NSC	[3:26]	8 nano second	134.217 milli seconds
	100 nano second		[6:29]	64 nano second	1073.741 milli seconds
	1 micro second		[9:32]	0.512 micro second	8.589 seconds

Table 688. Time Base Unit example configurations (continued)

Output resolution (implementation parameter)	Timestamp tick	Source select (register config.)	Counter bit select (register config.)	Count range Min.	Count range Max.
32 bit	According to selected ETB bit	ETB 0, 1	[0:31]	According to selected ETB Bits	
	10 nano second	64 bit NSC	[3:34]	8 nano second	34.359 seconds
	100 nano second		[6:37]	64 nano second	4.564 minutes
	1 micro second		[9:40]	0.512 micro second	36.65 minutes
64 bit	According to selected ETB bit	ETB0, 1	[0:63]	According to selected ETB bits	
	Same timestamp tick as NSC	64 bit NSC		1 nano second	584.942 years

47.3.5.1 Timestamp bus shift


The selected timestamp source can be right-shifted by as many number of bits as the value programmed in the TSk_SOURCE_LSB field of the TSk_BIT_SEL_CFG register (let us call this value TS_BUS_SHIFT). This field should be programmed according to the desired resolution of the TS_Bus. Refer to *Table 688: Time Base Unit example configurations* to see some example of configurations.

47.3.5.2 Timestamp update event generation

Along with every timestamp channel, TBU outputs an associated update event which can be used by a peripheral to capture the timestamp in its own clock domain. Timestamp update event is generated, when the timestamp bus value is different from its value in previous GST clock cycle. At every GST clock cycle, the value of the shifted time-stamp is compared to its value in the previous cycle. If the two values are different, a “time-stamp update” is said to happen and the update event signal is asserted for that GST clock cycle. Note that, if the TS bus has been right-shifted to meet resolution requirement of the peripheral, the update signal is generated with the shifted timestamp bus.

See the figure below, where TS_Bus refers to the timestamp channel output of TBU and TS_Update refers to the associated Timestamp update event signal.

Figure 589. Timestamp bus and timestamp update signal from TBU




47.3.5.3 Timestamp update event stretch

Timestamp channel can be programmed to stretch the timestamp_update event. This allows each channel to have an associated update event which can be used to synchronize timestamp to any clock domain.Timestamp update event is generated on comparing the timestamp value with its value in the previous clock. An updated event is generated when timestamp values are different.

As stated in the above section -Time Base Unit (TBU), timestamp sources can either be NSC counter or any of the two input auxiliary timestamp buses which are selected using TSk_SOURCE_SEL_CFG.TS_SOURCE_SEL register. The auxiliary timestamp buses are first synchronized to bring these into GST clock domain, while NSC value is already in GST clock domain.


Below waveform shows the scenario when 64-bit NSC bus is selected as timestamp source. Here 64-bit NSC value is changing in each GST clock.

Figure 590. TS bus update event when input timestamp bus is not shifted




A continuous high update event cannot be used to synchronize output timestamp to slower peripheral clock domain, for this purpose a pulse is required. To create a pulse of update event, the least significant bits of input timestamp bus can be shifted as per the value programmed in the TSk_BIT_SEL_CFG register. On programming a proper value in the TSk_BIT_SEL_CFG register, the right shifted timestamp bus may have constant value for multiple GST_CLK cycles which on comparing generate pulse of update event signal. For example, below waveform shows a case when 64-bit NSC bus is shifted by 5 LSbits.

Figure 591. TS bus update event when input timestamp bus is shifted by 5 LSbits



Update event signals can be stretched for multiple GST clock period by programming into TSk_UPDATE_EVENT_STRETCH_CFG register. For example in the below figure, update signal shown in above waveform gets stretched by 2 cycles on programming 2 in the TS_UPDATE_EVENT_STRETCH_CYCLE field of TSk_UPDATE_EVENT_STRETCH_CFG register.

Figure 592. Stretched TS bus update event when input timestamp bus is shifted by 5 LSbits



Below relationships should be followed for generation of update event when it is used for the sampling of timestamp bus in slower clock domain of other peripherals for example SAR/SD ADC, M_CAN/M_TTCAN or SPIQ.

Equation 30 TS Update Stretch (cycles) >= GST Freq/Peripheral Freq*1.5 (TSk_UPDATE_EVENT_STRETCH_CFG register value)

Equation 31 TS Bus Constant (cycles) >= 2*Ts Update Stretch

TSk_BIT_SEL_CFG register value should be calculated based on TS Bus Constant (cycles).

For example, in case the peripheral which receives timestamp input from GST is working on 16 MHz clock, then timestamp update signal should be high for more than 100/16 * 1.5 that is 10 clock cycles of GST clock. To generate timestamp update signal, the input timestamp bus should remain constant for more than 20 cycles before input to comparator. It allows to detect an edge in peripheral. To generate constant input timestamp bus for 20 cycles, the TSk_BIT_SEL_CFG register should be programmed to 8 which will shift the bus by 8 bits.

Note: In case, the input AUX timestamp bus is already configured at its source to generate constant value for multiple clock cycles then only stretching should be programmed in GST to allow proper sampling of output timestamp bus.

Note: ts_bus_update is not used.

- *TBU_0 connectivity to Ethernet is synchronous.*
- *TBU_1 connectivity to CAN: change in TBU_1 bus is detected and synchronized in the target domain (CAN clock in this case). So TBU_1 bus should be stable for 3*CAN clock period (PFBRIDGE) + 6*GST clock period.*

47.3.6 Stop mode

Global system timer uses two clocks. Bus interface clock for register management and GST clock for updating all the internal counters/timers.

Stop mode is supported on bus interface clock which means that once the stop mode request is acknowledged, the interface clock can be switched off. The purpose of this signal is to allow GST IP to enter in low power mode. This mode has been referred to as ‘Low power stop mode’ at some places.

47.4 Memory map and register description

This section details all registers in the module.

47.4.1 Memory map

All the GST module registers of SPC58xHx are listed in *Table 689*.

Note: Any access to reserved registers will result in bus error.

Note: The register interface clock domain and the GST counter-clock domain can be completely asynchronous to each other. There is a delay involved in the synchronization of signals from one domain to another.

For example, if the software reads the NSC_LWORD_READ register, it shall get a past value of the lower word of NSC counter, which has been synchronized to the register interface clock domain after some delay. Thus, the value read by software is not "current" in GST clock domain, but "current" in register interface clock domain.

For example, if the software writes to the NSC_LWORD_RELOAD/NSC_HWORD_RELOAD registers, it will take some amount of delay for the Reload value to get synchronized to the GST clock domain. Thus, the actual reload of the NSC counter is expected to be delayed in time, compare to when the software accessed the reload registers.

Table 689. GST memory map

Address offset	Register	Location
NSC registers		
0x0000	NSC Debug Configuration register (NSC_DEBUG_CFG)	*Section 47.4.2.1*
0x0004	NSC Configuration register (NSC_CFG)	*Section 47.4.2.2*
0x0008	NSC Status register (NSC_STATUS)	*Section 47.4.2.3*
0x000C	NSC Control register (NSC_CTRL)	*Section 47.4.2.4*
0x0010	NSC Lower Word Read register (NSC_LWORD_READ)	*Section 47.4.2.5*
0x0014	NSC Higher Word Read register (NSC_HWORD_READ)	*Section 47.4.2.6*
0x0018	NSC Lower Word Reload register (NSC_LWORD_RELOAD)	*Section 47.4.2.7*
0x001C	NSC Higher Word Reload register (NSC_HWORD_RELOAD)	*Section 47.4.2.8*
0x0020	NSC Increment Step Config register (NSC_INCSTEP_CFG)	*Section 47.4.2.9*
0x0024	NSC Status of Read register for Channel 2 (NSC_STATUS_CH2)	*Section 47.4.2.10*
0x0028	NSC Control of Read register for Channel 2 (NSC_CTRL_CH2)	*Section 47.4.2.11*
0x002C	NSC Lower Word Read register for Channel 2 (NSC_LWORD_READ_CH2)	*Section 47.4.2.12*
0x0030	NSC Higher Word Read register for Channel 2 (NSC_HWORD_READ_CH2)	*Section 47.4.2.13*
0x0034-0x0043	Reserved	
0x0044–0x00FF	Reserved	
0x0100–0x013F	Reserved	

Table 689. GST memory map (continued)

Address offset	Register	Location
OTC registers (NUM_OF_OTC = 0) for *n* = 0 to 0		
0x0140 + *n**0x40	OTCn Debug Config register (OTCn_DEBUG_CFG)	Section 47.4.2.14
0x0144 + *n**0x40	OTCn Config register (OTCn_CFG)	Section 47.4.2.15
0x0148 + *n**0x40	OTCn Status register (OTCn_STATUS)	Section 47.4.2.16
0x014C + *n**0x40	OTCn Control register (OTCn_CTRL)	Section 47.4.2.17
0x0150 + *n**0x40	OTCn Lower Word Read register (OTCn_LWORD_READ)	Section 47.4.2.18
0x0154 + *n**0x40	OTCn Higher Word Read register (OTCn_HWORD_READ)	Section 47.4.2.19
0x0158 + *n**0x40	OTCn Lower Word Reload register (OTCn_LWORD_RELOAD)	Section 47.4.2.20
0x015C + *n**0x40	OTCn Higher Word Reload register (OTCn_HWORD_RELOAD)	Section 47.4.2.21
0x0160 + *n**0x40	OTCn Event Generator Config register (OTCn_EVENT_GEN_CFG)	Section 47.4.2.22
0x0164 + *n**0x40	OTCn Increment Step Config register (OTCn_INCSTEP_CFG)	Section 47.4.2.23
[0x0168–0x017C] + n*0x40	Reserved	
ARC registers (NUM_OF_ARC = 0) for m = 0 to 0		
0x0240 + *m**0x40	ARCm Debug Config register (ARCm_DEBUG_CFG)	Section 47.4.2.24
0x0244 + *m**0x40	ARCm Config register (ARCm_CFG)	Section 47.4.2.25
0x0248 + *m**0x40	ARCm Status register (ARCm_STATUS)	Section 47.4.2.26
0x024C + *m**0x40	ARCm Control register (ARCm_CTRL)	Section 47.4.2.27
0x0250 + *m**0x40	ARCm Reload Config register (ARCm_RELOAD_VALUE)	Section 47.4.2.28
0x0254 + *m**0x40	ARCm Expiry Config register (ARCm_EXPIRY_CFG)	Section 47.4.2.29
0x0258 + *m**0x40	ARCm Compare 1 Config register (ARCm_COMPARE_1_CFG)	Section 47.4.2.30
0x025C + *m**0x40	ARCm Compare 2 Config register (ARCm_COMPARE_2_CFG)	Section 47.4.2.31
0x0260 + *m**0x40	ARCm Compare 3 Config register (ARCm_COMPARE_3_CFG)	Section 47.4.2.32
0x0264 + *m**0x40	ARCm Compare 4 Config register (ARCm_COMPARE_4_CFG)	Section 47.4.2.33
0x0268 + *m**0x40	ARCm Interrupt Or Pulse Enable Config register (ARCm_INT_PULSE_EN_CFG)	Section 47.4.2.34
0x026C + *m**0x40	ARCm Interrupt Status register (ARCm_INT_STATUS)	Section 47.4.2.35
0x0270 + *m**0x40	ARCm Interrupt Clear register (ARCm_INT_CLR)	Section 47.4.2.36
0x0274 + *m**0x40	ARCm Event Generator Config register (ARCm_EVENT_GEN_CFG)	Section 47.4.2.37
0x0278 + *m**0x40	ARCm Read register (ARCm_READ)	Section 47.4.2.38
0x027C + *m**0x40	Reserved	
TBU registers (NUM_OF_TBU = 1) for k = 0 to 1		
0x0A40 + k*0x10	Timestamp K Update Event Stretch Config (TSk_UPDATE_EVENT_STRETCH_CFG)	Section 47.4.2.39
0x0A44 + k*0x10	Timestamp K Source Select Config (TSk_SOURCE_SEL_CFG)	Section 47.4.2.40

Table 689. GST memory map (continued)

Address offset	Register	Location
0x0A48 + k*0x10	Timestamp K Bit Select Config (TSk_BIT_SEL_CFG)	*Section 47.4.2.41*
0x0A4C + k*0x10	Reserved	
Global registers		
0x0AC0	Global Freeze In Debug 1 Config register (GLBL_FRZ_IN_DBG_1_CFG)	*Section 47.4.2.42*
0x0AC4	Global Freeze In Debug 2 Config register (GLBL_FRZ_IN_DBG_2_CFG)	*Section 47.4.2.43*
0x0AC8	Global Control To Latch Read register (GLBL_LATCH_CTRL)	*Section 47.4.2.44*
0x0ACC	Global Clear On Read register (GLBL_LATCH_CLR)	*Section 47.4.2.45*
0x0AD0–0x0FFF	Reserved	

47.4.2 Registers definition

47.4.2.1 NSC debug configuration register (NSC_DEBUG_CFG)

This register defines the NSC behavior in debug mode.

Offset: 0x0000 Access: Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	NSC_FRZ_IN_DEBUG	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 593. NSC debug configuration register (NSC_DEBUG_CFG)

Table 690. NSC_DEBUG_CFG field descriptions

Field	Description
27 NSC_FRZ_IN_DEBUG	NSC Freeze in Debug mode 1 NSC stops incrementing in debug mode 0 NSC increments in debug mode as well

47.4.2.2 NSC configuration register (NSC_CFG)

This register defines the NSC counter reload control.

Offset: 0x0004 Access: Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	NSC_RELOAD_CTRL
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 594. NSC configuration register (NSC_CFG)

Table 691. NSC_CFG field descriptions

Field	Description
31 NSC_RELOAD_CTRL	NSC Reload Control NSC_RELOAD_CTRL field is used to define which event forces the reload value on NSC current value. NSC current value can be updated either automatically when both reload registers are written or it can be reloaded when a software write 0x1 on NSC_CTRL.FORCE_RELOAD field. 1 NSC is updated with Reload value, as soon as the reload registers are written/updated or when software writes 0x1 on NSC_CTRL.FORCE_RELOAD. 0 NSC is updated with Reload value only when software writes 0x1 on NSC_CTRL.FORCE_RELOAD register. **Note:** NSC_RELOAD_CTRL = 0x1 updates the Reload value on NSC current value as soon as a write access to the two reload registers is finished. The Reload register may or may not be updated with a different value. This option should be used if NSC current value needs to be updated immediately without waiting for another software access. to NSC_CTRL register.

47.4.2.3 NSC status register (NSC_STATUS)

This register contains NSC status.

Offset: 0x0008 Access: Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
								NSC_READ_REG_STATUS								
R	0	0	0	0	0	0	0		0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 595. NSC status register (NSC_STATUS)

Table 692. NSC_STATUS field descriptions

Field	Description
23 NSC_READ_ REG_STATUS	NSC Current Value Read Register Status This field reflects the NSC_LWORD_READ and NSC_HWORD_READ register status. 0 NSC Value read registers are not latched. A new read access will reflect current value. 1 NSC Value read registers are latched due to a previous read access.

47.4.2.4 NSC control register (NSC_CTRL)

This register controls the NSC.

Offset: 0x000C Access: Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
								CLR_READ_REG								FORCE_RELOAD
R	0	0	0	0	0	0	0		0	0	0	0	0	0	0	
W								w1c								w1c
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 596. NSC control register (NSC_CTRL)

Table 693. NSC_CTRL field descriptions

Field	Description
23 CLR_READ_REG	NSC Clear Read Register from latched values When software writes 1 on this field, the latch on NSC counter read registers is cleared. A new read access will reflect the new counter value. In order to ensure whether the READ Register hold latched value or current value NSC_STATUS register should be checked. This is a self clearing bit.
31 FORCE_RELOAD	NSC Force Reload NSC current value can be reloaded with RELOAD register values using this control bit. Writing 1 to FORCE_RELOAD updates NSC current value to Reload value. This is a self clearing bit. **Note:** There is a delay associated with synchronizing the reload value from register interface clock domain to GST clock domain. Thus, software must not set this field, until the synchronization from previous software access to this field has completed.

47.4.2.5 NSC lower word read register (NSC_LWORD_READ)

This register value holds NSC lower word [31:0].

Offset: 0x0010 Access: Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	NSC_READ_DATA31_0															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	NSC_READ_DATA31_0															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 597. NSC lower word read register (NSC_LWORD_READ)

Table 694. NSC_LWORD_READ field descriptions

Field	Description
0:31 NSC_READ_ DATA31_0	NSC Lower Word Read register NSC value is accessible via two registers, NSC_LWORD_READ for NSC current value [31:0] and NSC_HWORD_READ for NSC current value [63:32]. When first read access to any of the two registers is made, NSC current value is latched in both the read registers. The latch is cleared by writing 1 either on NSC_CTRL.CLR_READ_REG or GLBL_LATCH_CLR.NSC_LATCH_CLR register bit. It also gets cleared by completing read accesses on both the Read registers. NSC_STATUS.NSC_READ_REG_STATUS bit holds the status of read register, whether they hold current value or a previously latched value of counter. **Note:** Here “current value” refers to the latest value of the NSC counter in the register interface clock domain.

47.4.2.6 NSC HWORD read register (NSC_HWORD_READ)

This register value holds NSC higher word [63:32].

Offset: 0x0014 Access: Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	NSC_READ_DATA63_32															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	NSC_READ_DATA63_32															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 598. NSC higher word read register (NSC_HWORD_READ)

Table 695. NSC_HWORD_READ field descriptions

Field	Description
0:31 NSC_READ_ DATA63_32	NSC Higher Word Read register NSC value is accessible via two registers, NSC_LWORD_READ for NSC current value [31:0] and NSC_HWORD_READ for NSC current value [63:32]. When first read access to any of the two registers is made, NSC current value is latched in both the read registers. The latch is cleared by writing 1 either on NSC_CTRL.CLR_READ_REG or GLBL_LATCH_CLR.NSC_LATCH_CLR register bit. It also gets cleared by completing read accesses on both the Read registers. NSC_STATUS.NSC_READ_REG_STATUS bit holds the status of read register, whether they hold current value or a previously latched value of counter. **Note:** Here “current value” refers to the latest value of the NSC counter in the register interface clock domain.

47.4.2.7 NSC lower word [31:0] reload register (NSC_LWORD_RELOAD)

This register value is reloaded on NSC current value lower word [31:0]. Reload event is defined by NSC_CFG and NSC_CTRL registers.

Offset: 0x0018 Access: Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	NSC_RELOAD_DATA31_0															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	NSC_RELOAD_DATA31_0															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 599. NSC lower word [31:0] reload register (NSC_LWORD_RELOAD)

Table 696. NSC_LWORD_RELOAD field descriptions

Field	Description
0:31 NSC_RELOAD_ DATA31_0	NSC Lower word Reload value NSC lower word [31:0] is updated with NSC LWORD Reload value when an NSC Reload event occurs. Reload event is defined by NSC_CFG and NSC_CTRL registers. **Note:** If the software has accessed both NSC_LWORD_RELOAD and NSC_HWORD_RELOAD registers (in no particular order), and a write access to either NSC_LWORD_RELOAD/NSC_HWORD_RELOAD registers appears on the input of GST in the very next cycle, an IPS write-transfer error will be generated. **Note:** Only word write access is allowed on this register. Any other access apart from word access shall be treated as invalid and will generate bus-transfer error on the IPS register interface.

47.4.2.8 NSC higher word [63:32] reload register (NSC_HWORD_RELOAD)

This register value is reloaded on NSC current value higher word [63:32]. Reload event is defined by NSC_CFG and NSC_CTRL registers.

Offset: 0x001C Access: Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	NSC_RELOAD_DATA63_32															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	NSC_RELOAD_DATA63_32															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 600. NSC higher word [63:32] reload register (NSC_HWORD_RELOAD)

Table 697. NSC_HWORD_RELOAD field descriptions

Field	Description
0:31 NSC_RELOAD_ DATA63_32	NSC Higher word Reload value NSC higher word [63:32] is updated with NSC HWORD Reload value when an NSC Reload event occurs. Reload event is defined by NSC_CFG and NSC_CTRL registers. **Note:** If the software has accessed both NSC_LWORD_RELOAD and NSC_HWORD_RELOAD registers (in no particular order), and a write access to either NSC_LWORD_RELOAD/NSC_HWORD_RELOAD registers appears on the input of GST in the very next cycle, an IPS write-transfer error will be generated. **Note:** Only word write access is allowed on this register. Any other access apart from word access shall be treated as invalid and will generate bus-transfer error on the IPS register interface.

47.4.2.9 NSC increment step config register (NSC_INCSTEP_CFG)

Increment step size for NSC counter can be programmed in this register.

Offset: 0x0020 Access: Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	NSC_INCSTEP_VAL(1)															
Reset	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1

1. The reset value of this register field is 0x003E.

Figure 601. NSC increment step config register (NSC_INCSTEP_CFG)

Table 698. NSC_INCSTEP_CFG field descriptions

Field	Description
16:31 NSC_INCSTEP_VAL	NSC Increment Step size Value The NSC counter is incremented by this step size on each GST_CLOCK. **Note:** Both byte access and half-word access are allowed on this field.

47.4.2.10 NSC status of read register for channel 2 (NSC_STATUS_CH2)

This register contains NSC status. This register shows the status of NSC channel 2 read registers. There are two separate read channels which can access the NSC value. It is present so that two different software tasks can access the NSC counter (for read) individually without effecting the other task.

Offset: 0x0024 Access: Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
								NSC_READ_REG_STATUS_CH2								
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 602. NSC status of read register for channel 2 (NSC_STATUS_CH2)

Table 699. NSC_STATUS_CH2 field descriptions

Field	Description
23 NSC_READ_ REG_STATUS_CH2	NSC Current Value Read Register Status for channel 2 of read register This field reflects the NSC_LWORD_READ_CH2 and NSC_HWORD_READ_CH2 register status. 0 NSC Value read registers of CH2 are not latched. A new read access will reflect current value. 1 NSC Value read registers of CH2 are latched due to a previous read access.

47.4.2.11 NSC control of read register for channel 2 (NSC_CTRL_CH2)

This register controls the NSC read registers. There are two separate read channels which can access the NSC value. It is present so that two different software tasks can access the NSC counter (for read) individually without effecting the other task.

Offset: 0x0028 Access: Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	CLR_READ_REG_CH2	0	0	0	0	0	0	0	0
W								w1c								
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 603. NSC control of read register for channel 2 (NSC_CTRL_CH2)

Table 700. NSC_CTRL_CH2 field descriptions

Field	Description
23 CLR_READ_REG_CH2	NSC Clear Read Register of channel 2 from latched values NSC counter current value read registers for channel 2 are cleared when software writes 1 on this field. This is a self clearing bit.

47.4.2.12 NSC lower word read register for channel 2 (NSC_LWORD_READ_CH2)

This register value holds NSC lower word [31:0].

Offset: 0x002C Access: Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	NSC_READ_CH2_DATA31_0															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	NSC_READ_CH2_DATA31_0															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 604. NSC lower word read register for channel 2 (NSC_LWORD_READ_CH2)

Table 701. NSC_LWORD_READ_CH2 field descriptions

Field	Description
0:31 NSC_READ_CH2_DATA31_0	NSC Lower Word Read register for channel 2 NSC value is accessible via two registers, NSC_LWORD_READ for NSC current value [31:0] and NSC_HWORD_READ for NSC current value [63:32]. When first read access to any of the two registers is made, NSC current value is latched in both the read registers. The latch is cleared either by writing 1 on NSC_CTRL.CLR_READ_REG or by completing read access on both the Read registers. NSC_STATUS.NSC_READ_REG_STATUS bit holds the status of read register, whether they hold current value or a previously latched value of counter.

47.4.2.13 NSC higher word read register for channel 2 (NSC_HWORD_READ_CH2)

This register value holds NSC higher word [63:32].

Offset: 0x0030 Access: Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	NSC_READ_CH2_DATA63_32															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	NSC_READ_CH2_DATA63_32															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 605. NSC higher word read register for channel 2 (NSC_HWORD_READ_CH2)

Table 702. NSC_HWORD_READ_CH2 field descriptions

Field	Description
0:31 NSC_READ_CH2_DATA63_32	NSC Higher Word Read register for channel 2 NSC value is accessible via two registers, NSC_LWORD_READ for NSC current value [31:0] and NSC_HWORD_READ for NSC current value [63:32]. When first read access to any of the two registers is made, NSC current value is latched in both the read registers. The latch is cleared either by writing 1 on NSC_CTRL.CLR_READ_REG or by completing read access on both the Read registers. NSC_STATUS.NSC_READ_REG_STATUS bit holds the status of read register, whether they hold current value or a previously latched value of counter.

47.4.2.14 OTCn debug config register (OTCn_DEBUG_CFG)

This register defines the OTCn behavior in debug mode.

Offset: 0x0140 + n*0x40 (n= 0 to 0) Access: Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0		0	0		
W												OTC_FRZ_IN_DEBUG				
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 606. OTCn debug config register (OTCn_DEBUG_CFG)

Table 703. OTCn_DEBUG_CFG field descriptions

Field	Description
27 OTC_FRZ_IN_DEBUG	OTCn Freeze in Debug Mode 1 OTCn stops incrementing in debug mode 0 OTCn increments in debug mode as well

47.4.2.15 OTCn config register (OTCn_CFG)

This register defines the OTCn counter reload control.

Offset: 0x0144 + n*0x40 (n= 0 to 0) Access: Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0		0	0	0	0	0	0	0	0	0	0		
W				OTC_UPDATE_EVENT_SEL												OTC_RELOAD_CTRL
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 607. OTCn config register (OTCn_CFG)

Table 704. OTCn_CFG field descriptions

Field	Description
31 OTC_RELOAD_CTRL	OTCn Reload Control OTC_RELOAD_CTRL field is used to define which event forces the reload value on OTCn current value. OTCn current value can be updated either automatically when two reload registers are written or it can be reloaded when a software write 0x1 on OTC_CTRL.FORCE_RELOAD field. 1 OTC is updated with Reload value, as soon as the two reload registers are written/updated or when software writes 0x1 on OTCn_CTRL.FORCE_RELOAD. 0 OTCn is updated with Reload value only when software writes 0x1 on OTCn_CTRL.FORCE_RELOAD register. **Note:** OTC_RELOAD_CTRL = 0x1 updates the Reload value on OTC current value as soon as a write access to the two reload registers is finished. The Reload register may or may not be updated with a different value. This option should be used if OTCn current value needs to be updated immediately without waiting for another software access. to OTCn_CTRL register.
19 OTC_UPDATE_ EVENT_SEL	OTCn Update Event Selection 0 OTCn is incremented on the positive edge of GST CLOCK. 1 OTCn is incremented on the positive edge of GST CLOCK, only if the update condition output of the OTCn_EVENT_GEN is high. **Note:** Before setting this field to “1”, software should program OTCn_EVENT_GEN_CFG register.

47.4.2.16 OTCn status register (OTCn_STATUS)

This register contains OTCn status.

Offset: 0x0148 + n*0x40 (n= 0 to 0) Access: Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	OTC_RUN_STATUS
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	OTC_READ_REG_STATUS	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 608. OTCn status register (OTCn_STATUS)

Table 705. OTCn_STATUS field descriptions

Field	Description
23 OTC_READ_ REG_STATUS	OTC Current Value Read Register Status This field reflects the OTCn_LWORD_READ and OTCn_HWORD_READ register status. 0 OTCn Value read registers are not latched. A new read access will reflect current value. 1 OTCn Value read registers are latched due to a previous read access.
15 OTC_RUN_STATUS	OTC RUN Status This field reflects the OTCn counter start status. 0 OTCn counter has received a valid STOP request from software and it is not running due to this request. 1 OTCn counter has not received a valid 'STOP' request from software. Based on the debug mode/low power STOP mode configuration, the state of the counter (running or frozen) should be determined.

47.4.2.17 OTCn control register (OTCn_CTRL)

This register controls the OTCn current value and read register latch status.

Offset: 0x014C + n*0x40 (n= 0 to 0) Access: Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	OTC_FORCE_STOP	0	0	0	OTC_FORCE_START
W												w1c				w1c
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0		0	0	0	CLR_READ_REG	0	0	0	0	0	0	0	FORCE_RELOAD
W								w1c								w1c
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 609. OTCn control register (OTCn_CTRL)

Table 706. OTCn_CTRL field descriptions

Field	Description
31 FORCE_RELOAD	OTCn Force Reload OTCn current value can be reloaded with RELOAD register values using this control bit. Writing 1 to FORCE_RELOAD updates OTCn current value to Reload value. This is a self clearing bit. **Note:** There is a delay associated with synchronizing the reload value from register interface clock domain to GST clock domain. Thus, software must not set this field, until the synchronization from previous software access to this field has completed.
23 CLR_READ_REG	OTCn Clear Read Register from latched values When software writes 1 on this field, the latch on OTCn counter read registers is cleared. A new read access will reflect the new counter value. In order to ensure whether the READ register hold latched value or current value OTCn_STATUS register should be checked. This is a self clearing bit.
15 OTC_FORCE_START	OTCn Force start An idle (stop) OTCn counter is forced to start by writing 1 on this field. Writing 1 has no impact if OTC counter was already running/incrementing. This is a self clearing bit.
11 OTC_FORCE_STOP	OTCn Force stop A running OTCn counter is forced to stop by writing 1 on this field. Writing 1 has no impact if OTC counter was already stopped. This is a self clearing bit.

47.4.2.18 OTCn lower word read register (OTCn_LWORD_READ)

This register value holds OTCn lower word [31:0].

Offset: 0x0150 + n*0x40 (n= 0 to 0) Access: Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	OTC_READ_DATA31_0															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	OTC_READ_DATA31_0															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 610. OTCn lower word read register (OTCn_LWORD_READ)

Table 707. OTCn_LWORD_READ field descriptions

Field	Description
0:31 OTC_READ_DATA31_0	OTCn Lower Word Read register OTCn value is accessible via two registers, OTCn_LWORD_READ for OTCn current value [31:0] and OTCn_HWORD_READ for OTCn current value [63:32]. When first read access to any of the two registers is made, OTCn current value is latched in both the read registers. The latch is cleared either by writing 1 on OTCn_CTRL.CLR_READ_REG or by completing read access on both the Read registers. OTCn_STATUS.OTC_READ_REG_STATUS bit holds the status of read register, whether they hold current value or a previously latched value of counter. **Note:** Here “current value” refers to the latest value of the OTC counter in the register interface clock domain.

47.4.2.19 OTCn higher word read register (OTCn_HWORD_READ)

This register value holds OTCn higher word [63:32].

Offset: 0x0154 +n*0x40 (n= 0 to 0) Access: Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	OTC_READ_DATA63_32															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	OTC_READ_DATA63_32															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 611. OTCn higher word read register (OTCn_HWORD_READ)

Table 708. OTCn_HWORD_READ field descriptions

Field	Description
0:31 OTC_READ_DATA63_32	OTCn Higher Word Read register OTCn value is accessible via two registers, OTCn_LWORD_READ for OTCn current value [31:0] and OTCn_HWORD_READ for OTCn current value [63:32]. When first read access to any of the two registers is made, OTCn current value is latched in both the read registers. The latch is cleared either by writing 1 on OTCn_CTRL.CLR_READ_REG or by completing read access on both the Read registers. OTCn_STATUS.OTC_READ_REG_STATUS bit holds the status of read register, whether they hold current value or a previously latched value of counter. **Note:** Here “current value” refers to the latest value of the OTC counter in the register interface clock domain.

47.4.2.20 OTCn lower word [31:0] reload register (OTCn_LWORD_RELOAD)

This register value is reloaded on OTCn current value lower word [31:0]. Reload event is defined by OTCn_CFG and OTCn_CTRL registers.

Offset: 0x0158 + n* 0x40 (n= 0 to 0) Access: Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	OTC_RELOAD_DATA31_0															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	OTC_RELOAD_DATA31_0															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 612. OTCn lower word [31:0] reload register (OTCn_LWORD_RELOAD)

Table 709. OTCn_LWORD_RELOAD field descriptions

Field	Description
0:31 OTC_RELOAD_ DATA31_0	OTCn Lower Word Reload value OTCn lower word [31:0] is updated with OTCn LWORD Reload value when an OTCn Reload event occurs. Reload event is defined by OTCn_CFG and OTCn_CTRL registers. **Note:** If the software has accessed both OTC_LWORD_RELOAD and OTC_HWORD_RELOAD registers (in no particular order), and a write access to either OTC_LWORD_RELOAD/OTC_HWORD_RELOAD registers appears on the input of GST in the very next cycle, an IPS write-transfer error will be generated. **Note:** Only word write access is allowed on this register. Any other access apart from word access shall be treated as invalid and will generate bus-transfer error on the IPS register interface.

47.4.2.21 OTCn higher word [63:32] reload register (OTCn_HWORD_RELOAD)

This register value is reloaded on OTCn current value higher word [63:32]. Reload event is defined by OTCn_CFG and OTCn_CTRL registers

Offset: 0x015C + n*0x40 (n= 0 to 0) Access: Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	OTC_RELOAD_DATA63_32															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	OTC_RELOAD_DATA63_32															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 613. OTCn higher word [63:32] reload register (OTCn_HWORD_RELOAD)

Table 710. OTCn_HWORD_RELOAD field descriptions

Field	Description
0:31 OTC_RELOAD_ DATA63_32	OTCn Higher Word Reload value OTCn higher word [63:32] is updated with OTCn HWORD Reload value when an OTC Reload event occurs. Reload event is defined by OTCn_CFG and OTCn_CTRL registers. **Note:** If the software has accessed both OTC_LWORD_RELOAD and OTC_HWORD_RELOAD registers (in no particular order), and a write access to either OTC_LWORD_RELOAD/OTC_HWORD_RELOAD registers appears on the input of GST in the very next cycle, an IPS write-transfer error will be generated. **Note:** Only word write access is allowed on this register. Any other access apart from word access shall be treated as invalid and will generate bus-transfer error on the IPS register interface.

47.4.2.22 OTCn event generator config register (OTCn_EVENT_GEN_CFG)

This register controls the OTCn Event Generator. Event generator is a programmable submodule. The application may choose GST clock or an auxiliary event source to drive the Event Generator output. While programming this register, the register field OTCn_CFG[OTC_UPDATE_EVENT_SEL] should be '0'.

Offset: 0x0160 + n*0x40 (n= 0 to 0) Access: Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	PRESCALER_VAL															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	AUX_SOURCE_ SYNC_MODE			0	0	0	EVENT_SOURCE_SEL
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 614. OTCn event generator config register (OTCn_EVENT_GEN_CFG)

Table 711. OTCn_EVENT_GEN_CFG field descriptions

Field	Description
31 EVENT_SOURCE_SEL	OTCn Event Generator Source Selection 0 GST Clock is selected as source for OTCn EVENT GEN output. The Output would be derived by prescaling the GST Clock with OTCn_EVENT_GEN_CFG.PRESCALER _VALUE. 1 Auxiliary Source is selected as source for OTCn EVENT GEN output. The output would be derived by Aux source based on OTCn_EVENT_GEN_CFG.AUX_SOURCE_SYNC_MODE.
25:27 AUX_SOURCE_ SYNC_MODE	OTCn Event Generator AUX Source Sync Mode 000 Positive edge of Aux Source (synchronized to GST clock) used to create a pulse of 1 GST clock cycle. 001 Negative edge of Aux Source (synchronized to GST clock) used to create a pulse of 1 GST clock cycle. 010 Both Positive edge and Negative edge of Aux Source (synchronized to GST clock) used to create pulses of 1 GST clock cycle each. 011 AUX Source is synchronized to GST clock. 1xx AUX Source is synchronized to GST clock.
0:15 PRESCALER_VAL	OTCn Event Generator GST CLOCK Prescaler Value GST Clock is divided by the PRESCALER_VAL+1. **Note:** For PRESCALER_VAL = 0, GST Clock divided by 2.

47.4.2.23 OTCn increment step config register (OTCn_INCSTEP_CFG)

Increment step size for OTCn can be programmed in this register.

Offset: 0x0164 + n*0x40 (n= 0 to 0) Access: Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	OTC_INCSTEP_VAL(1)															
W																
Reset	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1

1. The reset value of this register field is 0x003E.

Figure 615. OTCn increment step config register (OTCn_INCSTEP_CFG)

Table 712. OTCn_INCSTEP_CFG field descriptions

Field	Description
16:31 OTC_INCSTEP_VAL	OTCn Increment step Value The OTCn counter is incremented by ‘increment step’ at each valid increment event. **Note:** Both byte access and half-word access are allowed on this field.

47.4.2.24 ARCm debug config register (ARCm_DEBUG_CFG)

This register defines the ARCm behavior in debug mode.

Offset: 0x0240 + m*0x40 (m= 0 to 0) Access: Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	ARC_FRZ_IN_DEBUG	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 616. ARCm debug config register (ARCm_DEBUG_CFG)

Table 713. ARCm_DEBUG_CFG field descriptions

Field	Description
27 ARC_FRZ_IN_DEBUG	ARCm Freeze in Debug Mode 1 ARC stops incrementing/decrementing in debug mode 0 ARC increments/decrements in debug mode as well

47.4.2.25 ARCm config register (ARCm_CFG)

This register defines the ARCm counter reload control.

Offset: 0x0244 + m*0x40 (m= 0 to 0) Access: Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	ARC_RUN
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	ARC_UPDATE_EVENT				0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 617. ARCm config register (ARCm_CFG)

Table 714. ARCm_CFG field descriptions

Field	Description
16:19 ARC_UPDATE_EVENT	ARCm Update Event ARC counters can be controlled to select the counting event and count direction based on this field programming. 0000 Increment ARC on GST CLOCK PosEdge 0001 Decrement ARC on GST CLOCK PosEdge 0010 Increment ARC on GST CLOCK PosEDGE IF UPDATE EVENT output of ARC Event Generator is HIGH 0011 Decrement ARC on GST CLOCK PosEDGE IF UPDATE EVENT output of ARC Event Generator is HIGH 0100 Increment ARC on PosEdge of UPDATE EVENT output of ARC Event Generator 0101 Decrement ARC on PosEdge of UPDATE EVENT output of ARC Event Generator 0110 Increment ARC on GST CLOCK PosEDGE IF UPDATE EVENT output of ARC Event Generator is HIGH and decrement on GST CLOCK PosEdge IF UPDATE EVENT output of ARC Event Generator is LOW 0111 Decrement ARC on GST CLOCK PosEDGE IF UPDATE EVENT output of ARC Event Generator is HIGH and increment on GST CLOCK PosEdge IF UPDATE EVENT output of ARC Event Generator is LOW Other values are reserved. **Note:** Before programming this field, software should program ARCm_EVENT_GEN_CFG register. Refer to notes given below *Table 687: ARC update event configuration* before programming this register.
15 ARC_RUN	ARCm Run Mode 0 ARCm is set in One Time Mode 1 ARCm is set in Auto Reload Mode

47.4.2.26 ARCm status register (ARCm_STATUS)

This register contains ARCm status.

Offset: 0x0248 + m*0x40 (m= 0 to 0) Access: Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	ARC_START_STATUS	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 618. ARCm Status register (ARCm_STATUS)

Table 715. ARCm_STATUS field descriptions

Field	Description
19 ARC_START_STATUS	ARCm Start Status 0 ARC counter has not received a valid 'START' request from software. It is not counting. 1 ARC counter has received a valid 'START' request from software. Based on the debug mode/low power STOP mode configuration, the state of the counter (running or frozen) should be determined.

47.4.2.27 ARCm control register (ARCm_CTRL)

This register controls the ARCm. An ARCm counter can be started or stopped using this register.

Offset: 0x024C + m*0x40 (m= 0 to 0) Access: Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	ARC_STOP_REQ	0	0	0	ARC_START_REQ
W												w1c				w1c
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0		0	0	0	0	0	0	0	0	0	0		0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 619. ARCm control register (ARCm_CTRL)

Table 716. ARCm_CTRL field descriptions

Field	Description
15 ARC_START_REQ	ARCm Start request An idle (stop) ARC counter starts if software writes 1 on this field. This is a self clearing bit.
11 ARC_STOP_REQ	ARCm Stop request A running (counting) ARC counter stops if software writes 1 on this field. This is a self clearing bit.

47.4.2.28 ARCm reload config register (ARCm_RELOAD_VALUE)

This register holds the ARCm counter reload value.

Offset: 0x0250 + m*0x40 (m= 0 to 0) Access: Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	ARC_RELOAD_VALUE															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	ARC_RELOAD_VALUE															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 620. ARCm reload config register (ARCm_RELOAD_VALUE)

Table 717. ARCm_RELOAD_VALUE field descriptions

Field	Description
0:31 ARC_RELOAD_VALUE	ARCm Reload Value ARC Reload Value is the default value to which the counter goes after expiry or ARC stop event. An ARC counter starts from RELOAD value and counts till Expiry Value. **Note:** Only word write access is allowed. Any other write access will result in register transfer error.

47.4.2.29 ARCm expiry config register (ARCm_EXPIRY_CFG)

This register holds ARCm counter expiry value.

Offset: 0x0254 +m*0x40 (m= 0 to 0) Access: Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	ARC_EXPIRY_VALUE															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	ARC_EXPIRY_VALUE															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 621. ARCm expiry config register (ARCm_EXPIRY_CFG)

Table 718. ARCm_EXPIRY_CFG field descriptions

Field	Description
0:31 ARC_EXPIRY_VALUE	ARCm Expiry Value This register holds the Expiry value of ARCm counter. A running counter is updated with RELOAD Value once the Expiry Value is reached. ARCm EXPIRY event is raised when counter reaches the Expiry Value. **Note:** Only word write access is allowed. Any other write access will result in register transfer error.

47.4.2.30 ARCm compare 1 config register (ARCm_COMPARE_1_CFG)

Each ARC counter comes with four compare registers. ARCm_COMPARE_#_CFG register holds the compare values. Each register is associated with its individual interrupt which is raised based on comparison result and interrupt enables.

Offset: 0x0258 + m* 0x40 (m= 0 to 0) Access: Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	ARC_COMPARE_1_VALUE															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	ARC_COMPARE_1_VALUE															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 622. ARCm compare 1 config register (ARCm_COMPARE_1_CFG)

Table 719. ARCm_COMPARE_1_CFG field descriptions

Field	Description
0:31 ARC_COMPARE_1_VALUE	ARCm Compare register 1 ARCm counter current value is compared with compare register and an interrupt is raised based on result. **Note:** Only word write access is allowed. Any other write access will result in register transfer error.

47.4.2.31 ARCm compare 2 config register (ARCm_COMPARE_2_CFG)

Each ARC counter comes with four compare registers. ARCm_COMPARE_#_CFG register holds the compare values. Each register is associated with its individual interrupt which is raised based on comparison result and interrupt enables.

Offset: 0x025C + m* 0x40 (m= 0 to 0) Access: Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	ARC_COMPARE_2_VALUE															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	ARC_COMPARE_2_VALUE															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 623. ARCm compare 2 config register (ARCm_COMPARE_2_CFG)

Table 720. ARCm_COMPARE_2_CFG field descriptions

Field	Description
0:31 ARC_COMPARE_2_VALUE	ARCm Compare register 2 ARCm counter current value is compared with compare register and an interrupt is raised based on result. **Note:** Only word write access is allowed. Any other write access will result in register transfer error.

47.4.2.32 ARCm compare 3 config register (ARCm_COMPARE_3_CFG)

Each ARC counter comes with four compare registers. ARCm_COMPARE_#_CFG register holds the compare values. Each register is associated with its individual interrupt which is raised based on comparison result and interrupt enables.

Offset: 0x0260 + m* 0x40 (m= 0 to 0) Access: Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	ARC_COMPARE_3_VALUE															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	ARC_COMPARE_3_VALUE															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 624. ARCm compare 3 config register (ARCm_COMPARE_3_CFG)

Table 721. ARCm_COMPARE_3_CFG field descriptions

Field	Description
0:31 ARC_COMPARE_3_VALUE	ARCm Compare register 3 ARCm counter current value is compared with compare register and an interrupt is raised based on result. **Note:** Only word write access is allowed. Any other write access will result in register transfer error.

47.4.2.33 ARCm compare 4 config register (ARCm_COMPARE_4_CFG)

Each ARC counter comes with four compare registers. ARCm_COMPARE_#_CFG register holds the compare values. Each register is associated with its individual interrupt which is raised based on comparison result and interrupt enables.

Offset: 0x0264 + m* 0x40 (m= 0 to 0) Access: Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	ARC_COMPARE_4_VALUE															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	ARC_COMPARE_4_VALUE															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 625. ARCm compare 4 config register (ARCm_COMPARE_4_CFG)

Table 722. ARCm_COMPARE_4_CFG field descriptions

Field	Description
0:31 ARC_COMPARE_4_VALUE	ARCm Compare register 4 ARCm counter current value is compared with compare register and an interrupt is raised based on result. **Note:** Only word write access is allowed. Any other write access will result in register transfer error.

47.4.2.34 ARCm interrupt or pulse enable configuration register (ARCm_INT_PULSE_EN_CFG)

ARCm counter can generate up to five interrupts or HW events (pulse generation). Interrupts/pulse are generated either when counter value equals any of the compare register values or at counter expiry. ARCm_INT_PULSE_EN_CFG register enables the individual compare registers or expiry event and defines the behavior of output as either interrupt or pulse.

Offset: 0x0268 + m*0x40 (m= 0 to 0) Access: Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	ARC_INT_PULSE_EXPIRY_EN		ARC_INT_PULSE_C4_EN		ARC_INT_PULSE_C3_EN		ARC_INT_PULSE_C2_EN		ARC_INT_PULSE_C1_EN	
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1

Figure 626. ARCm interrupt or pulse enable configuration register (ARCm_INT_PULSE_EN_CFG)

Table 723. ARCm_INT_PULSE_EN_CFG field descriptions

Field	Description
30:31 ARC_INT_ PULSE_C1_EN	ARCm counter interrupt or pulse on compare 1 result Enable 01 The interrupt corresponding compare register 1 on ARCm is enabled. 10 The pulse corresponding compare register 1 on ARCm is enabled. 00 Neither interrupt nor pulse is generated based on Compare register 1 and current ARC counter value. 11 Neither interrupt nor pulse is generated based on Compare register 1 and current ARC counter value.
28:29 ARC_INT_ PULSE_C2_EN	ARCm counter interrupt or pulse on compare 2 result Enable 01 The interrupt corresponding compare register 2 on ARCm is enabled. 10 The pulse corresponding compare register 2 on ARCm is enabled. 00 Neither interrupt nor pulse is generated based on Compare register 2 and current ARC counter value. 11 Neither interrupt nor pulse is generated based on Compare register 2 and current ARC counter value.
26:27 ARC_INT_ PULSE_C3_EN	ARCm counter interrupt or pulse on compare 3 result Enable 01 The interrupt corresponding compare register 3 on ARCm is enabled. 10 The pulse corresponding compare register 3 on ARCm is enabled. 00 Neither interrupt nor pulse is generated based on Compare register 3 and current ARC counter value. 11 Neither interrupt nor pulse is generated based on Compare register 3 and current ARC counter value.
24:25 ARC_INT_ PULSE_C4_EN	ARCm counter interrupt or pulse on compare 4 result Enable 01 The interrupt corresponding compare register 4 on ARCm is enabled. 10 The pulse corresponding compare register 4 on ARCm is enabled. 00 Neither interrupt nor pulse is generated based on Compare register 4 and current ARC counter value. 11 Neither interrupt nor pulse is generated based on Compare register 4 and current ARC counter value.
22:23 ARC_INT_ PULSE_EXPIRY_EN	ARCm counter interrupt or pulse on Counter Expiry Enable 01 The interrupt corresponding counter expiry is enabled. 10 The pulse corresponding counter expiry is enabled. 00 Neither interrupt nor pulse is generated based on counter expiry event. 11 Neither interrupt nor pulse is generated based on counter expiry event.

47.4.2.35 ARCm interrupt status register (ARCm_INT_STATUS)

ARCm counter generates a set of five interrupts. Interrupts are generated either when counter value equals any of the compare register values or at counter expiry. ARCm_INT_STATUS register holds current status of individual interrupt sources.

Note: If the Interrupt generation is not enabled for any of the compare register or expiry event then the corresponding status bit value follows the synchronized value of output ports. If interrupt generation is disabled and output ports are generating pulse then this register is not of much use.

Offset: 0x026C + m*0x40 (m= 0 to 0) Access: Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	ARC_INT_EXPIRY	ARC_INT_C4	ARC_INT_C3	ARC_INT_C2	ARC_INT_C1
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 627. ARCm interrupt status register (ARCm_INT_STATUS)

Table 724. ARCm_INT_STATUS field descriptions

Field	Description
31 ARC_INT_C1	ARCm counter interrupt on compare 1 result status 0 The interrupt corresponding to compare register 1 on ARCm is not asserted or cleared 1 The interrupt corresponding to compare register 1 on ARCm is asserted
30 ARC_INT_C2	ARCm counter interrupt on compare 2 result status 0 The interrupt corresponding to compare register 2 on ARCm is not asserted/cleared 1 The interrupt corresponding to compare register 2 on ARCm is asserted
29 ARC_INT_C3	ARCm counter interrupt on compare 3 result status 0 The interrupt corresponding to compare register 3 on ARCm is not asserted/cleared 1 The interrupt corresponding to compare register 3 on ARCm is asserted
28 ARC_INT_C4	ARCm counter interrupt on compare 1 result status 0 The interrupt corresponding to compare register 4 on ARCm is not asserted/cleared 1 The interrupt corresponding to compare register 4 on ARCm is asserted
27 ARC_INT_EXPIRY	ARCm counter interrupt on Expiry status 0 The interrupt corresponding to ARCm Expiry is not asserted/cleared 1 The interrupt corresponding to ARCm Expiry is asserted

47.4.2.36 ARCm interrupt clear register (ARCm_INT_CLR)

ARCm counter generates a set of five interrupts. Interrupts are generated either when counter value equals any of the compare register values or at counter expiry. ARCm_INT_CLR register clears the individual interrupt raised by ARCm.

Note: If the Interrupt behavior is not set for any of the compare register or expiry event, then the corresponding status bit should not be used.

Offset: 0x0270 + m*0x40 (m= 0 to 0) Access: Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	ARC_INT_EXPIRY_CLR	ARC_INT_C4_CLR	ARC_INT_C3_CLR	ARC_INT_C2_CLR	ARC_INT_C1_CLR
W												w1c	w1c	w1c	w1c	w1c
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 628. ARCm interrupt clear register (ARCm_INT_CLR)

Table 725. ARCm_INT_CLR field descriptions

Field	Description
31 ARC_INT_C1_CLR	ARCm counter clear interrupt on compare 1 result 1 Writing to this bit clears ARCm_INT_STATUS[ARC_INT_C1]
30 ARC_INT_C2_CLR	ARCm counter clear interrupt on compare 2 result 1 Writing to this bit clears ARCm_INT_STATUS[ARC_INT_C2]
29 ARC_INT_C3_CLR	ARCm counter clear interrupt on compare 3 result 1 Writing to this bit clears ARCm_INT_STATUS[ARC_INT_C3]
28 ARC_INT_C4_CLR	ARCm counter clear interrupt on compare 4 result 1 Writing to this bit clears ARCm_INT_STATUS[ARC_INT_C4]
27 ARC_INT_EXPIRY_CLR	ARCm counter clear interrupt on Expiry 1 Writing to this bit clears ARCm_INT_STATUS[ARC_INT_EXPIRY]

47.4.2.37 ARCm event generator config register (ARCm_EVENT_GEN_CFG)

This register controls the ARCm Event Generator. Event generator is a programmable submodule. The application may choose GST clock or an auxiliary event source to drive the Event Generator output.

While programming this register, the register field ARCm_CFG[ARC_UPDATE_EVENT] should be '00'.

Offset: 0x0274 + m*0x40 (m= 0 to 0) Access: Read/Write




Figure 629. ARCm event generator config register (ARCm_EVENT_GEN_CFG)

Table 726. ARCm_EVENT_GEN_CFG field descriptions

Field	Description
31 EVENT_SOURCE_SEL	ARCm Event Generator Source Selection 0 GST Clock is selected as source for ARCm EVENT GEN output. The Output would be derived by prescaling the GST Clock with ARCm_EVENT_GEN_CFG.PRESCALER _VALUE. 1 Auxiliary source is selected as source for ARCm EVENT GEN output. The output would be derived by Aux source based on ARCm_EVENT_GEN_CFG.AUX_SOURCE_SYNC_MODE.
25:27 AUX_SOURCE_ SYNC_MODE	ARCm Event Generator AUX Source Sync Mode 000 Positive edge of Aux source (synchronized to GST clock) used to create a pulse of 1 GST clock cycle. 001 Negative edge of Aux source (synchronized to GST clock) used to create a pulse of 1 GST clock cycle. 010 Both Positive edge and Negative edge of Aux source (synchronized to GST clock) used to create a pulse of 1 GST clock cycle each. 011 AUX source is synchronized to GST clock. 1xx AUX source is synchronized to GST clock.
0:15 PRESCALER_VAL	ARCm Event Generator GST CLOCK Prescaler Value GST Clock is divided by the PRESCALER_VAL+1. **Note:** For PRESCALER_VAL = 0, GST Clock divided by 2.

47.4.2.38 ARCm read register (ARCm_READ)

This register captures the current value of ARCm counter.

Note: Here “current value” refers to the latest value of the ARC counter in the register interface clock domain.

Offset: 0x0278+ m*0x40 (m= 0 to 0) Access: Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	ARC_READ															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	ARC_READ															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 630. ARCm read register (ARCm_READ)

Table 727. ARCm_READ field descriptions

Field	Description
0:31 ARC_READ	ARCm Read value

47.4.2.39 Timestamp channel k update event stretch register (TSk_UPDATE_EVENT_STRETCH_CFG)

This register defines the timestamp update signal pulse width.

Offset: 0x0A40 + k*0x10 (k= 0 to 1) Access: Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	TS_UPDATE_EVENT_STRETCH_CYCLE								0	0	0	0	0	0	0	TS_UP_EVENT_STRETCH_EN
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 631. Timestamp channel k update event stretch register (TSk_UPDATE_EVENT_STRETCH_CFG)

Table 728. TSk_UPDATE_EVENT_STRETCH_CFG field descriptions

Field	Description
31 TS_UP_EVENT_ STRETCH_EN	Timestamp Channel k Update Event Stretch Enable 0 Update Event is not stretched 1 Update Event is stretched
16:23 TS_UPDATE_EVENT_ STRETCH_CYCLE	Timestamp channel k Update Event Stretch Cycle This field defines the number of GST CLOCK cycles for which timestamp update signal is stretched.

47.4.2.40 Timestamp channel k source select register (TSk_SOURCE_SEL_CFG)

This register defines the source bus for timestamp channel.

Offset: 0x0A44 + k*0x10 (k= 0 to 1) Access: Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	TS_SOURCE_SEL	
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 632. Timestamp channel k source select register (TSk_SOURCE_SEL_CFG)

Table 729. TSk_SOURCE_SEL_CFG field descriptions

Field	Description
30:31 TS_SOURCE_SEL	Timestamp Channel k Source Select 00 TBU or timestamp channel is based on NSC bus 01 TBU or timestamp channel is based on External time bus 0 10 TBU or timestamp channel is based on External time bus 1 11 TBU or timestamp channel is based on NSC bus

47.4.2.41 Timestamp channel k bit select register (TSk_BIT_SEL_CFG)

This register defines the source bus bits which are used to drive timestamp channel.

Bus width selection starts from the programmed value of TS_SOURCE_LSB field till the implementation parameter TBU_WIDTH_n of each TBU Channel.

The number of bits or the value programmed in TS_SOURCE_LSB field is mapped on bit 0 of output timestamp bus of each channel.

Offset: 0x0A48+ k*0x10 (k= 0 to 1) Access: Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	TS_SOURCE_LSB							
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 633. Timestamp channel k bit select register (TSk_BIT_SEL_CFG)

Table 730. TSk_BIT_SEL_CFG field descriptions

Field	Description
24:31 TS_SOURCE_LSB	Timestamp Channel k Source LSB The value programmed in this field determines the number of bits by which the time-stamp should be right-shifted, before being outputted by TBU. For example, if the selected source of TBU time-stamp is NSC and this field is programmed to be 3, then the NSC time-stamp will be right shifted by 3 bits before being outputted by the TBU. **Note:** This field must be programmed keeping in mind the minimum number of clock cycles for which the TS bus needs to be stable. It may be required to right shift the bus by a given number of bits, so that the Timestamp bus remains stable for a time, long enough to synchronize the Timestamp to the peripheral clock domain. The cost of right shifting the bus by a large value is reducing timestamp resolution. GST has limitation to support some resolutions shown in *Table 688: Time Base Unit example configurations*, because for some of these resolutions, the Timestamp will not remain stable for the required number of GST clock cycles.

47.4.2.42 Global freeze in debug 1 config register (GLBL_FRZ_IN_DBG_1_CFG)

This is part 1 of 2 global registers which controls the debug mode behavior of GST modules.

Offset: 0x0AC0 Access: Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	Reserved	0	0	0	Reserved
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	Reserved	0	0	0	OTC0_FRZ_IN_DEBUG	0	0	0	Reserved	0	0	0	NSC_FRZ_IN_DEBUG_GLBL
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 634. Global freeze in debug 1 config register (GLBL_FRZ_IN_DEBUG_1_CFG)

Table 731. GLBL_FRZ_IN_DEBUG_1_CFG field descriptions

Field	Description
31 NSC_FRZ_IN_DEBUG_GLBL	NSC Freeze in Debug Mode 1 NSC stops incrementing in debug mode 0 NSC increments in debug mode as well
23 OTC0_FRZ_IN_DEBUG	OTC0 Freeze in Debug Mode 1 OTC0 stops incrementing in debug mode 0 OTC0 increments in debug mode as well

47.4.2.43 Global freeze in debug 2 config register (GLBL_FRZ_IN_DBG_2_CFG)

This is part 2 of 2 global registers which controls the debug mode behavior of GST modules.

Offset: 0x0AC4 Access: Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	ARC0_FRZ_IN_DEBUG
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 635. Global freeze in debug 2 config register (GLBL_FRZ_IN_DEBUG_2_CFG)

Table 732. GLBL_FRZ_IN_DEBUG_2_CFG field descriptions

Field	Description
31 ARC0_FRZ_IN_DEBUG	ARC0 Freeze in Debug Mode 1 ARC stops incrementing/decrementing in debug mode 0 ARC increments/decrements in debug mode as well

47.4.2.44 Global control to latch counter/timer current value (GLBL_LATCH_CTRL)

This global register provides control to latch the OTC counters, and NSC current value on the corresponding Read registers.

Offset: 0x0AC8 Access: Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	NSC_LATCH_CTRL
W																w1c
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	Reserved	0	0	0	Reserved	0	0	0	Reserved	0	0	0	OTC0_LATCH_CTRL
W																w1c
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 636. Global control to latch counter/timer current value (GLBL_LATCH_CTRL)

Table 733. GLBL_LATCH_CTRL field descriptions

Field	Description
31 OTC0_LATCH_CTRL	OTC0 Latch control 1 Writing 1 on this bit latches the current value of OTC0 Counter on its read registers
15 NSC_LATCH_CTRL	NSC Latch control 1 Writing 1 on this bit latches the current value of NSC Counter on its read registers

47.4.2.45 Global control to clear latch counter/timer current value register (GLBL_LATCH_CLR)

This global register provides control to clear latched values on read register of the OTC counters, and NSC.

Offset: 0x0ACC Access: Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	NSC_LATCH_CLR
W																w1c
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	Reserved	0	0	0	Reserved	0	0	0	Reserved	0	0	0	OTC0_LATCH_CLR
W																w1c
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 637. Global control to clear latch counter/timer current value register (GLBL_LATCH_CLR)

Table 734. GLBL_LATCH_CLR field descriptions

Field	Description
31 OTC0_LATCH_CLR	OTC0 Latch Clear control 1 Writing 1 on this field clears the latch on the read registers of OTC0 counters
15 NSC_LATCH_CLR	NSC Latch clear control 1 Writing 1 on this field clears the latch on the read registers of NSC counters

48 CAN Subsystem

48.1 Introduction

SPC58xHx has below CAN subsystems implemented:

- CAN Subsystem 0
- CAN Subsystem 1
- CAN Subsystem 2
- CAN Subsystem 3

Note: Refer to Section 7.8.2: CAN subsystem configuration in Chapter 7: Device configuration to see the subsystems implementation.

The Controller Area Network (CAN) subsystem consists of the modular CAN (M_CAN) modules along with an integrated intelligent CAN RAM controller. The CAN RAM controller consists of additional logic for arbitration between the requests for the RAM access by the various CANs and CPU, ECC encoder/decoder for the Message RAM data and active transmit message buffer protection from CPU write access. The subsystem follows the little endian format.


Note: Refer to Section 7.8.2: CAN subsystem configuration in Chapter 7: Device configuration to see the number of CAN nodes used in the device.

Table 735. IP user manual versions

IP Name	Version
M_CAN IP	Revision 3.2.3

The general CAN subsystem implementation is shown in *Section 48.2*. It interfaces with the Host processor bus using the peripheral bus. The RAM is not implemented inside the subsystem.

Figure 638. CAN subsystem generic block diagram



1: Number of M_CAN nodes (M_CANx) varies per device. Please refer to Device Configuration chapter to see the number of M_CAN nodes used in the device.

48.2 Features

The CAN subsystem consists of the following major blocks:

- Modular CAN cores: The registers of the CAN module can be accessed using the Generic Slave Interface (GSI)
- CAN-RAM arbiter
- SRAM interface and memory organization
- ECC Controller

48.3 Modular CAN (M_CAN) cores

M_CAN functionality conforms to CAN specification V2.0B active for each M_CAN node. The M_CAN performs communication according to the CAN protocol specification 2.0 part A,B and to CAN FD 1.0.Flexible assignment of Message Objects to nodes.
The bit rate can be programmed to values up to 1 Mbit/s for standard CAN frames. High bit rates are possible in CAN FD mode. Additional transceiver hardware is required for connection to the physical layer.

Note: Implemented CAN nodes are fully compliant to ISO CAN FD specification ISO 11898-1: 2015.

The message storage is intended to be a single-ported Message RAM outside of the module. It is connected to the M_CAN via the Generic Master Interface. Depending on the chosen device, multiple M_CAN controllers can share the same Message RAM.

All functions concerning the handling of messages are implemented by the Rx Handler and the Tx Handler. The Rx Handler manages message acceptance filtering, the transfer of received messages from the CAN core to the Message RAM as well as providing receive message status information. The Tx Handler is responsible for the transfer of transmit messages from the Message RAM to the CAN core as well as providing transmit status information.

Acceptance filtering is implemented by a combination of up to 128 filter elements where each one can be configured as a range, as a bit mask, or as a dedicated ID filter.

The M_CAN’s clock domain concept allows the separation between the high precision CAN clock and the Host clock, which may be generated by an FMPLL.


48.3.1 Features

The following are the features of Modular CAN cores.

- Conforms with CAN protocol version 2.0 part A, B and ISO 11898-1: 2015
- CAN Flexible data-rate (ISO CAN FD) protocol with 64 data bytes on M_CAN is supported
- Bit rates up to 1 Mbit/s in standard CAN mode
- Bit rates up to 8 Mbit/s in ISO CAN FD mode
- CAN error logging
- AUTOSAR optimized
- SAE J1939 optimized
- Improved acceptance filtering
- Two configurable Receive FIFOs
- Separate signaling on reception of High Priority Messages
- Up to 64 dedicated Receive Buffers
- Up to 32 dedicated Transmit Buffers
- Configurable Transmit FIFO
- Configurable Transmit Queue
- Configurable Transmit Event FIFO
- Direct Message RAM access for Host CPU
- Multiple M_CANs share the same Message RAM
- Programmable loop-back test mode
- Maskable module interrupts
- 8-/16-/32-bits Generic Slave Interface for connection customer-specific Host CPUs
- Two clock domains (CAN clock and Host clock)
- Power-down support
- Debug over M_CAN

48.3.2 Block diagram

Figure 639. M_CAN core block diagram



- CAN core: CAN Protocol Controller and Rx/Tx Shift Register. Handles all ISO 11898-1 protocol functions. Supports 11-bit and 29-bit identifiers.
- Sync: Synchronizes signals from the Host clock domain to the CAN clock domain and vice versa.
- Clk: Synchronizes reset signal to the Host clock domain and to the CAN clock domain.
- Cfg and Ctrl: CAN core related configuration and control bits.
- Interrupt and Timestamp: Interrupt control and 16-bit CAN bit time counter for receive and transmit timestamp generation.
- Tx Handler: Controls the message transfer from the external Message RAM to the CAN core. A maximum of 32 Tx Buffers can be configured for transmission. Tx buffers can be used as dedicated Tx Buffers, as Tx FIFO, part of a Tx Queue, or as a combination of them. A Tx Event FIFO stores Tx timestamps together with the corresponding Message ID. Transmit cancellation is also supported.
- Rx Handler: Controls the transfer of received messages from the CAN core to the external Message RAM. The Rx Handler supports two Receive FIFOs, each of configurable size, and up to 64 dedicated Rx Buffers for storage of all messages that have passed acceptance filtering. A dedicated Rx Buffer, in contrast to a Receive FIFO, is used to store only messages with a specific identifier. An Rx timestamp is stored

together with each message. Up to 128 filters can be defined for 11-bit IDs and up to 64 filters for 29-bit IDs.

- Generic Slave Interface: Connects the M_CAN to a customer specific Host CPU. The Generic Slave Interface is capable of connecting to an 8-/16-/32-bit bus to support a wide range of interconnection structures.
- Generic Master Interface: Connects the M_CAN access to an external 32-bit Message RAM. The maximum Message RAM size is 16 KB × 32 bits.

48.3.3 Dual clock sources

To improve the EMC behavior, a spread spectrum clock can be used for the Host clock domain. Due to the high precision clocking requirements of the CAN core, a separate clock without any modulation has to be provided as CAN clock.

Within the M_CAN module there is a synchronization mechanism implemented to ensure save data transfer between the two clock domains.

Note: In order to achieve a stable function of the M_CAN, the Host clock must always be faster than or equal to the CAN clock. Also the modulation depth of the spread spectrum clock has to be regarded.

Caution: Stop this module when the device is in STOP mode. If CAN message reception is mandatory, check that the PLL is unlocked before transmitting any message. Use the external oscillator (XOSC) instead of the internal RC oscillator (IRCOSC) during the STOP mode.

48.3.4 Dual interrupt lines

The module provides two interrupt lines. Interrupts can be routed either to EINT0 or to EINT1. By default all interrupts are routed to interrupt line EINT0. By programming EINT0 and EINT1 bits of the Interrupt Line Enable (ILE) register, the interrupt lines can be enabled or disabled separately.

48.3.5 Memory map and register descriptions

48.3.5.1 Hardware reset description

After hardware reset, the registers of the M_CAN hold the reset values listed in *Table 736*. Additionally the *Bus_Off* state is reset and the M_CAN Tx output is set to *recessive* (HIGH). The value 0x0001 (bit 0 [INIT] of the CCCR register = ‘1’) in the CC Control Register enables software initialization. The M_CAN does not influence the CAN bus until the CPU resets bit 0 [INIT] of the CCCR register = ‘0’.

48.3.5.2 Register map

The M_CAN module allocates an address space of 256 bytes. All registers are organized as 32-bit registers. The M_CAN is accessible by the Host CPU via the Generic Slave Interface using a data width of 8-bit (byte access), 16-bit (half-word access), or 32-bit (word access).

Note: Write access by the Host CPU to registers/bits marked with “P=Protected Write” is possible only when the bit 1 [CCE] and bit 0 [INIT] of the CCCR register is set to ‘1’.

There is a delay from writing to a command register until the update of the related status register bits due to clock domain crossing.

Caution: Any write access to reserved or not implemented registers in the 16 KB slot assigned by the peripherals bridge to the M_CAN IP will not generate any bus access error.

Table 736. M_CAN memory map

Address Offset	Register Name	Access(1)	Reset value	Location
0x0000	Core Release Register (CREL)	R	0x3238_0608	*Section 48.3.5.2.1*
0x0004	Endian Register (ENDN)	R	0x8765_4321	*Section 48.3.5.2.2*
0x0008–0x000B	Reserved			
0x000C	Data Bit Timing and Prescaler Register (DBTP)	RP	0x0000_0A33	*Section 48.3.5.2.3*
0x0010	Test Register (TEST)	RP	0x0000_0000	*Section 48.3.5.2.4*
0x0014	RAM Watchdog Register (RWD)	RP	0x0000_0000	*Section 48.3.5.2.5*
0x0018	CC Control Register (CCCR)	RWPp	0x0000_0001	*Section 48.3.5.2.6*
0x001C	Nominal Bit Timing and Prescaler Register (NBTP)	RP	0x0600_0A03	*Section 48.3.5.2.7*
0x0020	Timestamp Counter Configuration Register (TSCC)	RP	0x0000_0000	*Section 48.3.5.2.8*
0x0024	Timestamp Counter Value Register (TSCV)	RC	0x0000_0000	*Section 48.3.5.2.9*
0x0028	Timeout Counter Configuration Register (TOCC)	RP	0xFFFF_0000	*Section 48.3.5.2.10*
0x002C	Timeout Counter Value Register (TOCV)	RC	0x0000_FFFF	*Section 48.3.5.2.11*
0x0030–0x003F	Reserved			
0x0040	Error Counter Register (ECR)	RX	0x0000_0000	*Section 48.3.5.2.12*
0x0044	Protocol Status Register (PSR)	RXS	0x0000_0707	*Section 48.3.5.2.13*
0x0048	Transmitter Delay Compensation Register (TDCR)	RP	0x0000_0000	*Section 48.3.5.2.14*
0x004C–0x004F	Reserved			
0x0050	Interrupt Register (IR)	R/W	0x0000_0000	*Section 48.3.5.2.15*
0x0054	Interrupt Enable Register (IE)	R/W	0x0000_0000	*Section 48.3.5.2.16*
0x0058	Interrupt Line Select Register (ILS)	R/W	0x0000_0000	*Section 48.3.5.2.17*
0x005C	Interrupt Line Enable Register (ILE)	R/W	0x0000_0000	*Section 48.3.5.2.18*
0x0060–0x007F	Reserved			
0x0080	Global Filter Configuration Register (GFC)	RP	0x0000_0000	*Section 48.3.5.2.19*
0x0084	Standard ID Filter Configuration Register (SIDFC)	RP	0x0000_0000	*Section 48.3.5.2.20*
0x0088	Extended ID Filter Configuration Register (XIDFC)	RP	0x0000_0000	*Section 48.3.5.2.21*
0x008C–0x008F	Reserved			
0x0090	Extended ID AND Mask Register (XIDAM)	RP	0x1FFF_FFFF	*Section 48.3.5.2.22*

Table 736. M_CAN memory map (continued)

Address Offset	Register Name	Access(1)	Reset value	Location
0x0094	High Priority Message Status Register (HPMS)	R	0x0000_0000	*Section 48.3.5.2.23*
0x0098	New Data 1 Register (NDAT1)	R/W	0x0000_0000	*Section 48.3.5.2.24*
0x009C	New Data 2 Register (NDAT2)	R/W	0x0000_0000	*Section 48.3.5.2.25*
0x00A0	Rx FIFO 0 Configuration Register (RXF0C)	RP	0x0000_0000	*Section 48.3.5.2.26*
0x00A4	Rx FIFO 0 Status Register (RXF0S)	R	0x0000_0000	*Section 48.3.5.2.27*
0x00A8	Rx FIFO 0 Acknowledge Register (RXF0A)	R/W	0x0000_0000	*Section 48.3.5.2.28*
0x00AC	Rx Buffer Configuration Register (RXBC)	RP	0x0000_0000	*Section 48.3.5.2.29*
0x00B0	Rx FIFO 1 Configuration Register (RXF1C)	RP	0x0000_0000	*Section 48.3.5.2.30*
0x00B4	Rx FIFO 1 Status Register (RXF1S)	R	0x0000_0000	*Section 48.3.5.2.31*
0x00B8	Rx FIFO 1 Acknowledge Register (RXF1A)	R/W	0x0000_0000	*Section 48.3.5.2.32*
0x00BC	Rx Buffer / FIFO Element Size Configuration Register (RXESC)	RP	0x0000_0000	*Section 48.3.5.2.33*
0x00C0	Tx Buffer Configuration Register (TXBC)	RP	0x0000_0000	*Section 48.3.5.2.34*
0x00C4	Tx FIFO/Queue Status Register (TXFQS)	R	0x0000_0000	*Section 48.3.5.2.35*
0x00C8	Tx Buffer Element Size Configuration Register (TXESC)	RP	0x0000_0000	*Section 48.3.5.2.36*
0x00CC	Tx Buffer Request Pending Register (TXBRP)	R	0x0000_0000	*Section 48.3.5.2.37*
0x00D0	Tx Buffer Add Request Register (TXBAR)	R/W	0x0000_0000	*Section 48.3.5.2.38*
0x00D4	Tx Buffer Cancellation Register (TXBCR)	R/W	0x0000_0000	*Section 48.3.5.2.39*
0x00D8	Tx Buffer Transmission Occurred Register (TXBTO)	R	0x0000_0000	*Section 48.3.5.2.40*
0x00DC	Tx Buffer Cancellation Finished Register (TXBCF)	R	0x0000_0000	*Section 48.3.5.2.41*
0x00E0	Tx Buffer Transmission Interrupt Enable (TXBTIE)	R/W	0x0000_0000	*Section 48.3.5.2.42*
0x00E4	Tx Buffer Cancellation Finished Interrupt Enable Register (TXBCIE)	R/W	0x0000_0000	*Section 48.3.5.2.43*
0x00E8–0x00EF	Reserved			
0x00F0	Tx Event FIFO Configuration Register (TXEFC)	RP	0x0000_0000	*Section 48.3.5.2.44*
0x00F4	Tx Event FIFO Status Register (TXEFS)	R	0x0000_0000	*Section 48.3.5.2.45*
0x00F8	Tx Event FIFO Acknowledge Register (TXEFA)	R/W	0x0000_0000	*Section 48.3.5.2.46*
0x00FC–0x00FF	Reserved			

1. R = Read, S = Set on read, W = Write, P = Protected Write, C = Clear/preset on write, p = Protected set, X= Reset on read

48.3.5.2.1 Core Release Register (CREL)

Offset: 0x0000 Access: Read

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	REL				STEP				SUBSTEP				YEAR			
W																
Reset(1)	-r	-r	-r	-r	-r	-r	-r	-r	-r	-r	-r	-r	-d	-d	-d	-d

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	MON								DAY							
W																
Reset(1)	-d	d-	-d	-d	-d	-d	-d	-d	-d	-d	-d	-d	-d	-d	-d	-d

1. -r = release, -d = time stamp. The coding of revisions depends on the module version used in the device. For the device reset value refer to *Table 736: M_CAN memory map*.

Figure 640. Core Release Register (CREL)

Table 737. CREL field descriptions

Field	Description
0:3 REL	Core Release One digit, BCD.
4:7 STEP	Step of Core Release One digit, BCD.
8:11 SUBSTEP	Substep of Core Release One digit, BCD.
12:15 YEAR	Time Stamp Year One digit, BCD.
16:23 MON	Time Stamp Month Two digits, BCD.
24:31 DAY	Time Stamp Day Two digits, BCD.

48.3.5.2.2 Endian Register (ENDN)

Offset: 0x0004 Access: Read

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	ETV															
W																
Reset	1	0	0	0	0	1	1	1	0	1	1	0	0	1	0	1

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	ETV															
W																
Reset	0	1	0	0	0	0	1	1	0	0	1	0	0	0	0	1

Figure 641. Endian Register (ENDN)

Table 738. ENDN field descriptions

Field	Description
0:31 ETV	Endianness Test Value The endianness test value is 0x87654321.

48.3.5.2.3 Data Bit Timing and Prescaler Register (DBTP)

This register is only writable if bits **CCCR.CCE** and **CCCR.INIT** are set. The CAN bit time may be programed in the range of 4 to 49 time quanta. The CAN time quantum may be programmed in the range of 1 to 32 M_CAN clock periods. tq = (FBRP + 1) M_CAN clock period.

FTSEG1 is the sum of Prop_Seg and Phase_Seg1. **FTSEG2** is Phase_Seg2.

Therefore the length of the bit time is (programmed values) **[FTSEG1 + FTSEG2 + 3]** tq or (functional values) [Sync_Seg + Prop_Seg + Phase_Seg1 + Phase_Seg2] tq.

The Information Processing Time (IPT) is zero, meaning that the data for the next bit is available at the first clock edge after the sample point.

Offset: 0x000C Access: Read Protected

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	TDC(1)	0	0	DBRP(1)				
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	DTSEG1(1)					DTSEG2(1)				DSJW(1)			
W																
Reset	0	0	0	0	1	0	1	0	0	0	1	1	0	0	1	1

1. These are protected write (P) bits which means that write access by the bits is possible only when the bit 1 [CCE] and bit 0 [INIT] of CCCR register are set to ‘1’.

Figure 642. Data Bit Timing and Prescaler Register (DBTP)

Table 739. DBTP field descriptions

Field	Description
8 TDC	Transceiver Delay Compensation 0 Transceiver Delay Compensation disabled 1 Transceiver Delay Compensation enabled
11:15 DBRP	Data Baud Rate Prescaler (0x00–0x1F) The value by which the oscillator frequency is divided for generating the bit time quanta. The bit time is built up from a multiple of this quanta. Valid values for the Baud Rate Prescaler are 0 to 31. When TDC = ‘1’, the range is limited to 0,1. The actual interpretation by the hardware of this value is such that one more than the value programmed here is used.
19:23 DTSEG1	Data time segment before sample point (0x0–0x1F) Valid values are 0 to 31. The actual interpretation by the hardware of this value is such that one more than the programmed value is used.

Table 739. DBTP field descriptions (continued)

Field	Description
24:27 DTSEG2	Data time segment after sample point (0x0–0xF) Valid values are 0 to 15. The actual interpretation by the hardware of this value is such that one more than the programmed value is used.
28:31 DSJW	Data (Re) Synchronization Jump Width (0x0–0xF) Valid values are 0 to 15. The actual interpretation by the hardware of this value is such that one more than the value programmed here is used.

Note: With a CAN clock of 8 MHz, the reset value of 0x00000A33 configures the M_CAN for a fast bit rate of 500 kbit/s.

The bit rate configured for the CAN FD data phase via DBTP must be higher than or equal to the bit rate configured for the arbitration phase via NBTP.

To achieve high bit rates in CAN FD mode for the data phase up to 8 Mbit/s the number of time quanta bits per CAN bit can be chosen down to 4 time quanta per bit time.

48.3.5.2.4 Test Register (TEST)

Write access to the Test Register has to be enabled by setting CCCR[TEST] to ‘1’. All Test Register functions are set to their reset values when CCCR[TEST] is reset. Loop Back mode and software control of M_CAN Tx pin are hardware test modes. Programming of **TX** ≠ ‘00’ may disturb the message transfer on the CAN bus.

Offset: 0x0010 Access: Read-Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	RX	TX(1)		LBCK(1)	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	—	0	0	0	0	0	0	0

1. These are protected write (P) bits which means that write access by the bits is possible only when the bit 1 [CCE] and bit 0 [INIT] of CCCR register are set to ‘1’.

Figure 643. Test Register (TEST)

Table 740. TEST field descriptions

Field	Description
24 RX	Receive Pin Monitors the actual value of CAN Rx pin. 0 The CAN bus is dominant (CAN Rx input = ‘0’) 1 The CAN bus is recessive (CAN Rx input = ‘1’)
25:26 TX	Control of Transmit Pin 00 Reset value, CAN Tx output is controlled by the CAN core, updated at the end of the CAN bit time. 01 Sample Point can be monitored at pin CAN Tx output 10 Dominant (‘0’) level at pin CAN Tx output 11 Recessive (‘1’) at pin CAN Tx output
27 LBCK	Loop Back mode 0 Reset value, Loop Back mode is disabled 1 Loop Back mode is enabled (refer to *Section 48.3.7.9: Test modes*)

48.3.5.2.5 RAM Watchdog Register (RWD)

The RAM Watchdog monitors the READY output of the Message RAM. A Message RAM access via the M_CAN’s Generic Master Interface starts the Message RAM Watchdog Counter with the value configured by the WDC bits. The counter is reloaded with WDC bits when the Message RAM signals successful completion by activating its READY output. In case there is no response from the Message RAM until the counter has counted down to zero, the counter stops and interrupt flag WDI bit of the IR is set. The RAM Watchdog Counter is clocked by the Host clock.

Offset: 0x0014 Access: Read Protected

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	WDV								WDC(1)							
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

1. These are protected write (P) bits which means that write access by the bits is possible only when the bit 1 [CCE] and bit 0 [INIT] of CCCR register are set to ‘1’.

Figure 644. RAM Watchdog Register (RWD)

Table 741. RWD field descriptions

Field	Description
16:23 WDV	Watchdog Value Actual Message RAM Watchdog Counter Value.
24:31 WDC	Watchdog Configuration Start value of the Message RAM Watchdog Counter. With the reset value of '00' the counter is disabled.

48.3.5.2.6 CC Control Register (CCCR)

The following section shows the CAN Control register. For details about setting and resetting of single bits refer to *Section 48.3.7.1.1: Software initialization*.

Offset: 0x0018 Access: Read Protected

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	NISO(1)	TXP(1)	EFBI(1)	PXHD(1)	0	0	BRSE(1)	FDOE(1)	TEST(2)	DAR(1)	MON(2)	CSR	CSA	ASM(2)	CCE(1)	INIT
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1

1. These are protected write (P) bits which means that write access by the bits is possible only when the bit 1 [CCE] and bit 0 [INIT] of CCCR register are set to '1'.
2. These are protected set (p) bits.

Figure 645. CC Control register (CCCR)

Table 742. CCCR field descriptions

Field	Description
16 NISO	Non ISO Operation If this bit is set, the M_CAN uses the CAN FD frame format as specified by the Bosch CAN FD Specification V1.0. 0 CAN FD frame format according to ISO11898-1 1 CAN FD frame format according to Bosch CAN FD Specification V1.0
17 TXP	Transmit Pause If this bit is set, the M_CAN pauses for two CAN bit times before starting the next transmission after itself has successfully transmitted a frame. 0 Transmit pause disabled 1 Transmit pause enabled
18 EFBI	Edge Filtering during Bus Integration 0 Edge filtering disabled 1 Two consecutive dominant tq required to detect an edge for hard synchronization

Table 742. CCCR field descriptions (continued)

Field	Description
19 PXHD	Protocol Exception Handling Disable 0 Protocol exception handling enabled 1 Protocol exception handling disabled **Note:** When protocol exception handling is disabled, the M_CAN will transmit an error frame when it detects a protocol exception condition.
22 BRSE	Bit Rate Switch Enable 0 Bit rate switching for transmissions disabled 1 Bit rate switching for transmissions enabled **Note:** When CAN FD operation is disabled FDOE = ‘0’, BRSE is not evaluated.
23 FDOE	FD Operation Enable 0 FD operation disabled 1 FD operation enabled
24 TEST	Test Mode Enable 0 Normal operation, register TEST holds reset values 1 Test Mode, write access to register TEST enabled
25 DAR	Disable Automatic Retransmission 0 Automatic retransmission of messages not transmitted successfully enabled 1 Automatic retransmission disabled
26 MON	Bus Monitoring Mode Bit MON can only be set by the Host when both CCE and INIT are set to ‘1’. The bit can be reset by the Host at any time. 0 Bus Monitoring Mode is disabled 1 Bus Monitoring Mode is enabled
27 CSR	Clock Stop Request 0 No clock stop is requested 1 Clock stop requested. When clock stop is requested, first INIT and then CSA will be set after all pending transfer requests have been completed and the CAN bus reached idle.
28 CSA	Clock Stop Acknowledge 0 No clock stop acknowledged 1 M_CAN may be set in power down by stopping Host clock and core clock
29 ASM	Restricted Operation Mode Bit ASM is only set by the Host when both CCE and INIT are set to ‘1’. The bit is reset by the Host at any time. 0 Normal CAN operation 1 Restricted Operation Mode active

Table 742. CCCR field descriptions (continued)

Field	Description
30 CCE	Configuration Change Enable 0 The CPU has no write access to the protected configuration registers 1 The CPU has write access to the protected configuration registers (while CCCR.INIT = '1')
31 INIT	Initialization 0 Normal Operation 1 Initialization is started **Note:** Due to the synchronization mechanism between the two clock domains, there may be a delay until the value written to INIT can be read back. Therefore the programmer has to ensure that the previous value written to INIT has been accepted by reading INIT before setting INIT to a new value.

48.3.5.2.7 Nominal Bit Timing and Prescaler Register (NBTP)

This register is only writable if bits CCCR[CCE] and CCCR[INIT] are set. The CAN bit time may be programmed in the range of [4…385] time quanta. The CAN time quantum may be programmed in the range of [1…512] M_CAN clock periods.

Equation 32 tq = (NBRP + 1) M_CAN clock period

NTSEG1 is the sum of Prop_Seg and Phase_Seg1. NTSEG2 is Phase_Seg2.

Therefore the length of the bit time is (prog rammed values) [NTSEG1 + NTSEG2 + 3] tq or (functional values) [Sync_Seg + Prop_Seg + Phase_Seg1 + Phase_Seg2] tq.

The Information Processing Time (IPT) is zero, meaning the data for the next bit is available at the first clock edge after the sample point.

Offset: 0x001C Access: Read Protected

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	NSJW(1)								NBRP(1)							
Reset	0	0	0	0	0	1	1	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	NTSEG1(1)								0	NTSEG2(1)						
Reset	0	0	0	0	1	0	1	0	0	0	0	0	0	0	1	1

1. These are protected write (P) bits which means that write access by the bits is possible only when the bit 1 [CCE] and bit 0 [INIT] of CCCR register are set to '1'.

Figure 646. Nominal Bit Timing and Prescaler Register (NBTP)

Table 743. NBTP field descriptions

Field	Description
0:6 NSJW	(Re) Synchronization Jump Width (0x00–0x7F) Valid values are 0 to 127. The actual interpretation by the hardware of this value is such that one more than the value programmed here is used.
7:15 NBRP	Baud Rate Prescaler (0x000–0x1FF) The value by which the oscillator frequency is divided for generating the bit time quanta. The bit time is built up from a multiple of this quanta. Valid values for the Baud Rate Prescaler are 0 to 511. The actual interpretation by the hardware of this value is such that one more than the value programmed here is used.
16:23 NTSEG1	Time segment before sample point (0x01–0xFF) Valid values are 1 to 255. The actual interpretation by the hardware of this value is such that one more than the programmed value is used.
25:31 NTSEG2	The time segment after the sample point (0x01–0x7F) Valid values are 1 to 127. The actual interpretation by the hardware of this value is such that one more than the programmed value is used.

Note: With a CAN clock of 8 MHz, the reset value of 0x06000A03 configures the M_CAN for a bit rate of 500 kbit/s.

48.3.5.2.8 Timestamp Counter Configuration Register (TSCC)

Offset: 0x0020 Access: RP

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	TCP(1)			
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	TSS(1)	
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

1. These are protected write (P) bits which means that write access by the bits is possible only when the bit 1 [CCE] and bit 0 [INIT] of CCCR register are set to ‘1’.

Figure 647. Timestamp Counter Configuration Register (TSCC)

Table 744. TSCC field descriptions

Field	Description
12:15 TCP	Timestamp Counter Prescaler (0x0–0xF) Configures the timestamp and timeout counters time unit in multiples of CAN bit times [1 to16]. The actual interpretation by the hardware of this value is such that one more than the value programmed here is used.
30:31 TSS	Timestamp Select 00 Timestamp counter value always 0x0000 01 Timestamp counter value incremented according to Timestamp Counter Prescaler (TCP) 10 External timestamp counter value used 11 Same as '00' **Note:** In case of CAN FD mode an external counter (available through PIT/GST) is requested for timestamp generation.

48.3.5.2.9 Timestamp Counter Value Register (TSCV)

Offset: 0x0024 Access: R/W

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	TSC															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 648. Timestamp Counter Value Register (TSCV)

Table 745. TSCV field descriptions

Field	Description
16:31 TSC	Timestamp Counter The internal/external Timestamp Counter value is captured on start of frame (both Rx and Tx). When TSCC.TSS = '01', the Timestamp Counter is incremented in multiples of CAN bit times [1 to 16] depending on the configuration of TSCC.TCP. A wrap around sets interrupt flag IR.TSW. Write access resets the counter to zero. When TSCC.TSS = '10', TSC reflects the external Timestamp Counter value. A write access has no impact.

Note: A "wrap around" is a change of the Timestamp Counter value from non-zero to zero not caused by write access to TSCV.

48.3.5.2.10 Timeout Counter Configuration Register (TOCC)

For a description of the Timeout Counter, refer to *Section 48.3.9*.

Offset: 0x0028 Access: RP

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	TOP(1)															
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	TOS(1)		ETOC(1)
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

1. These are protected write (P) bits which means that write access by the bits is possible only when the bit 1 [CCE] and bit 0 [INIT] of CCCR register are set to '1'.

Figure 649. Timeout Counter Configuration Register (TOCC)

Table 746. TOCC field descriptions

Field	Description
0:15 TOP	Timeout Period Start value of the Timeout Counter (down-counter). Configures the Timeout Period.
29:30 TOS	Timeout Select When operating in Continuous mode, a write to **TOCV** presets the counter to the value configured by **TOCC[TOP]** and continues down-counting. When the Timeout Counter is controlled by one of the FIFOs, an empty FIFO presets the counter to the value configured by **TOCC[TOP]**. Down-counting is started when the first FIFO element is stored. 00 Continuous operation 01 Timeout controlled by Tx Event FIFO 10 Timeout controlled by Rx FIFO 0 11 Timeout controlled by Rx FIFO 1
31 ETOC	Enable Timeout Counter 0 Timeout Counter disabled 1 Timeout Counter enabled **Note:** For use of timeout function with CAN FD refer to *Section 48.3.9*.

48.3.5.2.11 Timeout Counter Value Register (TOCV)

Offset: 0x002C Access: R/W

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	TOC															
W																
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Figure 650. Timeout Counter Value Register (TOCV)

Table 747. TOCV field descriptions

Field	Description
16:31 TOC	The Timeout Counter is decremented in multiples of CAN bit times (1 to 16) depending on the configuration of TSCC.TCP. When decremented to zero, interrupt flag IR.TOO is set and the Timeout Counter is stopped. Start and reset/restart conditions are configured via TOCC.TOS.

48.3.5.2.12 Error Counter Register (ECR)

Offset: 0x0040 Access: Read

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	CEL(1)							
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	RP	REC							TEC							
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

1. Access type is RX: reset on read.

Figure 651. Error Counter Register (ECR)

Table 748. ECR field descriptions

Field	Description
8:15 CEL	CAN Error Logging The counter is incremented each time when a CAN protocol error causes the Transmit Error Counter or the Receive Error Counter to be incremented. It is reset by read access to CEL. The counter stops at 0xFF; the next increment of TEC or REC sets interrupt flag ELO bit of the IR register.
16 RP	Receive Error Passive 0 The Receive Error Counter is below the error passive level of 128 1 The Receive Error Counter has reached the error passive level of 128
17:23 REC	Receive Error Counter Actual state of the Receive Error Counter, values between 0 and 127.
24:31 TEC	Transmit Error Counter Actual state of the Transmit Error Counter, values between 0 and 255.

Note: When CCCR.ASM is set, the CAN protocol controller does not increment TEC and REC when a CAN protocol error is detected, but CEL is still incremented.

48.3.5.2.13 Protocol Status Register (PSR)

Offset: 0x0044 Access: RXS

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	TDCV						
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	PXE(1)	RFDF(1)	RBRS(1)	RESI(1)	DLEC(2)			BO	EW	EP	ACT		LEC(2)		
W																
Reset	0	0	0	0	0	1	1	1	0	0	0	0	0	1	1	1

1. Access type is RX: reset on read.
2. Access type is RS: set on read.

Figure 652. Protocol Status Register (PSR)

Table 749. PSR field descriptions

Field	Description
9:15 TDCV	Transmitter Delay Compensation Value (0x00-0x7F) Position of the secondary sample point, defined by the sum of the measured delay from CAN Tx to CAN Rx and TDCR.TDCO. The SSP position is, in the data phase, the number of mtq between the start of the transmitted bit and the secondary sample point. Valid values are 0 to 127 mtq.
17 PXE	Protocol Exception Event 0 No protocol exception event occurred since last read access 1 Protocol exception event occurred
18 RFDF	Received CAN FD Message This bit is set independent of acceptance filtering. 0 Since this bit was reset by the CPU, no CAN FD message has been received 1 Message in CAN FD format with FDF flag set has been received
19 RBRS	BRS flag of last received CAN FD Message This bit is set together with RFDF, independent of acceptance filtering. 0 Last received CAN FD message did not have its BRS flag set. 1 Last received CAN FD message had its BRS flag set.
20 RESI	ESI CAN FD Message with ESI flag This bit is set together with RFDF, independent of acceptance filtering. 0 Last received CAN FD message did not have its ESI flag set. 1 Last received CAN FD message had its ESI flag set
21:23 DLEC	Data Phase Last Error Code Type of last error that occurred in the data phase of a CAN FD format frame with its BRS flag set. Coding is the same as for LEC. This field will be cleared to zero when a CAN FD format frame with its BRS flag set has been transferred (reception or transmission) without error.
24 BO	Bus_Off Status 0 The M_CAN is not Bus_Off 1 The M_CAN is in Bus_Off state
25 EW	Warning Status 0 Both error counters are below the Error_Warning limit of 96 1 At least one of error counter has reached the Error_Warning limit of 96
26 EP	Error Passive 0 The M_CAN is in the Error_Active state. It normally takes part in bus communication and sends an active error flag when an error has been detected 1 The M_CAN is in the Error_Passive state

Table 749. PSR field descriptions (continued)

Field	Description
27:28 ACT	Activity Monitors the module's CAN communication state. 00 Synchronizing – node is synchronizing on CAN communication 01 Idle-node is neither receiver nor transmitter 10 Receiver-node is operating as receiver 11 Transmitter-node is operating as transmitter
29:31 LEC	Last Error Code The LEC indicates the type of the last error to occur on the CAN bus. This field will be cleared to '0' when a message has been transferred (reception or transmission) without error. 000 No Error: No error occurred since LEC has been reset by successful reception or transmission. 001 Stuff Error: More than 5 equal bits in a sequence have occurred in a part of a received message where this is not allowed. 010 Form Error: A fixed format part of a received frame has the wrong format. 011 AckError: The message transmitted by the M_CAN was not acknowledged by another node. 100 Bit1Error: During the transmission of a message (with the exception of the arbitration field), the device wanted to send a recessive level (bit of logical value '1'), but the monitored bus value was dominant. 101 Bit0Error: During the transmission of a message (or acknowledge bit, or active error flag, or overload flag), the device wanted to send a dominant level (data or identifier bit logical value '0'), but the monitored bus value was recessive. During Bus_Off recovery this status is set each time a sequence of 11 recessive bits has been monitored. This enables the CPU to monitor the proceeding of the Bus_Off recovery sequence (indicating the bus is not stuck at dominant or continuously disturbed). 110 CRCError: The CRC check sum of a received message was incorrect. The CRC of an incoming message does not match with the CRC calculated from the received data. 111 NoChange: Any read access to the Protocol Status Register re-initializes the LEC to '7'. When the LEC shows the value '7', no CAN bus event was detected since the last CPU read access to the Protocol Status Register.

Note: When a frame in CAN FD format has reached the data phase with BRS flag set, the next CAN event (error or valid frame) will be shown in DLEC instead of LEC. An error in a fixed stuff bit of a CAN FD CRC sequence will be shown as a Form Error, not Stuff Error.

The Bus_Off recovery sequence (refer to CAN Specification Rev. 2.0 or ISO11898-1) cannot be shortened by setting or resetting CCCR[INIT.] If the device goes Bus_Off, it will set CCCR[INIT] of its own accord, stopping all bus activities. Once CCCR[INIT] has been cleared by the CPU, the device will then wait for 129 occurrences of Bus Idle (129 × 11 consecutive recessive bits) before resuming normal operation. At the end of the Bus_Off recovery sequence, the Error Management Counters will be reset. During the waiting time after the resetting of CCCR[INIT], each time a sequence of 11 recessive bits has been monitored, a Bit 0 Error code is written to PSR[LEC], enabling the CPU to readily check up whether the CAN bus is stuck at dominant or continuously disturbed and to monitor the Bus_Off recovery sequence. ECR[REC] is used to count these sequences.

48.3.5.2.14 Transmitter Delay compensation Register (TDCR)

Offset: 0x0048 Access: RP

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	TDCO(1)							0	TDCF(1)						
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

1. These are protected write (P) bits which means that write access by the bits is possible only when the bit 1 [CCE] and bit 0 [INIT] of CCCR register are set to ‘1’.

Figure 653. Transmitter Delay compensation Register (TDCR)

Table 750. TDCR field descriptions

Field	Description
17:23 TDCO	Transmitter Delay Compensation Offset (0x00-0x7F) Offset value defining the distance between the measured delay from CAN Tx to CAN Rx and the secondary sample point. Valid values are 0 to 127 mtq.
25:31 TDCF	Transmitter Delay Compensation Filter Window Length (0x00-0x7F) Defines the minimum value for the SSP position, dominant edges on CAN Rx that would result in an earlier SSP position are ignored for transmitter delay measurement. The feature is enabled when TDCF is configured to a value greater than TDCO. Valid values are 0 to 127 mtq.

48.3.5.2.15 Interrupt Register (IR)

The flags are set when one of the listed conditions is detected (edge-sensitive). The flags remain set until the Host clears them. A flag is cleared by writing a ‘1’ to the corresponding bit position. Writing a ‘0’ has no effect. A hard reset will clear the register. The configuration of IE controls whether an interrupt is generated. The configuration of ILS controls on which interrupt line an interrupt is signaled.

Offset: 0x0050 Access: R/W

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	ARA	PED	PEA	WDI	BO	EW	EP	ELO	BEU	BEC	DRX	TOO	MRAF	TSW
W			w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	TEFL	TEFF	TEFW	TEFN	TFE	TCF	TC	HPM	RF1L	RF1F	RF1W	RF1N	RF0L	RF0F	RF0W	RF0N
W	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 654. Interrupt Register (IR)

Table 751. IR field descriptions

Field	Description
2 ARA	Access to Reserved Address 0 No access to reserved address occurred 1 Access to reserved address occurred
3 PED	Protocol Error in Data Phase (Data Bit Time is used) 0 No protocol error in data phase 1 Protocol error in data phase detected (PSR.DLEC ≠ 0,7)
4 PEA	Protocol Error in Arbitration Phase (Nominal Bit Time is used) 0= No protocol error in arbitration phase 1= Protocol error in arbitration phase detected (PSR.LEC ≠ 0,7)
5 WDI	Watchdog Interrupt 0 No Message RAM Watchdog event occurred 1 Message RAM Watchdog event due to missing READY
6 BO	Bus_Off Status 0 Bus_Off status unchanged 1 Bus_Off status changed
7 EW	Warning Status 0 Error_Warning status unchanged 1 Error_Warning status changed
8 EP	Error Passive 0 Error_Passive status unchanged 1 Error_Passive status changed
9 ELO	Error Logging Overflow 0 CAN Error Logging Counter did not overflow 1 Overflow of CAN Error Logging Counter occurred

Table 751. IR field descriptions (continued)

Field	Description
10 BEU	Bit Error Uncorrected Message RAM bit error detected, uncorrected. Controlled by Message RAM bit error input signal generated by an optional external parity / ECC logic attached to the Message RAM. An uncorrected Message RAM bit error sets CCCR[INIT] to '1'. This is done to avoid transmission of corrupted data. 0 No bit error detected when reading from Message RAM 1 Bit error detected, uncorrected (for example parity logic)
11 BEC	Bit Error Corrected Message RAM bit error detected and corrected. Controlled by Message RAM bit error input signal generated by an optional external parity / ECC logic attached to the Message RAM. 0 No bit error detected when reading from Message RAM 1 Bit error detected and corrected (for example ECC)
12 DRX	Message stored to Dedicated Rx Buffer The flag is set whenever a received message has been stored into a dedicated Rx Buffer. 0 No Rx Buffer updated 1 At least one received message stored into a Rx Buffer
13 TOO	Timeout Occurred 0 No timeout 1 Timeout reached
14 MRAF	Message RAM Access Failure The flag is set, when the Rx Handler – has not completed acceptance filtering or storage of an accepted message until the arbitration field of the following message has been received. In this case acceptance filtering or message storage is aborted and the Rx Handler starts processing of the following message. – was not able to write a message to the Message RAM. In this case message storage is aborted. In both cases the FIFO put index is not updated resp. the New Data flag for a dedicated Rx Buffer is not set, a partly stored message is overwritten when the next message is stored to this location. The flag is also set when the Tx Handler is not able to read a message from the Message RAM in time. In this case message transmission is aborted. To leave Restricted Operation Mode, the Host CPU has to reset CCCR.ASM. 0 No Message RAM access failure occurred 1 Message RAM access failure occurred
15 TSW	Timestamp Wraparound 0 No timestamp counter wrap-around 1 Timestamp counter wrapped around
16 TEFL	Tx Event FIFO Event Lost 0 No Tx Event FIFO element lost 1 Tx Event FIFO element lost, also set after write attempt to Tx Event FIFO of size zero
17 TEFF	Tx Event FIFO Full

Table 751. IR field descriptions (continued)

Field	Description
18 TEFW	Tx Event FIFO Watermark Reached 0 Tx Event FIFO fill level below watermark 1 Tx Event FIFO fill level reached watermark
19 TEFN	Tx Event FIDO New Entry 0 Tx Event FIFO unchanged 1 Tx Handler wrote Tx Event FIFO element
20 TFE	Tx FIFO Empty 0 Tx FIFO non-empty 1 Tx FIFO empty
21 TCF	Transmission Cancellation Finished 0 No transmission cancellation finished 1 Transmission cancellation finished
22 TC	Transmission Completed 0 No transmission completed 1 Transmission completed
23 HPM	High Priority Message 0 No high priority message received 1 High priority message received
24 RF1L	Rx FIFO 1 Message Lost 0 No Rx FIFO 1 message lost 1 Rx FIFO 1 message lost, also set after write attempt to Rx FIFO 1 of size zero
25 RF1F	Rx FIFO 1 Full 0 Rx FIFO 1 not full 1 Rx FIFO 1 full
26 RF1W	Rx FIFO 1 Watermark Reached 0 Rx FIFO 1 fill level below watermark 1 Rx FIFO 1 fill level reached watermark
27 RF1N	Rx FIFO 1 New Message 0 No new message written to Rx FIFO 1 1 New message written to Rx FIFO 1
28 RF0L	Rx FIFO 0 Message Lost 0 No Rx FIFO 0 message lost 1 Rx FIFO 0 message lost, also set after write attempt to Rx FIFO 0 of size zero
29 RF0F	Rx FIFO 0 Full 0 Rx FIFO 0 not full 1 Rx FIFO 0 full
30 RF0W	Rx FIFO 0 Watermark Reached 0 Rx FIFO 0 fill level below watermark 1 Rx FIFO 0 fill level reached watermark
31 RF0N	Rx FIFO 0 New Message 0 No new message written to Rx FIFO 0 1 New message written to Rx FIFO 0

48.3.5.2.16 Interrupt Enable Register (IE)

The settings in the Interrupt Enable register determine which status changes in the Interrupt register will be signaled on an interrupt line.

Offset: 0x0054 Access: R/W

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	ARAE	PEDE	PEAE	WDIE	BOE	EWE	EPE	ELOE	BEUE	BECE	DRXE	TOOE	MRAFE	TSWE
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	TEFLE	TEFFE	TEFWE	TEFNE	TFEE	TCFE	TCE	HPME	RF1LE	RF1FE	RF1WE	RF1NE	RF0LE	RF0FE	RF0WE	RF0NE
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 655. Interrupt Enable Register (IE)

Table 752. IE field descriptions

Field	Description
2 ARAE	Access to Reserved Address Enable 0 Interrupt disabled 1 Interrupt enabled
3 PEDE	Protocol Error in Data Phase Enable 0 Interrupt disabled 1 Interrupt enabled
4 PEAE	Protocol Error in Arbitration Phase Enable 0 Interrupt disabled 1 Interrupt enabled
5 WDIE	Watchdog Interrupt Enable 0 Interrupt disabled 1 Interrupt enabled
6 BOE	Bus_Off Status Interrupt Enable 0 Interrupt disabled 1 Interrupt enabled
7 EWE	Warning Status Interrupt Enable 0 Interrupt disabled 1 Interrupt enabled
8 EPE	Error Passive Interrupt Enable 0 Interrupt disabled 1 Interrupt enabled
9 ELOE	Error Logging Overflow Interrupt Enable 0 Interrupt disabled 1 Interrupt enabled

Table 752. IE field descriptions (continued)

Field	Description
10 BEUE	Bit Error Uncorrected Interrupt Enable 0 Interrupt disabled 1 Interrupt enabled
11 BECE	Bit Error Corrected Interrupt Enable 0 Interrupt disabled 1 Interrupt enabled
12 DRXE	Message stored to Dedicated Rx Buffer Interrupt Enable 0 Interrupt disabled 1 Interrupt enabled
13 TOOE	Timeout Occurred Interrupt Enable 0 Interrupt disabled 1 Interrupt enabled
14 MRAFE	Message RAM Access Failure Interrupt Enable 0 Interrupt disabled 1 Interrupt enabled
15 TSWE	Timestamp Wraparound Interrupt Enable 0 Interrupt disabled 1 Interrupt enabled
16 TEFLE	Tx Event FIFO Event Lost Interrupt Enable 0 Interrupt disabled 1 Interrupt enabled
17 TEFFE	Tx Event FIFO Full Interrupt Enable 0 Interrupt disabled 1 Interrupt enabled
18 TEFWE	Tx Event FIFO Watermark Reached Interrupt Enable 0 Interrupt disabled 1 Interrupt enabled
19 TEFNE	Tx Event FIFO New Entry Interrupt Enable 0 Interrupt disabled 1 Interrupt enabled
20 TFEE	Tx FIFO Empty Interrupt Enable 0 Interrupt disabled 1 Interrupt enabled
21 TCFE	Transmission Cancellation Finished Interrupt Enable 0 Interrupt disabled 1 Interrupt enabled
22 TCE	Transmission Completed Interrupt Enable 0 Interrupt disabled 1 Interrupt enabled
23 HPME	High Priority Message Interrupt Enable 0 Interrupt disabled 1 Interrupt enabled

Table 752. IE field descriptions (continued)

Field	Description
24 RF1LE	Rx FIFO 1 Message Lost Interrupt Enable 0 Interrupt disabled 1 Interrupt enabled
25 RF1FE	Rx FIFO 1 Full Interrupt Enable 0 Interrupt disabled 1 Interrupt enabled
26 RF1WE	Rx FIFO 1 Watermark Reached Interrupt Enable 0 Interrupt disabled 1 Interrupt enabled
27 RF1NE	Rx FIFO 1 New Message Interrupt Enable 0 Interrupt disabled 1 Interrupt enabled
28 RF0LE	Rx FIFO 0 Message Lost Interrupt Enable 0 Interrupt disabled 1 Interrupt enabled
29 RF0FE	Rx FIFO 0 Full Interrupt Enable 0 Interrupt disabled 1 Interrupt enabled
30 RF0WE	Rx FIFO 0 Watermark Reached Interrupt Enable 0 Interrupt disabled 1 Interrupt enabled
31 RF0NE	Rx FIFO 0 New Message Interrupt Enable 0 Interrupt disabled 1 Interrupt enabled

48.3.5.2.17 Interrupt Line Select Register (ILS)

The Interrupt Line Select register assigns an interrupt generated by a specific interrupt flag from the Interrupt Register to one of the two module interrupt lines.

Offset: 0x0058 Access: R/W

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	ARAL	PEDL	PEAL	WDIL	BOL	EWL	EPL	ELOL	BEUL	BECL	DRXL	TOOL	MRAFL	TSWL
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	TEFLL	TEFFL	TEFWL	TEFNL	TFEL	TCFL	TCL	HPML	RF1LL	RF1FL	RF1WL	RF1NL	RF0LL	RF0FL	RF0WL	RF0NL
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 656. Interrupt Line Select Register (ILS)

Table 753. ILS field descriptions

Field	Description
2 ARAL	Access to Reserved Address Line 0 Interrupt assigned to interrupt line M_CAN INT0 1 Interrupt assigned to interrupt line M_CAN INT1
3 PEDL	Protocol Error in Data Phase Line 0 Interrupt assigned to interrupt line M_CAN INT0 1 Interrupt assigned to interrupt line M_CAN INT1
4 PEAL	Protocol Error in Arbitration Phase Line 0 Interrupt assigned to interrupt line M_CAN INT0 1 Interrupt assigned to interrupt line M_CAN INT1
5 WDIL	Watchdog Interrupt Line 0 Interrupt assigned to interrupt line M_CAN INT0 1 Interrupt assigned to interrupt line M_CAN INT1
6 BOL	Bus_Off Status Interrupt Line 0 Interrupt assigned to interrupt line M_CAN INT0 1 Interrupt assigned to interrupt line M_CAN INT1
7 EWL	Warning Status Interrupt Line 0 Interrupt assigned to interrupt line M_CAN INT0 1 Interrupt assigned to interrupt line M_CAN INT1
8 EPL	Error Passive Interrupt Line 0 Interrupt assigned to interrupt line M_CAN INT0 1 Interrupt assigned to interrupt line M_CAN INT1
9 ELOL	Error Logging Overflow Interrupt Line 0 Interrupt assigned to interrupt line M_CAN INT0 1 Interrupt assigned to interrupt line M_CAN INT1
10 BEUL	Bit Error Uncorrected Interrupt Line 0 Interrupt assigned to interrupt line M_CAN INT0 1 Interrupt assigned to interrupt line M_CAN INT1
11 BECL	Bit Error Corrected Interrupt Line 0 Interrupt assigned to interrupt line M_CAN INT0 1 Interrupt assigned to interrupt line M_CAN INT1
12 DRXL	Message stored to Dedicated Rx Buffer Interrupt Line 0 Interrupt assigned to interrupt line M_CAN INT0 1 Interrupt assigned to interrupt line M_CAN INT1
13 TOOL	Timeout Occurred Interrupt Line 0 Interrupt assigned to interrupt line M_CAN INT0 1 Interrupt assigned to interrupt line M_CAN INT1
14 MRAFL	Message RAM Access Failure Interrupt Line 0 Interrupt assigned to interrupt line M_CAN INT0 1 Interrupt assigned to interrupt line M_CAN INT1
15 TSWL	TSWL: Timestamp Wraparound Interrupt Line 0 Interrupt assigned to interrupt line M_CAN INT0 1 Interrupt assigned to interrupt line M_CAN INT1

Table 753. ILS field descriptions (continued)

Field	Description
16 TEFLL	Tx Event FIFO Event Lost Interrupt Line 0 Interrupt assigned to interrupt line M_CAN INT0 1 Interrupt assigned to interrupt line M_CAN INT1
17 TEFFL	Tx Event FIFO Full Interrupt Line 0 Interrupt assigned to interrupt line M_CAN INT0 1 Interrupt assigned to interrupt line M_CAN INT1
18 TEFWL	Tx Event FIFO Watermark Reached Interrupt Line 0 Interrupt assigned to interrupt line M_CAN INT0 1 Interrupt assigned to interrupt line M_CAN INT1
19 TEFNL	Tx Event FIFO New Entry Interrupt Line 0 Interrupt assigned to interrupt line M_CAN INT0 1 Interrupt assigned to interrupt line M_CAN INT1
20 TFEL	Tx FIFO Empty Interrupt Line 0 Interrupt assigned to interrupt line M_CAN INT0 1 Interrupt assigned to interrupt line M_CAN INT1
21 TCFL	Transmission Cancellation Finished Interrupt Line 0 Interrupt assigned to interrupt line M_CAN INT0 1 Interrupt assigned to interrupt line M_CAN INT1
22 TCL	Transmission Completed Interrupt Line 0 Interrupt assigned to interrupt line M_CAN INT0 1 Interrupt assigned to interrupt line M_CAN INT1
23 HPML	High Priority Message Interrupt Line 0 Interrupt assigned to interrupt line M_CAN INT0 1 Interrupt assigned to interrupt line M_CAN INT1
24 RF1LL	Rx FIFO 1 Message Lost Interrupt Line 0 Interrupt assigned to interrupt line M_CAN INT0 1 Interrupt assigned to interrupt line M_CAN INT1
25 RF1FL	Rx FIFO 1 Full Interrupt Line 0 Interrupt assigned to interrupt line M_CAN INT0 1 Interrupt assigned to interrupt line M_CAN INT1
26 RF1WL	Rx FIFO 1 Watermark Reached Interrupt Line 0 Interrupt assigned to interrupt line M_CAN INT0 1 Interrupt assigned to interrupt line M_CAN INT1
27 RF1NL	Rx FIFO 1 New Message Interrupt Line 0 Interrupt assigned to interrupt line M_CAN INT0 1 Interrupt assigned to interrupt line M_CAN INT1
28 RF0LL	Rx FIFO 0 Message Lost Interrupt Line 0 Interrupt assigned to interrupt line M_CAN INT0 1 Interrupt assigned to interrupt line M_CAN INT1
29 RF0FL	Rx FIFO 0 Full Interrupt Line 0 Interrupt assigned to interrupt line M_CAN INT0 1 Interrupt assigned to interrupt line M_CAN INT1

Table 753. ILS field descriptions (continued)

Field	Description
30 RF0WL	Rx FIFO 0 Watermark Reached Interrupt Line 0 Interrupt assigned to interrupt line M_CAN INT0 1 Interrupt assigned to interrupt line M_CAN INT1
31 RF0NL	Rx FIFO 0 New Message Interrupt Line 0 Interrupt assigned to interrupt line M_CAN INT0 1 Interrupt assigned to interrupt line M_CAN INT1

48.3.5.2.18 Interrupt Line Enable Register (ILE)

Each of the two interrupt lines to the CPU can be enabled / disabled separately by programming bits EINT0 and EINT1

Offset: 0x005C Access: R/W

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	EINT1	EINT0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 657. Interrupt Line Enable Register (ILE)

Table 754. ILE field descriptions

Field	Description
30 EINT1	Enable Interrupt Line 1 0 Interrupt line disabled 1 Interrupt line enabled
31 EINT0	Enable Interrupt Line 0 0 Interrupt line disabled 1 Interrupt line enabled

48.3.5.2.19 Global Filter Configuration Register (GFC)

Global settings for Message ID filtering. The Global Filter Configuration controls the filter path for standard and extended messages as described in *Figure 696* and *Figure 697*.

Offset: 0x0080 Access: RP

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	ANFS(1)		ANFE(1)		RRFS(1)	RRFE(1)
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

1. These are protected write (P) bits which means that write access by the bits is possible only when the bit 1 [CCE] and bit 0 [INIT] of CCCR register are set to '1'.

Figure 658. Global Filter Configuration Register (GFC)

Table 755. GFC field descriptions

Field	Description
26:27 ANFS	Accept Non-matching Frames Standard Defines how received messages with 11-bit IDs that do not match any element of the filter list are treated. 00 Accept in Rx FIFO 0 01 Accept in Rx FIFO 1 10 Reject 11 Reject
28:29 ANFE	ANFE[1:0]: Accept Non-matching Frames Extended Defines how received messages with 29-bit IDs that do not match any element of the filter list are treated. 00 Accept in Rx FIFO 0 01 Accept in Rx FIFO 1 10 Reject 11 Reject
30 RRFS	Reject Remote Frames Standard 0 Filter remote frames with 11-bit standard IDs 1 Reject all remote frames with 11-bit standard IDs
31 RRFE	Reject Remote Frames Extended 0 Filter remote frames with 29-bit extended IDs 1 Reject all remote frames with 29-bit extended IDs

48.3.5.2.20 Standard ID Filter Configuration Register (SIDFC)

Settings for 11-bit standard Message ID filtering. The Standard ID Filter Configuration controls the filter path for standard messages as described in *Figure 690*.

Offset: 0x0084 Access: RP

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	LSS(1)							
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	FLSSA(1)														0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

1. These are protected write (P) bits which means that write access by the bits is possible only when the bit 1 [CCE] and bit 0 [INIT] of CCCR register are set to ‘1’.

Figure 659. Standard ID Filter Configuration register (SIDFC)

Table 756. SIDFC field descriptions

Field	Description
8:15 LSS	List Size Standard 0x00: No standard Message ID filter 0x01: Number of standard Message ID filter elements ... 0x80: Number of standard Message ID filter elements 0x81: Values greater than 128 are interpreted as 128 ... 0xFF: Values greater than 128 are interpreted as 128
16:29 FLSSA	Filter List Standard Start Address Start address of standard Message ID filter list (32-bit word address, refer to *Figure 686*).

48.3.5.2.21 Extended ID Filter Configuration Register (XIDFC)

Settings for 29-bit extended Message ID filtering. The Extended ID Filter Configuration controls the filter path for standard messages as described in *Figure 691*.

Offset: 0x0088 Access: RP

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	LSE(1)						
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	FLESA(1)														0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

1. These are protected write (P) bits which means that write access by the bits is possible only when the bit 1 [CCE] and bit 0 [INIT] of CCCR register are set to ‘1’.

Figure 660. Extended ID Filter Configuration register (XIDFC)

Table 757. XIDFC field descriptions

Field	Description
9:15 LSE	List Size Extended 0x00: No extended Message ID filter 0x01: Number of extended Message ID filter elements ... 0x40: Number of extended Message ID filter elements 0x41: Values greater than 64 are interpreted as 64 ... 0x7F: Values greater than 64 are interpreted as 64
16:29 FLESA	Filter List Extended Start Address Start address of extended Message ID filter list (32-bit word address, refer to *Figure 686*).

48.3.5.2.22 Extended ID and Mask Register (XIDAM)

Offset: 0x0090 Access: RP

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	EIDM(1)												
W																
Reset	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	EIDM(1)															
W																
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

1. These are protected write (P) bits which means that write access by the bits is possible only when the bit 1 [CCE] and bit 0 [INIT] of CCCR register are set to '1'.

Figure 661. Extended ID and Mask Register (XIDAM)

Table 758. XIDAM field descriptions

Field	Description
3:31 EIDM	Extended ID Mask For acceptance filtering of extended frames the Extended ID AND Mask is ANDed with the Message ID of a received frame. Intended for masking of 29-bit IDs in SAE J1939. With the reset value of all bits set to one the mask is not active.

48.3.5.2.23 High Priority Message Status Register (HPMS)

This register is updated every time a Message ID filter element configured to generate a priority event matches. This can be used to monitor the status of incoming high priority messages and to enable fast access to these messages.

Offset: 0x0094 Access: R

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	FLST	FIDX							MSI		BIDX					
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 662. High Priority Message Status Register (HPMS)

Table 759. HPMS field descriptions

Field	Description
16 FLST	Filter List Indicates the filter list of the matching filter element. 0 Standard Filter List 1 Extended Filter List
17:23 FIDX	Filter Index Index of matching filter element. Range is 0 to SIDFC[LSS] - 1 resp. XIDFC[LSE] - 1.
24:25 MSI	Message Storage Indicator 00 No FIFO selected 01 FIFO overrun 10 Message stored in FIFO 0 11 Message stored in FIFO 1
26:31 BIDX	Buffer Index Index of Rx FIFO element to which the message was stored. Only valid when MSI[1] = ‘1’.

48.3.5.2.24 New Data 1 Register (NDAT1)

Offset: 0x0098 Access: R/W

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	ND31	ND30	ND29	ND28	ND27	ND26	ND25	ND24	ND23	ND22	ND21	ND20	ND19	ND18	ND17	ND16
W	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	ND15	ND14	ND13	ND12	ND11	ND10	ND9	ND8	ND7	ND6	ND5	ND4	ND3	ND2	ND1	ND0
W	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 663. New Data 1 Register (NDAT1)

Table 760. NDAT1 field descriptions

Field	Description
0:31 ND[31:0]	New Data[31:0] The register holds the New Data flags of Rx Buffers 0 to 31. The flags are set when the respective Rx Buffer has been updated from a received frame. The flags remain set until the Host clears them. A flag is cleared by writing a '1' to the corresponding bit position. Writing a '0' has no effect. A hard reset will clear the register. 0 Rx Buffer not updated 1 Rx Buffer updated from new message

48.3.5.2.25 New Data 2 Register (NDAT2)

Offset: 0x009C Access: R/W

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	ND63	ND62	ND61	ND60	ND59	ND58	ND57	ND56	ND55	ND54	ND53	ND52	ND51	ND50	ND49	ND48
W	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	ND47	ND46	ND45	ND44	ND43	ND42	ND41	ND40	ND39	ND38	ND37	ND36	ND35	ND34	ND33	ND32
W	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 664. New Data 2 Register (NDAT2)

Table 761. NDAT2 field descriptions

Field	Description
0:31 ND[63:32]	New Data[63:32] The register holds the New Data flags of Rx Buffers 32 to 63. The flags are set when the respective Rx Buffer has been updated from a received frame. The flags remain set until the Host clears them. A flag is cleared by writing a '1' to the corresponding bit position. Writing a '0' has no effect. A hard reset will clear the register. 0 Rx Buffer not updated 1 Rx Buffer updated from new message

48.3.5.2.26 Rx FIFO 0 Configuration Register (RXF0C)

Offset: 0x00A0 Access: RP

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	F0OM	F0WM(1)							0	F0S(1)						
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	F0SA(1)														0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

1. These are protected write (P) bits which means that write access by the bits is possible only when the bit 1 [CCE] and bit 0 [INIT] of CCCR register are set to '1'.

Figure 665. Rx FIFO 0 Configuration Register (RXF0C)

Table 762. RXF0C field descriptions

Field	Description
0 F0OM	FIFO 0 Operation Mode FIFO 0 can be operated in blocking or in overwrite mode. 0 FIFO 0 blocking mode 1 FIFO 0 overwrite mode
1:7 F0WM	Rx FIFO 0 Watermark 0x00: Watermark interrupt disabled 0x01: Level for Rx FIFO 0 watermark interrupt (IR[RF0W]) 0x40: Level for Rx FIFO 0 watermark interrupt (IR[RF0W]) 0x41: Watermark interrupt disabled 0x7F: Watermark interrupt disabled
9:15 F0S	Rx FIFO 0 Size 0x00: No Rx FIFO 0 0x01: Number of Rx FIFO 0 elements ... 0x40: Number of Rx FIFO 0 elements 0x41: Values greater than 64 are interpreted as 64 ... 0x7F: Values greater than 64 are interpreted as 64 The Rx FIFO 0 elements are indexed from 0 to F0S-1.
16:29 F0SA	Rx FIFO 0 Start Address Start address of Rx FIFO 0 in Message RAM (32-bit word address, *Figure 686*).

48.3.5.2.27 Rx FIFO 0 Status Register (RXF0S)

Offset: 0x00A4 Access: R

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	RF0L	F0F	0	0	F0PI					
W	0															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	F0GI						0	F0FL						
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 666. Rx FIFO 0 Status Register (RXF0S)

Table 763. RXF0S field descriptions

Field	Description
6 RF0L	Rx FIFO 0 Message Lost This bit is a copy of interrupt flag IR[RF0L]. When IR[RF0L] is reset, this bit is also reset. 0 No Rx FIFO 0 message lost 1 Rx FIFO 0 message lost, also set after write attempt to Rx FIFO 0 of size zero **Note:** Overwriting the oldest message when RXF0C.F0OM = ‘1’ will not set this flag.
7 F0F	Rx FIFO 0 Full 0 Rx FIFO 0 not full 1 Rx FIFO 0 full
10:15 F0PI	Rx FIFO 0 Put Index Rx FIFO 0 write index pointer, range 0 to 63.
18:23 F0GI	Rx FIFO 0 Get Index Rx FIFO 0 read index pointer, range 0 to 63.
25:31 F0FL	Rx FIFO 0 Fill Level Number of elements stored in Rx FIFO 0, range 0 to 64.

48.3.5.2.28 Rx FIFO 0 Acknowledge Register (RXF0A)

Offset: 0x00A8 Access: R/W

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	F0AI					
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 667. Rx FIFO 0 Acknowledge Register (RXF0A)

Table 764. RXF0A field descriptions

Field	Description
26:31 F0AI	Rx FIFO 0 Acknowledge Index After the Host has read a message or a sequence of messages from Rx FIFO 0 it has to write the buffer index of the last element read from Rx FIFO 0 to F0AI. This will set the Rx FIFO 0 Get Index RXF0S[F0GI] to F0AI + 1 and update the FIFO 0 Fill Level RXF0S[F0FL].

48.3.5.2.29 Rx Buffer Configuration Register (RXBC)

Offset: 0x00AC Access: RP

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	RBSA(1)														0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

1. These are protected write (P) bits which means that write access by the bits is possible only when the bit 1 [CCE] and bit 0 [INIT] of CCCR register are set to ‘1’.

Figure 668. Rx Buffer Configuration Register (RXBC)

Table 765. RXBC field descriptions

Field	Description
16:29 RBSA	Rx Buffer Start Address Configures the start address of the Rx Buffers section in the Message RAM (32-bit word address). Also used to reference debug messages A,B,C.

48.3.5.2.30 Rx FIFO 1 Configuration Register (RXF1C)

Offset: 0x00B0 Access: RP

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	F1OM(1)	F1WM(1)							0	F1S(1)						
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	F1SA(1)														0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

1. These are protected write (P) bits which means that write access by the bits is possible only when the bit 1 [CCE] and bit 0 [INIT] of CCCR register are set to '1'.

Figure 669. Rx FIFO 1 Configuration Register (RXF1C)

Table 766. RXF1C field descriptions

Field	Description
0 F1OM	FIFO 1 Operation Mode FIFO 1 can be operated in blocking or in overwrite mode. 0 FIFO 1 blocking mode 1 FIFO 1 overwrite mode
1:7 F1WM	Rx FIFO 1 Watermark 0x00: Watermark interrupt disabled 0x01: Level for Rx FIFO 1 watermark interrupt IR[RF1W] ... 0x40: Level for Rx FIFO 1 watermark interrupt IR[RF1W] 0x41: Watermark interrupt disabled ... 0x7F: Watermark interrupt disabled
9:15 F1S	F1S[6:0]: Rx FIFO 1 Size 0x00: No Rx FIFO 1 0x01: Number of Rx FIFO 1 elements ... 0x40: Number of Rx FIFO 1 elements 0x41: Values greater than 64 are interpreted as 64 ... 0x7F: Values greater than 64 are interpreted as 64 The Rx FIFO 1 elements are indexed from 0 to F1S - 1
16:29 F1SA	Rx FIFO 1 Start Address Start address of Rx FIFO 1 in Message RAM (32-bit word address, refer to *Figure 686*).

48.3.5.2.31 Rx FIFO 1 Status Register (RXF1S)

Offset: 0x00B4 Access: R

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	DMS		0	0	0	0	RF1L	F1F	0	0	F1PI					
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	F1GI						0	F1FL						
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 670. Rx FIFO 1 Status Register (RXF1S)

Table 767. RXF1S field descriptions

Field	Description
0:1 DMS	Debug Message Status 00 Idle state, wait for reception of debug messages, DMA request is cleared 01 Debug message A received 10 Debug messages A, B received 11 Debug messages A, B, C received, DMA request is set
6 RF1L	Rx FIFO 1 Message Lost This bit is a copy of interrupt flag IR[RF1L]. When IR[RF1L] is reset, this bit is also reset. 0 No Rx FIFO 1 message lost 1 Rx FIFO 1 message lost, also set after write attempt to Rx FIFO 1 of size zero **Note:** Overwriting the oldest message when RXF1C.F1OM = ‘1’ will not set this flag.
7 F1F	Rx FIFO 1 Full 0 Rx FIFO 1 not full 1 Rx FIFO 1 full
10:15 F1PI	Rx FIFO 1 Put Index Rx FIFO 1 write index pointer, range 0 to 63.
18:23 F1GI	Rx FIFO 1 Get Index Rx FIFO 1 read index pointer, range 0 to 63.
25:31 F1FL	Rx FIFO 1 Fill Level Number of elements stored in Rx FIFO 1, range 0 to 64.

48.3.5.2.32 Rx FIFO 1 Acknowledge Register (RXF1A)

Offset: 0x00B8 Access: R/W

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	F1AI					
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 671. Rx FIFO 1 Acknowledge Register (RXF1A)

Table 768. RXF1A field descriptions

Field	Description
26:31 F1AI	Rx FIFO 1 Acknowledge Index After the Host has read a message or a sequence of messages from Rx FIFO 1 it has to write the buffer index of the last element read from Rx FIFO 1 to F1AI. This will set the Rx FIFO 1 Get Index RXF1S[F1GI] to F1AI + 1 and update the FIFO 1 Fill Level RXF1S[F1FL].

48.3.5.2.33 Rx Buffer / FIFO Element Size Configuration (RXESC)

It configures the number of data bytes belonging to an Rx Buffer / Rx FIFO element. Data field sizes >8 bytes are intended for CAN FD operation only.

Offset: 0x00BC Access: RP

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	RBDS(1)				F1DS(1)				F0DS(1)		
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

1. These are protected write (P) bits which means that write access by the bits is possible only when the bit 1 [CCE] and bit 0 [INIT] of CCCR register are set to '1'.

Figure 672. Rx Buffer / FIFO Element Size Configuration Register (RXESC)

Table 769. RXESC field descriptions

Field	Description
21:23 RBDS	Rx Buffer Data Field Size 000 8 byte data field 001 12 byte data field 010 16 byte data field 011 20 byte data field 100 24 byte data field 101 32 byte data field 110 48 byte data field 111 64 byte data field
25:27 F1DS	Rx FIFO 1 Data Field Size 000 8 byte data field 001 12 byte data field 010 16 byte data field 011 20 byte data field 100 24 byte data field 101 32 byte data field 110 48 byte data field 111 64 byte data field
29:31 F0DS	Rx FIFO 0 Data Field Size 000 8 byte data field 001 12 byte data field 010 16 byte data field 011 20 byte data field 100 24 byte data field 101 32 byte data field 110 48 byte data field 111 64 byte data field

Note: In case the data field size of an accepted CAN frame exceeds the data field size configured for the matching Rx Buffer or Rx FIFO, only the number of bytes as configured by RXESC is stored to the Rx Buffer respectively, Rx FIFO element. The rest of the frame's data field is ignored.

48.3.5.2.34 Tx Buffer Configuration Register (TXBC)

Offset: 0x00C0 Access: RP

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	TFQM(1)	TFQS(1)						0	0	NDTB(1)					
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	TBSA(1)														0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

1. These are protected write (P) bits which means that write access by the bits is possible only when the bit 1 [CCE] and bit 0 [INIT] of CCCR register are set to '1'.

Figure 673. Tx Buffer Configuration Register (TXBC)

Table 770. TXBC field descriptions

Field	Description
1 TFQM	Tx FIFO/Queue Mode 0 Tx FIFO operation 1 Tx Queue operation
2:7 TFQS	Tx FIFO/Queue Size 0x00: No Tx FIFO/Queue 0x01: Number of Tx Buffers used for Tx FIFO/Queue ... 0x20: Number of Tx Buffers used for Tx FIFO/Queue 0x21: Values greater than 32 are interpreted as 32 ... 0x3F: Values greater than 32 are interpreted as 32
10:15 NDTB	Number of Dedicated Transmit Buffers 0x00: No Dedicated Tx Buffers 0x01: Number of Dedicated Tx Buffers ... 0x20: Number of Dedicated Tx Buffers 0x21: Values greater than 32 are interpreted as 32 ... 0x3F: Values greater than 32 are interpreted as 32
16:29 TBSA	Tx Buffers Start Address Start address of Tx Buffers section in Message RAM (32-bit word address, refer to *Figure 686*).

Note: Be aware that the sum of TFQS and NDTB may be not greater than 32. There is no check for erroneous configurations. The Tx Buffers section in the Message RAM starts with the dedicated Tx Buffers.

48.3.5.2.35 Tx FIFO/Queue Status Register (TXFQS)

Offset: 0x00C4 Access: R

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	TFQF	TFQPI				
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	TFGI					0	0	TFFL					
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 674. Tx FIFO/Queue Status Register (TXFQS)

Table 771. TXFQS field descriptions

Field	Description
10 TFQF	Tx FIFO/Queue Full 0 Tx FIFO/Queue not full 1 Tx FIFO/Queue full
11:15 TFQPI	Tx FIFO/Queue Put Index Tx FIFO/Queue write index pointer, range 0 to 31.
19:23 TFGI	Tx FIFO Get Index Tx FIFO read index pointer, range 0 to 31. Read as zero when Tx Queue operation is configured (TXBC[TFQM] = ‘1’).
26:31 TFFL	Tx FIFO Free Level Number of consecutive free Tx FIFO elements starting from TFGI, range 0 to 32. Read as zero when Tx Queue operation is configured (TXBC[TFQM] = ‘1’).

Note: In case of mixed configurations where dedicated Tx Buffers are combined with a Tx FIFO or a Tx Queue, the Put and Get indexes indicate the number of the Tx Buffer starting with the first dedicated Tx Buffers. Example: For a configuration of 12 dedicated Tx Buffers and a Tx FIFO of 20 Buffers a Put Index of 15 points to the fourth buffer of the Tx FIFO.

48.3.5.2.36 Tx Buffer Element Size Configuration (TXESC)

It configures the number of data bytes belonging to a Tx Buffer element. Data field sizes > 8 bytes are intended for CAN FD operation only.

Offset: 0x00C8 Access: RP

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	TBDS(1)		
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

1. These are protected write (P) bits which means that write access by the bits is possible only when the bit 1 [CCE] and bit 0 [INIT] of CCCR register are set to ‘1’.

Figure 675. Tx Buffer Element Size Configuration Register (TXESC)

Table 772. TXESC field descriptions

Field	Description
29:31 TBDS	Tx Buffer Data Field Size 000 8 byte data field 001 12 byte data field 010 16 byte data field 011 20 byte data field 100 24 byte data field 101 32 byte data field 110 48 byte data field 111 64 byte data field **Note:** In case the data length code DLC of a Tx Buffer element is configured to a value higher than the Tx Buffer data field size TXESC.TBDS, the bytes not defined by the Tx Buffer are transmitted as ‘0xCC’ (padding bytes).

48.3.5.2.37 Tx Buffer Request Pending Register (TXBRP)

Offset: 0x00CC Access: R

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	TRP31	TRP30	TRP29	TRP28	TRP27	TRP26	TRP25	TRP24	TRP23	TRP22	TRP21	TRP20	TRP19	TRP18	TRP17	TRP16
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	TRP15	TRP14	TRP13	TRP12	TRP11	TRP10	TRP9	TRP8	TRP7	TRP6	TRP5	TRP4	TRP3	TRP2	TRP1	TRP0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 676. Tx Buffer Request Pending Register (TXBRP)

Table 773. TXBRP field descriptions

Field	Description
0:31 TRP[31:0]	Transmission Request Pending Each Tx Buffer has its own Transmission Request Pending bit. The bits are set via register TXBAR. The bits are reset after a requested transmission has completed or has been cancelled via register TXBCR. TXBRP bits are set only for those Tx Buffers configured via TXBC. After a TXBRP bit has been set, a Tx scan is started to check for the pending Tx request with the highest priority (Tx Buffer with lowest Message ID). A cancellation request resets the corresponding transmission request pending bit of register TXBRP. In case a transmission has already been started when a cancellation is requested, this is done at the end of the transmission, regardless whether the transmission was successful or not. The cancellation request bits are reset directly after the corresponding TXBRP bit has been reset. After a cancellation has been requested, a finished cancellation is signaled via TXBCF – after successful transmission together with the corresponding TXBTO bit – when the transmission has not yet been started at the point of cancellation – when the transmission has been aborted due to lost arbitration – when an error occurred during frame transmission In DAR mode all transmissions are automatically cancelled if they are not successful. The corresponding TXBCF bit is set for all unsuccessful transmissions. 0 No transmission request pending 1 Transmission request pending

Note: TXBRP bits which are set while a Tx scan is in progress are not considered during this particular Tx scan. In case a cancellation is requested for such a Tx Buffer, this Add Request is cancelled immediately, the corresponding TXBRP bit is reset.

48.3.5.2.38 Tx Buffer Add Request Register (TXBAR)

Offset: 0x00D0 Access: R/W

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	AR31	AR30	AR29	AR28	AR27	AR26	AR25	AR24	AR23	AR22	AR21	AR20	AR19	AR18	AR17	AR16
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	AR15	AR14	AR13	AR12	AR11	AR10	AR9	AR8	AR7	AR6	AR5	AR4	AR3	AR2	AR1	AR0
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 677. Tx Buffer Add Request Register (TXBAR)

Table 774. TXBAR field descriptions

Field	Description
0:31 AR[31:0]	Add Request Each Tx Buffer has its own Add Request bit. Writing a ‘1’ will set the corresponding Add Request bit; writing a ‘0’ has no impact. This enables the Host to set transmission requests for multiple Tx Buffers with one write to TXBAR. TXBAR bits are set only for those Tx Buffers configured via TXBC. When no Tx scan is running, the bits are reset immediately, else the bits remain set until the Tx scan process has completed. 0 No transmission request added 1 Transmission requested added

Note: If an add request is applied for a Tx Buffer with pending transmission request (corresponding TXBRP bit already set), this add request is ignored.

48.3.5.2.39 Tx Buffer Cancellation Request Register (TXBCR)

Offset: 0x00D4 Access: R/W

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	CR31	CR30	CR29	CR28	CR27	CR26	CR25	CR24	CR23	CR22	CR21	CR20	CR19	CR18	CR17	CR16
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	CR15	CR14	CR13	CR12	CR11	CR10	CR9	CR8	CR7	CR6	CR5	CR4	CR3	CR2	CR1	CR0
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 678. Tx Buffer Cancellation Request Register (TXBCR)

Table 775. TXBCR field descriptions

Field	Description
0:31 CR[31:0]	Cancellation Request Each Tx Buffer has its own Cancellation Request bit. Writing a ‘1’ will set the corresponding Cancellation Request bit; writing a ‘0’ has no impact. This enables the Host to set cancellation requests for multiple Tx Buffers with one write to TXBCR. TXBCR bits are set only for those Tx Buffers configured via TXBC. The bits remain set until the corresponding bit of TXBRP is reset. 0 No cancellation pending 1 Cancellation pending

48.3.5.2.40 Tx Buffer Transmission Occurred Register (TXBTO)

Offset: 0x00D8 Access: Read

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	TO31	TO30	TO29	TO28	TO27	TO26	TO25	TO24	TO23	TO22	TO21	TO20	TO19	TO18	TO17	TO16
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	TO15	TO14	TO13	TO12	TO11	TO10	TO9	TO8	TO7	TO6	TO5	TO4	TO3	TO2	TO1	TO0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 679. Tx Buffer Transmission Occurred Register (TXBTO)

Table 776. TXBTO field descriptions

Field	Description
0:31 TO[31:0]	Transmission Occurred Each Tx Buffer has its own Transmission Occurred bit. The bits are set when the corresponding TXBRP bit is cleared after a successful transmission. The bits are reset when a new transmission is requested by writing a ‘1’ to the corresponding bit of register TXBAR. 0 No transmission occurred 1 Transmission occurred

48.3.5.2.41 Tx Buffer Cancellation Finished Register (TXBCF)

Offset: 0x00DC Access: Read

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	CF31	CF30	CF29	CF28	CF27	CF26	CF25	CF24	CF23	CF22	CF21	CF20	CF19	CF18	CF17	CF16
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	CF15	CF14	CF13	CF12	CF11	CF10	CF9	CF8	CF7	CF6	CF5	CF4	CF3	CF2	CF1	CF0
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 680. Tx Buffer Cancellation Finished Register (TXBCF)

Table 777. TXBCF field descriptions

Field	Description
0:31 CF[31:0]	Cancellation Finished Each Tx Buffer has its own Cancellation Finished bit. The bits are set when the corresponding TXBRP bit is cleared after a cancellation was requested via TXBCR. In case the corresponding TXBRP bit was not set at the point of cancellation, CF is set immediately. The bits are reset when a new transmission is requested by writing a '1' to the corresponding bit of register TXBAR. 0 No transmit buffer cancellation 1 Transmit buffer cancellation finished

48.3.5.2.42 Tx Buffer Transmission Interrupt Enable Register (TXBTIE)

Offset: 0x00E0 Access: Read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	TIE31	TIE30	TIE29	TIE28	TIE27	TIE26	TIE25	TIE24	TIE23	TIE22	TIE21	TIE20	TIE19	TIE18	TIE17	TIE16
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	TIE15	TIE14	TIE13	TIE12	TIE11	TIE10	TIE9	TIE8	TIE7	TIE6	TIE5	TIE4	TIE3	TIE2	TIE1	TIE0
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 681. Tx Buffer Transmission Interrupt Enable Register (TXBTIE)

Table 778. TXBTIE field descriptions

Field	Description
0:31 TIE[31:0]	Transmission Interrupt Enable Each Tx Buffer has its own Transmission Interrupt Enable bit. 0 Transmission interrupt disabled 1 Transmission interrupt enable

48.3.5.2.43 Tx Buffer Cancellation Finished Interrupt Enable Register (TXBCIE)

Offset: 0x00E4 Access: R/W

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R/W	CFIE31	CFIE30	CFIE29	CFIE28	CFIE27	CFIE26	CFIE25	CFIE24	CFIE23	CFIE22	CFIE21	CFIE20	CFIE19	CFIE18	CFIE17	CFIE16
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R/W	CFIE15	CFIE14	CFIE13	CFIE12	CFIE11	CFIE10	CFIE9	CFIE8	CFIE7	CFIE6	CFIE5	CFIE4	CFIE3	CFIE2	CFIE1	CFIE0
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 682. Tx Buffer Cancellation Finished Interrupt Enable Register (TXBCIE)

Table 779. TXBCIE field description

Field	Description
0:31 CFIE[31:0]	Cancellation Finished Interrupt Enable Each Tx Buffer has its own Cancellation Finished Interrupt Enable bit. 0 Cancellation finished interrupt disabled 1 Cancellation finished interrupt enabled

48.3.5.2.44 Tx Event FIFO Configuration Register (TXEFC)

Offset: 0x00F0 Access: RP

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0		EFWM(1)						0		EFS(1)					
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	EFSA(1)														0	
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

1. These are protected write (P) bits which means that write access by the bits is possible only when the bit 1 [CCE] and bit 0 [INIT] of CCCR register are set to ‘1’.

Figure 683. Tx Event FIFO Configuration Register (TXEFC)

Table 780. TXEFC field descriptions

Field	Description
2:7 EFWM	Event FIFO Watermark 0x00: Watermark interrupt disabled 0x01: Level for Tx Event FIFO watermark interrupt (IR[TEFW]) ... 0x20: Level for Tx Event FIFO watermark interrupt (IR[TEFW]) 0x21: Watermark interrupt disabled ... 0x3F: Watermark interrupt disabled
10:15 EFS	Event FIFO Size 0x00: Tx Event FIFO disabled 0x01: Number of Tx Event FIFO elements ... 0x20: Number of Tx Event FIFO elements 0x21: Values greater than 32 are interpreted as 32 ... 0x3F: Values greater than 32 are interpreted as 32 The Tx Event FIFO elements are indexed from 0 to EFS - 1
16:29 EFSA	Event FIFO Start Address. Start address of Tx Event FIFO in Message RAM (32-bit word address,*Figure 686*.)

48.3.5.2.45 Tx Event FIFO Status Register (TXEFS)

Offset: 0x00F4 Access: R

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	TEFL	EFF	0	0	0	EFPI				
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	EFGI					0	0	EFFL					
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 684. Tx Event FIFO Status Register (TXEFS)

Table 781. TXEFS field descriptions

Field	Description
6 TEFL	Tx Event FIFO Element Lost This bit is a copy of interrupt flag IR[TEFL]. When IR[TEFL] is reset, this bit is also reset. 0 No Tx Event FIFO element lost 1 Tx Event FIFO element lost, also set after write attempt to Tx Event FIFO of size zero.
7 EFF	Event FIFO Full 0 Tx Event FIFO not full 1 Tx Event FIFO full
11:15 EFPI	Event FIFO Put Index Tx Event FIFO write index pointer, range 0 to 31.
19:23 EFGI	Event FIFO Get Index Tx Event FIFO read index pointer, range 0 to 31.
26:31 EFFL	Event FIFO Fill Level Number of elements stored in Tx Event FIFO, range 0 to 32.

48.3.5.2.46 Tx Event FIFO Acknowledge Register (TXEFA)

Offset: 0x00F8 Access: R/W

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	EFAI				
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 685. Tx Event FIFO Acknowledge Register (TXEFA)

Table 782. TXEFA field descriptions

Field	Description
27:31 EFAI	Event FIFO Acknowledge Index After the Host has read an element or a sequence of elements from the Tx Event FIFO it has to write the index of the last element read from Tx Event FIFO to EFAI. This will set the Tx Event FIFO Get Index TXEFS[EFGI] to EFAI + 1 and update the FIFO 0 Fill Level TXEFS[EFFL].

48.3.6 Message RAM


For storage of Rx/Tx messages and for storage of the filter configuration a single- or dual-ported Message RAM has to be connected to the M_CAN module.

Note: Because the Message RAM is equipped with ECC functionality, it is recommended to initialize the Message RAM after hardware reset by writing, for example, 0x00000000 to each Message RAM word to create valid parity/ECC checksums. This avoids that reading from uninitialized Message RAM sections will activate interrupt IR.BEC (Bit Error Corrected) or IR.BEU (Bit Error Uncorrected).

The Message RAM has a width of 32 bits. In case parity checking or ECC is used a respective number of bits has to be added to each word. The M_CAN module can be configured to allocate up to 4352 words in the Message RAM (for the chip-specific implementation details of each module's instance, refer to device configuration chapter). It is not necessary to configure each of the sections listed in *Figure 686*, nor is there any restriction with respect to the sequence of the sections.

When operated in CAN FD mode the required Message RAM size strongly depends on the element size configured for Rx FIFO0, Rx FIFO1, Rx Buffers, and Tx Buffers via RXESC.F0DS, RXESC.F1DS, RXESC.RBDS, and TXESC.TBDS.

Figure 686. Message RAM Configuration



When the M_CAN addresses the Message RAM it addresses 32-bit words, not single bytes. The configurable start addresses are 32-bit word addresses such as only bits 15 to 2 are evaluated, the two least significant bits are ignored.

Note: The M_CAN does not check for erroneous configuration of the Message RAM. Especially the configuration of the start addresses of the different sections and the number of elements of each section has to be done carefully to avoid falsification or loss of data.

48.3.6.1 Rx Buffer and FIFO element

Up to 64 Rx Buffers and two Rx FIFOs can be configured in the Message RAM. Each Rx FIFO section can be configured to store up to 64 received messages. The structure of a Rx Buffer / FIFO element is shown in the following figure. The element size can be configured for storage of CAN FD messages with up to 64 bytes data field via register RXESC.




Figure 687. Rx Buffer and FIFO element

Table 783. Rx Buffer and FIFO element descriptions

Field	Description
R0 bit 0 ESI: Error State Indicator	0 Transmitting node is error active 1 Transmitting node is error passive
R0 bit 1 XTD: Extended Identifier	Signals to the Host whether the received frame has a standard or extended identifier. 0 11-bit standard identifier 1 29-bit extended identifier
R0 bit 2 RTR: Remote Transmission Request	Signals to the Host whether the received frame is a data frame or a remote frame. 0 Received frame is a data frame 1 Received frame is a remote frame **Note:** There are no remote frames in CAN FD format. In case a CAN FD frame was received (EDL = '1'), bit RTR reflects the state of the reserved bit r1.
R0 bits 3:31 ID[28:0]: Identifier	Standard or extended identifier depending on bit XTD. A standard identifier is stored into ID[28:18].
R1 bit 0 ANMF: Accepted Non-matching Frame	Acceptance of non-matching frames may be enabled via GFC[ANFS] and GFC[ANFE]. 0 Received frame matching filter index FIDX 1 Received frame did not match any Rx filter element

Table 783. Rx Buffer and FIFO element descriptions (continued)

Field	Description
R1 bits 1:7 FIDX[6:0]: Filter Index	0-127=Index of matching Rx acceptance filter element (invalid if ANMF = '1'). Range is 0 to SIDFC[LSS] - 1 resp. XIDFC[LSE] - 1.
R1 bit 10 EDL: Extended Data Length	0 Standard frame format 1 CAN FD frame format (new DLC-coding and CRC)
R1 bit 11 BRS: Bit Rate Switch	0 Frame received without bit rate switching 1 Frame received with bit rate switching
R1 bits 12:15 DLC[3:0]: Data Length Code	0-8 CAN + CAN FD: Received frame has 0-8 data bytes 9-15 CAN: Received frame has 8 data bytes 9-15 CAN FD: received frame has 12/16/20/24/32/48/64 data bytes
R1 bits 16:31 RXTS[15:0]: Rx Timestamp	Timestamp Counter value captured on start of frame reception. Resolution depending on configuration of the Timestamp Counter Prescaler TSCC[TCP].
R2 bits 0:7	DB3[7:0]: Data Byte 3
R2 bits 8:15	DB2[7:0]: Data Byte 2
R2 bits 16:23	DB1[7:0]: Data Byte 1
R2 bits 24:31	DB0[7:0]: Data Byte 0
R3 bits 0:7	DB7[7:0]: Data Byte 7
R3 bits 8:15	DB6[7:0]: Data Byte 6
R3 bits 16:23	DB5[7:0]: Data Byte 5
R3 bits 24:31	DB4[7:0]: Data Byte 4
...	...
Rn bits 0:7	DBm[7:0]: Data Byte m
Rn bits 8:15	DBm-1[7:0]: Data Byte m-1
Rn bits 16:23	DBm-2[7:0]: Data Byte m-2
Rn bits 24:31	DBm-3[7:0]: Data Byte m-3

Note: Depending on the configuration of the element size (RXESC), between two and sixteen 32-bit words (Rn = 3 to 17) are used for storage of a CAN message's data field.

48.3.6.2 Tx Buffer element

The Tx Buffers section can be configured to hold dedicated Tx Buffers as well as a Tx FIFO / Tx Queue. In case that the Tx Buffers section is shared by dedicated Tx buffers and a Tx FIFO / Tx Queue, the dedicated Tx Buffers start at the beginning of the Tx Buffers section followed by the buffers assigned to the Tx FIFO or Tx Queue. The Tx Handler distinguishes between dedicated Tx Buffers and Tx FIFO / Tx Queue by evaluating the Tx Buffer

configuration TXBC.TFQS and TXBC.NDTB. The element size can be configured for storage of CAN FD messages with up to 64 bytes data field via register TXESC.




Figure 688. Tx Buffer element

Table 784. Tx Buffer element descriptions

Field	Description
T0 bit 0 ESI: Error State Indicator	0 ESI bit in CAN FD format depends only on error passive flag 1 ESI bit in CAN FD format transmitted recessive **Note:** The ESI bit of the transmit buffer is or'ed with the error passive flag to decide the value of the ESI bit in the transmitted FD frame. As required by the CAN FD protocol specification, an error active node may optionally transmit the ESI bit recessive, but an error passive node will always transmit the ESI bit recessive
T0 bit 1 XTD: Extended Identifier	0 11-bit standard identifier 129-bit extended identifier
T0 bit 2 RTR: Remote Transmission Request	0 Transmit data frame 1 Transmit remote frame **Note:** When RTR = 1, the M_CAN transmits a remote frame according to ISO11898-1, even if CCCR.FDOE enables the transmission in CAN FD format.
T0 bits 3:31 ID[28:0]: Identifier	Standard or extended identifier depending on bit XTD. A standard identifier has to be written to ID[28:18].
T1 bits 0:7 MM[7:0]: Message Marker	Written by CPU during Tx Buffer configuration. Copied into Tx Event FIFO element for identification of Tx message status.

Table 784. Tx Buffer element descriptions (continued)

Field	Description
T1 bit 8 EFC **Event FIFO Control**	0 Don't store Tx events 1 Store Tx events
T1 bit 10 FDF **FD Format**	0 Frame transmitted in Classic CAN format 1 Frame transmitted in CAN FD format
T1 bit 11 BRS **Bit Rat Switching**	0 CAN FD frames transmitted without bit rate switching 1 CAN FD frames transmitted with bit rate switching
T1 bits 12:15 DLC[3:0] **Data Length Code**	0-8 Transmit frame with 0-8 data bytes 9-15 Transmit frame with 8 data bytes 9-15 CAN FD: transmit frame has 12/16/20/24/32/48/64 data bytes
T2 bits 0:7	DB3[7:0]: Data Byte 3
T2 bits 8:15	DB2[7:0]: Data Byte 2
T2 bits 16:23	DB1[7:0]: Data Byte 1
T2 bits 24:31	DB0[7:0]: Data Byte 0
T3 bits 0:7	DB7[7:0]: Data Byte 7
T3 bits 8:15	DB6[7:0]: Data Byte 6
T3 bits 16:23	DB5[7:0]: Data Byte 5
T3 bits 24:31	DB4[7:0]: Data Byte 4
...	...
Tn bits 0:7	DBm[7:0]: Data Byte m
Tn bits 8:15	DBm-1[7:0]: Data Byte m-1
Tn bits 16:23	DBm-2[7:0]: Data Byte m-2
Tn bits 24:31	DBm-3[7:0]: Data Byte m-3

Note: Depending on the configuration of the element size (TXESC), between two and sixteen 32-bit words (Tn = 3 to 17) are used for storage of a CAN message's data field.

48.3.6.3 Tx Event FIFO element

Each element stores information about transmitted messages. By reading the Tx Event FIFO the Host CPU gets this information in the order the messages were transmitted. Status information about the Tx Event FIFO can be obtained from register TXEFS.




Figure 689. Tx Event FIFO element

Table 785. Tx Event FIFO element descriptions

Field	Description
E0 bit 0 ESI	Error State Indicator 0 Transmitting node is error active 1 Transmitting node is error passive
E0 bit 1 XTD	Extended Identifier 0 11-bit standard identifier 1 29-bit extended identifier
E0 bit 2 RTR	Remote Transmission Request 0 Data frame transmitted 1 Remote frame transmitted
E0 bits 3:31 ID[28:0]	Identifier Standard or extended identifier depending on bit XTD. A standard identifier has to be written to ID[28:18].
E1 bits 0:7 MM[7:0]	Message Marker Copied from Tx Buffer into Tx Event FIFO element for identification of Tx message status.
E1 bit 8:9 ET[1:0]	Event Type 00 Reserved 01 Tx event 10 Transmission in spite of cancellation (always set for transmissions in DAR mode) 11 Reserved
E1 bit 10 EDL	Extended Data Length 0 Standard frame format 1 CAN FD frame format (new DLC-coding and CRC)
E1 bit 11 BRS	Bit Rate Switch 0 Frame transmitted without bit rate switching 1 Frame transmitted with bit rate switching

Table 785. Tx Event FIFO element descriptions (continued)

Field	Description
E1 bits 12:15 DLC[3:0]	Data Length Code 0-8 CAN + CAN FD: frame with 0-8 data bytes transmitted 9-15 CAN: frame with 8 data bytes transmitted 9-15 CAN FD: frame with 12/16/20/24/32/48/64 data bytes transmitted
E1 bits 16:31 TXTS[15:0]	Tx Timestamp Timestamp Counter value captured on start of frame transmission. Resolution depending on configuration of the Timestamp Counter Prescaler TSCC[TCP].

48.3.6.4 Standard Message ID Filter element

Up to 128 filter elements can be configured for 11-bit standard IDs. When accessing a Standard Message ID Filter element, its address is the Filter List Standard Start Address SIDFC[FLSSA] plus the index of the filter element (0 to 127).




Figure 690. Standard Message ID Filter element

Table 786. Standard Message ID Filter element descriptions

Field	Description
Bits 0:1 SFT[1:0]	Standard Filter Type 00 Range filter from SFID1 to SFID2 (SFID2 ≥ SFID1) 01 Dual ID filter for SFID1 or SFID2 10 Classic filter: SFID1 = filter, SFID2 = mask 11 Reserved
Bit 2:4 SFEC[2:0]	Standard Filter Element Configuration All enabled filter elements are used for acceptance filtering of standard frames. Acceptance filtering stops at the first matching enabled filter element or when the end of the filter list is reached. If SFEC = ‘100’, ‘101’, or ‘110’ a match sets interrupt flag IR[HPM] and, if enabled, an interrupt is generated. In this case register HPMS is updated with the status of the priority match. 000 Disable filter element 001 Store in Rx FIFO 0 if filter matches 010 Store in Rx FIFO 1 if filter matches 011 Reject ID if filter matches 100 Set priority if filter matches 101 Set priority and store in FIFO 0 if filter matches 110 Set priority and store in FIFO 1 if filter matches 111 Store into Rx Buffer or as debug message, configuration of SFT[1:0] ignored

Table 786. Standard Message ID Filter element descriptions (continued)

Field	Description
Bits 5:15 SFID1[10:0]	Standard Filter ID 1 First ID of standard ID filter element. When filtering for Rx Buffers or for debug messages this field defines the ID of a standard message to be stored. The received identifiers must match exactly, no masking mechanism is used.
Bits 21:31 SFID2[10:0]	Standard Filter ID 2 This bit field has a different meaning depending on the configuration of SFEC: 1) SFEC = '001'...'110' Second ID of standard ID filter element 2) SFEC = '111' Filter for Rx Buffers or for debug messages
	SFID2[10:9] decides whether the received message is stored into an Rx Buffer or treated as message A, B, or C of the debug message sequence. 00 Store message into an Rx Buffer 01 Debug Message A 10 Debug Message B 11 Debug Message C
	SFID2[8:6] is used to control the filter event pins at the Extension Interface. A one at the respective bit position enables generation of a pulse at the related filter event pin with the duration of one M_CAN Host clock period in case the filter matches.
	SFID2[5:0] defines the offset to the Rx Buffer Start Address RXBC.RBSA for storage of a matching message.

48.3.6.5 Extended Message ID Filter element

Up to 64 filter elements can be configured for 29-bit extended IDs. When accessing an Extended Message ID Filter element, its address is the Filter List Extended Start Address XIDFC[FLESA] plus two times the index of the filter element (0 to 63).




Figure 691. Extended Message ID Filter element

Table 787. Extended Message ID Filter element description

Field	Description
F0 bits 0:2 EFEC[2:0]	Extended Filter Element Configuration All enabled filter elements are used for acceptance filtering of extended frames. Acceptance filtering stops at the first matching enabled filter element or when the end of the filter list is reached. If EFEC = '100', '101', or '110' a match sets interrupt flag IR[HPM] and, if enabled, an interrupt is generated. In this case register HPMS is updated with the status of the priority match. 000 Disable filter element 001 Store in Rx FIFO 0 if filter matches 010 Store in Rx FIFO 1 if filter matches 011 Reject ID if filter matches 100 Set priority if filter matches 101 Set priority and store in FIFO 0 if filter matches 110 Set priority and store in FIFO 1 if filter matches 111 Store into Rx Buffer or as debug message, configuration of EFT[1:0] ignored
F0 bits 3:31 EFID1[28:0]	Extended Filter ID 1 First ID of extended ID filter element. When filtering for Rx Buffers or for debug messages this field defines the ID of an extended message to be stored. The received identifiers must match exactly, only XIDAM masking mechanism (refer to *Section 48.3.10.1.5*) is used.
F1 bits 0:1 EFT[1:0]	Extended Filter Type 00 Range filter from EFID1 to EFID1 (EFID2 ≥ EFID1) 01 Dual ID filter for EFID1 or EFID2 10 Classic filter: EFID1 = filter, EFID2 = mask 11 Range filter from EFID1 to EFID2 (EFID2 ≥ EFID1), XIDAM mask not applied
F1 bits 3:31 EFID2[28:0]	This bit field has a different meaning depending on the configuration of EFEC: 1) EFEC = '001'...'110' Second ID of extended ID filter element 2) EFEC = '111' Filter for Rx Buffers or for debug messages EFID2[10:9] decides whether the received message is stored into an Rx Buffer or treated as message A, B, or C of the debug message sequence. 00 Store message into an Rx Buffer 01 Debug Message A 10 Debug Message B 11 Debug Message C EFID2[8:6] is used to control the filter event pins at the Extension Interface. A 1 at the respective bit position enables generation of a pulse at the related filter event pin with the duration of one Host clock period in case the filter matches. EFID2[5:0] defines the offset to the Rx Buffer Start Address RXBC.RBSA for storage of a matching message.

48.3.7 M_CAN functional description

48.3.7.1 Operating modes

48.3.7.1.1 Software initialization

Software initialization is started by setting bit CCCR[INIT], either by software or by a hardware reset, when an uncorrected bit error was detected in the Message RAM, or by going Bus_Off. While CCCR[INIT] is set, message transfer from and to the CAN bus is stopped, the status of the CAN bus transmit output is recessive (HIGH). The counters of the Error Management Logic EML are unchanged. Setting CCCR[INIT] does not change any configuration register. Resetting CCCR[INIT] finishes the software initialization. Afterwards the Bit Stream Processor (BSP) synchronizes itself to the data transfer on the CAN bus by waiting for the occurrence of a sequence of 11 consecutive recessive bits (= Bus_Idle) before it can take part in bus activities and start the message transfer.

Access to the M_CAN configuration registers is only enabled when both bits CCCR[INIT] and CCCR[CCE] are set (protected write).

CCCR[CCE] can only be set/reset while CCCR[INIT] = ‘1’. CCCR[CCE] is automatically reset when CCCR[INIT] is reset.

The following registers are reset when CCCR[CCE] is set

- HPMS–High Priority Message Status
- RXF0S–Rx FIFO 0 Status
- RXF1S–Rx FIFO 1 Status
- TXFQS–Tx FIFO/Queue Status
- TXBRP–Tx Buffer Request Pending
- TXBTO–Tx Buffer Transmission Occurred
- TXBCF–Tx Buffer Cancellation Finished
- TXEFS–Tx Event FIFO Status

The Timeout Counter value TOCV[TOC] is preset to the value configured by TOCC[TOP] when CCCR[CCE] is set.

In addition the state machines of the Tx Handler and Rx Handler are held in idle state while CCCR[CCE] = ‘1’.

The following registers are only writable while CCCR[CCE] = ‘0’

- TXBAR–Tx Buffer Add Request
- TXBCR–Tx Buffer Cancellation Request

CCCR[TEST] and CCCR.MON can only be set by the Host while CCCR[INIT] = ‘1’ and CCCR[CCE] = ‘1’. Both bits may be reset at any time. CCCR.DAR can only be set/reset while CCCR[INIT] = ‘1’ and CCCR[CCE] = ‘1’.

The following sequence can be used as an example code for initializing the CAN module (M_CAN0 in example):

```
-- Setting the INIT bit high to start the initialization
     while (read_data != 0x003){
        write(M_CAN0,0xF,driver.regs.can0_cccr.addr,0x003);
           read_data = read(M_CAN0,0xF,driver.regs.can0_cccr.addr);
     };
```

```
-- Configuring the time stamp and timeout registers
     write(M_CAN0,0xF,driver.regs.can0_tscc.addr,0x000);
     write(M_CAN0,0xF,driver.regs.can0_tocc.addr,0x000);

-- Configuring the interrupt registers
     write(M_CAN0,0xF,driver.regs.can0_ie.addr,0xFFFFFFFF);
     write(M_CAN0,0xF,driver.regs.can0_ils.addr,0x00000002);
     write(M_CAN0,0xF,driver.regs.can0_ile.addr,0x00000003);

     write(M_CAN0,0xF,driver.regs.can0_gfc.addr,0x000);
     write(M_CAN0,0xF,driver.regs.can0_xidam.addr,0x00FFFFFF);

-- Writing the start addresses of all the M_CAN Buffers
     generate and drive M_CAN0 can0_rxf0c keeping {
                                          .f0sa == 0x100;
                                          .f0s  == 0x03;
                                          .f0wm == 0x01;
                                       };
     generate and drive M_CAN0 can0_rxf1c keeping {
                                             .f1sa == 0x200;
                                             .f1s  == 0x03;
                                             .f1wm == 0x01;
                                             };
     generate and drive M_CAN0 can0_sidfc keeping {
                                             .flssa == 0x000;
                                             .lss   == 0x80;
                                             };
     generate and drive M_CAN0 can0_xidfc keeping {
                                             .flesa == 0x080;
                                             .lse   == 0x40;
                                             };
     generate and drive M_CAN0 can0_txbc  keeping {
                                             .tbsa == 0x300;
                                             .ndtb == 0x020;
                                             .tfqs == 0x1D;
                                             };
     generate and drive M_CAN0 can0_txefc keeping {
                                          .efsa == 0x380;
                                          .efs == 0x020;
                                          .efwm == 0x00;
                                          };
-- Writing to the RAM for filter configuration
=================================================
-- Writing to TX Buffer
```

```
      write(RAM,0xF,0xC00,0x04040000);
      write(RAM,0xF,0xC04,0x10830000);
      write(RAM,0xF,0xC08,0x00010001);
      write(RAM,0xF,0xC10,0x50000002);
      write(RAM,0xF,0xC14,0x11830000);
      write(RAM,0xF,0xC18,0x00070102);

-- Writing to s-filter
      write(RAM,0xF,0x000,0x58020004);
      write(RAM,0xF,0x004,0x08000005);
      write(RAM,0xF,0x008,0x58060007);
      write(RAM,0xF,0x00C,0x08030008);
      write(RAM,0xF,0x010,0x880E07FB);
      write(RAM,0xF,0x014,0x980D07FE);
      write(RAM,0xF,0x018,0x68100100);
      write(RAM,0xF,0x01C,0x70120200);
      write(RAM,0xF,0x020,0x981F07F6);
      write(RAM,0xF,0x024,0x50140014);
      write(RAM,0xF,0x028,0x58160017);
      write(RAM,0xF,0x02C,0x08110019);
      write(RAM,0xF,0x030,0x4A22001A);
      write(RAM,0xF,0x034,0xA01A07FF);
      write(RAM,0xF,0x038,0x5BFF07E3);
      write(RAM,0xF,0x03C,0x080007FF);

-- Writing to x-filter
      write(RAM,0xF,0x200,0x201ABCD9);
      write(RAM,0xF,0x204,0x001ABCE5);
      write(RAM,0xF,0x208,0x403BCDEF);
      write(RAM,0xF,0x20C,0x003BCDEF);
      write(RAM,0xF,0x210,0x605CDEF2);
      write(RAM,0xF,0x214,0x405CDEF0);
      write(RAM,0xF,0x218,0x407DEEFF);
      write(RAM,0xF,0x21C,0x007DEF01);
      write(RAM,0xF,0x220,0x209ABCDE);
      write(RAM,0xF,0x224,0x009ABCDF);
      write(RAM,0xF,0x228,0xA0BBCDEF);
      write(RAM,0xF,0x22C,0x40BBCDEE);
      write(RAM,0xF,0x230,0x20DCDEF0);
      write(RAM,0xF,0x234,0x9FFFFFFF);
      write(RAM,0xF,0x238,0x40000000);
      write(RAM,0xF,0x23C,0x1FFFFFFF);
================================================
write(M_CAN0,0xF,driver.regs.can0_nbtp.addr,0x00002303);
```

```
print "Configuration done";
read_data = 0x01;
while (read_data != 0x00){
   write(M_CAN0,0xF,driver.regs.can0_cccr.addr, 0x000);
      wait [1];
      read_data = read(M_CAN0,0xF,driver.regs.can0_cccr.addr);
   };

print "Initialization done";
```

48.3.7.2 Normal operation

Once the M_CAN is initialized and CCCR[INIT] is reset to zero, the M_CAN synchronizes itself to the CAN bus and is ready for communication.

After passing the acceptance filtering, the received messages including Message ID and DLC are stored into Rx FIFO 0 or Rx FIFO 1.

For messages to be transmitted dedicated Tx Buffers or a Tx FIFO, or both, or a Tx Queue can be initialized or updated. Automated transmission on reception of remote frames is not implemented.

48.3.7.3 CAN FD Operation

There are two variants in the CAN FD frame transmission, first the CAN FD frame without bit rate switching. The second variant is the CAN FD frame where control field, data field, and CRC field are transmitted with a higher bit rate than the beginning and the end of the frame.

The previously reserved bit in CAN frames with 11-bit identifiers and the first previously reserved bit in CAN frames with 29-bit identifiers will now be decoded as FDF bit. FDF = *recessive* signifies a CAN FD frame, FDF = *dominant* signifies a Classic CAN frame. In a CAN FD frame, the two bits following FDF, res and BRS, decide whether the bit rate inside of this CAN FD frame is switched. A CAN FD bit rate switch is signified by res = *dominant* and BRS = *recessive*. The coding of res = *recessive* is reserved for future expansion of the protocol. In case the M_CAN receives a frame with FDF = *recessive* and res = *recessive*, it will signal a Protocol Exception Event by setting bit PSR.PXE. When Protocol Exception Handling is enabled (CCCR.PXHD = ‘0’), this causes the operation state to change from Receiver (PSR.ACT = “10”) to Integrating (PSR.ACT = “00”) at the next sample point. In case Protocol Exception Handling is disabled (CCCR.PXHD = ‘1’), the M_CAN will treat a *recessive* res bit as an form error and will respond with an error frame.

CAN FD operation is enabled by programming CCCR.FDOE. In case CCCR.FDOE = ‘1’, transmission and reception of CAN FD frames is enabled. Transmission and reception of Classic CAN frames is always possible. Whether a CAN FD frame or a Classic CAN frame is transmitted can be configured via bit FDF in the respective Tx Buffer element. With CCCR.FDOE = ‘0’, received frames are interpreted as Classic CAN frames, which leads to the transmission of an error frame when receiving a CAN FD frame. When CAN FD operation is disabled, no CAN FD frames are transmitted even if bit FDF of a Tx Buffer element is set. CCCR.FDOE and CCCR.BRSE can only be changed while CCCR.INIT and CCCR.CCE are both set. CCCR.FDOE and CCCR.BRSE can only be changed while CCCR.INIT and CCCR.CCE are both set.

With CCCR.FDOE = ‘0’, the setting of bits FDF and BRS is ignored and frames are transmitted in Classic CAN format. With CCCR.FDOE = ‘1’ and CCCR.BRSE = ‘0’, only bit FDF of a Tx Buffer element is evaluated. With CCCR.FDOE = ‘1’ and CCCR.BRSE = ‘1’, transmission of CAN FD frames with bit rate switching is enabled. All Tx Buffer elements with bits FDF and BRS set are transmitted in CAN FD format with bit rate switching.

A mode change during CAN operation is only recommended under the following conditions:

- The failure rate in the CAN FD data phase is significantly higher than in the CAN FD arbitration phase. In this case disable the CAN FD bit rate switching option for transmissions
- During system startup all nodes are transmitting Classic CAN messages until it is verified that they are able to communicate in CAN FD format. If this is true, all nodes switch to CAN FD operation
- Wake-up messages in CAN Partial Networking have to be transmitted in Classic CAN format
- End-of-line programming in case not all nodes are CAN FD capable. Non CAN FD nodes are held in Silent mode until programming has completed. Then all nodes switch back to Classic CAN communication

In the CAN FD format, the coding of the DLC differs from the standard CAN format. The DLC codes 0 to 8 have the same coding as in standard CAN, the codes 9 to 15, which in standard CAN all code a data field of 8 bytes, are coded according to *Table 788*.

Table 788. Coding of DLC in CAN FD

DLC	9	10	11	12	13	14	15
Number of data bytes	12	16	20	24	32	48	64

In CAN FD frames, the bit timing will be switched inside the frame, after the BRS (Bit Rate Switch) bit, if this bit is *recessive*. Before the BRS bit, in the CAN FD arbitration phase, the nominal CAN bit timing is used as defined by the Nominal Bit Timing & Prescaler Register NBTP. In the following CAN FD data phase, the data phase bit timing is used as defined by the Data Bit Timing & Prescaler Register DBTP. The bit timing is switched back from the data phase timing at the CRC delimiter or when an error is detected, whichever occurs first.

The maximum configurable bit rate in the CAN FD data phase depends on the CAN clock frequency (CAN clock). Example: with a CAN clock frequency of 20MHz and the shortest configurable bit time of 4 tq, the bit rate in the data phase is 5 Mbit/s.

In both data frame formats, CAN FD and CAN FD with bit rate switching, the value of the bit ESI (Error Status Indicator) is determined by the transmitter’s error state at the start of the transmission. If the transmitter is error passive, ESI is transmitted *recessive*, else it is transmitted *dominant*.

48.3.7.4 Transceiver Delay Compensation

During the data phase of a CAN FD transmission only one node is transmitting, all others are receivers. The length of the bus line has no impact. When transmitting via CAN Tx output pin the M_CAN the transmitted data from its local CAN transceiver via CAN Rx input pin. The received data is delayed by the transmitter delay. In case this delay is greater than NTSEG1 (time segment before sample point), a bit error is detected. In order to enable a data phase bit time that is even shorter than the transmitter delay, the delay compensation is

introduced. Without transmitter delay compensation, the bit rate in the data phase of a CAN FD frame is limited by the transmitter delay.

48.3.7.4.1 Description

The CAN FD protocol unit has implemented a delay compensation mechanism to compensate the CAN transceiver's loop delay, thereby enabling transmission with higher bit rates during the CAN FD data phase independent of the delay of a specific CAN transceiver.

To check for bit errors during the data phase of transmitting nodes, the delayed transmit data is compared against the received data at the Secondary Sample Point SSP. If a bit error is detected, the transmitter will react on this bit error at the next following regular sample point. During arbitration the transmitter delay compensation enables configurations where the data bit time is shorter than the transmitter delay, it is described in detail in the new ISO11898-1. It is enabled by setting bit DBTP.TDC.phase the delay compensation is always disabled.

The received bit is compared against the transmitted bit at the SSP. The SSP position is defined as the sum of the measured delay from the M_CAN's Tx output through the transceiver to the CAN Rx input plus the transmitter delay compensation offset as configured by TDCR.TDCO. The transmitter delay compensation offset is used to adjust the position of the SSP inside the received bit (for example half of the bit time in the data phase). The position of the secondary sample point is rounded down to the next integer number of mtq.

PSR.TDCV shows the actual transmitter delay compensation value. PSR.TDCV is cleared when CCCR.INIT is set and is updated at each transmission of an FD frame while DBTP.TDC is set.


The following boundary conditions have to be considered for the transmitter delay compensation implemented in the M_CAN:

- The sum of the measured delay from CAN Tx output to CAN Rx input and the configured transmitter delay compensation offset TDCR.TDCO has to be less than 6 bit times in the data phase
- The sum of the measured delay from CAN Tx output to CAN Rx input and the configured transmitter delay compensation offset TDCR.TDCO has to be less than or equal to 127 mtq. In case this sum exceeds 127 mtq, the maximum value of 127 mtq is used for transmitter delay compensation
- The data phase ends at the sample point of the CRC delimiter, that stops checking of receive bits at the SSPs

Figure 692 below describes how the Transceiver Delay Compensation measurement.

If transmitter delay compensation is enabled by programming DBTP.TDC = '1', the measurement is started within each transmitted CAN FD frame at the falling edge of bit FDF to bit res. The measurement is stopped when this edge is seen at the receive input CAN Rx input of the transmitter. The resolution of this measurement is one mtq.

Figure 692. Transceiver Delay measurement



To avoid that a dominant glitch inside the received FDF bit ends the delay compensation measurement before the falling edge of the received res bit, resulting in a too early SSP position, the use of a transmitter delay compensation filter window can be enabled by programming TDCR.TDCF. This defines a minimum value for the SSP position. Dominant edges on CAN Rx input, that would result in an earlier SSP position are ignored for transmitter delay measurement. The measurement is stopped when the SSP position is at least TDCR.TDCF AND CAN Rx input is low.

48.3.7.5 Restricted Operation Mode

In Restricted Operation Mode the node is able to receive data and remote frames and to give acknowledge to valid frames, but it does not send data frames, remote frames, active error frames, or overload frames. In case of an error condition or overload condition, it does not send dominant bits, instead it waits for the occurrence of bus idle condition to resynchronize itself to the CAN communication. The error counters are not incremented. The Host can set the M_CAN into Restricted Operation mode by setting bit CCCR.ASM. The bit can only be set by the Host when both CCCR.CCE and CCCR.INIT are set to ‘1’. The bit can be reset by the Host at any time.

Restricted Operation Mode is automatically entered when the Tx Handler was not able to read data from the Message RAM in time. To leave Restricted Operation Mode, the Host CPU has to reset CCCR.ASM.

The Restricted Operation Mode can be used in applications that adapt themselves to different CAN bit rates. In this case the application tests different bit rates and leaves the Restricted Operation Mode after it has received a valid frame.


48.3.7.6 Bus monitoring mode

The M_CAN is set in Bus Monitoring Mode by programming CCCR[MON] to one. In Bus Monitoring Mode (refer to ISO11898-1, 10.12 Bus monitoring), the M_CAN is able to receive valid data frames and valid remote frames, but cannot start a transmission. In this mode, it sends only recessive bits on the CAN bus. If the M_CAN is required to send a dominant bit (ACK bit, overload flag, active error flag), the bit is rerouted internally so that the M_CAN

monitors this dominant bit, although the CAN bus may remain in recessive state. In Bus Monitoring Mode, register TXBRP is held in reset state. The Bus Monitoring Mode can be used to analyze the traffic on a CAN bus without affecting it by the transmission of dominant bits.

Figure 693 shows the connection of M_CAN Tx and Rx signals to the M_CAN in Bus Monitoring Mode.

Figure 693. Pin control in Bus Monitoring mode



48.3.7.7 Disabled automatic retransmission

According to the CAN Specification (refer to ISO11898-1, 6.3.3 Recovery Management), the M_CAN provides means for automatic retransmission of frames that have lost arbitration or that have been disturbed by errors during transmission. By default automatic retransmission is enabled. To support time-triggered communication as described in ISO 11898-1, chapter 9.2, the automatic retransmission may be disabled via CCCR[DAR].

48.3.7.7.1 Frame transmission in DAR mode

In DAR mode, all transmissions are automatically cancelled after they started on the CAN bus. A Tx Buffer's Tx Request Pending bit TXBRP[TRPx] is reset after successful transmission, when a transmission has not yet been started at the point of cancellation, has been aborted due to lost arbitration, or when an error occurred during frame transmission.

- Successful transmission:
  - Corresponding Tx Buffer Transmission Occurred bit TXBTO[TOx] set
  - Corresponding Tx Buffer Cancellation Finished bit TXBCF[CFx] not set
- Successful transmission in spite of cancellation:
  - Corresponding Tx Buffer Transmission Occurred bit TXBTO[TOx] set
  - Corresponding Tx Buffer Cancellation Finished bit TXBCF[CFx] set
- Arbitration lost or frame transmission disturbed:
  - Corresponding Tx Buffer Transmission Occurred bit TXBTO[TOx] not set
  - Corresponding Tx Buffer Cancellation Finished bit TXBCF[CFx] set

In case of a successful frame transmission, and if storage of Tx events is enabled, a Tx Event FIFO element is written with Event Type ET = '10' (transmission in spite of cancellation).

48.3.7.8 Power down (Sleep mode)

The M_CAN can be set into power down mode controlled by input signal clock stop request or via CC Control Register CCCR[CSR]. As long as the clock stop request signal is active, bit CCCR[CSR] is read as one. When all pending transmission requests have completed, the M_CAN waits until bus idle state is detected. Then the M_CAN sets then CCCR[INIT] to one to prevent any further CAN transfers. Now the M_CAN acknowledges that it is ready for power down by setting clock stop acknowledge output signal to one and CCCR[CSA] to one. In this state, before the clocks are switched off, further register accesses can be made. A write access to CCCR[INIT] will have no effect. Now the module clock inputs (CAN clock and Host clock) may be switched off. To leave power down mode, the application has to turn on the module clocks before resetting signal clock stop request signal resp. CC Control Register flag CCCR[CSR]. The M_CAN will acknowledge this by resetting clock stop acknowledge output signal and resetting CCCR[CSA]. Afterwards, the application can restart CAN communication by resetting bit CCCR[INIT].

48.3.7.9 Test modes

To enable write access to register TEST (refer to *Section 48.3.5.2.4: Test Register (TEST)*), bit CCCR[TEST] has to be set to one. This allows the configuration of the test modes and test functions.

Four output functions are available for the CAN Tx output pin by programming TEST.TX. Additionally to its default function – the serial data output – it can drive the CAN Sample Point signal to monitor the M_CAN's bit timing and it can drive constant dominant or recessive values. The actual value at M_CAN Rx pin can be read from TEST[RX]. Both functions can be used to check the CAN bus physical layer.

Due to the synchronization mechanism between CAN clock and Host clock domain, there may be a delay of several Host clock periods between writing to TEST[TX] until the new configuration is visible at output Tx pin. This applies also when reading input Rx pin via TEST[RX].


Note: Test modes should be used for production tests or self test only. The software control for Tx pin interferes with all CAN protocol functions. It is not recommended to use test modes for application.

48.3.7.9.1 External Loop Back mode

The M_CAN can be set in External Loop Back mode by programming TEST.LBCK to one. In Loop Back mode, the M_CAN treats its own transmitted messages as received messages and stores them (if they pass acceptance filtering) into Rx FIFOs. *Figure 694* shows the connection of Tx and Rx signals to the M_CAN in External Loop Back mode.

This mode is provided for hardware self-test. To be independent from external stimulation, the M_CAN ignores acknowledge errors (recessive bit sampled in the acknowledge slot of a data/remote frame) in Loop Back mode. In this mode the M_CAN performs an internal feedback from its Tx output to its Rx input. The actual value of the CAN Rx input pin is disregarded by the M_CAN. The transmitted messages can be monitored at the CAN Tx output pin.


Figure 694. External Loop Back mode



48.3.7.9.2 Internal Loop Back mode

Internal Loop Back mode is entered by programming bits TEST[LBCK] and CCCR[MON] to one. This mode can be used for a “Hot Selftest”, meaning the M_CAN can be tested without affecting a running CAN system connected to the CAN Tx output and Rx input pins. In this mode M_CAN Tx pin is disconnected from the M_CAN and M_CAN Tx pin is held recessive. *Figure 695* shows the connection of M_CAN Tx pin and Rx to the M_CAN in case of Internal Loop Back mode.

Figure 695. Internal loop back mode



48.3.8 Timestamp generation

For timestamp generation the M_CAN supplies a 16-bit wrap-around counter. A prescaler TSCC[TCP] can be configured to clock the counter in multiples of CAN bit times (1…16). The counter is readable via TSCV[TSC]. A write access to register TSCV resets the counter to zero. When the timestamp counter wraps around interrupt flag IR[TSW] is set.

On start of frame reception / transmission the counter value is captured and stored into the timestamp section of an Rx Buffer /Rx FIFO (RXTS[15:0]) or Tx Event FIFO (TXTS[15:0]) element.

By programming bit TSCC.TSS, a 16-bit timestamp can be used.

48.3.9 Timeout counter

To signal timeout conditions for Rx FIFO 0, Rx FIFO 1, and the Tx Event FIFO the M_CAN supplies a 16-bit Timeout Counter. It operates as down-counter and uses the same prescaler controlled by TSCC.TCP as the Timestamp Counter. The Timeout Counter is configured via register TOCC. The actual counter value can be read from TOCV[TOC]. The Timeout Counter can only be started while CCCR[INIT] = '0'. It is stopped when CCCR[INIT] = '1', for example when the M_CAN enters Bus_Off state.

The operation mode is selected by TOCC[TOS]. When operating in Continuous mode, the counter starts when CCCR[INIT] is reset. A write to TOCV presets the counter to the value configured by TOCC.TOP and continues down-counting. When the Timeout Counter is controlled by one of the FIFOs, an empty FIFO presets the counter to the value configured by TOCC[TOP]. Down-counting is started when the first FIFO element is stored. Writing to TOCV has no effect.

When the counter reaches zero, interrupt flag IR[TOO] is set. In Continuous mode, the counter is immediately restarted at TOCC[TOP].

Note: The clock signal for the Timeout Counter is derived from the CAN core's sample point signal. Therefore the point in time where the Timeout Counter is decremented may vary due to the synchronization / re-synchronization mechanism of the CAN core. If the baud rate switch feature in CAN FD is used, the timeout counter is clocked differently in arbitration and data field.

48.3.10 Rx handling

The Rx Handler controls the acceptance filtering, the transfer of received messages to the Rx Buffers or to one of the two Rx FIFOs, as well as the Rx FIFO's Put and Get Indexes.

48.3.10.1 Acceptance filtering

The M_CAN offers the possibility to configure two sets of acceptance filters, one for standard identifiers and one for extended identifiers. These filters can be assigned to an Rx Buffer or to Rx FIFO 0,1. For acceptance filtering each list of filters is executed from element #0 until the first matching element. Acceptance filtering stops at the first matching element. The following filter elements are not evaluated for this message.

The main features are:

- Each filter element can be configured as
  - Range filter (from - to)
  - Filter for one or two dedicated IDs
  - Classic bit mask filter
- Each filter element is configurable for acceptance or rejection filtering
- Each filter element can be enabled / disabled individually
- Filters are checked sequentially, execution stops with the first matching filter element

Related configuration registers are:

- Global Filter Configuration (GFC)
- Standard ID Filter Configuration (SIDFC)
- Extended ID Filter Configuration (XIDFC)
- Extended ID AND Mask (XIDAM)

Depending on the configuration of the filter element (SFEC/EFEC) a match triggers one of the following actions:

- Store received frame in FIFO 0 or FIFO 1
- Store received frame in Rx Buffer
- Store received frame in Rx Buffer and generate pulse at filter event pin
- Reject received frame
- Set High Priority Message interrupt flag IR[HPM]
- Set High Priority Message interrupt flag IR[HPM] and store received frame in FIFO 0 or FIFO 1

Acceptance filtering is started after the complete identifier has been received. After acceptance filtering has completed, and if a matching Rx Buffer or Rx FIFO has been found, the Message Handler starts writing the received message data in portions of 32 bit to the matching Rx Buffer or Rx FIFO. If the CAN protocol controller has detected an error condition (such as CRC error), this message is discarded with the following impact on the affected Rx Buffer or Rx FIFO:

Rx Buffer

New Data flag of matching Rx Buffer is not set, but Rx Buffer (partly) overwritten with received data. For error type see PSR.LEC respectively PSR.DLEC.

Rx FIFO

Put index of matching Rx FIFO is not updated, but related Rx FIFO element (partly) overwritten with received data. For error type see PSR.LEC respectively PSR.DLEC. In case the matching Rx FIFO is operated in overwrite mode, the boundary conditions described in *Section 48.3.10.2.2: Rx FIFO Overwrite Mode* have to be considered.

Note: When an accepted message is written to one of the two Rx FIFOs, or into a Rx Buffer, the unmodified received identifier is stored independent of the filter(s) used. The result of the acceptance filter process strongly depends on the sequence of configured filter elements.

48.3.10.1.1 Range filter

The filter matches for all received frames with Message IDs in the range defined by SFID1/SFID2 resp. EFID1/EFID2. There are two possibilities when range filtering is used together with extended frames:

- EFT = ‘00’: The Message ID of received frames is ANDed with the Extended ID AND Mask (XIDAM) before the range filter is applied
- EFT = ‘11’: The Extended ID AND Mask (XIDAM) is not used for range filtering

48.3.10.1.2 Filter for specific IDs

A filter element can be configured to filter for one or two specific Message IDs. To filter for one specific Message ID, the filter element has to be configured with SFID1 = SFID2 resp. EFID1 =EFID2.

48.3.10.1.3 Classic Bit Mask Filter

Classic bit mask filtering is intended to filter groups of Message IDs by masking single bits of a received Message ID. With classic bit mask filtering SFID1/EFID2 is used as Message ID filter, while SFID2/EFID2 is used as filter mask.


A zero bit at the filter mask will mask out the corresponding bit position of the configured ID filter, for example the value of the received Message ID at that bit position is not relevant for acceptance filtering. Only those bits of the received Message ID where the corresponding mask bits are one are relevant for acceptance filtering. In case all mask bits are one, a match occurs only when the received Message ID and the Message ID filter are identical. If all mask bits are zero, all Message IDs match.

48.3.10.1.4 Standard message ID filtering

Figure 690 shows the flow for standard message ID (11-bit Identifier) filtering.

Controlled by the Global Filter Configuration GFC and the Standard ID Filter Configuration SIDFC Message ID, Remote Transmission Request bit (RTR), and the Identifier Extension bit (IDE) of received frames are compared against the list of configured filter elements.

Figure 696. Standard Message ID Filter Path




48.3.10.1.5 Extended message ID filtering

Figure 697 below shows the flow for extended Message ID (29-bit Identifier) filtering. The Extended Message ID Filter element is described in *Section 48.3.5.2.21: Extended ID Filter Configuration Register (XIDFC)*.

Remote Transmission Request bit (RTR), and the Identifier Extension bit (IDE) of received frames are compared against the list of configured filter elements which is controlled by the

Global Filter Configuration (GFC) and the Extended ID Filter Configuration (XIDFC) Message ID. The Extended ID AND Mask (XIDAM) is ANDed with the received identifier before the filter list is executed.

Figure 697. Extended Message ID Filter Path




48.3.10.2 Rx FIFOs

Rx FIFO 0 and Rx FIFO 1 can be configured to hold up to 64 elements each. Configuration of the two Rx FIFOs is done via registers RXF0C and RXF1C.

Received messages that passed acceptance filtering are transferred to the Rx FIFO as configured by the matching filter element. For a description of the filter mechanisms available for Rx FIFO 0 and Rx FIFO 1 refer to *Section 48.3.10.1: Acceptance filtering*. The Rx FIFO element is described in *Section 48.3.6.1: Rx Buffer and FIFO element*.

To avoid an Rx FIFO overflow, the Rx FIFO watermark can be used. When the Rx FIFO fill level reaches the Rx FIFO watermark configured by RXFnC.FnWM, interrupt flag IR.RFnW is set. When the Rx FIFO Put Index reaches the Rx FIFO Get Index an Rx FIFO Full condition is signalled by RXFnS.FnF. In addition interrupt flag IR.RFnF is set.

Figure 698. Rx FIFO Status



When reading from an Rx FIFO, Rx FIFO Get Index RXFnS.FnGI × FIFO Element Size has to be added to the corresponding Rx FIFO start address RXFnC.FnSA.

Table 789. Rx Buffer / FIFO Element Size

RXESC.RBDS[2:0] RXESC.FnDS[2:0]	Data Field [bytes]	FIFO Element Size [RAM words]
000	8	4
001	12	5
010	16	6
011	20	7
100	24	8
101	32	10

Table 789. Rx Buffer / FIFO Element Size (continued)

RXESC.RBDS[2:0] RXESC.FnDS[2:0]	Data Field [bytes]	FIFO Element Size [RAM words]
110	48	14
111	64	18

48.3.10.2.1 Rx FIFO Blocking Mode

The Rx FIFO blocking mode is configured by RXFnC.FnOM = ‘0’. This is the default operation mode for the Rx FIFOs.

When an Rx FIFO full condition is reached (RXFnS.FnPI = RXFnS.FnGI), no further messages are written to the corresponding Rx FIFO until at least one message has been read out and the Rx FIFO Get Index has been incremented. An Rx FIFO full condition is signalled by RXFnS.FnF = ‘1’. In addition interrupt flag IR.RFnF is set.

In case a message is received while the corresponding Rx FIFO is full, this message is discarded and the message lost condition is signalled by RXFnS.RFnL = ‘1’. In addition interrupt flag IR.RFnL is set.


48.3.10.2.2 Rx FIFO Overwrite Mode

The Rx FIFO overwrite mode is configured by RXFnC.FnOM = ‘1’.

When an Rx FIFO full condition (RXFnS.FnPI = RXFnS.FnGI) is signalled by RXFnS.FnF = ‘1’, the next message accepted for the FIFO will overwrite the oldest FIFO message. Put and get index are both incremented by one.

When an Rx FIFO is operated in overwrite mode and an Rx FIFO full condition is signalled, reading of the Rx FIFO elements should start at least at get index + 1. The reason for that is, that it might happen, that a received message is written to the Message RAM (put index) while the CPU is reading from the Message RAM (get index). In this case inconsistent data may be read from the respective Rx FIFO element. Adding an offset to the get index when reading from the Rx FIFO avoids this problem. The offset depends on how fast the CPU accesses the Rx FIFO. *Figure 699* shows an offset of two with respect to the get index when reading the Rx FIFO. In this case the two messages stored in element 1 and 2 are lost.

Figure 699. Rx FIFO Overflow Handling



After reading from the Rx FIFO, the number of the last element read has to be written to the Rx FIFO Acknowledge Index RXFnA.FnA. This increments the get index to that element number. In case the put index has not been incremented to this Rx FIFO element, the Rx FIFO full condition is reset (RXFnS.FnF = '0').

48.3.11 Dedicated Rx Buffers

The M_CAN supports up to 64 dedicated Rx Buffers. The start address of the dedicated Rx Buffer section is configured via RXBC.RBSA.

For each Rx Buffer a Standard or Extended Message ID Filter Element with SFEC / EFEC = '111' and SFID2 / EFID2[10:9] = '00' has to be configured (refer to *Section 48.3.6.4: Standard Message ID Filter element* and *Section 48.3.6.5: Extended Message ID Filter element*).

After a received message has been accepted by a filter element, the message is stored into the Rx Buffer in the Message RAM referenced by the filter element. The format is the same as for an Rx FIFO element. In addition the flag IR.DRX (Message stored in Dedicated Rx Buffer) in the interrupt register is set.

Table 790. Example Filter Configuration for Rx buffers

Filter Element	SFID1[10:0] EFID1[28:0]	SFID2[10:9] EFID2[10:9]	SFID2[5:0] EFID2[5:0]
0	ID debug message 1	00	00 0000
1	ID debug message 2	00	00 0001
2	ID debug message 3	00	00 0010

After the last word of a matching received message has been written to the Message RAM, the respective New Data flag in register NDAT1,2 is set. As long as the New Data flag is set,

the respective Rx Buffer is locked against updates from received matching frames. The New Data flags have to be reset by the Host by writing a ‘1’ to the respective bit position.

While an Rx Buffer’s New Data flag is set, a Message ID Filter Element referencing this specific Rx Buffer will not match, causing the acceptance filtering to continue. Following Message ID Filter Elements may cause the received message to be stored into another Rx Buffer, or into an Rx FIFO, or the message may be rejected, depending on filter configuration.

48.3.11.1 Rx Buffer Handling

- Reset interrupt flag IR.DRX
- Read New Data registers
- Read messages from Message RAM
- Reset New Data flags of processed messages

48.3.12 Debug on CAN Support

Debug messages are stored into Rx Buffers. For debug handling three consecutive Rx buffers (for example #61, #62, #63) have to be used for storage of debug messages A, B, and C. The format is the same as for an Rx Buffer or an Rx FIFO element (refer to *Section 48.3.6.1: Rx Buffer and FIFO element*).

Advantage: Fixed start address for the DMA transfers (relative to RXBC.RBSA), no additional configuration required.

For filtering of debug messages Standard / Extended Filter Elements with SFEC / EFEC = ‘111’ have to be set up. Messages matching these filter elements are stored into the Rx Buffers addressed by SFID2 / EFID2[5:0].

After message C has been stored, the DMA request output is activated and the three messages can be read from the Message RAM under DMA control. The RAM words holding the debug messages will not be changed by the M_CAN while DMA request output is activated. The behavior is similar to that of an Rx Buffers with its New Data flag set.

After the DMA has completed the DMA unit sets the DMA acknowledge input. This resets the DMA request output. Now the M_CAN is prepared to receive the next set of debug messages.

48.3.12.1 Filtering for Debug Messages

Filtering for debug messages is done by configuring one Standard / Extended Message ID Filter Element for each of the three debug messages. To enable a filter element to filter for debug messages SFEC / EFEC has to be programmed to ‘111’. In this case fields SFID1 / SFID2 and EFID1 / EFID2 have a different meaning. While SFID2 /EFID2[10:9] controls the debug message handling state machine, SFID2 / EFID2[5:0] controls the location for storage of a received debug message.

When a debug message is stored, neither the respective New Data flag nor IR.DRX are set. The reception of debug messages can be monitored via RXF1S.DMS.

Table 791. Example Filter Configuration for debug messages


Filter Element	SFID1[10:0] EFID1[28:0]	SFID2[10:9] EFID2[10:9]	SFID2[5:0] EFID2[5:0]
0	ID debug message A	01	11 1101
1	ID debug message B	10	11 1110
2	ID debug message C	11	11 1111

48.3.12.2 Debug Message Handling

The debug message handling state machine assures that debug messages are stored to three consecutive Rx Buffers in correct order. In case of missing messages the process is restarted. The DMA request is activated only when all three debug messages A, B, C have been received in correct order.

The status of the debug message handling state machine is signaled via RXF1S.DMS.

Figure 700. Debug Message Handling State Machine




T0: reset m_cam_dma_req output, enable reception of debug messages A, B, and C
T1: reception of debug message A
T2: reception of debug message A
T3: reception of debug message C
T4: reception of debug message B
T5: reception of debug messages A, B
T6: reception of debug message C
T7: DMA transfer completed
T8: reception of debug message A,B,C (message rejected)

48.3.12.3 Interface to DMA Controller

When all three debug messages A, B, C have been received in the correct order, M_CAN DMA request signal is activated to trigger a DMA transfer. The RAM words holding debug messages A, B, C will not be changed by the M_CAN while M_CAN DMA request signal is active.

After the transfer of the received messages has completed the DMA unit activates the M_CAN DMA ACK signal. This resets M_CAN DMA request signal. The debug message handling state machine enters idle state (DMS = ‘00’) and waits for reception of the next debug messages.

Figure 701. Timing of DMA interface signals



Note: If the DMA unit activates input M_CAN DMA acknowledge signal before the DMA transfer has completed, the Rx Buffer elements holding debug messages A, B, C are unlocked and may be overwritten by received debug messages.

48.3.13 Tx handling

The Tx Handler handles transmission requests for the dedicated Tx Buffers, the Tx FIFO, and the Tx Queue. It controls the transfer of transmit messages to the CAN core, the Put and Get Indexes, and the Tx Event FIFO. Up to 32 Tx Buffers can be set up for message transmission. The Tx Buffer element is described in the *Note: on page 1240*.

The Tx Handler starts a Tx scan to check for the highest priority pending Tx request (Tx Buffer with lowest Message ID) when the Tx Buffer Request Pending register TXBRP is updated, or when a transmission has been started.

Note: AUTOSAR requires at least three Tx Queue Buffers and support of transmit cancellation.

48.3.13.1 Transmit Pause

The transmit pause feature is intended for use in CAN systems where the CAN message identifiers are (permanently) specified to specific values and cannot easily be changed. These message identifiers may have a higher CAN arbitration priority than other defined messages, while in a specific application their relative arbitration priority should be inverse. This may lead to a case where one ECU sends a burst of CAN messages that cause another ECU’s CAN messages to be delayed because that other messages have a lower CAN arbitration priority.

If for example CAN ECU-1 has the transmit pause feature enabled and is requested by its application software to transmit four messages, it will, after the first successful message transmission, wait for two CAN bit times of bus idle before it is allowed to start the next requested message. If there are other ECUs with pending messages, those messages are started in the idle time, they would not need to arbitrate with the next message of ECU-1. After having received a message, ECU-1 is allowed to start its next transmission as soon as the received message releases the CAN bus.

The transmit pause feature is controlled by bit CCCR.TXP. If the bit is set, the M_CAN will, each time it has successfully transmitted a message, pause for two CAN bit times before starting the next transmission. This enables other CAN nodes in the network to transmit messages even if their messages have lower prior identifiers. Default is transmit pause disabled (CCCR.TXP = ‘0’).

This feature looses up burst transmissions coming from a single node and it protects against “babbling idiot” scenarios where the application program erroneously requests too many transmissions.

48.3.13.2 Dedicated Tx Buffers

Dedicated Tx Buffers are intended for message transmission under complete control of the Host CPU. Each Dedicated Tx Buffer is configured with a specific Message ID. In case that multiple Tx Buffers are configured with the same Message ID, the Tx Buffer with the lowest buffer number is transmitted first.

If the data section has been updated, a transmission is requested by an Add Request via TXBAR[ARn]. The requested messages arbitrate internally with messages from an optional Tx FIFO or Tx Queue and externally with messages on the CAN bus, and are sent out according to their Message ID.

A Dedicated Tx Buffer allocates Element Size 32-bit words in the Message RAM (refer to *Table 792*). Therefore the start address of a dedicated Tx Buffer in the Message RAM is calculated by adding transmit buffer index (0…31) × Element Size to the Tx Buffer Start Address TXBC.TBSA.

Table 792. Tx Buffer / FIFO / Queue Element Size

TXESC.TBDS[2:0]	Data Field [bytes]	Element Size [RAM words]
000	8	4
001	12	5
010	16	6
011	20	7
100	24	8
101	32	10
110	48	14
111	64	18

48.3.13.3 Tx FIFO

Tx FIFO operation is configured by programming TXBC[TFQM] to ‘0’. Messages stored in the Tx FIFO are transmitted starting with the message referenced by the Get Index TXFQS[TFGI]. After each transmission the Get Index is incremented cyclically until the Tx FIFO is empty. The Tx FIFO enables transmission of messages with the same Message ID from different Tx Buffers in the order these messages have been written to the Tx FIFO. The M_CAN calculates the Tx FIFO Free Level TXFQS[TFFL] as difference between Get and Put Index. It indicates the number of available (free) Tx FIFO elements.

New transmit messages have to be written to the Tx FIFO starting with the Tx Buffer referenced by the Put Index TXFQS[TFQPI]. An Add Request increments the Put Index to the next free Tx FIFO element. When the Put Index reaches the Get Index, Tx FIFO Full (TXFQS[TFQF] = ‘1’) is signaled. In this case no further messages should be written to the Tx FIFO until the next message has been transmitted and the Get Index has been incremented.

When a single message is added to the Tx FIFO, the transmission is requested by writing a ‘1’ to the TXBAR bit related to the Tx Buffer referenced by the Tx FIFOs Put Index.

When multiple (n) messages are added to the Tx FIFO, they are written to n consecutive Tx Buffers starting with the Put Index. The transmissions are then requested via TXBAR. The Put Index is then cyclically incremented by n. The number of requested Tx buffers should not exceed the number of free Tx Buffers as indicated by the Tx FIFO Free Level. When a transmission request for the Tx Buffer referenced by the Get Index is cancelled, the Get Index is incremented to the next Tx Buffer with pending transmission request and the Tx FIFO Free Level is recalculated. When transmission cancellation is applied to any other Tx Buffer, the Get Index and the FIFO Free Level remain unchanged.

A Tx FIFO element allocates Element Size 32-bit words in the Message RAM (refer to *Table 792*). Therefore the start address of the next available (free) Tx FIFO Buffer is calculated by adding Tx FIFO/Queue Put Index TXFQS.TFQPI (0…31) × Element Size to the Tx Buffer Start Address TXBC.TBSA.

48.3.13.4 Tx Queue

Tx Queue operation is configured by programming TXBC[TFQM] to ‘1’. Messages stored in the Tx Queue are transmitted starting with the message with the lowest Message ID (highest priority). In case that multiple Queue Buffers are configured with the same Message ID, the Queue Buffer with the lowest buffer number is transmitted first. New messages have to be written to the Tx Buffer referenced by the Put Index TXFQS[TFQPI]. An Add Request cyclically increments the Put Index to the next free Tx Buffer. In case that the Tx Queue is full (TXFQS[TFQF] = ‘1’), the Put Index is not valid and no further message should be written to the Tx Queue until at least one of the requested messages has been sent out or a pending transmission request has been cancelled.


The application may use register TXBRP instead of the Put Index and may place messages to any Tx Buffer without pending transmission request.

A Tx Queue Buffer allocates Element Size 32-bit words in the Message RAM (refer to *Table 792*). Therefore the start address of the next available (free) Tx Queue Buffer is calculated by adding Tx FIFO/Queue Put Index TXFQS.TFQPI (0…31) × Element Size to the Tx Buffer Start Address TXBC.TBSA.

48.3.13.5 Mixed dedicated Tx Buffers / Tx FIFO

In this case the Tx Buffers section in the Message RAM is subdivided into a set of Dedicated Tx Buffers and a Tx FIFO. The number of Dedicated Tx Buffers is configured by TXBC[NDTB]. The number of Tx Buffers assigned to the Tx FIFO is configured by TXBC[TFQS]. In case TXBC[TFQS] is programmed to zero, only Dedicated Tx Buffers are used.

Figure 702. Example of mixed Configuration Dedicated Tx Buffers / Tx FIFO




Tx prioritization:

- Scan Dedicated Tx Buffers and oldest pending Tx FIFO Buffer (referenced by TXFS[TFGI])
- Buffer with lowest Message ID gets highest priority and is transmitted next

48.3.13.6 Mixed dedicated Tx Buffers / Tx Queue

In this case the Tx Buffers section in the Message RAM is subdivided into a set of Dedicated Tx Buffers and a Tx Queue. The number of Dedicated Tx Buffers is configured by TXBC[NDTB]. The number of Tx Queue Buffers is configured by TXBC[TFQS]. In case TXBC[TFQS] is programmed to zero, only Dedicated Tx Buffers are used.

Figure 703. Example of mixed Configuration Dedicated Tx Buffers / Tx Queue



Tx prioritization:

- Scan all Tx Buffers with activated transmission request
- Tx Buffer with lowest Message ID gets highest priority and is transmitted next

48.3.13.7 Transmit cancellation

The M_CAN supports transmit cancellation. This feature is especially intended for gateway applications and AUTOSAR based applications. To cancel a requested transmission from a dedicated Tx Buffer or a Tx Queue Buffer the Host has to write a ‘1’ to the corresponding bit position (=number of Tx Buffer) of register TXBCR. Transmit cancellation is not intended for Tx FIFO operation.

Successful cancellation is signaled by setting the corresponding bit of register TXBCF to ‘1’.

In case a transmit cancellation is requested while a transmission from a Tx Buffer is already ongoing, the corresponding TXBRP bit remains set as long as the transmission is in progress. If the transmission was successful, the corresponding TXBTO and TXBCF bits

are set. If the transmission was not successful, it is not repeated and only the corresponding TXBCF bit is set.

Note: In case a pending transmission is cancelled immediately before this transmission could have been started, there follows a short time window where no transmission is started even if another message is also pending in this node. This may enable another node to transmit a message which may have a lower priority than the second message in this node.

48.3.13.8 Tx Event handling

To support Tx event handling the M_CAN has implemented a Tx Event FIFO. After the M_CAN has transmitted a message on the CAN bus, Message ID and timestamp are stored in a Tx Event FIFO element. To link a Tx event to a Tx Event FIFO element, the Message Marker from the transmitted Tx Buffer is copied into the Tx Event FIFO element.

The Tx Event FIFO can be configured to a maximum of 32 elements. The Tx Event FIFO element is described in the Note *Note: on page 1242*. When a Tx Event FIFO full condition is signaled by IR.TEFF, no further elements are written to the Tx Event FIFO until at least one element has been read out and the Tx Event FIFO Get Index has been incremented. In case a Tx event occurs while the Tx Event FIFO is full, this event is discarded and interrupt flag IR.TEFL is set.

To avoid a Tx Event FIFO overflow, the Tx Event FIFO watermark can be used. When the Tx Event FIFO fill level reaches the Tx Event FIFO watermark configured by TXEFC[EFWM], interrupt flag IR.TEFW is set.

When reading from the Tx Event FIFO, two times the Tx Event FIFO Get Index TXEFS[EFGI] has to be added to the Tx Event FIFO start address TXEFC[EFSA].

48.3.14 FIFO acknowledge handling

The Get Indexes of Rx FIFO 0, Rx FIFO 1, and the Tx Event FIFO are controlled by writing to the corresponding FIFO Acknowledge Index (refer to *Section 48.3.5.2.28: Rx FIFO 0 Acknowledge Register (RXF0A)* and *Section 48.3.5.2.46: Tx Event FIFO Acknowledge Register (TXEFA)*). Writing to the FIFO Acknowledge Index will set the FIFO Get Index to the FIFO Acknowledge Index plus one and thereby updates the FIFO Fill Level. There are two use cases:

- When only a single element has been read from the FIFO (the one being pointed to by the Get Index), this Get Index value is written to the FIFO Acknowledge Index.
- When a sequence of elements has been read from the FIFO, it is sufficient to write the FIFO Acknowledge Index only once at the end of that read sequence (value: Index of the last element read), to update the FIFOs Get Index.

Due to the fact that the CPU has free access to the M_CAN's Message RAM, special care has to be taken when reading FIFO elements in an arbitrary order (Get Index not considered). This might be useful when reading a High Priority Message from one of the two Rx FIFOs. In this case the FIFOs Acknowledge Index should not be written because this would set the Get Index to a wrong position and also alters the FIFOs Fill Level. In this case some of the older FIFO elements would be lost.

Note: The application has to ensure that a valid value is written to the FIFO Acknowledge Index. The M_CAN does not check for erroneous values.

48.4 CAN RAM arbiter

This block acts as a dynamic arbiter between the various CAN nodes and the CPU for granting access to the shared CAN memory. The dynamic arbitration ensures:

- 50% bandwidth for CPU, 50% shared by the CAN nodes when simultaneous access requested from all masters and CPU,
- Bandwidth dynamic upgrading to requesting masters if other masters do not request access.

Note: From the arbiter prospective the CPU bandwidth may be limited to 50%. The CPU may be waiting stated due to this bandwidth limitation when accessing the shared memory.

48.4.1 Features

- Active low asynchronous reset
- 1–CPU + up to 5–CAN arbiter
- Combined dynamic arbitration scheme: Bandwidth between CPU and M_CAN interfaces can be redistributed. If active, the CPU interface is granted a 50% portion of the available bandwidth
- Bandwidth dynamic upgrading to requesting masters if other masters do not request access
- The SRAM access by a single master needs two cycles (address and data) for each read/write command. The arbiter has a pseudo address pre-fetching mechanism. This mechanism acts when multiple masters are accessing the SRAM and it overlaps the address cycle of one master with the data cycle of another master. In case of multiple masters accessing the SRAM, the pseudo address pre-fetching scheme saves multiple clock cycles
- The peripheral GSI module enable acts as a request from each master. Each master will be made to wait at least one clock cycle before the grant is given. The arbiter ensures that the CPU does not wait for more than 1 clock cycle, hence ensuring a 50% guaranteed bandwidth
- Time slot is defined as one peripheral clock cycle

48.4.2 Functional overview using examples

The dynamic arbitration scheme is explained using the following examples.

- Example 1 (active CPU IF, 3 out of 3 CAN nodes are active):
  - CPU obtains every 2nd slot
  - CAN 1/2/3 obtains every 6th time slot
- Example 2 (inactive CPU IF, 4 out of 4 CAN nodes are active):
  - CPU obtains no time slots
  - CAN 1/2/3/4 obtains every 4th time slot
- Example 3 (active CPU IF, 2 out of 4 CAN node are active):
  - CPU obtains every 2nd time slot
  - Active CAN 1/2 obtains every 4th time slot
- Example 4 (inactive CPU IF, 2 out of 4 CAN node are active):
  - CPU obtains no time slots
  - Active CAN 1/2 obtains every 2nd time slot

48.5 SRAM interface and memory organization

The CAN subsystem will interface with an external RAM using this interface. The RAM sizes required for the CAN subsystem are detailed in *Section 48.7: Shared memory map*.

48.5.1 ECC controller

The RAM embeds ECC logic and code to provide Single Error Correction / Double Error Detection (SECCDED). The module does not guarantee any proper functionality if more than 2 bits are in errors. It supports only 32-bit write access and 8-/16-/32-bit read access. The ECC error is reported to each CAN module as well as available at the CAN subsystem top, so that the same can be forwarded to the Error Management Module.

The module uses Hamming code for single error correction and double error detection logic. It involves transmitting data with multiple ecc_check bits and decoding the associated ecc_check bits when receiving data to detect errors. The SECDED Hamming code is not able to detect three bit errors. Rather, in the presence of a three bit error, a conventional SECDED code returns an error code that is indistinguishable from an error code resulting from a single bit error. Hence, this module does not guarantee any proper functionality when more than 2 bits are in error.

The ecc_check bits are parallel parity bits generated from XORing certain bits in the original data word. If bit error(s) are introduced in the codeword, several ecc_check bits show parity errors after decoding the retrieved codeword. The combination of these ecc_check bit errors displays the nature of the error. In addition, the position of any single bit error is identified from the ecc_check bits.

The ECC error address is reported at the top of the subsystem using a 16 bit ECC error address signal. This address is valid only when the ECC bit error output is valid.

48.5.1.1 Features

The ECC module supports the following:

- ecc_error = ‘00’ No error is detected in the read data from memory
- ecc_error = ‘01’ This indicates single bit error occurred within the 39-bit codeword. In addition, the error is corrected, and the forwarded data to the master is error free.
- ecc_error = ‘10’ This indicates that a two bit error has occurred within the codeword. In this case, no error correction is possible.
- ecc_error = ‘11’ This indicates that errors beyond the detection capability have occurred within the codeword and no error correction is possible. This is an invalid error type.

48.6 External signal description

The CAN subsystem has the following external pins.

- M_CAN_x_RX: M_CAN x receive input
- M_CAN_x_TX: M_CAN x transmit output
- M_CAN_x_RXFD: M_CAN_x Receive Fast Data control signal
- M_CAN_x_TXFD: M_CAN_x Transmit Fast Data control signal

48.7 Shared memory map

Table 793 shows the shared memory map vs CAN subsystem transmit, receive and filters elements.

Table 793. Shared memory map versus CAN transmit, receive and filters elements

Start Address Offset (byte)	End Address Offset (byte)	CAN block/sub block		Comment
CAN Subsystem_0 - PBRIDGE_2				
0x0000	0x3DFF	CAN_SUB_0_M_CAN_0 CAN_SUB_0_M_CAN_1 CAN_SUB_0_M_CAN_2 CAN_SUB_0_M_CAN_3	Standard Filters	This available physical memory space could be configured for Filters/ FIFO/Buffer. This memory space can be flexible, assigned to any of the implemented M_CAN modules.
			Extended Filters	
			Rx FIFO 0	
			Rx FIFO 1	
			Rx Buffer	
			Tx Event FIFO	
			Tx Buffers	
			Reserved	
CAN Subsystem_1 - PBRIDGE_1				

Table 793. Shared memory map versus CAN transmit, receive and filters elements (continued)

Start Address Offset (byte)	End Address Offset (byte)	CAN block/sub block		Comment
0x0000	0x3DFF	CAN_SUB_1_M_CAN_1 CAN_SUB_1_M_CAN_2 CAN_SUB_1_M_CAN_3 CAN_SUB_1_M_CAN_4	Standard Filters Extended Filters Rx FIFO 0 Rx FIFO 2 Rx Buffer Tx Event FIFO Tx Buffers Reserved	This available physical memory space could be configured for Filters/ FIFO/Buffer. This memory space can be flexible, assigned to any of the implemented M_CAN modules.
CAN Subsystem_2 - PBRIDGE_0				
0x0000	0x3DFF	CAN_SUB_2_M_CAN_1 CAN_SUB_2_M_CAN_2 CAN_SUB_2_M_CAN_3 CAN_SUB_2_M_CAN_4	Standard Filters Extended Filters Rx FIFO 0 Rx FIFO 2 Rx Buffer Tx Event FIFO Tx Buffers Reserved	This available physical memory space could be configured for Filters/ FIFO/Buffer. This memory space can be flexible, assigned to any of the implemented M_CAN modules.
CAN Subsystem_3 - PBRIDGE_0				
0x0000	0x3DFF	CAN_SUB_3_M_CAN_1 CAN_SUB_3_M_CAN_2 CAN_SUB_3_M_CAN_3 CAN_SUB_3_M_CAN_4	Standard Filters Extended Filters Rx FIFO 0 Rx FIFO 2 Rx Buffer Tx Event FIFO Tx Buffers Reserved	This available physical memory space could be configured for Filters/ FIFO/Buffer. This memory space can be flexible, assigned to any of the implemented M_CAN modules.

Note: There is no write access protection from a CAN module to the message memory space.

The start address for every memory section is to be configured by the user in the relevant CAN modules registers. However there is no hardware check in the RAM interface for the start address consistency.

However the number of filters and the Tx/Rx buffers used, it is mandatory for the user to configure the start address registers, specified in Table 794, in order to fit the memory mapping specified in Table 793.

The CPU uses the peripheral interface to access the memory locations. It must be noted that there is no transfer error reported to the CPU in case of access to reserved memory locations.

Table 794. Detailed mapping in CAN sub-blocks

CAN sub-block	Element name	Comment
Standard Filters	Standard Message ID filter 0 ... Standard Message ID filter 127	address configured in SIDFC [FLSSA]
Extended Filters	Extended Message ID filter 0 ... Extended Message ID filter 63	address configured in XIDFC [FLESA]
Rx FIFO0	Rx FIFO0 element 0 ... Rx FIFO0 element 63	address configured in RXF0C[F0SA]
Rx FIFO1	Rx FIFO1 element 0 ... Rx FIFO1 element 63	address configured in RXF1C[F1SA]
Rx Buffer	Rx Buffer element 0 ... Rx Buffer element 63	address configured in RXBC[RBSA]
Tx Event FIFO	Tx event FIFO element 0 ... Tx event FIFO element 31	address configured in TXEFC[EFSA]
Tx Buffers	Tx Buffer element 0 ... Tx Buffer element 31	address configured in TXBC[TBSA]

49 Ethernet 10 Mbps/100 Mbps

49.1 Overview

The Ethernet module enables a host to transmit and receive data over the Ethernet in compliance with the IEEE 802.3-2015. *Figure 704* shows a block diagram of the Ethernet module.

As shown in *Figure 704*, the Ethernet module uses a 64-bit AMBA High-Performance Bus (AHB) on the application side. The AHB interface transfers the data to and from system memory through AHB master interface. One AHB master interface is connected to all DMA channels. The DMA arbiter helps in arbitration of all the paths (Transmit and Receive) in all channels.


As shown in *Figure 704*, the Ethernet module uses a 32-bit APB interface to program the Control and Status registers (CSR). Each channel has a separate set of Control and Status registers (CSR) for managing the Transmit and Receive functions, descriptor handling, and interrupt handling.

The Transmit FIFO (Tx FIFO) buffers the data transferred from the application to the Ethernet module. Similarly, the Receive FIFO (Rx FIFO) stores the Ethernet frames received from the line until they can be transferred to the application. These are asynchronous FIFOs because they also transfer the data between the application clock and the MAC line clocks. Tx memory and Rx memory are one-ported RAM of 68-bit width for 64 data bus widths. The extra bits are used for storing the byte-enable information.

For multiple queues, all Tx queue share the Tx FIFO memory and all Rx queue share the Rx FIFO memory. The application can program the size of the FIFO memory allocated to each Tx or Rx queue. The Ethernet module provides a direct read or write access to the FIFO memories in Debug mode.

The Ethernet module can be programmed to use one of the multiple PHY interfaces.

Figure 704. Module block diagram



49.1.1 Ethernet module features

For Ethernet features, refer to the Ethernet Configuration section of the Device Configuration chapter.

49.2 Memory map and registers description

This section provides a detailed description of all registers accessible in this module.

49.2.1 Memory map

Table 795. Ethernet memory map

Address offset (hex)	Register	Location
0x0000	MAC Configuration register (MAC_CONFIGURATION)	*Section 49.2.2.1*
0x0004	MAC Extended Configuration register (MAC_EXT_CONFIGURATION)	*Section 49.2.2.2*
0x0008	MAC Packet Filter register (MAC_PACKET_FILTER)	*Section 49.2.2.3*
0x000C	MAC Watchdog Timeout register (MAC_WATCHDOG_TIMEOUT)	*Section 49.2.2.4*
0x0010	MAC Hash Table register 0 (MAC_HASH_TABLE_REG0)	*Section 49.2.2.5*
0x0014	MAC Hash Table register 1 (MAC_HASH_TABLE_REG1)	*Section 49.2.2.6*
0x0018–0x004F	Reserved	
0x0050	MAC VLAN Tag Control register (MAC_VLAN_TAG_CTRL)	*Section 49.2.2.7*
0x0054	MAC VLAN Tag Data register (MAC_VLAN_TAG_DATA)	*Section 49.2.2.8*
0x0054	MAC VLAN Tag Filter n register (MAC_VLAN_TAG_FILTERn) for n = 0 to 15	*Section 49.2.2.9*
0x0058	MAC VLAN Hash Table register (MAC_VLAN_HASH_TABLE)	*Section 49.2.2.10*
0x0060	MAC VLAN Tag Inclusion register (MAC_VLAN_INCL)	*Section 49.2.2.11*
0x0060	MAC VLAN Tag Inclusion register n (MAC_VLAN_INCLn) for n = 0 to 1	*Section 49.2.2.12*
0x0064	MAC Inner VLAN Tag Inclusion register (MAC_INNER_VLAN_INCL)	*Section 49.2.2.13*
0x0070	MAC Q0 TX Flow Control register (MAC_Q0_TX_FLOW_CTRL)	*Section 49.2.2.14*
0x0090	MAC Receive Flow Control register (MAC_RX_FLOW_CTRL)	*Section 49.2.2.15*
0x0094	MAC Receive Queue Control 4 register (MAC_RXQ_CTRL4)	*Section 49.2.2.16*
0x0098–0x009F	Reserved	
0x00A0	MAC Receive Queue Control 0 register (MAC_RXQ_CTRL0)	*Section 49.2.2.17*
0x00A4	MAC Receive Queue Control 1 register (MAC_RXQ_CTRL1)	*Section 49.2.2.18*
0x00A8	MAC Receive Queue Control 2 register (MAC_RXQ_CTRL2)	*Section 49.2.2.19*
0x00AC–0x00AF	Reserved	
0x00B0	MAC Interrupt Status register (MAC_INTERRUPT_STATUS)	*Section 49.2.2.20*
0x00B4	MAC Interrupt Enable register (MAC_INTERRUPT_ENABLE)	*Section 49.2.2.21*
0x00B8	MAC Receive Transmit Status register (MAC_RX_TX_STATUS)	*Section 49.2.2.22*
0x00BC–0x00BF	Reserved	
0x00C0	MAC PMT Control and Status register (MAC_PMT_CONTROL_STATUS)	*Section 49.2.2.23*
0x00C4	Wake-up Packet Filter registers	*Section 49.2.2.24*
0x00C8–0x00CF	Reserved	
0x00D0	MAC LPI Control and Status register (MAC_LPI_CONTROL_STATUS)	*Section 49.2.2.25*
0x00D4	MAC LPI Timers Control register (MAC_LPI_TIMERS_CONTROL)	*Section 49.2.2.26*
0x00D8	MAC LPI Entry Timer register (MAC_LPI_ENTRY_TIMER)	*Section 49.2.2.27*

Table 795. Ethernet memory map (continued)

Address offset (hex)	Register	Location
0x00DC	MAC 1US Tic Counter register (MAC_1US_TIC_COUNTER)	Section 49.2.2.28
0x00E0–0x010F	Reserved	
0x0110	MAC Version register (MAC_VERSION)	Section 49.2.2.29
0x0114	MAC Debug register (MAC_DEBUG)	Section 49.2.2.30
0x0118–0x011B	Reserved	
0x011C	MAC Hardware Feature0 register (MAC_HW_FEATURE0)	Section 49.2.2.31
0x0120	MAC Hardware Feature1 register (MAC_HW_FEATURE1)	Section 49.2.2.32
0x0124	MAC Hardware Feature2 register (MAC_HW_FEATURE2)	Section 49.2.2.33
0x0128	MAC Hardware Feature3 register (MAC_HW_FEATURE3)	Section 49.2.2.34
0x012C–0x013F	Reserved	
0x0140	MAC Data Path Parity FSM interrupt status register (MAC_DPP_FSM_INTERRUPT_STATUS)	Section 49.2.2.35
0x0144–0x0147	Reserved	
0x0148	MAC FSM control register (MAC_FSM_CONTROL)	Section 49.2.2.36
0x014C	MAC FSM ACT register (MAC_FSM_ACT_TIMER)	Section 49.2.2.37
0x0150–0x01FF	Reserved	
0x0200	MAC MDIO Address register (MAC_MDIO_ADDRESS)	Section 49.2.2.38
0x0204	MAC MDIO Data register (MAC_MDIO_DATA)	Section 49.2.2.39
0x0208	MAC GPIO Control register (MAC_GPIO_CONTROL)	Section 49.2.2.40
0x020C	MAC GPIO Status register (MAC_GPIO_STATUS)	Section 49.2.2.41
0x0210	MAC ARP Address register (MAC_ARP_ADDRESS)	Section 49.2.2.42
0x0214–0x022C	Reserved	
0x0230	MAC CSR SW Control register (MAC_CSR_SW_CTRL)	Section 49.2.2.43
0x0234–0x0237	Reserved	
0x0238	MAC_Ext_Cfg1 register (MAC_EXT_CFG1)	Section 49.2.2.44
0x023C–0x023F	Reserved	
0x0240	MAC Presentation Time in Nanoseconds register (MAC_PRESN_TIME_NS)	Section 49.2.2.45
0x0244	MAC Presentation Time Update register (MAC_PRESN_TIME_UPDT)	Section 49.2.2.46
0x0248–0x02FF	Reserved	
0x0300	MAC Address 0 High register (MAC_ADDRESS0_HIGH)	Section 49.2.2.47
0x0304	MAC Address 0 Low register (MAC_ADDRESS0_LOW)	Section 49.2.2.48
(for *n* = 1 to 31)		
0x0300 + *n**0x8	MAC Address *n* High register (MAC_ADDRESS*n*_HIGH)	Section 49.2.2.49
0x0304 + *n**0x8	MAC Address *n* Low register (MAC_ADDRESS*n*_LOW)	Section 49.2.2.50

Table 795. Ethernet memory map (continued)

Address offset (hex)	Register	Location
0x0400–0x06FF	Reserved	
0x0700	MMC Control register (MMC_CONTROL)	*Section 49.2.2.51*
0x0704	MMC Receive Interrupt register (MMC_RX_INTERRUPT)	*Section 49.2.2.52*
0x0708	MMC Tx Interrupt register (MMC_TX_INTERRUPT)	*Section 49.2.2.53*
0x070C	MMC Rx Interrupt mask register (MMC_RX_INTERRUPT_MASK)	*Section 49.2.2.54*
0x0710	MMC Tx Interrupt Mask register (MMC_TX_INTERRUPT_MASK)	*Section 49.2.2.55*
0x0714	Transmit Octet Count Good Bad register (TX_OCTET_COUNT_GOOD_BAD)	*Section 49.2.2.56*
0x0718	Transmit Packet Count Good Bad register (TX_PACKET_COUNT_GOOD_BAD)	*Section 49.2.2.57*
0x071C	Transmit Broadcast Packets Good register (TX_BROADCAST_PACKETS_GOOD)	*Section 49.2.2.58*
0x0720	Transmit Multicast Packets Good register (TX_MULTICAST_PACKETS_GOOD)	*Section 49.2.2.59*
0x0724	Transmit 64Octets Packets Good Bad register (TX_64OCTETS_PACKETS_GOOD_BAD)	*Section 49.2.2.60*
0x0728	Transmit 65to127Octets Packets Good Bad register (TX_65TO127OCTETS_PACKETS_GOOD_BAD)	*Section 49.2.2.61*
0x072C	Transmit 128To255Octets Packets Good Bad register (TX_128TO255OCTETS_PACKETS_GOOD_BAD)	*Section 49.2.2.62*
0x0730	Transmit 256To511Octets Packets Good Bad register (TX_256TO511OCTETS_PACKETS_GOOD_BAD)	*Section 49.2.2.63*
0x0734	Transmit 512To1023Octets Packets Good Bad register (TX_512TO1023OCTETS_PACKETS_GOOD_BAD)	*Section 49.2.2.64*
0x0738	Transmit 1024ToMaxOctets Packets Good Bad register (TX_1024TOMAXOCTETS_PACKETS_GOOD_BAD)	*Section 49.2.2.65*
0x073C	Transmit Unicast Packets Good Bad register (TX_UNICAST_PACKETS_GOOD_BAD)	*Section 49.2.2.66*
0x0740	Transmit Multicast Packets Good Bad register (TX_MULTICAST_PACKETS_GOOD_BAD)	*Section 49.2.2.67*
0x0744	Transmit Broadcast Packets Good Bad register (TX_BROADCAST_PACKETS_GOOD_BAD)	*Section 49.2.2.68*
0x0748	Transmit Underflow Error Packets register (TX_UNDERFLOW_ERROR_PACKETS)	*Section 49.2.2.69*
0x074C	Transmit Single Collision Good Packets register (TX_SINGLE_COLLISION_GOOD_PACKETS)	*Section 49.2.2.70*
0x0750	Transmit Multiple Collision Good Packets register (TX_MULTIPLE_COLLISION_GOOD_PACKETS)	*Section 49.2.2.71*
0x0754	Transmit Deferred Packets register (TX_DEFERRED_PACKETS)	*Section 49.2.2.72*

Table 795. Ethernet memory map (continued)

Address offset (hex)	Register	Location
0x0758	Transmit Late Collision Packets register (TX_LATE_COLLISION_PACKETS)	*Section 49.2.2.73*
0x075C	Transmit Excessive Collision Packets register (TX_EXCESSIVE_COLLISION_PACKETS)	*Section 49.2.2.74*
0x0760	Transmit Carrier Error Packets register (TX_CARRIER_ERROR_PACKETS)	*Section 49.2.2.75*
0x0764	Transmit Octet Count Good register (TX_OCTET_COUNT_GOOD)	*Section 49.2.2.76*
0x0768	Transmit Packet Count Good register (TX_PACKET_COUNT_GOOD)	*Section 49.2.2.77*
0x076C	Transmit Excessive Deferral Error register (TX_EXCESSIVE_DEFERRAL_ERROR)	*Section 49.2.2.78*
0x0770	Transmit Pause Packets register (TX_PAUSE_PACKETS)	*Section 49.2.2.79*
0x0774	Transmit VLAN Packets Good register (TX_VLAN_PACKETS_GOOD)	*Section 49.2.2.80*
0x0778	Transmit OSize Packets Good register (TX_OSIZE_PACKETS_GOOD)	*Section 49.2.2.81*
0x077C–0x077F	Reserved	
0x0780	Receive Packets Count Good Bad register (RX_PACKETS_COUNT_GOOD_BAD)	*Section 49.2.2.82*
0x0784	Receive Octet Count Good Bad register (RX_OCTET_COUNT_GOOD_BAD)	*Section 49.2.2.83*
0x0788	Receive Octet Count Good register (RX_OCTET_COUNT_GOOD)	*Section 49.2.2.84*
0x078C	Receive Broadcast Packets Good register (RX_BROADCAST_PACKETS_GOOD)	*Section 49.2.2.85*
0x0790	Receive Multicast Packets Good register (RX_MULTICAST_PACKETS_GOOD)	*Section 49.2.2.86*
0x0794	Receive CRC Error Packets register (RX_CRC_ERROR_PACKETS)	*Section 49.2.2.87*
0x0798	Receive Alignment Error Packets register (RX_ALIGNMENT_ERROR_PACKETS)	*Section 49.2.2.88*
0x079C	Receive Runt Error Packets register (RX_RUNT_ERROR_PACKETS)	*Section 49.2.2.89*
0x07A0	Receive Jabber Error Packets register (RX_JABBER_ERROR_PACKETS)	*Section 49.2.2.90*
0x07A4	Receive Undersize Packets Good register (RX_UNDERSIZE_PACKETS_GOOD)	*Section 49.2.2.91*
0x07A8	Receive Oversize Packets Good register (RX_OVERSIZE_PACKETS_GOOD)	*Section 49.2.2.92*
0x07AC	Receive 64Octets Packets Good Bad register (RX_64OCTETS_PACKETS_GOOD_BAD)	*Section 49.2.2.93*
0x07B0	Receive 65To127Octets Packets Good Bad register (RX_65TO127OCTETS_PACKETS_GOOD_BAD)	*Section 49.2.2.94*
0x07B4	Receive 128To255Octets Packets Good Bad register (RX_128TO255OCTETS_PACKETS_GOOD_BAD)	*Section 49.2.2.95*

Table 795. Ethernet memory map (continued)

Address offset (hex)	Register	Location
0x07B8	Receive 256To511Octets Packets Good Bad register (RX_256TO511OCTETS_PACKETS_GOOD_BAD)	*Section 49.2.2.96*
0x07BC	Receive 512To1023Octets Packets Good Bad register (RX_512TO1023OCTETS_PACKETS_GOOD_BAD)	*Section 49.2.2.97*
0x07C0	Receive 1024ToMax Octets Packets Good bad register (RX_1024TOMAXOCTETS_PACKETS_GOOD_BAD)	*Section 49.2.2.98*
0x07C4	Receive Unicast Packets Good register (RX_UNICAST_PACKETS_GOOD)	*Section 49.2.2.99*
0x07C8	Receive Length Error Packets register (RX_LENGTH_ERROR_PACKETS)	*Section 49.2.2.100*
0x07CC	Receive Out Of Range Type Packets register (RX_OUT_OF_RANGE_TYPE_PACKETS)	*Section 49.2.2.101*
0x07D0	Receive Pause Packets register (RX_PAUSE_PACKETS)	*Section 49.2.2.102*
0x07D4	Receive FIFO Overflow Packets register (RX_FIFO_OVERFLOW_PACKETS)	*Section 49.2.2.103*
0x07D8	Receive VLAN Packets Good Bad register (RX_VLAN_PACKETS_GOOD_BAD)	*Section 49.2.2.104*
0x07DC	Receive Watchdog Error Packets register (RX_WATCHDOG_ERROR_PACKETS)	*Section 49.2.2.105*
0x07E0	Receive Error Packets register (RX_RECEIVE_ERROR_PACKETS)	*Section 49.2.2.106*
0x07E4	Receive Control Packets Good register (RX_CONTROL_PACKETS_GOOD)	*Section 49.2.2.107*
0x07E8–0x07EB	Reserved	
0x07EC	Transmit LPI USEC Counter register (TX_LPI_USEC_CNTR)	*Section 49.2.2.108*
0x07F0	Transmit LPI Transaction Counter register (TX_LPI_TRAN_CNTR)	*Section 49.2.2.109*
0x07F4	Receive LPI USEC Counter register (RX_LPI_USEC_CNTR)	*Section 49.2.2.110*
0x07F8	Receive LPI Transaction Counter register (RX_LPI_TRAN_CNTR)	*Section 49.2.2.111*
0x07FC–0x07FF	Reserved	
0x0800	MMC IPC Receive Interrupt Mask register (MMC_IPC_RX_INTERRUPT_MASK)	*Section 49.2.2.112*
0x0804–0x0807	Reserved	
0x0808	MMC IPC Receive Interrupt register (MMC_IPC_RX_INTERRUPT)	*Section 49.2.2.113*
0x080C–0x080F	Reserved	
0x0810	Receive IPv4 Good Packets register (RXIPV4_GOOD_PACKETS)	*Section 49.2.2.114*
0x0814	Receive IPv4 Header Error Packets (RXIPV4_HEADER_ERROR_PACKETS)	*Section 49.2.2.115*
0x0818	Receive IPv4 No Payload Packets register (RXIPV4_NO_PAYLOAD_PACKETS)	*Section 49.2.2.116*

Table 795. Ethernet memory map (continued)

Address offset (hex)	Register	Location
0x081C	Receive IPv4 Fragmented Packets register (RXIPV4_FRAGMENTED_PACKETS)	*Section 49.2.2.117*
0x0820	Receive IPv4 UDP Checksum Disabled Packets register (RXIPV4_UDP_CHECKSUM_DISABLED_PACKETS)	*Section 49.2.2.118*
0x0824	Receive IPv6 Good Packets register (RXIPV6_GOOD_PACKETS)	*Section 49.2.2.119*
0x0828	Receive IPv6 Header Error Packets register (RXIPV6_HEADER_ERROR_PACKETS)	*Section 49.2.2.120*
0x082C	Receive IPv6 Payload Packets register (RXIPV6_NO_PAYLOAD_PACKETS)	*Section 49.2.2.121*
0x0830	Receive UDP Good Packets register (RXUDP_GOOD_PACKETS)	*Section 49.2.2.122*
0x0834	Receive UDP Error Packets register (RXUDP_ERROR_PACKETS)	*Section 49.2.2.123*
0x0838	Receive TCP Good Packets register (RXTCP_GOOD_PACKETS)	*Section 49.2.2.124*
0x083C	Receive TCP Error Packets register (RXTCP_ERROR_PACKETS)	*Section 49.2.2.125*
0x0840	Receive ICMP Good Packets register (RXICMP_GOOD_PACKETS)	*Section 49.2.2.126*
0x0844	Receive ICMP Error Packets register (RXICMP_ERROR_PACKETS)	*Section 49.2.2.127*
0x0848–0x084F	Reserved	
0x0850	Receive IPv4 Good Octets register (RXIPV4_GOOD_OCTETS)	*Section 49.2.2.128*
0x0854	Receive IPv4 Header Error Octets register (RXIPV4_HEADER_ERROR_OCTETS)	*Section 49.2.2.129*
0x0858	Receive IPv4 No Payload Octets register (RXIPV4_NO_PAYLOAD_OCTETS)	*Section 49.2.2.130*
0x085C	Receive IPv4 Fragmented Octets register (RXIPV4_FRAGMENTED_OCTETS)	*Section 49.2.2.131*
0x0860	Receive IPv4 UDP Checksum Disable Octets register (RXIPV4_UDP_CHECKSUM_DISABLE_OCTETS)	*Section 49.2.2.132*
0x0864	Receive IPv6 Good Octets register (RXIPV6_GOOD_OCTETS)	*Section 49.2.2.133*
0x0868	Receive Header Error Octets register (RXIPV6_HEADER_ERROR_OCTETS)	*Section 49.2.2.134*
0x086C	Receive IPv6 No Payload Octets register (RXIPV6_NO_PAYLOAD_OCTETS)	*Section 49.2.2.135*
0x0870	Receive UDP Good Octets register (RXUDP_GOOD_OCTETS)	*Section 49.2.2.136*
0x0874	Receive UDP Error Octets register (RXUDP_ERROR_OCTETS)	*Section 49.2.2.137*
0x0878	Receive TCP Good Octets register (RXTCP_GOOD_OCTETS)	*Section 49.2.2.138*
0x087C	Receive TCP Error Octets register (RXTCP_ERROR_OCTETS)	*Section 49.2.2.139*
0x0880	Receive ICMP Good Octets register (RXICMP_GOOD_OCTETS)	*Section 49.2.2.140*
0x0884	Receive ICMP Error Octets register (RXICMP_ERROR_OCTETS)	*Section 49.2.2.141*
0x0888–0x08FF	Reserved	
0x0900	Layer 3 and Layer 4 Control 0 register (MAC_L3_L4_CONTROL0)	*Section 49.2.2.142*

Table 795. Ethernet memory map (continued)

Address offset (hex)	Register	Location
0x0904	Layer 4 Address 0 register (MAC_LAYER4_ADDRESS0)	*Section 49.2.2.143*
0x0908–0x090F	Reserved	
0x0910	Layer 3 Address 0 Register 0 (MAC_LAYER3_ADDR0_REG0)	*Section 49.2.2.144*
0x0914	Layer3 Address 1 Register 0 (MAC_LAYER3_ADDR1_REG0)	*Section 49.2.2.145*
0x0918	Layer3 Address 2 Register 0 (MAC_LAYER3_ADDR2_REG0)	*Section 49.2.2.146*
0x091C	Layer3 Address 3 Register 0 (MAC_LAYER3_ADDR3_REG0)	*Section 49.2.2.147*
0x0920–0x0AFF	Reserved	
0x0B00	MAC Timestamp Control register (MAC_TIMESTAMP_CONTROL)	*Section 49.2.2.148*
0x0B04	MAC Sub Second Increment register (MAC_SUB_SECOND_INCREMENT)	*Section 49.2.2.149*
0x0B08	MAC System Time Seconds register (MAC_SYSTEM_TIME_SECONDS)	*Section 49.2.2.150*
0x0B0C	MAC System Time Nanoseconds register (MAC_SYSTEM_TIME_NANOSECONDS)	*Section 49.2.2.151*
0x0B10	MAC System Time Seconds Update register (MAC_SYSTEM_TIME_SECONDS_UPDATE)	*Section 49.2.2.152*
0x0B14	MAC System Time Nanoseconds Update register (MAC_SYSTEM_TIME_NANOSECONDS_UPDATE)	*Section 49.2.2.153*
0x0B18	MAC Timestamp Addend register (MAC_TIMESTAMP_ADDEND)	*Section 49.2.2.154*
0x0B1C	MAC System Time Higher Word Seconds register (MAC_SYSTEM_TIME_HIGHER_WORD_SECONDS)	*Section 49.2.2.155*
0x0B20	MAC Timestamp Status register (MAC_TIMESTAMP_STATUS)	*Section 49.2.2.156*
0x0B24–0x0B2F	Reserved	
0x0B30	MAC Transmit Timestamp Status Nanoseconds register (MAC_TX_TIMESTAMP_STATUS_NANOSECONDS)	*Section 49.2.2.157*
0x0B34	MAC Tx Transmit Timestamp Status Seconds register (MAC_TX_TIMESTAMP_STATUS_SECONDS)	*Section 49.2.2.158*
0x0B38–0x0B3F	Reserved	
0x0B40	MAC Auxiliary Control register (MAC_AUXILIARY_CONTROL)	*Section 49.2.2.159*
0x0B44–0x0B47	Reserved	
0x0B48	MAC Auxiliary Timestamp Nanoseconds register (MAC_AUXILIARY_TIMESTAMP_NANOSECONDS)	*Section 49.2.2.160*
0x0B4C	MAC Auxiliary Timestamp Seconds register (MAC_AUXILIARY_TIMESTAMP_SECONDS)	*Section 49.2.2.161*
0x0B50	MAC Timestamp Ingress Asymmetry Correction register (MAC_TIMESTAMP_INGRESS_ASYM_CORR)	*Section 49.2.2.162*
0x0B54	MAC Timestamp Egress Asymmetry Correction register (MAC_TIMESTAMP_EGRESS_ASYM_CORR)	*Section 49.2.2.163*

Table 795. Ethernet memory map (continued)

Address offset (hex)	Register	Location
0x0B58	MAC Timestamp Ingress Correction Nanosecond register (MAC_TIMESTAMP_INGRESS_CORR_NANOSECOND)	Section 49.2.2.164
0x0B5C	MAC Timestamp Egress Correction Nanosecond register (MAC_TIMESTAMP_EGRESS_CORR_NANOSECOND)	Section 49.2.2.165
0x0B60–0x0B67	Reserved	
0x0B68	MAC Timestamp ingress latency register (MAC_TIMESTAMP_INGRESS_LATENCY)	Section 49.2.2.166
0x0B6C	MAC timestamp egress latency register (MAC_TIMESTAMP_EGRESS_LATENCY)	Section 49.2.2.167
0x0B70	MAC_PPS_Control PPS Control register (MAC_PPS_CONTROL)	Section 49.2.2.168
0x0B74–0x0B7F	Reserved	
0x0B80	MAC PPS0 Target Time Seconds register (MAC_PPS0_TARGET_TIME_SECONDS)	Section 49.2.2.169
0x0B84	MAC PPS0 Target Time Nanoseconds register (MAC_PPS0_TARGET_TIME_NANOSECONDS)	Section 49.2.2.170
0x0B88	MAC PPS0 Interval register (MAC_PPS0_INTERVAL)	Section 49.2.2.171
0x0B8C	MAC PPS0 Width register (MAC_PPS0_WIDTH)	Section 49.2.2.172
0x0B90–0x0BFF	Reserved	
MTL registers		
0x0C00	MTL Operation mode register (MTL_OPERATION_MODE)	Section 49.2.2.173
0x0C04–0x0C07	Reserved	
0x0C08	MTL Debug Access Control register (MTL_DBG_CTL)	Section 49.2.2.174
0x0C0C	MTL Debug Status register (MTL_DBG_STS)	Section 49.2.2.175
0x0C10	MTL FIFO Debug Data register (MTL_FIFO_DEBUG_DATA)	Section 49.2.2.176
0x0C14–0x0C1F	Reserved	
0x0C20	MTL Interrupt Status register (MTL_INTERRUPT_STATUS)	Section 49.2.2.177
0x0C24–0xC2F	Reserved	
0x0C30	MTL Receive Queue and DMA Channel Mapping 0 register (MTL_RXQ_DMA_MAP0)	Section 49.2.2.178
0x0C34–0x0CBF	Reserved	
0x0CC0	MTL ECC Control register (MTL_ECC_Control)	Section 49.2.2.179
0x0CC4	MTL Safety Interrupt Status register (MTL_Safety_Interrupt_Status)	Section 49.2.2.180
0x0CC8	MTL ECC Interrupt Enable register (MTL_ECC_Interrupt_Enable)	Section 49.2.2.181
0x0CCC	MTL ECC Interrupt Status register (MTL_ECC_Interrupt_Status)	Section 49.2.2.182
0x0CD0	MTL ECC Error Status Rctl register (MTL_ECC_Err_Sts_Rctl)	Section 49.2.2.183
0x0CD4	MTL ECC Error Address Status register (MTL_ECC_Err_Addr_Status)	Section 49.2.2.184

Table 795. Ethernet memory map (continued)

Address offset (hex)	Register	Location
0x0CD8	MTL ECC Error Counter Status register (MTL_ECC_Err_Cntr_Status)	*Section 49.2.2.185*
0x0CDC–0x0CDF	Reserved	
0x0CE0	MTL Data Parity Protection Control register (MTL_DPP_Control)	*Section 49.2.2.186*
0x0CE4–0x0CFF	Reserved	
MTL_Q0 registers		
0x0D00	MTL Queue 0 Transmit Operation Mode register (MTL_TXQ0_OPERATION_MODE)	*Section 49.2.2.187*
0x0D04	MTL Queue 0 Underflow Counter register (MTL_TXQ0_UNDERFLOW)	*Section 49.2.2.188*
0x0D08	MTL Queue 0 Transmit Debug register (MTL_TXQ0_DEBUG)	*Section 49.2.2.189*
0x0D0C–0x0D13	Reserved	
0x0D14	MTL Queue 0 ETS Status register (MTL_TXQ0_ETS_STATUS)	*Section 49.2.2.190*
0x0D18	MTL Queue 0 Quantum or Weights register (MTL_TXQ0_QUANTUM_WEIGHT)	*Section 49.2.2.191*
0x0D1C–0x0D2B	Reserved	
0x0D2C	MTL Interrupt Control Status register (MTL_Q0_INTERRUPT_CONTROL_STATUS)	*Section 49.2.2.192*
0x0D30	MTL Queue 0 Receive Operation Mode register (MTL_RXQ0_OPERATION_MODE)	*Section 49.2.2.193*
0x0D34	MTL Queue 0 Missed Packet and Overflow Counter register (MTL_RXQ0_MISSED_PACKET_OVERFLOW_CNT)	*Section 49.2.2.194*
0x0D38	MTL Queue 0 Receive Debug register (MTL_RXQ0_DEBUG)	*Section 49.2.2.195*
0x0D3C	MTL Queue Receive Control register (MTL_RXQ0_CONTROL)	*Section 49.2.2.196*
MTL_Q*n* registers (for *n* = 1 to 1)		
0x0D00 + *n**0x40	MTL Transmit Q*n* Operation Mode register (MTL_TXQ*n*_OPERATION_MODE)	*Section 49.2.2.197*
0x0D04 + *n**0x40	MTL Transmit Q*n* Underflow register (MTL_TXQ*n*_UNDERFLOW)	*Section 49.2.2.198*
0x0D08 + *n**0x40	MTL Transmit Q*n* Debug register (MTL_TXQ*n*_DEBUG)	*Section 49.2.2.199*
0x0D0C + *n**0x40 –0x0D0F + *n**0x40	Reserved	
0x0D10 + *n**0x40	MTL Transmit Q*n* ETS Control register (MTL_TXQ*n*_ETS_CONTROL)	*Section 49.2.2.200*
0x0D14 + *n**0x40	MTL Transmit Q*n* ETS Status register (MTL_TXQ*n*_ETS_STATUS)	*Section 49.2.2.201*
0x0D18 + *n**0x40	MTL Transmit Q*n* Quantum Weight register (MTL_TXQ*n*_QUANTUM_WEIGHT)	*Section 49.2.2.202*
0x0D1C + *n**0x40	MTL Transmit Q*n* Send Slope Credit register (MTL_TXQ*n*_SENDSPLOPECREDIT)	*Section 49.2.2.203*
0x0D20 + *n**0x40	MTL Transmit Q*n* High Credit register (MTL_TXQ*n*_HICREDIT)	*Section 49.2.2.204*
0x0D24 + *n**0x40	MTL Transmit Q*n* Low Credit register (MTL_TXQ*n*_LOCREDIT)	*Section 49.2.2.205*

Table 795. Ethernet memory map (continued)

Address offset (hex)	Register	Location
0x0D28 + *n**0x40– 0x0D2B + *n**0x40	Reserved	
0x0D2C + *n**0x40	MTL Q*n* Interrupt Control Status register (MTL_Q*n*_INTERRUPT_CONTROL_STATUS)	*Section 49.2.2.206*
0x0D30 + *n**0x40	MTL Receive Q*n* Operation Mode register (MTL_RXQ*n*_OPERATION_MODE)	*Section 49.2.2.207*
0x0D34 + *n**0x40	MTL Receive Q*n* Missed Packet and Overflow Counter register (MTL_RXQ*n*_MISSED_PACKET_OVERFLOW_CNT)	*Section 49.2.2.208*
0x0D38 + *n**0x40	MTL Receive Q*n* Debug register (MTL_RXQ*n*_DEBUG)	*Section 49.2.2.209*
0x0D3C + *n**0x40	MTL Receive Q*n* Control register (MTL_RXQ*n*_CONTROL)	*Section 49.2.2.210*
0x0D80–0x0FFF	Reserved	
DMA registers		
0x1000	DMA_Mode register (DMA_MODE)	*Section 49.2.2.211*
0x1004	DMA System Bus Mode register (DMA_SYSBUS_MODE)	*Section 49.2.2.212*
0x1008	DMA Interrupt Status register (DMA_INTERRUPT_STATUS)	*Section 49.2.2.213*
0x100C	DMA Debug Status 0 register (DMA_DEBUG_STATUS0)	*Section 49.2.2.214*
0x1010–0x104F	Reserved	
0x1050	DMA TBS Control register (DMA_TBS_CTRL)	*Section 49.2.2.215*
0x1054–0x107F	Reserved	
0x1080	DMA safety interrupt status register (DMA_SAFETY_INTERRUPT_STATUS)	*Section 49.2.2.216*
0x1084–0x10FF	Reserved	
DMA_CHn registers		
0x1100	DMA Channel 0 Control register (DMA_CH0_CONTROL)	*Section 49.2.2.217*
0x1100 + *n**0x80	DMA Channel *n* Control register (DMA_CH*n*_CONTROL) for n=1 to1	*Section 49.2.2.218*
0x1104 + *n**0x80	DMA Channel *n* Transmit Control register (DMA_CH*n*_TX_CONTROL) (for n = 0 to1)	*Section 49.2.2.219*
0x1108 + *n**0x80	DMA Channel *n* Receive Control register (DMA_CH*n*_RX_CONTROL) (for n = 0 to1)	*Section 49.2.2.220*
0x110C + *n**0x80 – 0x1113 + *n**0x80	Reserved	
0x1114 + *n**0x80	DMA Channel *n* Transmit Descriptor List Address register (DMA_CH*n*_TXDESC_LIST_ADDRESS) (for n = 0 to1)	*Section 49.2.2.221*
0x1118 + *n**0x80 – 0x111B + *n**0x80	Reserved	

Table 795. Ethernet memory map (continued)

Address offset (hex)	Register	Location
0x111C + *n**0x80	DMA Channel *n* Receive Descriptor List Address register (DMA_CH*n*_RXDESC_LIST_ADDRESS) (for n = 0 to1)	*Section 49.2.2.222*
0x1120 + *n**0x80	DMA Channel *n* Transmit Descriptor Tail Pointer register (DMA_CH*n*_TXDESC_TAIL_POINTER) (for n = 0 to1)	*Section 49.2.2.223*
0x1124 + *n**0x80 – 0x1127 + *n**0x80	Reserved	
0x1128 + *n**0x80	DMA Channel *n* Receive Descriptor Tail Pointer (DMA_CH*n*_RXDESC_TAIL_POINTER) (for n = 0 to1)	*Section 49.2.2.224*
0x112C + *n**0x80	DMA Channel *n* Transmit Descriptor Ring Length register (DMA_CH*n*_TXDESC_RING_LENGTH) (for n = 0 to1)	*Section 49.2.2.225*
0x1130 + *n**0x80	DMA Channel *n* Receive Descriptor Ring Length register (DMA_CH*n*_RXDESC_RING_LENGTH) (for n = 0 to1)	*Section 49.2.2.226*
0x1134 + *n**0x80	DMA Channel *n* Interrupt Enable register (DMA_CH*n*_INTERRUPT_ENABLE) (for n = 0 to1)	*Section 49.2.2.227*
0x1138 + *n**0x80	DMA Channel *n* Receive Interrupt Watchdog Timer register (DMA_CH*n*_Rx_INTERRUPT_WATCHDOG_TIMER) (for n = 0 to1)	*Section 49.2.2.228*
0x113C + *n**0x80	DMA Channel *n* Slot Function Control Status register (DMA_CH*n*_SLOT_FUNCTION_CONTROL_STATUS) (for n = 0 to1)	*Section 49.2.2.229*
0x1140 + *n**0x80 – 0x1143 + *n**0x80	Reserved	
0x1144 + *n**0x80	DMA Channel *n* Current Application Transmit Descriptor register (DMA_CH*n*_CURRENT_APP_TXDESC) (for n = 0 to1)	*Section 49.2.2.230*
0x1148 + *n**0x80 – 0x114B + *n**0x80	Reserved	
0x114C + *n**0x80	DMA Channel *n* Current Application Transmit Descriptor register (DMA_CH*n*_CURRENT_APP_RXDESC) (for n = 0 to1)	*Section 49.2.2.231*
0x1150 + *n**0x80 – 0x1153 + *n**0x80	Reserved	
0x1154 + *n**0x80	DMA Channel *n* Current Application Transmit Buffer register (DMA_CH*n*_CURRENT_APP_TXBUFFER) (for n = 0 to1)	*Section 49.2.2.232*
0x1158 + *n**0x80 – 0x115B + *n**0x80	Reserved	
0x115C + *n**0x80	DMA Channel *n* Current Application Receive Buffer register (DMA_CH*n*_CURRENT_APP_RXBUFFER) (for n = 0 to1)	*Section 49.2.2.233*
0x1160 + *n**0x80	DMA Channel *n* Status register (DMA_CHn_STATUS) (for n = 0 to1)	*Section 49.2.2.234*
0x1164 + *n**0x80	DMA Channel *n* Miss Frame Counter register (DMA_CH*n*_MISS_FRAME_CNT) (for n = 0 to1)	*Section 49.2.2.235*
0x1168 + *n**0x80 – 0x116B + *n**0x80	Reserved	
0x116C + *n**0x80	DMA Channel *n* RX Early Receive Interrupt Counter register (DMA_CHn_RX_ERI_CNT) (for n = 0 to1)	*Section 49.2.2.236*

49.2.2 Registers definition

49.2.2.1 MAC configuration register (MAC_CONFIGURATION)

The MAC configuration register establishes the operating mode of the MAC.

Offset 0x0000 Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	ARPEN	SARC			IPC	IPG			GPSLCE	S2KP	CST	ACS	WD	0	JD	JE
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	PS	FES	DM	LM	ECRSFD	DO	DCRS	DR	0	BL		DC	PRELEN		TE	RE
W																
Reset	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 705. MAC configuration register (MAC_CONFIGURATION)

Table 796. MAC_CONFIGURATION field descriptions

Field	Description
0 ARPEN	ARP Offload Enable When this bit is set, the MAC can recognize an incoming ARP request packet and schedules the ARP packet for transmission. It forwards the ARP packet to the application and also indicate the events in the RxStatus. When this bit is reset, the receiver does not recognize any ARP packet and indicates them as Type frame in the RxStatus.
1:3 SARC	Source Address Insertion or Replacement Control This field controls the source address insertion or replacement for all transmitted packets. Bit 1 specifies which MAC Address register (0 or 1) is used for source address insertion or replacement based on the values of Bits[2:3]: 0x If TDES3[SAIC] = 3'b000 then the application provides the correct SA field else insertion logic will work according to the setting of TDES3[SAIC]. 10 If Bit 1 is set to 0, the MAC inserts the content of the MAC Address 0 registers (MAC registers 192 and 193) in the SA field of all transmitted packets. If Bit 1 is set to 1 and the Enable MAC Address Register 1 option is selected while configuring the core, the MAC inserts the content of the MAC Address 1 registers (MAC registers 194 and 195) in the SA field of all transmitted packets. 11 If Bit 1 is set to 0, the MAC replaces the content of the MAC Address 0 registers (MAC registers 192 and 193) in the SA field of all transmitted packets. If Bit 1 is set to 1 and the MAC Address Register 1 is enabled, the MAC replaces the content of the MAC Address 1 registers (MAC registers 194 and 195) in the SA field of all transmitted packets. **Note:** Changes to this field take effect only on the start of a packet. If you write to this register field when a packet is being transmitted, only the subsequent packet can use the updated value, that is, the current packet does not use the updated value.

Table 796. MAC_CONFIGURATION field descriptions (continued)

Field	Description
4 IPC	Checksum Offload When set, this bit enables the IPv4 header checksum checking and IPv4 or IPv6 TCP, UDP, or ICMP payload checksum checking. When this bit is reset, the COE function in the receiver is disabled. Always set this bit when Layer 3 and Layer 4 Packet Filter is enabled or Split Header is enabled.
5:7 IPG	Inter-Packet Gap These bits control the minimum IPG between packets during transmission. This range of minimum IPG is valid in full-duplex mode. In the half-duplex mode, the minimum IPG can be configured only for 64-bit times (IPG = 100). Lower values are not considered. When a JAM pattern is being transmitted because of backpressure activation, the MAC does not consider the minimum IPG. The above function (IPG less than 96 bit times) is valid only when EIPGEN bit in MAC_Ext_Configuration register is reset. When EIPGEN is set, then the minimum IPG (greater than 96 bit times) is controlled as per the description given in EIPG field in MAC_Ext_Configuration register. Values: 0x0 (IPG96): 96 bit times IPG 0x1 (IPG88): 88 bit times IPG 0x2 (IPG80): 80 bit times IPG 0x3 (IPG72): 72 bit times IPG 0x4 (IPG64): 64 bit times IPG 0x5 (IPG56): 56 bit times IPG 0x6 (IPG48): 48 bit times IPG 0x7 (IPG40): 40 bit times IPG
8 GPSLCE	Giant Packet Size Limit Control Enable When this bit is set, the MAC considers the value in GPSL field in MAC_Ext_Configuration register to declare a received packet as Giant packet. This field must be programmed to more than 1518 bytes. Otherwise, the MAC considers 1518 bytes as giant packet limit. When this bit is reset, the MAC considers a received packet as Giant packet when its size is greater than 1518 bytes (1522 bytes for tagged packet). The watchdog timeout limit, Jumbo Packet Enable and 2K Packet Enable have higher precedence over this bit, that is the MAC considers a received packet as Giant packet when its size is greater than 9018 bytes (9022 bytes for tagged packet) with Jumbo Packet Enabled and greater than 2000 bytes with 2K Packet Enabled. The watchdog timeout, if enabled, terminates the received packet when watchdog limit is reached. Therefore, the programmed giant packet limit should be less than the watchdog limit to get the giant packet status.
9 S2KP	IEEE 802.3 as Support for 2K Packets When this bit is set, the MAC considers all packets with up to 2000 bytes length as normal packets. When the JE bit is not set, the MAC considers all received packets of size more than 2K bytes as Giant packets. When this bit is reset and the JE bit is not set, the MAC considers all received packets of size more than 1518 bytes (1522 bytes for tagged) as giant packets. For more information about how the setting of this bit and the JE bit impact the Giant packet status, refer to Giant Packet Status based on S2KP and JE Bits. **Note:** When the JE bit is set, setting this bit has no effect on the giant packet status.

Table 796. MAC_CONFIGURATION field descriptions (continued)

Field	Description
10 CST	CRC stripping for Type packets When this bit is set, the last four bytes (FCS) of all packets of Ether type (type field greater than 1536) are stripped and dropped before forwarding the packet to the application. This function is not valid when the IP Checksum Engine (Type 1) is enabled in the MAC receiver. This function is valid when Type 2 Checksum Offload Engine is enabled. **Note:** For information about how the settings of the ACS bit and this bit impact the packet length, refer to *Table 797*.
11 ACS	Automatic Pad or CRC Stripping When this bit is set, the MAC strips the Pad or FCS field on the incoming packets only if the value of the length field is less than 1536 bytes. All received packets with length field greater than or equal to 1536 bytes are passed to the application without stripping the Pad or FCS field. When this bit is reset, the MAC passes all incoming packets to the application, without any modification. For more details refer to *Table 797*. **Note:** For information about how the settings of CST bit and this bit impact the packet length, refer to *Table 797*.
12 WD	Watchdog Disable When this bit is set, the MAC disables the watchdog timer on the receiver. The MAC can receive packets of up to 16383 bytes. When this bit is reset, the MAC does not allow more than 2048 bytes (10240 if JE is set high) of the packet being received. The MAC cuts off any bytes received after 2048 bytes.
14 JD	Jabber Disable When this bit is set, the MAC disables the jabber timer on the transmitter. The MAC can transfer packets of up to 16383 bytes. When this bit is reset, if the application sends more than 2048 bytes of data (10240 if JE is set high) during transmission, the MAC does not send rest of the bytes in that packet.
15 JE	Jumbo Packet Enable When this bit is set, the MAC allows jumbo packets of 9018 bytes (9022 bytes for VLAN tagged packets) without reporting a giant packet error in the Rx packet status.
16 PS	Port Select 0 Reserved 1 For 10 or 100 Mbps operations
17 FES	Speed This bit selects the speed in the 10/100 Mbps mode: 0 10 Mbps 1 100 Mbps
18 DM	Duplex Mode When this bit is set, the MAC operates in the full-duplex mode in which it can transmit and receive simultaneously.
19 LM	Loopback Mode When this bit is set, the MAC operates in the loopback mode at MII. The MII Rx clock input (clk_rx_i) is required for the loopback to work properly. This is because the Tx clock is not internally looped back.

Table 796. MAC_CONFIGURATION field descriptions (continued)

Field	Description
20 ECRSFD	Enable Carrier Sense Before Transmission in Full-Duplex Mode When this bit is set, the MAC transmitter checks the CRS signal before packet transmission in the full-duplex mode. The MAC starts the transmission only when the CRS signal is low. When this bit is reset, the MAC transmitter ignores the status of the CRS signal.
21 DO	Disable Receive Own When this bit is set, the MAC disables the reception of packets when the MII_TX_EN is asserted in the half-duplex mode. When this bit is reset, the MAC receives all packets given by the PHY. This bit is not applicable in the full-duplex mode.
22 DCRS	Disable Carrier Sense During Transmission When this bit is set, the MAC transmitter ignores the MII CRS signal during packet transmission in the half-duplex mode. As a result, no errors are generated because of Loss of Carrier or No Carrier during transmission. When this bit is reset, the MAC transmitter generates errors because of Carrier Sense. The MAC can even abort the transmission.
23 DR	Disable Retry When this bit is set, the MAC attempts only one transmission. When a collision occurs on the MII interface, the MAC ignores the current packet transmission and reports a Packet Abort with excessive collision error in the Tx packet status. When this bit is reset, the MAC retries based on the settings of the BL field. This bit is applicable only in the half-duplex mode.
25:26 BL	Back-Off Limit The back-off limit determines the random integer number (r) of slot time delays (512 bit times for 10/100 Mbps) for which the MAC waits before rescheduling a transmission attempt during retries after a collision. 00 k = min (n, 10) 01 k = min (n, 8) 10 k = min (n, 4) 11 k = min (n, 1) where - = retransmission attempt The random integer r takes the value in the range 0 <= r < 2^k This bit is applicable only in the half-duplex mode.

Table 796. MAC_CONFIGURATION field descriptions (continued)

Field	Description
27 DC	Deferral Check When this bit is set, the deferral check function is enabled in the MAC. The MAC issues a Packet Abort status, along with the excessive deferral error bit set in the Tx packet status, when the Tx state machine is deferred for more than 24288 bit times in 10 or 100 Mbps mode. Deferral begins when the transmitter is ready to transmit, but it is prevented because of an active carrier sense signal (CRS) on MII. The defer time is not cumulative. For example, if the transmitter defers for 10000 bit times because the CRS signal is active and the CRS signal becomes inactive, the transmitter transmits and collision happens. Because of collision, the transmitter needs to back off and then defer again after back off completion. In such a scenario, the deferral timer is reset to 0, and it is restarted. When this bit is reset, the deferral check function is disabled and the MAC defers until the CRS signal goes inactive. This bit is applicable only in the half-duplex mode.
28:29 PRELEN	Preamble Length for Transmit packets These bits control the number of preamble bytes that are added to the beginning of every Tx packet. The preamble reduction occurs only when the MAC is operating in the full-duplex mode. 00 7 bytes of preamble 01 5 bytes of preamble 10 3 bytes of preamble 11 Reserved
30 TE	Transmitter Enable When this bit is set, the Tx state machine of the MAC is enabled for transmission on the selected interface. When this bit is reset, the MAC Tx state machine is disabled after it completes the transmission of the current packet. The Tx state machine does not transmit any more packets.
31 RE	Receiver Enable When this bit is set, the Rx state machine of the MAC is enabled for receiving packets from the selected interface. When this bit is reset, the MAC Rx state machine is disabled after it completes the reception of the current packet. The Rx state machine does not receive any more packets from the selected interface.

Table 797. Packet length based on the CST and ACS bits

Receive checksum offload engine	Receive packet length	CST	ACS	FCS stripping done
IPCKSUM_EN = 0 and IPC_FULL_OFFLOAD = 0 or IPCKSUM_EN = 1 and IPC_FULL_OFFLOAD = 1	< 1536	x	0	No
		x	1	Yes (for Ethernet packets)
	>= 1536	0	x	No
		1	x	Yes (for Type packets)
IPCKSUM_EN = 1 and IPC_FULL_OFFLOAD = 0	< 1536	x	0	No
		x	1	Yes (for Ethernet packets)
	>= 1536	x	x	No

49.2.2.2 MAC extended configuration register (MAC_EXT_CONFIGURATION)

The MAC extended configuration register establishes the operating mode of the MAC.

Offset 0x0004 Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	EIPG					EIPGEN	0	HDSMS			PDC	USP	SPEN	DCRCC
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	GPSL													
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 706. MAC_ext_configuration register (MAC_EXT_CONFIGURATION)

Table 798. MAC_EXT_CONFIGURATION field descriptions

Field	Description
2:6 EIPG	Extended Inter-Packet Gap The value in this field is applicable when the EIPGEN bit is set. This field (as Most Significant bits), along with IPG field in MAC_Configuration register, gives the minimum IPG greater than 96 bit times in steps of 8 bit times: {EIPG, IPG} 8'h00 - 104 bit times 8'h01 - 112 bit times 8'h02 - 120 bit times ---------- 8'hFF - 2144 bit times
7 EIPGEN	Extended Inter-Packet Gap Enable When this bit is set, the MAC interprets EIPG field and IPG field in MAC_Configuration register together as minimum IPG greater than 96 bit times in steps of 8 bit times. When this bit is reset, the MAC ignores EIPG field and interprets IPG field in MAC_Configuration register as minimum IPG less than or equal to 96 bit times in steps of 8 bit times. **Note:** The extended Inter-Packet Gap feature must be enabled when operating in Full-Duplex mode only. There may be undesirable effects on back-pressure function and frame transmission if it is enabled in Half-Duplex mode.
9:11 HDSMS	Maximum Size for Splitting the Header Data These bits indicate the maximum header size allowed for splitting the header data in the received packet: The following values are valid only: 000 64 bytes 001 128 bytes 010 256 bytes 011 512 bytes 100 1024 bytes

Table 798. MAC_EXT_CONFIGURATION field descriptions (continued)

Field	Description
12 PDC	Packet Duplication Control When this bit is set, the received packet with Multicast/Broadcast Destination address is routed to multiple Receive DMA Channels. The Receive DMA Channels is identified by the DCS field of MAC_Address *n*_High register corresponding to the MAC Address register that matches the Multicast/Broadcast Destination address in the received packet. The DCS field is interpreted to be a one-hot value, each bit corresponding to the Receive DMA Channel. When this bit is reset, the received packet is routed to single Receive DMA Channel. The Receive DMA Channel is identified by the DCS field of MAC_Address *n*_High register corresponding to the MAC Address register that matches the Destination address in the received packet. The DCS field is interpreted as a binary value.
13 USP	Unicast Slow Protocol Packet Detect When this bit is set, the MAC detects the Slow Protocol packets with unicast address of the station specified in the MAC_Address0_High and MAC_Address0_Low registers. The MAC also detects the Slow Protocol packets with the Slow Protocols multicast address (01-80-C2-00-00-02). When this bit is reset, the MAC detects only Slow Protocol packets with the Slow Protocol multicast address specified in the IEEE 802.3-2008, Section 5.
14 SPEN	Slow Protocol Detection Enable When this bit is set, MAC processes the Slow Protocol packets (Ether Type 0x8809) and provides the Rx status. The MAC discards the Slow Protocol packets with invalid sub-types. When this bit is reset, the MAC forwards all error-free Slow Protocol packets to the application. The MAC considers such packets as normal Type packets.
15 DCRCC	Disable CRC Checking for Received Packets When this bit is set, the MAC receiver does not check the CRC field in the received packets. When this bit is reset, the MAC receiver always checks the CRC field in the received packets.
18:31 GPSL	Giant Packet Size Limit If the received packet size is greater than the value programmed in this field in units of bytes, the MAC declares the received packet as Giant packet. The value programmed in this field must be greater than or equal to 1518 bytes. Any other programmed value is considered as 1518 bytes. For VLAN tagged packets, the MAC adds 4 bytes to the programmed value. When the Enable Double VLAN Processing option is selected, the MAC adds 8 bytes to the programmed value for double VLAN tagged packets. The value in this field is applicable when the GPSLCE bit is set in MAC_Configuration register.

49.2.2.3 MAC packet filter register (MAC_PACKET_FILTER)

The MAC packet filter register contains the filter controls for receiving packets. Some of the controls from this register go to the address check block of the MAC which performs the first level of address filtering. The second level of filtering is performed on the incoming packet based on other controls such as Pass Bad Packets and Pass Control Packets.

Offset 0x0008 Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	RA	0	0	0	0	0	0	0	0	0	DNTU	IPFE	0	0	0	VTFE
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	HPF	SAF	SAIF	PCF		DBF	PM	DAIF	HMC	HUC	PR
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 707. MAC packet filter register (MAC_PACKET_FILTER)

Table 799. MAC_PACKET_FILTER field descriptions

Field	Description
0 RA	Receive All When this bit is set, the MAC Receiver module passes all received packets to the application, irrespective of whether they pass the address filter or not. The result of the SA or DA filtering is updated (pass or fail) in the corresponding bit in the Rx Status Word. When this bit is reset, the Receiver module passes only those packets to the application that pass the SA or DA address filter.
10 DNTU	Drop Non-TCP/UDP over IP Packets When this bit is set, the MAC drops the non-TCP or UDP over IP packets. The MAC forward only those packets that are processed by the Layer 4 filter. When this bit is reset, the MAC forwards all non-TCP or UDP over IP packets.
11 IPFE	Layer 3 and Layer 4 Filter Enable When this bit is set, the MAC drops packets that do not match the enabled Layer 3 and Layer 4 filters. If Layer 3 or Layer 4 filters are not enabled for matching, this bit does not have any effect. When this bit is reset, the MAC forwards all packets irrespective of the match status of the Layer 3 and Layer 4 fields.
15 VTFE	VLAN Tag Filter Enable When this bit is set, the MAC drops the VLAN tagged packets that do not match the VLAN Tag. When this bit is reset, the MAC forwards all packets irrespective of the match status of the VLAN Tag.
21 HPF	Hash or Perfect Filter When this bit is set, the address filter passes a packet if it matches either the perfect filtering or hash filtering as set by the HMC or HUC bit. When this bit is reset and the HUC or HMC bit is set, the packet is passed only if it matches the Hash filter.

Table 799. MAC_PACKET_FILTER field descriptions (continued)

Field	Description
22 SAF	Source Address Filter Enable When this bit is set, the MAC compares the SA field of the received packets with the values programmed in the enabled SA registers. If the comparison fails, the MAC drops the packet. When this bit is reset, the MAC forwards the received packet to the application with updated SAF bit of the Rx Status depending on the SA address comparison. **Note:** According to the IEEE specification, Bit 47 of the SA is reserved. However, in the Ethernet module, the MAC compares all 48 bits. The software driver should take this into consideration while programming the MAC address registers for SA.
23 SAIF	SA Inverse Filtering When this bit is set, the Address Check block operates in the inverse filtering mode for SA address comparison. If the SA of a packet matches the values programmed in the SA registers, it is marked as failing the SA Address filter. When this bit is reset, if the SA of a packet does not match the values programmed in the SA registers, it is marked as failing the SA Address filter.
24:25 PCF	Pass Control Packets These bits control the forwarding of all control packets (including unicast and multicast Pause packets). 00 The MAC filters all control packets from reaching the application. 01 The MAC forwards all control packets except Pause packets to the application even if they fail the Address filter. 10 The MAC forwards all control packets to the application even if they fail the Address filter. 11 The MAC forwards the control packets that pass the Address filter.
26 DBF	Disable Broadcast Packets When this bit is set, the AFM module blocks all incoming broadcast packets. In addition, it overrides all other filter settings. When this bit is reset, the AFM module passes all received broadcast packets.
27 PM	Pass All Multicast When this bit is set, it indicates that all received packets with a multicast destination address (first bit in the destination address field is '1') are passed. When this bit is reset, filtering of multicast packet depends on HMC bit.
28 DAIF	DA Inverse Filtering When this bit is set, the Address Check block operates in inverse filtering mode for the DA address comparison for both unicast and multicast packets. When this bit is reset, normal filtering of packets is performed.
29 HMC	Hash Multicast When this bit is set, the MAC performs the destination address filtering of received multicast packets according to the hash table. When this bit is reset, the MAC performs the perfect destination address filtering for multicast packets, that is, it compares the DA field with the values programmed in DA registers.

Table 799. MAC_PACKET_FILTER field descriptions (continued)

Field	Description
30 HUC	Hash Unicast When this bit is set, the MAC performs the destination address filtering of unicast packets according to the hash table. When this bit is reset, the MAC performs a perfect destination address filtering for unicast packets, that is, it compares the DA field with the values programmed in DA registers.
31 PR	Promiscuous Mode When this bit is set, the Address Filtering module passes all incoming packets irrespective of the destination or source address. The SA or DA Filter Fails status bits of the Rx Status Word are always cleared when PR is set.

49.2.2.4 MAC Watchdog Timeout register (MAC_WATCHDOG_TIMEOUT)

The Watchdog Timeout register controls the watchdog timeout for received packets.

Offset 0x000C — Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	PWE	0	0	0	0	WTO			
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 708. MAC Watchdog Timeout register (MAC_WATCHDOG_TIMEOUT)

Table 800. MAC_WATCHDOG_TIMEOUT field descriptions

Field	Description
23 PWE	Programmable Watchdog Enable When this bit is set and the WD bit of the MAC_Configuration register is reset, the WTO field is used as watchdog timeout for a received packet. When this bit is cleared, the watchdog timeout for a received packet is controlled by setting of WD and JE bits in MAC_Configuration register.
28:31 WTO	Watchdog Timeout When the PWE bit is set and the WD bit of the MAC_Configuration register is reset, this field is used as watchdog timeout for a received packet. If the length of a received packet exceeds the value of this field, such packet is terminated and declared as an error packet. Encoding is as follows: 0x0: 2 KB 0x1: 3 KB 0x2: 4 KB 0x3: 5 KB ... 0xC: 14 KB 0xD: 15 KB 0xE: 16383 Bytes 0xF: Reserved **Note:** When the PWE bit is set, the value in this field should be more than 1522 (0x05F2). Otherwise, the IEEE 802.3-specified valid tagged packets are declared as error packets and then dropped.

49.2.2.5 MAC Hash table register 0 (MAC_HASH_TABLE_REG0)

The Hash table register 0 contains the first 32 bits of the hash table.

The Hash table is used for group address filtering. For hash filtering, the content of the destination address in the incoming packet is passed through the CRC logic and the upper six (seven in 128-bit Hash or eight in 256-bit Hash) bits of the CRC register are used to index the content of the Hash table. The most significant bits determines the register to be used (Hash Table Register X), and the least significant five bits determine the bit within the register. For example, a hash value of 6'b100000 (in 64-bit Hash) selects Bit 0 of the Hash Table Register 1.

The hash value of the destination address is calculated in the following way:

- Calculate the 32-bit CRC for the DA (refer to IEEE 802.3, Section 3.2.8 for the steps to calculate CRC32).
- Perform bitwise reversal for the value obtained in Step 1.
- Take the upper 6 (or 7 or 8) bits from the value obtained in Step 2.

If the corresponding bit value of the register is 1'b1, the packet is accepted. Otherwise, it is rejected. If the PM bit is set in MAC_Packet_Filter, all multicast packets are accepted regardless of the multicast hash values.

If the Hash Table register is configured to be double-synchronized to the MII clock domain, the synchronization is triggered only when Bits[31:24] (in little-endian mode) or Bits[7:0] (in big-endian mode) of the Hash Table Register X registers are written.

If double-synchronization is enabled, consecutive writes to this register should be performed after at least four clock cycles in the destination clock domain.




Figure 709. MAC Hash Table Reg0 register (MAC_HASH_TABLE_REG0)

Table 801. MAC_HASH_TABLE_REG0 field descriptions

Field	Description
0:31 HT31T0	This field contains the first 32 bits [0:31] of the MAC Hash table.

49.2.2.6 MAC Hash Table register 1 (MAC_HASH_TABLE_REG1)

The Hash table register 1 contains the second 32 bits of the hash table.

The Hash table is used for group address filtering. For hash filtering, the content of the destination address in the incoming packet is passed through the CRC logic and the upper six (seven in 128-bit Hash or eight in 256-bit Hash) bits of the CRC register are used to index the content of the Hash table. The most significant bits determines the register to be used (Hash Table Register X), and the least significant five bits determine the bit within the register. For example, a hash value of 6'b100000 (in 64-bit Hash) selects Bit 0 of the Hash Table Register 1.

The hash value of the destination address is calculated in the following way:

- Calculate the 32-bit CRC for the DA (refer to IEEE 802.3, Section 3.2.8 for the steps to calculate CRC32).
- Perform bitwise reversal for the value obtained in Step 1.
- Take the upper 6 (or 7 or 8) bits from the value obtained in Step 2.

If the corresponding bit value of the register is 1'b1, the packet is accepted. Otherwise, it is rejected. If the PM bit is set in MAC_Packet_Filter, all multicast packets are accepted regardless of the multicast hash values.

If the Hash Table register is configured to be double-synchronized to the MII clock domain, the synchronization is triggered only when Bits[31:24] (in little-endian mode) or Bits[7:0] (in big-endian mode) of the Hash Table Register X registers are written.

If double-synchronization is enabled, consecutive writes to this register should be performed after at least four clock cycles in the destination clock domain.

Offset 0x0014 Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	HT63T32															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	HT63T32															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 710. MAC Hash table Reg1 register (MAC_HASH_TABLE_REG1)

Table 802. MAC_HASH_TABLE_REG1 field descriptions

Field	Description
0:31 HT63T32	This field contains the second 32 bits [31:0] of the MAC Hash table.

49.2.2.7 MAC VLAN tag control register (MAC_VLAN_TAG_CTRL)

This register is the redefined format of the MAC VLAN Tag register. It is used for indirect addressing. It contains the address offset, command type and Busy Bit for CSR access of the Per VLAN Tag registers.

Offset 0x0050 Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	EIVLRXS	0	EIVLS		ERIVLT	EDVLP	VTHM	EVLRXS	0	EVLS		0	0	ESVL	VTIM	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	OFS					CT	OB
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 711. MAC VLAN tag control register (MAC_VLAN_TAG_CTRL)

Table 803. MAC_VLAN_TAG_CTRL field descriptions

Field	Description
0 EIVLRXS	Enable Inner VLAN Tag in Rx Status When this bit is set, the MAC provides the inner VLAN Tag in the Rx status. When this bit is reset, the MAC does not provide the inner VLAN Tag in Rx status.
2:3 EIVLS	Enable Inner VLAN Tag Stripping on Receive This field indicates the stripping operation on inner VLAN Tag in received packet: 00 Do not strip 01 Strip if VLAN filter passes 10 Strip if VLAN filter fails 11 Always strip
4 ERIVLT	Enable Inner VLAN Tag When this bit and the EDVLP field are set, the MAC receiver enables operation on the inner VLAN Tag (if present). When this bit is reset, the MAC receiver enables operation on the outer VLAN Tag (if present). The ERSVLM bit determines which VLAN type is enabled for filtering or matching.
5 EDVLP	Enable Double VLAN Processing When this bit is set, the MAC enables processing of up to two VLAN Tags on Tx and Rx (if present). When this bit is reset, the MAC enables processing of up to one VLAN Tag on Tx and Rx (if present).
6 VTHM	VLAN Tag Hash Table Match Enable When this bit is set, the most significant four bits of CRC of VLAN Tag (ones-complement of most significant four bits of CRC of VLAN Tag when ETV bit is reset) are used to index the content of the MAC_VLAN_Hash_Table register. A value of 1 in the VLAN Hash Table register, corresponding to the index, indicates that the packet matched the VLAN hash table. When the ETV bit is set, the CRC of the 12-bit VLAN Identifier (VID) is used for comparison. When the ETV bit is reset, the ones-complement of the CRC of the 16-bit VLAN tag is used for comparison. When this bit is reset, the VLAN Hash Match operation is not performed.
7 EVLRXS	Enable VLAN Tag in Rx status When this bit is set, MAC provides the outer VLAN Tag in the Rx status. When this bit is reset, the MAC does not provide the outer VLAN Tag in Rx status.
9:10 EVLS	Enable VLAN Tag Stripping on Receive This field indicates the stripping operation on the outer VLAN Tag in received packet: 00 Do not strip 01 Strip if VLAN filter passes 10 Strip if VLAN filter fails 11 Always strip
13 ESVL	Enable S-VLAN When this bit is set, the MAC transmitter and receiver consider the S-VLAN packets (Type = 0x88A8) as valid VLAN tagged packets.
14 VTIM	VLAN Tag Inverse Match Enable When this bit is set, this bit enables the VLAN Tag inverse matching. The packets without matching VLAN Tag are marked as matched. When reset, this bit enables the VLAN Tag perfect matching. The packets with matched VLAN Tag are marked as matched.

Table 803. MAC_VLAN_TAG_CTRL field descriptions (continued)

Field	Description
25:29 OFS	Offset This field holds the address offset of the MAC VLAN Tag Filter Register which the application is trying to access. The width of the field depends on the number of MAC VLAN Tag Registers enabled.
30 CT	Command Type This bit indicates if the current register access is a read or a write. When set, it indicates a read operation. When reset, it indicates a write operation.
31 OB	Operation Busy This bit is set along with a read or write command for initiating the indirect access to per VLAN Tag Filter register. This bit is reset when the read or write command to per VLAN Tag Filter indirect access register is complete. The next indirect register access can be initiated only after this bit is reset. During a write operation, the bit is reset only after the data has been written into the Per VLAN Tag register. During a read operation, the data should be read from the MAC_VLAN_Tag_Data register only after this bit is reset.

49.2.2.8 MAC VLAN tag data register (MAC_VLAN_TAG_DATA)

This register holds the read/write data for Indirect Access of the Per VLAN tag registers.

During the read access, this field contains valid read data only after the OB bit is reset. During the write access, this field should be valid prior to setting the OB bit in the MAC_VLAN_TAG_CTRL register.

Offset 0x0054 Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	DMACHN	DMACHEN	0	0	0	ERIVLT	ERSVLM	DOVLTC	ETV	VEN
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	VID															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 712. MAC VLAN tag data register (MAC_VLAN_TAG_DATA)

Table 804. MAC_VLAN_TAG_DATA field descriptions

Field	Description
6 DMACHN	DMA Channel Number The DMA Channel number to which the VLAN Tagged Frame is to be routed if it passes this VLAN Tag Filter is programmed in this field. If the Routing based on VLAN Tag Filter is not necessary, this field need not be programmed.
7 DMACHEN	DMA Channel Number Enable This bit is the Enable for the DMA Channel Number value programmed in the field DMACH. When this bit is reset, the Routing does not occur based on VLAN Filter result. The frame is routed based on DA Based DMA Channel Routing.
11 ERIVLT	Enable Inner VLAN Tag Comparison This bit is valid only when VLAN Tag Enable of the Filter is set. When this bit and the EDVLP field are set, the MAC receiver enables operation on the inner VLAN Tag (if present). When this bit is reset, the MAC receiver enables operation on the outer VLAN Tag (if present).
12 ERSVLM	Enable S-VLAN Match for received Frames This bit is valid only when VLAN Tag Enable of the Filter is set. When this bit is set, the MAC receiver enables filtering or matching for S-VLAN (Type = 0x88A8) packets. When this bit is reset, the MAC receiver enables filtering or matching for C-VLAN (Type = 0x8100) packets.
13 DOVLTC	Disable VLAN Type Comparison This bit is valid only when VLAN Tag Enable of the Filter is set. When this bit is set, the MAC does not check whether the VLAN Tag specified by the Enable Inner VLAN Tag Comparison bit is of type S-VLAN or C-VLAN. When this bit is reset, the MAC filters or matches the VLAN Tag specified by the Enable Inner VLAN Tag Comparison bit only when VLAN Tag type is similar to the one specified by the Enable S-VLAN Match for received Frames bit.
14 ETV	12bits or 16bits VLAN comparison This bit is valid only when VEN of the Filter is set. When this bit is set, a 12-bit VLAN identifier is used for comparing and filtering instead of the complete 16-bit VLAN tag. Bits [11:0] of VLAN tag are compared with the corresponding field in the received VLAN-tagged packet.
15 VEN	VLAN Tag Enable This bit is used to enable or disable the VLAN Tag. When this bit is set, the MAC compares the VLAN Tag of received packet with the VLAN Tag ID. When this bit is reset, no comparison is performed irrespective of the programming of the other fields.
16:31 VID	VLAN Tag ID This field holds the VLAN Tag value which is used by the MAC for perfect comparison. It is valid when VLAN Tag Enable is set.

49.2.2.9 MAC VLAN tag filter register *n* (MAC_VLAN_TAG_FILTER*n*)

Offset 0x0054 (n = 0 to 15) Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	DMACHN	DMACHEN	0	0	0	ERIVLT	ERSVLM	DOVLTC	ETV	VEN
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	VID															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 713. MAC VLAN tag filter register *n* (MAC_VLAN_TAG_FILTER*n*)

Table 805. MAC_VLAN_TAG_FILTERn field descriptions

Field	Description
6 DMACHN	DMA Channel Number The DMA Channel number to which the VLAN Tagged Frame is to be routed if it passes this VLAN Tag Filter is programmed in this field. If the Routing based on VLAN Tag Filter is not necessary, this field needs not be programmed.
7 DMACHEN	DMA Channel Number Enable This bit is the Enable for the DMA Channel Number value programmed in the field DMACH. When this bit is reset, the Routing does not occur based on VLAN Filter result. The frame is routed based on DA Based DMA Channel Routing.
11 ERIVLT	Enable Inner VLAN Tag Comparison This bit is valid only when VLAN Tag Enable of the Filter is set. When this bit and the EDVLP field are set, the MAC receiver enables operation on the inner VLAN Tag (if present). When this bit is reset, the MAC receiver enables operation on the outer VLAN Tag (if present).
12 ERSVLM	Enable S-VLAN Match for received Frames This bit is valid only when VLAN Tag Enable of the Filter is set. When this bit is set, the MAC receiver enables filtering or matching for S-VLAN (Type = 0x88A8) packets. When this bit is reset, the MAC receiver enables filtering or matching for C-VLAN (Type = 0x8100) packets.
13 DOVLTC	Disable VLAN Type Comparison This bit is valid only when VLAN Tag Enable of the Filter is set. When this bit is set, the MAC does not check whether the VLAN Tag specified by the Enable Inner VLAN Tag Comparison bit is of type S-VLAN or C-VLAN. When this bit is reset, the MAC filters or matches the VLAN Tag specified by the Enable Inner VLAN Tag Comparison bit only when VLAN Tag type is similar to the one specified by the Enable S-VLAN Match for received Frames bit.

Table 805. MAC_VLAN_TAG_FILTERn field descriptions (continued)

Field	Description
14 ETV	12bits or 16bits VLAN comparison This bit is valid only when VEN of the Filter is set. When this bit is set, a 12-bit VLAN identifier is used for comparing and filtering instead of the complete 16-bit VLAN tag. Bits [11:0] of VLAN tag are compared with the corresponding field in the received VLAN-tagged packet.
15 VEN	VLAN Tag Enable This bit is used to enable or disable the VLAN Tag. When this bit is set, the MAC compares the VLAN Tag of received packet with the VLAN Tag ID. When this bit is reset, no comparison is performed irrespective of the programming of the other fields.
16:31 VID	VLAN Tag ID This field holds the VLAN Tag value which is used by the MAC for perfect comparison. It is valid when VLAN Tag Enable is set.

49.2.2.10 MAC VLAN hash table register (MAC_VLAN_HASH_TABLE)

When the VTHM bit of MAC_VLAN_Tag register is set, the 16-bit VLAN Hash Table register is used for group address filtering based on the VLAN tag. For hash filtering, the content of the 16-bit VLAN tag or 12-bit VLAN ID (based on the ETV bit of MAC_VLAN_Tag Register) in the incoming packet is passed through the CRC logic. The upper four bits of the calculated CRC are used to index the contents of the VLAN Hash table. For example, a hash value of 4’b1000 selects Bit 8 of the VLAN Hash table.

The hash value of the destination address is calculated in the following way:

- Calculate the 32-bit CRC for the VLAN tag or ID (For steps to calculate CRC32, refer to Section 3.2.8 of IEEE 802.3 - 2008).
- Perform bitwise reversal for the value obtained in step 1.
- Take the upper four bits from the value obtained in step 2.

If the VLAN hash Table register is configured to be double-synchronized to the MII clock domain, the synchronization is triggered only when Bits[15:8] (in little-endian mode) or Bits[7:0] (in big-endian mode) of this register are written.

- If double-synchronization is enabled, consecutive writes to this register should be performed after at least four clock cycles in the destination clock domain.

Offset 0x0058 Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	VLHT															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 714. MAC VLAN_hash_table register (MAC_VLAN_HASH_TABLE)

Table 806. MAC_VLAN_HASH_TABLE field descriptions

Field	Description
16:31 VLHT	VLAN Hash Table This field contains the 16-bit VLAN Hash Table.

49.2.2.11 MAC VLAN tag inclusion register (MAC_VLAN_INCL)

The VLAN tag inclusion or replacement register contains the VLAN tag for insertion or replacement in the transmit packets. It also contains the VLAN tag insertion controls.

Offset 0x0060 Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	BUSY	RDWR	0	0	0	0	0	ADDR	0	0	CBTI	VLTI	CSVL	VLP	VLC	
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	VLT															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 715. MAC VLAN tag inclusion register (MAC_VLAN_INCL)

Table 807. MAC_VLAN_INCL field descriptions

Field	Description
0 BUSY	Busy This bit indicates the status of the read/write operation of indirect access to the queue/channel specific VLAN inclusion register. For write operation write to a register is complete when this bit is reset. For read operation the read data is valid when the bit is reset. The application must make sure that this bit is reset before attempting subsequent access to this register.
1 RDWR	Read write control This bit controls the read or write operation for indirectly accessing the queue/channel specific VLAN Inclusion register. When set indicates write operation and when reset indicates read operation. This does not have any effect when CBTI is reset.
7 ADDR	Address This field selects one of the queue/channel specific VLAN Inclusion register for read/write access. This does not have any effect when CBTI is reset.
10 CBTI	Channel based tag insertion When this bit is set, outer VLAN tag is inserted for every packets transmitted by the MAC. The tag value is taken from the queue/channel specific VLAN tag register. The VLTI, VLP, VLC, and VLT fields of this register are ignored when this bit is set. When this bit is set, a write operation to byte 3 of this register initiates the read/write access to the indirect register. When reset, outer VLAN operation is based on the setting of VLTI, VLP, VLC and VLT fields of this register.
11 VLTI	VLAN Tag Input When this bit is set, it indicates that the VLAN tag to be inserted or replaced in Tx packet to be taken from the Tx descriptor.
12 CSVL	C-VLAN or S-VLAN When this bit is set, S-VLAN type (0x88A8) is inserted or replaced in the 13th and 14th bytes of transmitted packets. When this bit is reset, C-VLAN type (0x8100) is inserted or replaced in the 13th and 14th bytes of transmitted packets.
13 VLP	VLAN Priority Control When this bit is set, the control bits[17:16] are used for VLAN deletion, insertion, or replacement. When this bit is reset, the mti_vlan_ctrl_i control input is used and bits[17:16] are ignored.

Table 807. MAC_VLAN_INCL field descriptions (continued)

Field	Description
14:15 VLC	VLAN Tag Control in Transmit Packets – 2'b00: No VLAN tag deletion, insertion, or replacement – 2'b01: VLAN tag deletion The MAC removes the VLAN type (bytes 13 and 14) and VLAN tag (bytes 15 and 16) of all transmitted packets with VLAN tags. – 2'b10: VLAN tag insertion The MAC inserts VLT in bytes 15 and 16 of the packet after inserting the Type value (0x8100 or 0x88a8) in bytes 13 and 14. This operation is performed on all transmitted packets, irrespective of whether they already have a VLAN tag. – 2'b11: VLAN tag replacement The MAC replaces VLT in bytes 15 and 16 of all VLAN-type transmitted packets (Bytes 13 and 14 are 0x8100 or 0x88a8). **Note:** Changes to this field take effect only on the start of a packet. If you write this register field when a packet is being transmitted, only the subsequent packet can use the updated value, that is, the current packet does not use the updated value.
16:31 VLT	VLAN Tag for Transmit Packets This field contains the value of the VLAN tag to be inserted or replaced. The value must only be changed when the transmit lines are inactive or during the initialization phase. Bits[16:18] are the User Priority field, Bit 19 is the CFI/DEI field, and Bits[20:31] are the VID field in the VLAN tag. The following list describes the bits of this field: – Bits[16:18] User Priority – Bit 19 Canonical Format Indicator (CFI) or Drop Eligible Indicator (DEI) – Bits[20:31] VLAN Identifier (VID) field of VLAN tag

49.2.2.12 MAC VLAN tag inclusion register *n* (MAC_VLAN_INCL*n*)

The Tx Queue VLAN tag inclusion register contains the VLAN tag for insertion in the transmit packets from Tx Queue *n*. It also contains the VLAN tag insertion controls.

Offset 0x0060 (n = 0 to 1) Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	CSVL	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	VLT															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 716. MAC VLAN tag Inclusion register *n* (MAC_VLAN_INCL*n*)

Table 808. MAC_VLAN_INCLn field descriptions

Field	Description
12 CSVL	C-VLAN or S-VLAN When this bit is set, S-VLAN type (0x88A8) is inserted in the 13th and 14th bytes of transmitted packets. When this bit is reset, C-VLAN type (0x8100) is inserted in the 13th and 14th bytes of transmitted packets.
16:31 VLT	VLAN Tag for Transmit Packets This field contains the value of the VLAN tag to be inserted. The value must only be changed when the transmit lines are inactive or during the initialization phase. Bits[16:18] are the User Priority field, Bit 19 is the CFI/DEI field, and Bits[20:31] are the VID field in the VLAN tag. The following list describes the bits of this field: – Bits[16:18] User Priority – Bit 19 Canonical Format Indicator (CFI) or Drop Eligible Indicator (DEI) – Bits[20:31] VLAN Identifier (VID) field of VLAN tag

49.2.2.13 MAC Inner VLAN tag inclusion register (MAC_INNER_VLAN_INCL)

The Inner VLAN Tag Inclusion or Replacement register contains the inner VLAN tag to be inserted or replaced in the Transmit packet. It also contains the inner VLAN tag insertion controls.

Offset 0x0064 Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	VLTI	CSVL	VLP	VLC	
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	VLT															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 717. MAC Inner VLAN tag inclusion register (MAC_INNER_VLAN_INCL)

Table 809. MAC_INNER_VLAN_INCL field descriptions

Field	Description
11 VLTI	VLAN Tag Input When this bit is set, it indicates that the VLAN tag to be inserted or replaced in Tx packet should be taken from the Tx descriptor.
12 CSVL	C-VLAN or S-VLAN When this bit is set, S-VLAN type (0x88A8) is inserted or replaced in the 13th and 14th bytes of transmitted packets. When this bit is reset, C-VLAN type (0x8100) is inserted or replaced in the 13th and 14th bytes of transmitted packets.

Table 809. MAC_INNER_VLAN_INCL field descriptions (continued)

Field	Description
13 VLP	VLAN Priority Control When this bit is set, the VLC field is used for VLAN deletion, insertion, or replacement. When this bit is reset, the VLC field is ignored.
14:15 VLC	VLAN Tag Control in Transmit Packets 00 No VLAN tag deletion, insertion, or replacement 01 VLAN tag deletion. The MAC removes the VLAN type (bytes 17 and 18) and VLAN tag (bytes 19 and 20) of all transmitted packets with VLAN tags. 10 VLAN tag insertion. The MAC inserts VLT in bytes 19 and 20 of the packet after inserting the Type value (0x8100 or 0x88a8) in bytes 17 and 18. This operation is performed on all transmitted packets, irrespective of whether they already have a VLAN tag. 11 VLAN tag replacement. The MAC replaces VLT in bytes 19 and 20 of all VLAN-type transmitted packets (Bytes 17 and 18 are 0x8100 or 0x88a8). **Note:** Changes to this field take effect only on the start of a packet. If you write this register field when a packet is being transmitted, only the subsequent packet can use the updated value, that is, the current packet does not use the updated value.
16:31 VLT	VLAN Tag for Transmit Packets This field contains the value of the VLAN tag to be inserted or replaced. The value must only be changed when the transmit lines are inactive or during the initialization phase. Bits[16:18] are the User Priority field, Bit 19 is the CFI/DEI field, and Bits[20:31] are the VID field in the VLAN tag. The following list describes the bits of this field: – Bits[16:18] User Priority – Bit 19 Canonical Format Indicator (CFI) or Drop Eligible Indicator (DEI) – Bits[20:31] VLAN Identifier (VID) field of VLAN tag

49.2.2.14 MAC Q0 TX flow control register (MAC_Q0_TX_FLOW_CTRL)

The Flow control register controls the generation and reception of the control (Pause command) packets by the Flow control module of the MAC. A Write to a register with the Busy bit set to 1 triggers the Flow Control block to generate a Pause packet. The fields of the control packet are selected as specified in the 802.3x specification, and the Pause Time value from this register is used in the Pause Time field of the control packet. The Busy bit remains set until the control packet is transferred onto the cable. The application must make sure that the Busy bit is cleared before writing to the register.

Offset 0x0070 Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	PT															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	DZPQ	PLT			0	0	TFE	FCB_BPA
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 718. MAC Q0 TX flow control register (MAC_Q0_TX_FLOW_CTRL)

Table 810. MAC_Q0_TX_FLOW_CTRL field descriptions

Field	Description
0:15 PT	Pause Time This field holds the value to be used in the Pause Time field in the Tx control packet. If the Pause Time bits are configured to be double-synchronized to the MII clock domain, consecutive writes to this register should be performed only after at least four clock cycles in the destination clock domain.
24 DZPQ	Disable Zero-Quanta Pause When this bit is set, it disables the automatic generation of the zero-quanta Pause packets on de-assertion of the flow-control signal from the FIFO layer (MTL or external sideband flow control signal sbd_flowctrl_i or mti_flowctrl_i). When this bit is reset, normal operation with automatic zero-quanta Pause packet generation is enabled.
25:27 PLT	Pause Low Threshold This field configures the threshold of the Pause timer at which the input flow control signal mti_flowctrl_i (or sbd_flowctrl_i) is checked for automatic retransmission of the Pause packet. The threshold values should be always less than the Pause Time configured in Bits[0:15]. For example, if PT = 100H (256 slot times), and PLT = 001, a second Pause packet is automatically transmitted if the mti_flowctrl_i signal is asserted at 228 (256-28) slot times after the first Pause packet is transmitted. The following list provides the threshold values for different values: 000 Pause Time minus 4 Slot Times (PT -4 slot times) 001 Pause Time minus 28 Slot Times (PT -28 slot times) 010 Pause Time minus 36 Slot Times (PT -36 slot times) 011 Pause Time minus 144 Slot Times (PT -144 slot times) 100 Pause Time minus 256 Slot Times (PT -256 slot times) 101 Pause Time minus 512 Slot Times (PT -512 slot times) 110 Reserved 111 Reserved The slot time is defined as the time taken to transmit 512 bits (64 bytes) on the MII interface. This (approximate) computation is based on the packet size (64, 1518, 2000, 9018, 16384, or 32768) + 2 Pause Packet Size + IPG in Slot Times.

Table 810. MAC_Q0_TX_FLOW_CTRL field descriptions (continued)

Field	Description
30 TFE	Transmit Flow Control Enable Full-Duplex Mode: In the full-duplex mode, when this bit is set, the MAC enables the flow control operation to Tx Pause packets. When this bit is reset, the flow control operation in the MAC is disabled, and the MAC does not transmit any Pause packets. Half-Duplex Mode: In the half-duplex mode, when this bit is set, the MAC enables the backpressure operation. When this bit is reset, the backpressure feature is disabled.
31 FCB_BPA	Flow Control Busy or Backpressure Activate This bit initiates a Pause packet in the full-duplex mode and activates the backpressure function in the half-duplex mode if the TFE bit is set. Full-Duplex Mode: In the full-duplex mode, this bit should be read as 1'b0 before writing to this register. To initiate a Pause packet, the application must set this bit to 1'b1. During Control packet transfer, this bit continues to be set to indicate that a packet transmission is in progress. When Pause packet transmission is complete, the MAC resets this bit to 1'b0. You should not write to this register until this bit is cleared. Half-Duplex Mode: When this bit is set (and TFE bit is set) in the half-duplex mode, the MAC asserts the backpressure. During backpressure, when the MAC receives a new packet, the transmitter starts sending a JAM pattern resulting in a collision. Access restriction applies. Setting 1 sets. Self-cleared. Setting 0 has no effect.

49.2.2.15 MAC receive flow control register (MAC_RX_FLOW_CTRL)

The Receive flow control register controls the pausing of MAC Transmit based on the received Pause packet.

Offset 0x0090 Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	UP	RFE
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 719. MAC receive flow control register (MAC_RX_FLOW_CTRL)

Table 811. MAC_RX_FLOW_CTRL field descriptions

Field	Description
30 UP	Unicast Pause Packet Detect A pause packet is processed when it has the unique multicast address specified in the IEEE 802.3. When this bit is set, the MAC can also detect Pause packets with unicast address of the station. This unicast address should be as specified in MAC_Address0_High and MAC_Address0_Low. When this bit is reset, the MAC only detects Pause packets with unique multicast address. **Note:** The MAC does not process a Pause packet if the multicast address is different from the unique multicast address. This is also applicable to the received PFC packet when the Priority Flow Control (PFC) is enabled. The unique multicast address (0x01_80_C2_00_00_01) is as specified in IEEE 802.1 Qbb-2011.
31 RFE	Receive Flow Control Enable When this bit is set and the MAC is operating in full-duplex mode, the MAC decodes the received Pause packet and disables its transmitter for a specified (Pause) time. When this bit is reset or the MAC is operating in half-duplex mode, the decode function of the Pause packet is disabled. When PFC is enabled, flow control is enabled for PFC packets. The MAC decodes the received PFC packet and disables the Transmit queue, with matching priorities, for a duration of received Pause time.

49.2.2.16 MAC Receive queue control 4 register (MAC_RXQ_CTRL4)

The Receive queue control 4 register controls the routing of unicast and multicast packets that fail the destination or source address filter to the Rx queues.

Offset 0x0094 Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	VFFQ	VFFQE
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	MFFQ	MFFQE	0	0	0	0	0	0	UFFQ	UFFQE
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 720. MAC Receive queue control 4 register (MAC_RXQ_CTRL4)

Table 812. MAC_RXQ_CTRL4 field descriptions

Field	Description
14 VFFQ	VLAN Tag Filter Fail Packets Queue This field holds the Rx queue number to which the tagged packets failing the Destination or Source Address filter (and UFFQE/MFFQE not enabled) or failing the VLAN tag filter must be routed to. This field is valid only when the VFFQE bit is set.
15 VFFQE	VLAN Tag Filter Fail Packets Queuing Enable When this bit is set, the tagged packets which fail the Destination or Source address filter or fail the VLAN tag filter, are routed to the Rx Queue Number programmed in the VFFQ. When this bit is reset, the tagged packets which fail the Destination or Source address filter or fail the VLAN tag filter are routed based on other routing options. This bit is valid only when the RA bit of the MAC_Packet_Filter register is set.
22 MFFQ	Multicast Address Filter Fail Packets Queue This field holds the Rx queue number to which the Multicast packets failing the Destination or Source Address filter are routed to. This field is valid only when the MFFQE bit is set.
23 MFFQE	Multicast Address Filter Fail Packets Queuing Enable When this bit is set, the Multicast packets which fail the Destination or Source address filter is routed to the Rx Queue Number programmed in the MFFQ. When this bit is reset, the Multicast packets which fail the Destination or Source address filter is routed based on other routing options. This bit is valid only when the RA bit of the MAC_Packet_Filter register is set.
30 UFFQ	Unicast Address Filter Fail Packets Queue This field holds the Rx queue number to which the Unicast packets failing the Destination or Source Address filter are routed to. This field is valid only when the UFFQE bit is set.
31 UFFQE	Unicast Address Filter Fail Packets Queuing Enable When this bit is set, the Unicast packets which fail the Destination or Source address filter is routed to the Rx Queue Number programmed in the UFFQ. When this bit is reset, the Unicast packets which fail the Destination or Source address filter is routed based on other routing options. This bit is valid only when the RA bit of the MAC_Packet_Filter register is set.

49.2.2.17 MAC Receive queue control 0 register (MAC_RXQ_CTRL0)

The Receive queue control 0 register controls the queue management in the MAC Receiver.

Offset 0x00A0 Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	RXQ1EN		RXQ0EN	
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 721. MAC Receive queue control 0 register (MAC_RXQ_CTRL0)

Table 813. MAC_RXQ_CTRL0 field descriptions

Field	Description
28:29 RXQ1EN	Receive Queue 1 Enable This field indicates whether Rx Queue 1 is enabled for audio video (AV) 00 Not enabled 01 Queue 1 enabled for AV 10 Queue 1 enabled for generic 11 Reserved
30:31 RXQ0EN	Receive Queue 0 Enable This field indicates whether Rx Queue 0 is enabled for audio video (AV) 00 Not enabled 01 Queue 0 enabled for AV 10 Queue 0 enabled for generic 11 Reserved

49.2.2.18 MAC Receive queue control 1 register (MAC_RXQ_CTRL1)

The Receive queue control 1 register controls the routing of multicast, broadcast, AV, and untagged packets to the Rx queues.

Offset 0x00A4 Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	TPQC		TACPQE	MCBCQEN	0	MCBCQ		
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	UPQ			0	0	0	0	0	PTPQ			0	AVCPQ		
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 722. MAC Receive queue control 1 register (MAC_RXQ_CTRL1)

Table 814. MAC_RXQ_CTRL1 field descriptions

Field	Description
8:9 TPQC	Tagged PTP over Ethernet Packets Queuing Control This field controls the routing of the VLAN Tagged PTPoE packets. 00 VLAN Tagged PTPoE packets are routed as generic VLAN Tagged packet (based on PSRQ for only non-AV enabled Rx Queues). 01 VLAN Tagged PTPoE packets are routed to Rx Queue specified by PTPQ field (That Rx Queue can be enabled for AV or non-AV traffic). 10 VLAN Tagged PTPoE packets are routed to only AV enabled Rx Queues based on PSRQ. 11 Reserved
10 TACPQE	Tagged AV Control Packets Queuing Enable When set, the MAC routes the received Tagged AV Control packets to the Rx queue specified by AVCPQ field. When reset, the MAC routes the received Tagged AV Control packets based on the tag priority matching the PSRQ fields in MAC_RxQ_Ctrl2 and MAC_RxQ_Ctrl3 registers.
11 MCBCQEN	Multicast and Broadcast Queue Enable This bit specifies that Multicast or Broadcast packets routing to the Rx Queue is enabled and the Multicast or Broadcast packets must be routed to Rx Queue specified in MCBCQ field.
13:15 MCBCQ	Multicast and Broadcast Queue This field specifies the Rx Queue onto which Multicast or Broadcast Packets are routed. Any Rx Queue enabled for Generic/AV traffic can be used to route the Multicast or Broadcast Packets. 000 Rx Queue 0 001 Rx Queue 1 others: Reserved
17:19 UPQ	Untagged Packet Queue This field indicates the Rx Queue to which Untagged Packets are to be routed. Any Rx Queue enabled for Generic/AV traffic can be used to route the Untagged Packets. 000 Rx Queue 0 001 Rx Queue 1 others: Reserved

Table 814. MAC_RXQ_CTRL1 field descriptions (continued)

Field	Description
25:27 PTPQ	AV PTP Packets Queue This field specifies the Rx queue on which the PTP packets sent over the Ethernet payload (not over IPv4 or IPv6) are routed. 000 Rx Queue 0 001 Rx Queue 1 others: Reserved When the AV8021ASMEN bit of MAC_Timestamp_Control register is set, only untagged PTP over Ethernet packets are routed on an Rx queue.
29:31 AVCPQ	AV Untagged Control Packets Queue This field specifies the Receive queue on which the received AV tagged and untagged control packets are routed: 000 Rx Queue 0 001 Rx Queue 1 others: Reserved The AV tagged (when TACPQE bit is set) and untagged control packets are routed to Receive queue specified by this field.

49.2.2.19 MAC Receive queue control 2 register (MAC_RXQ_CTRL2)

This register controls the routing of tagged packets based on the USP (user Priority) field of the received packets to the RxQueues 0 to 1.

Offset 0x00A8 Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	PSRQ1								PSRQ0							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 723. MAC Receive queue control 2 register (MAC_RXQ_CTRL2)

Table 815. MAC_RXQ_CTRL2 field descriptions

Field	Description
16:23 PSRQ1	Priorities Selected in the Receive Queue 1 This field decides the priorities assigned to Rx Queue 1. All packets with priorities that match the values set in this field are routed to Rx Queue 1. For example, if PSRQ1[4] is set, packets with USP field equal to 4 are routed to Rx Queue 1. The software must ensure that the content of this field is mutually exclusive to the PSRQ fields for other queues, that is, the same priority is not mapped to multiple Rx queues.
24:31 PSRQ0	Priorities Selected in the Receive Queue 0 This field decides the priorities assigned to Rx Queue 0. All packets with priorities that match the values set in this field are routed to Rx Queue 0. For example, if PSRQ0[5] is set, packets with USP field equal to 5 are routed to Rx Queue 0. The software must ensure that the content of this field is mutually exclusive to the PSRQ fields for other queues, that is, the same priority is not mapped to multiple Rx queues. Value After Reset: 0x0

49.2.2.20 MAC Interrupt status register (MAC_INTERRUPT_STATUS)

The Interrupt status register contains the status of interrupts.

Offset 0x00B0 Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	MDIOIS	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	RXSTSIS	TXSTSIS	TSIS	MMCRXIPIS	MMCTXIS	MMCRXIS	MMCIS	0	0	LPIIS	PMTIS	PHYIS	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 724. MAC Interrupt status register (MAC_INTERRUPT_STATUS)

Table 816. MAC_INTERRUPT_STATUS field descriptions

Field	Description
13 MDIOIS	MDIO Interrupt Status This bit indicates an interrupt event after the completion of MDIO operation. To reset this bit, the application has to read this bit/Write 1 to this bit when RCWE bit of MAC_CSR_SW_Ctrl register is set. Access restriction applies. Clears on read (or write of 1 when RCWE bit in MAC_CSR_SW_Ctrl register is set). Self-set to 1 on internal event.
17 RXSTSIS	Receive Status Interrupt This bit indicates the status of received packets. This bit is set when the RWT bit is set in the MAC_Rx_Tx_Status register. This bit is cleared when the corresponding interrupt source bit is read (or corresponding interrupt source bit is written to 1 when RCWE bit of MAC_CSR_SW_Ctrl register is set) in the MAC_Rx_Tx_Status register.
18 TXSTSIS	Transmit Status Interrupt This bit indicates the status of transmitted packets. This bit is set when any of the following bits is set in the MAC_Rx_Tx_Status register: – Excessive Collision (EXCOL) – Late Collision (LCOL) – Excessive Deferral (EXDEF) – Loss of Carrier (LCARR) – No Carrier (NCARR) – Jabber Timeout (TJT) This bit is cleared when the corresponding interrupt source bit is read (or corresponding interrupt source bit is written to 1 when RWCERCWE bit of MAC_CSR_SW_Ctrl register is set) in the MAC_Rx_Tx_Status register.
19 TSIS	Timestamp Interrupt Status This bit is set when any of the following conditions is true: – The system time value is equal to or exceeds the value specified in the Target Time High and Low registers. – There is an overflow in the Seconds register. – The Target Time Error occurred, that is, programmed target time already elapsed. – When the auxiliary snapshot trigger is asserted. – When drop transmit status is enabled in MTL, this bit is set when the captured transmit timestamp is updated in the MAC_TxTimestamp_Status_Nanoseconds and Mac_TxTimestamp_Status_Seconds registers. This bit is cleared when the corresponding interrupt source bit is read (or corresponding interrupt source bit is written to 1 when RWCERCWE bit of MAC_CSR_SW_Ctrl register is set) in the MAC_Timestamp_Status register.
20 MMCRXIPIS	MMC Receive Checksum Offload Interrupt Status This bit is set high when an interrupt is generated in the MMC Receive Checksum Offload Interrupt Register. This bit is cleared when all bits in this interrupt register are cleared.
21 MMCTXIS	MMC Transmit Interrupt Status This bit is set high when an interrupt is generated in the MMC Transmit Interrupt Register. This bit is cleared when all bits in this interrupt register are cleared.

Table 816. MAC_INTERRUPT_STATUS field descriptions (continued)

Field	Description
22 MMCRXIS	MMC Receive Interrupt Status This bit is set high when an interrupt is generated in the MMC Receive Interrupt Register. This bit is cleared when all bits in this interrupt register are cleared.
23 MMCIS	MMC Interrupt Status This bit is set high when Bit 20, Bit 21, or Bit 22 is set high. This bit is cleared only when all these bits are low.
26 LPIIS	LPI Interrupt Status This bit is set for any LPI state entry or exit in the MAC Transmitter or Receiver. This bit is cleared when the TLPIEN bit of MAC_LPI_Control_Status register is read (or corresponding interrupt source bit of MAC_LPI_Control_Status register is written to 1 when RWCERCWE bit of MAC_CSR_SW_Ctrl register is set).
27 PMTIS	PMT Interrupt Status This bit is set when a Magic packet or Wake-on-LAN packet is received in the power-down mode (RWKPRCVD and MGKPRCVD bits in MAC_PMT_Control_Status register). This bit is cleared when Bits [25:26] are cleared because of a Read operation to the MAC_PMT_Control_Status register (or corresponding interrupt source bit is written to 1 when RCWE bit of MAC_CSR_SW_Ctrl register is set).
28 PHYIS	PHY Interrupt This bit is set when rising edge is detected on the phy_intr_i input. This bit is cleared when this register is read (or this bit is written to 1 when RCWE bit of MAC_CSR_SW_Ctrl register is set).

49.2.2.21 MAC Interrupt enable register (MAC_INTERRUPT_ENABLE)

The Interrupt enable register contains the masks for generating the interrupts.

Offset 0x00B4 Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	MDIOIE	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	RXSTSIE	TXSTSIE	TSIE	0	0	0	0	0	0	LPIIE	PMTIE	PHYIE	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 725. MAC Interrupt enable register (MAC_INTERRUPT_ENABLE)

Table 817. MAC_INTERRUPT_ENABLE field descriptions

Field	Description
13 MDIOIE	MDIO Interrupt Enable When this bit is set, it enables the assertion of the interrupt when MDIOIS field is set in the MAC_INTERRUPT_STATUS register.
17 RXSTSIE	Receive Status Interrupt Enable When this bit is set, it enables the assertion of the interrupt signal because of the setting of RXSTSIS bit in the MAC_INTERRUPT_STATUS register.
18 TXSTSIE	Transmit Status Interrupt Enable When this bit is set, it enables the assertion of the interrupt signal because of the setting of TXSTSIS bit in the MAC_INTERRUPT_STATUS register.
19 TSIE	Timestamp Interrupt Enable When this bit is set, it enables the assertion of the interrupt signal because of the setting of TSIS bit in MAC_INTERRUPT_STATUS register.
26 LPIIE	LPI Interrupt Enable When this bit is set, it enables the assertion of the interrupt signal because of the setting of LPIIS bit in MAC_INTERRUPT_STATUS register.
27 PMTIE	PMT Interrupt Enable When this bit is set, it enables the assertion of the interrupt signal because of the setting of PMTIS bit in MAC_INTERRUPT_STATUS register.
28 PHYIE	PHY Interrupt Enable When this bit is set, it enables the assertion of the interrupt signal because of the setting of PHYIS bit in MAC_INTERRUPT_STATUS register.

49.2.2.22 MAC Receive transmit status register (MAC_RX_TX_STATUS)

The Receive transmit status register contains the Receive and Transmit Error status.

Offset 0x00B8 Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	RWT	0	0	EXCOL	LCOL	EXDEF	LCARR	NCARR	TJT
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 726. MAC Receive transmit status register (MAC_RX_TX_STATUS)

Table 818. MAC_RX_TX_STATUS field descriptions

Field	Description
23 RWT	Receive Watchdog Timeout This bit is set when a packet with length greater than 2048 bytes is received (10240 bytes when Jumbo Packet mode is enabled) and the WD bit is reset in the MAC_Configuration register. This bit is set when a packet with length greater than 16383 bytes is received and the WD bit is set in the MAC_Configuration register. Access restriction applies. Clears on read (or write of 1 when RCWE bit in MAC_CSR_SW_Ctrl register is set). Self-set to 1 on internal event.
26 EXCOL	Excessive Collisions When the DTXSTS bit is set in the MTL_Operation_Mode register, this bit indicates that the transmission aborted after 16 successive collisions while attempting to transmit the current packet. If the DR bit is set in the MAC_Configuration register, this bit is set after the first collision and the packet transmission is aborted. Access restriction applies. Clears on read (or write of 1 when RCWE bit in MAC_CSR_SW_Ctrl register is set). Self-set to 1 on internal event.
27 LCOL	Late Collision When the DTXSTS bit is set in the MTL_Operation_Mode register, this bit indicates that the packet transmission aborted because a collision occurred after the collision window (64 bytes including Preamble in MII mode). This bit is not valid if the Underflow error occurs. Access restriction applies. Clears on read (or write of 1 when RCWE bit in MAC_CSR_SW_Ctrl register is set). Self-set to 1 on internal event.
28 EXDEF	Excessive Deferral When the DTXSTS bit is set in the MTL_Operation_Mode register and the DC bit is set in the MAC_Configuration register, this bit indicates that the transmission ended because of excessive deferral of over 24288 bit times (155680 when Jumbo packet is enabled). Access restriction applies. Clears on read (or write of 1 when RCWE bit in MAC_CSR_SW_Ctrl register is set). Self-set to 1 on internal event.
29 LCARR	Loss of Carrier When the DTXSTS bit is set in the MTL_Operation_Mode register, this bit indicates that the loss of carrier occurred during packet transmission, that is, the phy_crs_i signal was inactive for one or more transmission clock periods during packet transmission. This bit is valid only for packets transmitted without collision. Access restriction applies. Clears on read (or write of 1 when RCWE bit in MAC_CSR_SW_Ctrl register is set). Self-set to 1 on internal event.
30 NCARR	No Carrier When the DTXSTS bit is set in the MTL_Operation_Mode register, this bit indicates that the carrier signal from the PHY is not present at the end of preamble transmission. Access restriction applies. Clears on read (or write of 1 when RCWE bit in MAC_CSR_SW_Ctrl register is set). Self-set to 1 on internal event.
31 TJT	Transmit Jabber Timeout This bit indicates that the Transmit Jabber Timer expired which happens when the packet size exceeds 2048 bytes (10240 bytes when the Jumbo packet is enabled) and JD bit is reset in the MAC_Configuration register. This bit is set when the packet size exceeds 16383 bytes and the JD bit is set in the MAC_Configuration register. Access restriction applies. Clears on read (or write of 1 when RCWE bit in MAC_CSR_SW_Ctrl register is set). Self-set to 1 on internal event.

49.2.2.23 MAC PMT control and status register (MAC_PMT_CONTROL_STATUS)

This register captures the remote wakeup control and status.

Offset 0x00C0 Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	RWKFILTRST	0	0				RWKPTR		0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	RWKPFE	GLBLUCAST	0	0	RWKPRCVD	MGKPRCVD	0	0	RWKPKTEN	MGKPKTEN	PWRDWN
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 727. MAC PMT control and status register (MAC_PMT_CONTROL_STATUS)

Table 819. MAC_PMT_CONTROL_STATUS field descriptions

Field	Description
0 RWKFILTRST	Remote Wake-Up Packet Filter Register Pointer Reset When this bit is set, the remote wake-up packet filter register pointer is reset to 3'b000. It is automatically cleared after 1 clock cycle. Access restriction applies. Setting 1 sets. Self-cleared. Setting 0 has no effect.
5:7 RWKPTR	Remote Wake-up FIFO Pointer This field gives the current value (0 to 7) of the Remote Wake-up Packet Filter register pointer. When the value of this pointer is equal to 7, the contents of the Remote Wake-up Packet Filter Register are transferred to the clk_rx_i domain when a Write occurs to that register.

Table 819. MAC_PMT_CONTROL_STATUS field descriptions (continued)

Field	Description
21 RWKPFE	Remote Wake-up Packet Forwarding Enable When this bit is set along with RWKPKTEN, the MAC receiver drops all received frames until it receives the expected Wake-up frame. All frames after that event including the received wake-up frame are forwarded to application. This bit is then self-cleared on receiving the wake-up packet. The application can also clear this bit before the expected wake-up frame is received. In such cases, the MAC reverts to the default behavior where packets received are forwarded to the application. This bit must only be set when RWKPKTEN is set high and PWRDWN is set low. The setting of this bit has no effect when PWRDWN is set high. **Note:** If Magic Packet Enable and Wake-Up Frame Enable are both set along with setting of this bit and Magic Packet is received prior to wake-up frame, this bit is self-cleared on receiving Magic Packet, the received Magic packet is dropped, and all frames after received Magic Packet are forwarded to application. Access restriction applies. Setting 1 sets. Self-cleared. Setting 0 has no effect.
22 GLBLUCAST	Global Unicast When this bit set, any unicast packet filtered by the MAC (DAF) address recognition is detected as a remote wake-up packet.
25 RWKPRCVD	Remote Wake-Up Packet Received When this bit is set, it indicates that the power management event is generated because of the reception of a remote wake-up packet. This bit is cleared when this register is read. Access restriction applies. Clears on read (or write of 1 when RCWE bit in MAC_CSR_SW_Ctrl register is set). Self-set to 1 on internal event.
26 MGKPRCVD	Magic Packet Received When this bit is set, it indicates that the power management event is generated because of the reception of a magic packet. This bit is cleared when this register is read. Access restriction applies. Clears on read (or write of 1 when RCWE bit in MAC_CSR_SW_Ctrl register is set). Self-set to 1 on internal event.
29 RWKPKTEN	Remote Wake-Up Packet Enable When this bit is set, a power management event is generated when the MAC receives a remote wake-up packet.

Table 819. MAC_PMT_CONTROL_STATUS field descriptions (continued)

Field	Description
30 MGKPKTEN	Magic Packet Enable When this bit is set, a power management event is generated when the MAC receives a magic packet.
31 PWRDWN	Power Down When this bit is set, the MAC receiver drops all received packets until it receives the expected magic packet or remote wake-up packet. This bit is then self-cleared and the power-down mode is disabled. The software can clear this bit before the expected magic packet or remote wake-up packet is received. The packets received by the MAC after this bit is cleared are forwarded to the application. This bit must only be set when the Magic Packet Enable, Global Unicast, or Remote Wake-Up Packet Enable bit is set high. You can gate-off the CSR clock during the power-down mode. However, when the CSR clock is gated-off, you cannot perform any read or write operations on this register. Therefore, the Software cannot clear this bit. Access restriction applies. Setting 1 sets. Self-cleared. Setting 0 has no effect.

49.2.2.24 Wake-up packet filter registers

The wkuppktfilter_reg register at address 0x00C4 loads the Wake-up packet filter register.

To load values in a Wake-up Packet Filter register, the entire register (wkuppktfilter_reg) must be written. The wkuppktfilter_reg register is loaded by sequentially loading the eight register values in address (0x00C4) for wkuppktfilter_reg0, wkuppktfilter_reg1, …, wkuppktfilter_reg7, respectively. The wkuppktfilter_reg register is read in a similar way.

The Ethernet module updates the wkuppktfilter_reg register current pointer value in Bits[5:7] of MAC_PMT_Control_Status register.

- Filter i Byte Mask: The filter i byte mask register defines the bytes of the packet that are examined by filter i (0, 1, 2, 3) to determine whether or not a packet is a wake-up packet.
  - The MSB (bit 0) must be zero.
  - Bit j[1:31] is the byte mask.
  - If Bit j (byte number) of the byte mask is set, the CRC block processes the Filter i Offset + j of the incoming packet; otherwise Filter i Offset + j is ignored.
- Filter i Command: The 4-bit filter i command controls the filter i operation.
  - Bit 28 specifies the address type, defining the destination address type of the pattern. When the bit is set, the pattern applies to only multicast packets; when the bit is reset, the pattern applies only to unicast packet.
  - Bit 29 (Inverse Mode), when set, reverses the logic of the CRC16 hash function signal, to reject a packet with matching CRC_16 value.
  - Bit 29, along with Bit 30, allows a MAC to reject a subset of remote wake-up packets by creating filter logic such as “Pattern 1 AND NOT Pattern 2”.
  - Bit 30 (And_Previous) implements the Boolean logic. When set, the result of the current entry is logically ANDed with the result of the previous filter. This AND logic allows a filter pattern longer than 32 bytes by splitting the mask among two, three,

or four filters. This depends on the number of filters that have the And_Previous bit set.

– Bit 31 is the enable for filter i. If Bit 31 is not set, filter i is disabled.

- Filter i Offset: This filter i offset register defines the offset (within the packet) from which the filter i examines the packets.
  – This 8-bit pattern-offset is the offset for the filter i first byte to be examined.
  – The minimum allowed offset is 12, which refers to the 13th byte of the packet.
  – The offset value 0 refers to the first byte of the packet.
- Filter i CRC-16: This filter i CRC-16 register contains the CRC_16 value calculated from the pattern and also the byte mask programmed to the wake-up filter register block.
  – The 16-bit CRC calculation uses the following polynomial:
  $G(x) = x^{16} + x^{15} + x^2 + 1$
  Each mask, used in the hash function calculation, is compared with a 16-bit value associated with that mask. Each filter has the following:
  – 32-bit Mask: Each bit in this mask corresponds to one byte in the detected packet. If the bit is 1', the corresponding byte is taken into the CRC16 calculation.
  – 8-bit Offset Pointer: Specifies the byte to start the CRC16 computation.

The pointer and the mask are used together to locate the bytes to be used in the CRC16 calculations.

Note: If you are accessing these registers in byte or half-word mode, the internal counter to access the appropriate wkuppktfilter_reg is incremented when CPU accesses Lane 3 (or Lane 0 in big-endian mode).

When any Register content is being transferred to a different clock domain after a write operation, there should not be any further writes to the same location until the first write is updated. Otherwise, the second write operation does not get updated to the destination clock domain. Therefore, the delay between two writes to the same register location should be at least 4 cycles of the destination clock (PHY receive clock, PHY transmit clock, or PTP clock).

49.2.2.24.1 Notes on And_Previous bit setting

The And_Previous bit setting is applicable within a set of 4 filters.

- Setting of And_Previous bit of filter that is not enabled has no effect. In other words, setting And_Previous bit of lowest number filter in the set of 4 filters has no effect. For example, setting of And_Previous bit of Filter 0 has no effect.
- If And_Previous bit is set for filter to form AND chained filter, the AND chain breaks at the point any filter is not enabled. For example:

  If Filter 2 And_Previous bit is set (bit 1 of Filter 2 command is set) but Filter 1 is not enabled (bit 0 of in Filter 1 command is reset), then only Filter 2 result is considered. If Filter 2 And_Previous bit is set (bit 1 of Filter 2 command is set), Filter 3 And_Previous bit is set (bit 1 of Filter 3 command is set), but Filter 1 is not enabled (bit 0 of in Filter 1 command is reset), then only Filter 2 result ANDed with Filter 3 result is considered.

  If Filter 2 And_Previous bit is set (bit 1 of Filter 2 command is set), Filter 3 And_Previous bit is set (bit 1 of Filter 3 command is set), but Filter 2 is not enabled (bit 0 of in Filter 2 command is reset), then since setting of Filter 2 And_Previous bit has no effect only Filter 1 result ORed with Filter 3 result is considered. If filters chained by And_Previous bit setting have complementary programming, then a frame may never

pass the AND chained filter. For example, if Filter 2 And_Previous bit is set (bit 1 of Filter 2 command is set), Filter 1 Address_Type bit is set (bit 3 of Filter 1 command is set) indicating multicast detection and Filter 2 Address_Type bit is reset (bit 3 of Filter 2 command is reset) indicating unicast detection or vice versa, a remote wakeup frame does not pass the AND chained filter as a remote wakeup frame cannot be of both unicast and multicast address type.

Figure 728. Remote wake-up packet filter register

wkuppktfilter_reg0	Filter 0 Byte Mask							
wkuppktfilter_reg1	Filter 1 Byte Mask							
wkuppktfilter_reg2	Filter 2 Byte Mask							
wkuppktfilter_reg3	Filter 3 Byte Mask							
wkuppktfilter_reg4	RSVD	Filter 3 Command	RSVD	Filter 2 Command	RSVD	Filter 1 Command	RSVD	Filter 0 Command
wkuppktfilter_reg5	Filter 3 Offset		Filter 2 Offset		Filter 1 Offset		Filter 0 Offset	
wkuppktfilter_reg6	Filter 1 CRC - 16				Filter 0 CRC - 16			
wkuppktfilter_reg7	Filter 3 CRC - 16				Filter 2 CRC - 16			

49.2.2.24.2 MAC RWK packet filter register (MAC_RWK_PACKET_FILTER)

Offset 0x00C4 Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R/W	WKUPFRMFTR															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R/W	WKUPFRMFTR															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 729. MAC RWK packet filter register (MAC_RWK_PACKET_FILTER)

Table 820. MAC_RWK_PACKET_FILTER field descriptions

Field	Description
0:31 WKUPFRMFTR	RWK Packet Filter This field contains the various controls of RWK Packet filter.

49.2.2.24.3 Wakeup filter0 byte mask register (RWK_FILTER0_BYTE_MASK)

Corresponds to registers wkuppktfilter_reg0 described in *Figure 728*.




Figure 730. Wakeup filter0 byte mask register (RWK_FILTER0_BYTE_MASK)

Table 821. RWK_FILTER0_BYTE_MASK field descriptions

Field	Description
0:31 Filter0_Byte_Mask	Filter${i} 32-bit Mask Each bit in this mask corresponds to one byte in the detected packet. If the bit is 1', the corresponding byte is taken into the CRC16 calculation.

49.2.2.24.4 Wakeup filter 1 byte mask register (RWK_FILTER1_BYTE_MASK)

Corresponds to registers wkuppktfilter_reg1 described in *Figure 728*.




Figure 731. Wakeup filter 1 byte mask register (RWK_FILTER1_BYTE_MASK)

Table 822. RWK_FILTER1_BYTE_MASK field descriptions

Field	Description
0:31 Filter1_Byte_Mask	Filter${i} 32-bit Mask Each bit in this mask corresponds to one byte in the detected packet. If the bit is 1', the corresponding byte is taken into the CRC16 calculation.

49.2.2.24.5 Wakeup filter 2 byte mask register (RWK_FILTER2_BYTE_MASK)

Corresponds to registers wkuppktfilter_reg2 described in *Figure 728*.




Figure 732. Wakeup filter 2 byte mask register (RWK_FILTER2_BYTE_MASK)

Table 823. RWK_FILTER2_BYTE_MASK field descriptions

Field	Description
0:31 Filter2_Byte_Mask	Filter${i} 32-bit Mask Each bit in this mask corresponds to one byte in the detected packet. If the bit is 1', the corresponding byte is taken into the CRC16 calculation.

49.2.2.24.6 Wakeup filter 3 byte mask register (RWK_FILTER3_BYTE_MASK)

Corresponds to registers wkuppktfilter_reg3 described in *Figure 728*.




Figure 733. Wakeup filter 3 byte mask register (RWK_FILTER3_BYTE_MASK)

Table 824. RWK_FILTER3_BYTE_MASK field descriptions

Field	Description
0:31 Filter3_Byte_Mask	Filter${i} 32-bit Mask Each bit in this mask corresponds to one byte in the detected packet. If the bit is 1', the corresponding byte is taken into the CRC16 calculation.

49.2.2.24.7 Wakeup filter 0123 command register (RWK_FILTER0123_COMMAND)

Corresponds to registers wkuppktfilter_reg4 described in *Figure 728*.

Offset 0x00C4 Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	Filter3_Command				0	0	0	0	Filter2_Command			
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	Filter1_Command				0	0	0	0	Filter0_Command			
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 734. Wakeup filter 0123 command register (RWK_FILTER0123_COMMAND)

Table 825. RWK_FILTER0123_COMMAND field descriptions

Field	Description
4:7 Filter3_Command	Filter${l} Command The 4-bit filter command controls the filter operation. – Bit 3 specifies the address type, defining the destination address type of the pattern. When the bit is set, the pattern applies to only multicast packets; when the bit is reset, the pattern applies only to unicast packet. – Bit 2 (Inverse Mode), when set, reverses the logic of the CRC16 hash function signal, to reject a packet with matching CRC_16 value. – Bit 2, along with Bit 1, allows a MAC to reject a subset of remote wake-up packets by creating filter logic such as “Pattern 1 AND NOT Pattern 2”. – Bit 1 (And_Previous) implements the Boolean logic. When set, the result of the current entry is logically ANDed with the result of the previous filter. This AND logic allows a filter pattern longer than 32 bytes by splitting the mask among two, three, or four filters. This depends on the number of filters that have the And_Previous bit set. – Bit 0 is the enable for filter. If Bit 0 is not set, filter is disabled.
12:15 Filter2_Command	Filter${k} Command The 4-bit filter command controls the filter operation. – Bit 3 specifies the address type, defining the destination address type of the pattern. When the bit is set, the pattern applies to only multicast packets; when the bit is reset, the pattern applies only to unicast packet. – Bit 2 (Inverse Mode), when set, reverses the logic of the CRC16 hash function signal, to reject a packet with matching CRC_16 value. – Bit 2, along with Bit 1, allows a MAC to reject a subset of remote wake-up packets by creating filter logic such as “Pattern 1 AND NOT Pattern 2”. – Bit 1 (And_Previous) implements the Boolean logic. When set, the result of the current entry is logically ANDed with the result of the previous filter. This AND logic allows a filter pattern longer than 32 bytes by splitting the mask among two, three, or four filters. This depends on the number of filters that have the And_Previous bit set. – Bit 0 is the enable for filter. If Bit 0 is not set, filter is disabled.

Table 825. RWK_FILTER0123_COMMAND field descriptions (continued)

Field	Description
20:23 Filter1_Command	Filter${j} Command The 4-bit filter command controls the filter operation. – Bit 3 specifies the address type, defining the destination address type of the pattern. When the bit is set, the pattern applies to only multicast packets; when the bit is reset, the pattern applies only to unicast packet. – Bit 2 (Inverse Mode), when set, reverses the logic of the CRC16 hash function signal, to reject a packet with matching CRC_16 value. – Bit 2, along with Bit 1, allows a MAC to reject a subset of remote wake-up packets by creating filter logic such as “Pattern 1 AND NOT Pattern 2”. – Bit 1 (And_Previous) implements the Boolean logic. When set, the result of the current entry is logically ANDed with the result of the previous filter. This AND logic allows a filter pattern longer than 32 bytes by splitting the mask among two, three, or four filters. This depends on the number of filters that have the And_Previous bit set. – Bit 0 is the enable for filter. If Bit 0 is not set, filter is disabled.
28:31 Filter0_Command	Filter${i} Command The 4-bit filter command controls the filter operation. – Bit 3 specifies the address type, defining the destination address type of the pattern. When the bit is set, the pattern applies to only multicast packets; when the bit is reset, the pattern applies only to unicast packet. – Bit 2 (Inverse Mode), when set, reverses the logic of the CRC16 hash function signal, to reject a packet with matching CRC_16 value. – Bit 2, along with Bit 1, allows a MAC to reject a subset of remote wake-up packets by creating filter logic such as “Pattern 1 AND NOT Pattern 2”. – Bit 1 (And_Previous) implements the Boolean logic. When set, the result of the current entry is logically ANDed with the result of the previous filter. This AND logic allows a filter pattern longer than 32 bytes by splitting the mask among two, three, or four filters. This depends on the number of filters that have the And_Previous bit set. – Bit 0 is the enable for filter. If Bit 0 is not set, filter is disabled.

49.2.2.24.8 Wakeup filter 0123 offset register (RWK_FILTER0123_OFFSET)

Corresponds to registers wkuppktfilter_reg5 described in *Figure 728*.

Offset 0x00C4 Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	Filter3_Offset								Filter2_Offset							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	Filter1_Offset								Filter0_Offset							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 735. Wakeup filter 0123 offset register (RWK_FILTER0123_OFFSET)

Table 826. RWK_FILTER0123_OFFSET field descriptions

Field	Description
0:7 Filter3_Offset	Filter${l} Offset This filter offset defines the offset (within the packet) from which the filter examines the packets. – This 8-bit pattern-offset is the offset for the filter first byte to be examined. – The minimum allowed offset is 12, which refers to the 13th byte of the packet. – The offset value 0 refers to the first byte of the packet.
8:15 Filter2_Offset	Filter${k} Offset This filter offset defines the offset (within the packet) from which the filter examines the packets. – This 8-bit pattern-offset is the offset for the filter first byte to be examined. – The minimum allowed offset is 12, which refers to the 13th byte of the packet. – The offset value 0 refers to the first byte of the packet.
16:23 Filter1_Offset	Filter${j} Offset This filter offset defines the offset (within the packet) from which the filter examines the packets. – This 8-bit pattern-offset is the offset for the filter first byte to be examined. – The minimum allowed offset is 12, which refers to the 13th byte of the packet. – The offset value 0 refers to the first byte of the packet.
24:31 Filter0_Offset	Filter${i} Offset This filter offset defines the offset (within the packet) from which the filter examines the packets. – This 8-bit pattern-offset is the offset for the filter first byte to be examined. – The minimum allowed offset is 12, which refers to the 13th byte of the packet. – The offset value 0 refers to the first byte of the packet.

49.2.2.24.9 Wakeup filter 01 CRC register (RWK_FILTER01_CRC)

Corresponds to registers wkuppktfilter_reg6 described in *Figure 728*.

Offset 0x00C4 Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	Filter1_CRC															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	Filter0_CRC															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 736. Wakeup filter 01 CRC register (RWK_FILTER01_CRC)

Table 827. RWK_FILTER01_CRC field descriptions

Field	Description
0:15 Filter1_CRC	Filter${j} CRC-16 This filter CRC-16 contains the CRC_16 value of the pattern. – The 16-bit CRC calculation uses the following polynomial: G(x) = x^16 + x^15 + x^2 + 1
16:31 Filter0_CRC	Filter${i} CRC-16 This filter CRC-16 contains the CRC_16 value of the pattern. – The 16-bit CRC calculation uses the following polynomial: G(x) = x^16 + x^15 + x^2 + 1

49.2.2.24.10 Wakeup filter 23 CRC register (RWK_FILTER23_CRC)

Corresponds to registers wkuppktfilter_reg7 described in *Figure 728*.

Offset 0x00C4 Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	Filter3_CRC															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	Filter2_CRC															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 737. Wakeup filter 23 CRC register (RWK_FILTER23_CRC)

Table 828. RWK_FILTER23_CRC field descriptions

Field	Description
0:15 Filter3_CRC	Refer to the description of *Section 49.2.2.24*.
16:31 Filter2_CRC	Refer to the description of *Section 49.2.2.24*.

49.2.2.25 MAC LPI control and status register (MAC_LPI_CONTROL_STATUS)

The LPI control and status register controls the LPI functions and provides the LPI interrupt status. The status bits are cleared when this register is read.

Offset 0x00D0 Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	LPITCSE	LPIATE	LPITXA	0	PLS	LPIEN
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	RLPIST	TLPIST	0	0	0	0	RLPIEX	RLPIEN	TLPIEX	TLPIEN
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 738. MAC LPI control and status register (MAC_LPI_CONTROL_STATUS)

Table 829. MAC_LPI_CONTROL_STATUS field descriptions

Field	Description
10 LPITCSE	LPI Tx Clock Stop Enable When this bit is set, the MAC asserts sbd_tx_clk_gating_ctrl_o signal high after it enters Tx LPI mode to indicate that the Tx clock to MAC can be stopped. When this bit is reset, the MAC does not assert sbd_tx_clk_gating_ctrl_o signal high after it enters Tx LPI mode. 0 LPI Tx Clock Stop is disabled 1 LPI Tx Clock Stop is enabled
11 LPIATE	LPI Timer Enable This bit controls the automatic entry of the MAC Transmitter into and exit out of the LPI state. When LPITE, LPITXA and LPITXEN bits are set, the MAC Transmitter enters LPI state only when the complete MAC TX data path is IDLE for a period indicated by the MAC_LPI_Entry_Timer register. After entering LPI state, if the data path becomes non-IDLE (due to a new packet being accepted for transmission), the Transmitter exits LPI state but does not clear LPITXEN bit. This enables the re-entry into LPI state when it is IDLE again. When LPITE is 0, the LPI Auto timer is disabled and MAC Transmitter enters LPI state based on the settings of LPITXA and LPITXEN bit descriptions. 0 LPI Timer is disabled 1 LPI Timer is enabled
12 LPITXA	LPI Tx Automate This bit controls the behavior of the MAC when it is entering or coming out of the LPI mode on the Transmit side. If the LPITXA and LPIEN bits are set to 1, the MAC enters the LPI mode only after all outstanding packets (in the core) and pending packets (in the application interface) have been transmitted. The MAC comes out of the LPI mode when the application sends any packet for transmission or the application issues a Tx FIFO Flush command. In addition, the MAC automatically clears the LPIEN bit when it exits the LPI state. If Tx FIFO Flush is set in the FTQ bit of the MTL_TxQ0_Operation_Mode register, when the MAC is in the LPI mode, it exits the LPI mode. When this bit is 0, the LPIEN bit directly controls behavior of the MAC when it is entering or coming out of the LPI mode. 0 LPI Tx Automate is disabled 1 LPI Tx Automate is enabled
14 PLS	PHY Link Status This bit indicates the link status of the PHY. The MAC Transmitter asserts the LPI pattern only when the link status is up (OKAY) at least for the time indicated by the LPI LS TIMER. When this bit is set, the link is considered to be okay (UP) and when this bit is reset, the link is considered to be down. Software should get the PHY link status by reading the PHY register and accordingly update the PLS bit. 0 Link is down 1 Link is okay

Table 829. MAC_LPI_CONTROL_STATUS field descriptions (continued)

Field	Description
15 LPIEN	LPI Enable When this bit is set, it instructs the MAC Transmitter to enter the LPI state. When this bit is reset, it instructs the MAC to exit the LPI state and resume normal transmission. This bit is cleared when the LPITXA bit is set and the MAC exits the LPI state because of the arrival of a new packet for transmission. 0 LPI state is disabled 1 LPI state is enabled
22 RLPIST	Receive LPI State When this bit is set, it indicates that the MAC is receiving the LPI pattern on the MII interface. 0 Receive LPI state not detected 1 Receive LPI state detected
23 TLPIST	Transmit LPI State When this bit is set, it indicates that the MAC is transmitting the LPI pattern on the MII interface. 0 Transmit LPI state not detected 1 Transmit LPI state detected
28 RLPIEX	Receive LPI Exit When this bit is set, it indicates that the MAC Receiver has stopped receiving the LPI pattern on the MII interface, exited the LPI state, and resumed the normal reception. This bit is cleared by a read into this register (or this bit is written to 1 when RCWE bit in MAC_CSR_SW_Ctrl register is set). **Note:** This bit may not be set if the MAC stops receiving the LPI pattern for a very short duration, such as, less than three clock cycles of CSR clock. 0 Receive LPI exit not detected 1 Receive LPI exit detected
29 RLPIEN	Receive LPI Entry When this bit is set, it indicates that the MAC Receiver has received an LPI pattern and entered the LPI state. This bit is cleared by a read into this register (or this bit is written to 1 when RCWE bit in MAC_CSR_SW_Ctrl register is set). **Note:** This bit may not be set if the MAC stops receiving the LPI pattern for a very short duration, such as, less than three clock cycles of CSR clock. 0 Receive LPI entry not detected 1 Receive LPI entry detected

Table 829. MAC_LPI_CONTROL_STATUS field descriptions (continued)

Field	Description
30 TLPIEX	Transmit LPI Exit When this bit is set, it indicates that the MAC transmitter exited the LPI state after the application cleared the LPIEN bit and the LPI TW Timer has expired. This bit is cleared by a read into this register (or this bit is written to 1 when RCWE bit in MAC_CSR_SW_Ctrl register is set). 0 Transmit LPI exit not detected 1 Transmit LPI exit detected
31 TLPIEN	Transmit LPI Entry When this bit is set, it indicates that the MAC Transmitter has entered the LPI state because of the setting of the LPIEN bit. This bit is cleared by a read into this register (or this bit is written to 1 when RCWE bit in MAC_CSR_SW_Ctrl register is set). 0 Transmit LPI entry not detected 1 Transmit LPI entry detected

49.2.2.26 MAC LPI timers control register (MAC_LPI_TIMERS_CONTROL)

The LPI timers control register controls the timeout values in the LPI states. It specifies the time for which the MAC transmits the LPI pattern and also the time for which the MAC waits before resuming the normal transmission.

Offset 0x00D4 Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	LST									
W																
Reset	0	0	0	0	0	0	1	1	1	1	1	0	1	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	TWT															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 739. MAC LPI timers control register (MAC_LPI_TIMERS_CONTROL)

Table 830. MAC_LPI_TIMERS_CONTROL field descriptions

Field	Description
6:15 LST	LPI LS TIMER This field specifies the minimum time (in milliseconds) for which the link status from the PHY should be up (OKAY) before the LPI pattern can be transmitted to the PHY. The MAC does not transmit the LPI pattern even when the LPIEN bit is set unless the LPI LS Timer reaches the programmed terminal count. The default value of the LPI LS Timer is 1000 (1 sec) as defined in the IEEE standard.
16:31 TWT	LPI TW TIMER This field specifies the minimum time (in microseconds) for which the MAC waits after it stops transmitting the LPI pattern to the PHY and before it resumes the normal transmission. The TLPIEX status bit is set after the expiry of this timer.

49.2.2.27 MAC LPI entry timer register (MAC_LPI_ENTRY_TIMER)

This register controls the Tx LPI entry timer. This counter is enabled only when bit[11](LPITE) bit of MAC_LPI_Control_Status is set to 1.

Offset 0x00D8 Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	LPIET			
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	LPIET													0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 740. MAC LPI entry timer register (MAC_LPI_ENTRY_TIMER)

Table 831. MAC_LPI_ENTRY_TIMER field descriptions

Field	Description
12:28 LPIET	LPI Entry Timer This field specifies the time in microseconds the MAC will wait to enter LPI mode, after it has transmitted all the frames. This field is valid and used only when LPITE and LPITXA are set to 1. Bits [29:31] are read-only so that the granularity of this timer is in steps of 8 micro-seconds.

49.2.2.28 MAC 1US Tic counter register (MAC_1US_TIC_COUNTER)

This register controls the generation of the reference time (1 microsecond tic) for all the LPI timers. This timer has to be programmed by the software initially.

Offset 0x00DC Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	TIC_1US_CNTR											
W																
Reset	0	0	0	0	0	0	0	0	0	1	1	0	0	0	1	1

Figure 741. MAC 1US Tic counter register (MAC_1US_TIC_COUNTER)

Table 832. MAC_1US_TIC_COUNTER field descriptions

Field	Description
20:31 TIC_1US_CNTR	1US TIC Counter The application must program this counter so that the number of clock cycles of CSR clock is 1us. (Subtract 1 from the value before programming). For example if the CSR clock is 100 MHz then this field needs to be programmed to value 100 - 1 = 99 (which is 0x63). This is required to generate the 1US events that are used to update some of the EEE related counters.

49.2.2.29 MAC Version register (MAC_VERSION)

The version register identifies the version of the Ethernet module.

Offset 0x0110 Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	USERVER								VENDORVER							
W																
Reset	0	0	1	1	0	0	0	0	0	1	0	1	0	0	0	1

Figure 742. MAC Version register (MAC_VERSION)

Table 833. MAC_VERSION field descriptions

Field	Description
16:23 USERVER	User IP Version Number
24:31 VENDORVER	Vendor IP Version Number

49.2.2.30 MAC Debug register (MAC_DEBUG)

The Debug register provides the debug status of various MAC blocks.

Offset 0x0114 Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	TFCSTS		TPESTS
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	RFCFCSTS		RPESTS
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 743. MAC Debug register (MAC_DEBUG)

Table 834. MAC_DEBUG field descriptions

Field	Description
13:14 TFCSTS	MAC Transmit Packet Controller Status This field indicates the state of the MAC Transmit Packet Controller module: 00 Idle state 01 Waiting for one of the following: Status of the previous packet OR IPG or backoff period to be over 10 Generating and transmitting a Pause control packet (in full-duplex mode) 11 Transferring input packet for transmission
15 TPESTS	MAC MII Transmit Protocol Engine Status When this bit is set, it indicates that the MAC MII transmit protocol engine is actively transmitting data, and it is not in the Idle state.
29:30 RFCFCSTS	MAC Receive Packet Controller FIFO Status When this bit is set, this field indicates the active state of the small FIFO Read and Write controllers of the MAC Receive Packet Controller module.
31 RPESTS	MAC MII Receive Protocol Engine Status When this bit is set, it indicates that the MAC MII receive protocol engine is actively receiving data, and it is not in the Idle state.

49.2.2.31 MAC Hardware feature 0 register (MAC_HW_FEATURE0)

This register indicates the presence of the optional features or functions of the Ethernet module. The software driver can use this register to dynamically enable or disable the programs related to the optional blocks.

Offset 0x011C Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	ACTPHYSEL			SAVLANINS	TSSTSSEL		0	0	ADDMAC ADRSEL					0	RXCOESEL
W																
Reset	0	0	0	0	1	1	1	0	0	1	1	1	1	1	0	1

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	TXCOESEL	EEESEL	TSSEL	0	0	ARPOFFSEL	MMCSEL	MGKSEL	RWKSEL	SMASEL	VLHASH	0	HDSEL	0	MIISEL
W																
Reset	0	1	1	1	0	0	1	1	1	1	1	1	0	1	0	1

Figure 744. MAC Hardware feature 0 register (MAC_HW_FEATURE0)

Table 835. MAC_HW_FEATURE0 field descriptions

Field	Description
1:3 ACTPHYSEL	Active PHY Selected When you have multiple PHY interfaces in your configuration, this field indicates the sampled value of phy_intf_sel_i during reset de-assertion: 000 MII 100 RMII All Others Reserved
4 SAVLANINS	Source Address or VLAN Insertion Enable
5:6 TSSTSSEL	Timestamp System Time Source This bit indicates the source of the Timestamp system time: 11 Both internal and external source of Timestamp
9:13 ADDMACADRSEL	MAC Addresses 1-31 Selected This bit is set to 1 when the Additional 1-31 MAC Address Registers are present.
15 RXCOESEL	Receive Checksum Offload present This bit is set to 1 when the Receive TCP/IP Checksum Check is present.
17 TXCOESEL	Transmit Checksum Offload present
18 EEESEL	Energy Efficient Ethernet present
19 TSSEL	IEEE 1588-2008 Timestamp present

Table 835. MAC_HW_FEATURE0 field descriptions (continued)

Field	Description
22 ARPOFFSEL	ARP Offload present
23 MMCSEL	RMON Module Present
24 MGKSEL	PMT Magic Packet present
25 RWKSEL	PMT Remote Wake-up Packet Enable
26 SMASEL	SMA (MDIO) Interface present
27 VLHASH	VLAN Hash Filter selection
29 HDSEL	Half-duplex support selection 0 Not selected 1 Selected
31 MIISEL	10 or 100 Mbps Support

49.2.2.32 MAC Hardware feature 1 register (MAC_HW_FEATURE1)

This register indicates the presence of the optional features or functions of the Ethernet module. The software driver can use this register to dynamically enable or disable the programs related to the optional blocks.

Offset 0x0120 Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	L3L4FNUM				0	HASHTBLSZ		0	0	0	AVSEL	DBGMEMA	TSOEN	SPHEN	0
W																
Reset	0	0	0	0	1	0	0	1	0	0	0	1	1	1	1	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	ADDR64		ADVTHWORD	0	OSTEN	TXFIFO SIZE					SPRAM	RXFIFO SIZE				
W																
Reset	0	0	1	0	1	0	0	1	0	1	1	0	0	1	1	1

Figure 745. MAC Hardware feature 1 register (MAC_HW_FEATURE1)

Table 836. MAC_HW_FEATURE1 field descriptions

Field	Description
1:4 L3L4FNUM	Total number of L3 or L4 Filters This field indicates the total number of L3 or L4 filters: 0001 1 L3 or L4 Filter
6:7 HASHTBLSZ	Hash Table Size This field indicates the size of the hash table: 01 64-bit hash table
11 AVSEL	AV Feature Enabled This bit is set to 1 when the Enable Audio Video Bridging is present.
12 DBGMEMA	DMA Debug Registers Enabled This bit is set to 1 when the Debug Mode is present.
13 TSOEN	TCP Segmentation Offload Enable This bit is set to 1 when the Enable TCP Segmentation Offloading for TCP/IP. Packets option is selected.
14 SPHEN	Split Header Feature Enable This bit is set to 1 when the Enable Split Header Structure option is selected.
16:17 ADDR64	Address Width This field indicates the configured address width: 00 32-bit address width
18 ADVTHWORD	IEEE 1588 High Word Register Enable This bit is set to 1 when the Add IEEE 1588 Higher Word Register option is selected.
20 OSTEN	One-Step Timestamping Enable This bit is set to 1 when the Enable One-Step Timestamp feature is selected.
21:25 TXFIFOSIZE	MTL Transmit FIFO Size This field contains the configured value of MTL Tx FIFO in bytes expressed as Log to base 2 minus 7, that is, Log2(TXFIFO_SIZE) -7: 00101 4096 bytes
26 SPRAM	Single Port RAM Enable This bit is set to 1 when the Use single port RAM feature is selected.
27:31 RXFIFOSIZE	MTL Receive FIFO Size This field contains the configured value of MTL Rx FIFO in bytes expressed as Log to base 2 minus 7, that is, Log2(RXFIFO_SIZE) -7: 00110 8192 bytes

49.2.2.33 MAC Hardware feature 2 register (MAC_HW_FEATURE2)

This register indicates the presence of the optional features or functions of the Ethernet module. The software driver can use this register to dynamically enable or disable the programs related to the optional blocks.

Offset 0x0124 Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	AUXSNAPNUM			0	PPSOUTNUM			0	0	TXCHCNT				0	0
W																
Reset	0	0	1	0	0	0	0	1	0	0	0	0	0	1	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	RXCHCNT				0	0	TXQCNT				0	0	RXQCNT			
W																
Reset	0	0	0	1	0	0	0	0	0	1	0	0	0	0	0	1

Figure 746. MAC Hardware feature 2 register (MAC_HW_FEATURE2)

Table 837. MAC_HW_FEATURE2 field descriptions

Field	Description
1:3 AUXSNAPNUM	Number of Auxiliary Snapshot Inputs This field indicates the number of auxiliary snapshot inputs: 010 2 auxiliary inputs others Reserved
5:7 PPSOUTNUM	Number of PPS Outputs This field indicates the number of PPS outputs: 001 1 PPS output others Reserved
10:13 TXCHCNT	Number of DMA Transmit Channels This field indicates the number of DMA Transmit channels: 0001 2 DMA Tx Channels
16:19 RXCHCNT	Number of DMA Receive Channels This field indicates the number of DMA Receive channels: 0001 2 DMA Rx Channels
22:25 TXQCNT	Number of MTL Transmit Queues This field indicates the number of MTL Transmit queues: 0001 2 MTL Tx Queues
28:31 RXQCNT	Number of MTL Receive Queues This field indicates the number of MTL Receive queues: 0001 2 MTL Rx Queues

49.2.2.34 MAC Hardware feature 3 register (MAC_HW_FEATURE3)

This register indicates the presence of fourth set the optional features or functions of the ethernet module. The software driver can use this register to dynamically enable or disable the programs related to the optional blocks.

Offset 0x0128 Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	ASP		TBSSEL	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	1	1	1	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	PDUPSEL	0	0	0	DVLAN	CBTISEL	0	NRVF		
W																
Reset	0	0	0	0	0	0	1	0	0	0	1	1	0	0	1	1

Figure 747. MAC Hardware feature 3 register (MAC_HW_FEATURE3)

Table 838. MAC_HW_FEATURE3 field descriptions

Field	Description
2:3 ASP	Automotive Safety Package Automotive Safety Feature enabled. 11 Time Based Scheduling Enable feature is selected.
4 TBSSEL	Time Based Scheduling Enable This bit is set to 1 when the Time Based Scheduling feature is selected. 0 Time Based Scheduling Enable feature is not selected. 1 Time Based Scheduling Enable feature is selected.
22 PDUPSEL	Broadcast/Multicast Packet Duplication This bit is set to 1 when the Broadcast/Multicast Packet Duplication feature is selected.
26 DVLAN	Double VLAN feature 0 Disable 1 Enable
27 CBTISEL	Queue/Channel based VLAN tag insertion on Tx Enable This bit is set to 1 when the Enable Queue/Channel based VLAN tag insertion on Tx feature is selected.
29:31 NRVF	Number of Extended VLAN Tag Filters Enabled This field indicates the Number of Extended VLAN Tag Filters selected: 011 16 Extended Rx VLAN Filters

49.2.2.35 MAC Data Path Parity FSM interrupt status register (MAC_DPP_FSM_INTERRUPT_STATUS)

This register contains the status of automotive safety related data path parity errors, interface timeout errors, FSM state parity errors and FSM state timeout errors.

Offset 0x0140 Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	FSMPES	0	0	0	0	0	0	0	MSTTES
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	PTES	ATES	CTES	RTES	TTES	0	0	ARPES	MTSPES	MPES	RDPES	TPES	ATPES
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 748. MAC Data Path Parity FSM interrupt status register (MAC_DPP_FSM_INTERRUPT_STATUS)

Table 839. MAC_DPP_FSM_INTERRUPT_STATUS field descriptions

Field	Description
7 FSMPES	FSM State Parity Error Status This field when set indicates one of the FSMs State registers has a parity error detected. 0 FSM State Parity Error Status not detected 1 FSM State Parity Error Status detected
15 MSTTES	Master Read/Write Timeout Error Status This field when set indicates that an Application/CSR Timeout has occurred on the master (AXI/AHB/ARI/ATI) interface. 0 Master Read/Write Timeout Error Status not detected 1 Master Read/Write Timeout Error Status detected
19 PTES	PTP FSM Timeout Error Status This field when set indicates that one of the PTP FSM Timeout has occurred. 0 PTP FSM Timeout Error Status not detected 1 PTP FSM Timeout Error Status detected
20 ATES	APP FSM Timeout Error Status This field when set indicates that one of the APP FSM Timeout has occurred. 0 APP FSM Timeout Error Status not detected 1 APP FSM Timeout Error Status detected
21 CTES	CSR FSM Timeout Error Status This field when set indicates that one of the CSR FSM Timeout has occurred. 0 CSR FSM Timeout Error Status not detected 1 CSR FSM Timeout Error Status detected
22 RTES	Rx FSM Timeout Error Status This field when set indicates that one of the Rx FSM Timeout has occurred. 0 Rx FSM Timeout Error Status not detected 1 Rx FSM Timeout Error Status detected

Table 839. MAC_DPP_FSM_INTERRUPT_STATUS field descriptions (continued)

Field	Description
23 TTES	Tx FSM Timeout Error Status This field when set indicates that one of the Tx FSM Timeout has occurred. 0 Tx FSM Timeout Error Status not detected 1 Tx FSM Timeout Error Status detected
26 ARPES	Application Receive interface data path Parity Error Status This bit when set indicates that a parity error is detected at following checkers based on the system configuration as described below: AHB parity checker (PC6 as shown in *Figure 980: Receive Datapath Parity Protection*) at AHB master interface. 0 Application Receive interface data path Parity Error Status not detected 1 Application Receive interface data path Parity Error Status detected
27 MTSPES	MTL TX Status data path Parity checker Error Status This field when set indicates that, parity error is detected on the MTL TX Status data on ati interface (or at PC5 as shown in *Figure 979: Transmit Datapath Parity Protection*). 0 MTL TX Status data path Parity checker Error Status not detected 1 MTL TX Status data path Parity checker Error Status detected
28 MPES	MTL data path Parity checker Error Status This bit when set indicates that a parity error is detected at the MTL transmit write controller parity checker (or at PC4 as shown in *Figure 979: Transmit Datapath Parity Protection*). 0 MTL data path Parity checker Error Status not detected 1 MTL data path Parity checker Error Status detected
29 RDPES	Read Descriptor Parity checker Error Status This bit when set indicates that a parity error is detected at the DMA Read descriptor parity checker (or at PC3 as shown in *Figure 979: Transmit Datapath Parity Protection*). 0 Read Descriptor Parity checker Error Status not detected 1 Read Descriptor Parity checker Error Status detected
30 TPES	TSO data path Parity checker Error Status This bit when set indicates that a parity error is detected at the DMA TSO parity checker (or at PC2 as shown in *Figure 979: Transmit Datapath Parity Protection*). 0 TSO data path Parity checker Error Status not detected 1 TSO data path Parity checker Error Status detected
31 ATPES	Application Transmit Interface Parity checker Error Status This bit when set indicates that a parity error is detected on the AHB Master read data parity checker. This bit when set indicates that a parity error is detected on the interface port parity checker. Following are the checkers located based on the system configuration: AHB parity checker (PC1 as shown in *Figure 979: Transmit Datapath Parity Protection*) at AHB master interface. 0 Application Transmit Interface Parity checker Error Status not detected 1 Application Transmit Interface Parity checker Error Status detected

49.2.2.36 MAC FSM control register (MAC_FSM_CONTROL)

This register is used to control the FSM State parity and timeout error injection in Debug mode.

Offset 0x0148 Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	PLGRNML	ALGRNML	CLGRNML	RLGRNML	TLGRNML	0	0	0	PPEIN	APEIN	CPEIN	RPEIN	TPEIN
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	PTEIN	ATEIN	CTEIN	RTEIN	TTEIN	0	0	0	0	0	0	PRTYEN	TMOUTEN
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 749. MAC FSM control register (MAC_FSM_CONTROL)

Table 840. MAC_FSM_CONTROL field descriptions

Field	Description
3 PLGRNML	PTP Large/Normal Mode Select This field when set indicates that large mode tic generation is used for PTP domain, else normal mode tic generation is used. 0 Normal mode tic generation is used for PTP domain 1 Large mode tic generation is used for PTP domain
4 ALGRNML	APP Large/Normal Mode Select This field when set indicates that large mode tic generation is used for APP domain, else normal mode tic generation is used. 0 Normal mode tic generation is used for APP domain 1 Large mode tic generation is used for APP domain
5 CLGRNML	CSR Large/Normal Mode Select This field when set indicates that large mode tic generation is used for CSR domain, else normal mode tic generation is used. 0 Normal mode tic generation is used for CSR domain 1 Large mode tic generation is used for CSR domain
6 RLGRNML	Rx Large/Normal Mode Select This field when set indicates that large mode tic generation is used for Rx domain, else normal mode tic generation is used. 0 Normal mode tic generation is used for Rx domain 1 Large mode tic generation is used for Rx domain

Table 840. MAC_FSM_CONTROL field descriptions (continued)

Field	Description
7 TLGRNML	Tx Large/Normal Mode Select This field when set indicates that large mode tic generation is used for Tx domain, else normal mode tic generation is used. 0 Normal mode tic generation is used for Tx domain 1 Large mode tic generation is used for Tx domain
11 PPEIN	PTP FSM Parity Error Injection This field when set indicates that Error Injection for PTP FSM Parity is enabled. 0 PTP FSM Parity Error Injection is disabled 1 PTP FSM Parity Error Injection is enabled
12 APEIN	APP FSM Parity Error Injection This field when set indicates that Error Injection for APP FSM Parity is enabled. 0 APP FSM Parity Error Injection is disabled 1 APP FSM Parity Error Injection is enabled
13 CPEIN	CSR FSM Parity Error Injection This field when set indicates that Error Injection for CSR Parity is enabled. 0 CSR FSM Parity Error Injection is disabled 1 CSR FSM Parity Error Injection is enabled
14 RPEIN	Rx FSM Parity Error Injection This field when set indicates that Error Injection for RX FSM Parity is enabled. 0 Rx FSM Parity Error Injection is disabled 1 Rx FSM Parity Error Injection is enabled
15 TPEIN	Tx FSM Parity Error Injection This field when set indicates that Error Injection for TX FSM Parity is enabled. 0 Tx FSM Parity Error Injection is disabled 1 Tx FSM Parity Error Injection is enabled
19 PTEIN	PTP FSM Timeout Error Injection This field when set indicates that Error Injection for PTP FSM timeout is enabled. 0 PTP FSM Timeout Error Injection is disabled 1 PTP FSM Timeout Error Injection is enabled
20 ATEIN	APP FSM Timeout Error Injection This field when set indicates that Error Injection for APP FSM timeout is enabled. 0 APP FSM Timeout Error Injection is disabled 1 APP FSM Timeout Error Injection is enabled
21 CTEIN	CSR FSM Timeout Error Injection This field when set indicates that Error Injection for CSR timeout is enabled. 0 CSR FSM Timeout Error Injection is disabled 1 CSR FSM Timeout Error Injection is enabled
22 RTEIN	Rx FSM Timeout Error Injection This field when set indicates that Error Injection for RX FSM timeout is enabled. 0 Rx FSM Timeout Error Injection is disabled 1 Rx FSM Timeout Error Injection is enabled

Table 840. MAC_FSM_CONTROL field descriptions (continued)

Field	Description
23 TTEIN	Tx FSM Timeout Error Injection This field when set indicates that Error Injection for TX FSM timeout is enabled. 0 Tx FSM Timeout Error Injection is disabled 1 Tx FSM Timeout Error Injection is enabled
30 PRTYEN	FSM Parity Enable This bit when set indicates that the FSM parity feature is enabled. 0 FSM Parity feature is disabled 1 FSM Parity feature is enabled
31 TMOUTEN	FSM Timeout Enable This bit when set indicates that the FSM timeout feature is enabled. 0 FSM timeout feature is disabled 1 FSM timeout feature is enabled

49.2.2.37 MAC FSM ACT register (MAC_FSM_ACT_TIMER)

This register is used to select the FSM and Interface Timeout values.

Offset 0x014C — Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	LTMRMD				NTMRMD			
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	TMR									
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 750. MAC FSM ACT register (MAC_FSM_ACT_TIMER)

Table 841. MAC_FSM_ACT_TIMER field descriptions

Field	Description
8:11 LTMRMD	Large Mode Timeout value This field provides the mode value to be used for large mode FSM and other interface time outs. The timeout duration based on the mode value is given below: 0x0 Timer disabled 0x1 1us 0x2 1.024 ms 0x3 16.384 ms 0x4 65.536 ms 0x5 262.144 ms 0x6 1.048 sec 0x7 4.194 sec 0x8 16.777 sec 0x9 33.554 sec 0xA 67.108 sec 0xB Reserved
12:15 NTMRMD	Normal Mode Timeout Value This field provides the value to be used for normal mode FSM and other interface time outs. The timeout duration based on the mode value is given below: 0x0 Timer disabled 0x1 1us 0x2 1.024 ms 0x3 16.384 ms 0x4 65.536 ms 0x5 262.144 ms 0x6 1.048 sec 0x7 4.194 sec 0x8 16.777 sec 0x9 33.554 sec 0xA 67.108 sec 0xB Reserved
22:31 TMR	1us Timer Tick This field indicates the number of CSR clocks required to generate 1us tic.

49.2.2.38 MAC MDIO address register (MAC_MDIO_ADDRESS)

The MDIO Address register controls the management cycles to external PHY through a management interface.

Offset 0x0200 Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	PSE	BTB	PA						RDA			
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	NTC			CR				0	0	0	SKAP	GOC		C45E	GB
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 751. MAC MDIO address register (MAC_MDIO_ADDRESS)

Table 842. MAC_MDIO_ADDRESS field description

Field	Description
4 PSE	Preamble Suppression Enable When this bit is set, the SMA will suppress the 32-bit preamble and transmit MDIO frames with only 1 preamble bit. When this bit is 0, the MDIO frame always has 32 bits of preamble as defined in the IEEE specifications.
5 BTB	Back to Back transactions When this bit is set and the NTC has value greater than 0, then the MAC will inform the completion of a read or write command at the end of frame transfer (before the trailing clocks are transmitted). The software can thus initiate the next command which will be executed immediately irrespective of the number trailing clocks generated for the previous frame. When this bit is reset, then the read/write command completion (GB is cleared) only after the trailing clocks are generated. In this mode, it is ensured that the NTC is always generated after each frame. This bit must not be set when NTC=0.
6:10 PA	Physical Layer Address This field indicates which Clause 22 PHY devices (out of 32 devices) the MAC is accessing. This field indicates which Clause 45 capable PHYs (out of 32 PHYs) the MAC is accessing.
11:15 RDA	Register/Device Address These bits select the PHY register in selected Clause 22 PHY device. These bits select the Device (MMD) in selected Clause 45 capable PHY.
17:19 NTC	Number of Training Clocks This field controls the number of trailing clock cycles generated on sma_mdc_o (MDC) after the end of transmission of MDIO frame. The valid values can be from 0 to 7. Programming the value to 3'h3 indicates that there are additional three clock cycles on the MDC line after the end of MDIO frame transfer.

Table 842. MAC_MDIO_ADDRESS field description (continued)

Field	Description
20:23 CR	CSR Clock Range The CSR Clock Range selection determines the frequency of the MDC clock according to the CSR clock frequency used in your design: 0000 CSR clock = 60-100 MHz; MDC clock = CSR clock/42 0001 CSR clock = 100-150 MHz; MDC clock = CSR clock/62 0010 CSR clock = 20-35 MHz; MDC clock = CSR clock/16 0011 CSR clock = 35-60 MHz; MDC clock = CSR clock/26 0100 CSR clock = 150-250 MHz; MDC clock = CSR clock/102 0101 CSR clock = 250-300 MHz; MDC clock = CSR clock/124 0110 CSR clock = 300-500 MHz; MDC clock = CSR clock/204 0111 CSR clock = 500-800 MHz; MDC clock = CSR clock/324 The suggested range of CSR clock frequency applicable for each value (when Bit 20 = 0) ensures that the MDC clock is approximately between 1.0 MHz to 2.5 MHz frequency range. When Bit 20 is set, you can achieve a higher frequency of the MDC clock than the frequency limit of 2.5 MHz (specified in the IEEE 802.3) and program a clock divider of lower value. For example, when CSR clock is of 100 MHz frequency and you program these bits as 1010, the resultant MDC clock is of 12.5 MHz which is above the range specified in IEEE 802.3. Program the following values only if the interfacing chips support faster MDC clocks: 1000 CSR clock/4 1001 CSR clock/6 1010 CSR clock/8 1011 CSR clock/10 1100 CSR clock/12 1101 CSR clock/14 1110 CSR clock/16 1111 CSR clock/18
27 SKAP	Skip Address Packet When this bit is set, the SMA does not send the address packets before read, write, or post-read increment address packets. This bit is valid only when C45E is set.
28:29 GOC	PHY SMA interface Operation Command This field indicates the operation command to the PHY: 00 Reserved 01 Write 10 Post Read Increment Address for Clause 45 PHY 11 Read When Clause 22 PHY is enabled, only Write (01) and Read (11) commands are valid.

Table 842. MAC_MDIO_ADDRESS field description (continued)

Field	Description
30 C45E	Clause 45 PHY Enable When this bit is set, Clause 45 capable PHY is connected to MDIO. When this bit is reset, Clause 22 capable PHY is connected to MDIO.
31 GB	PHY SMA interface Busy The application sets this bit to instruct the SMA to initiate a Read or Write access to the MDIO slave. The MAC clears this bit after the MDIO frame transfer is completed. Hence the software must not write or change any of the fields in MAC_MDIO_Address and MAC_MDIO_Data registers as long as this bit is set. For write transfers, the application must first write 16-bit data in the GDI field (and also RA field when C45E is set) in MAC_MDIO_Data register before setting this bit. When C45E is set, it should also write into the RA field of MAC_MDIO_Data register before initiating a read transfer. When a read transfer is completed (GB=0), the data read from the PHY register is valid in the GD field of the MAC_MDIO_Data register. Even if the addressed PHY is not present, there is no change in the functionality of this bit. Access restriction applies. Setting 1 sets. Self-cleared. Setting 0 has no effect.

49.2.2.39 MAC MDIO data register (MAC_MDIO_DATA)

The MDIO Data register stores the Write data to be written to the PHY register located at the address specified in MAC_MDIO_Address. This register also stores the Read data from the PHY register located at the address specified by MDIO Address register.

Offset 0x0204 Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	RA															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	GD															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 752. MAC MDIO data register (MAC_MDIO_DATA)

Table 843. MAC_MDIO_DATA field descriptions

Field	Description
0:15 RA	Register Address This field is valid only when C45E is set. It contains the Register Address in the PHY to which the MDIO frame is intended for.
16:31 GD	PHY management Data This field contains the 16-bit data value read from the PHY after a Management Read operation or the 16-bit data value to be written to the PHY.

49.2.2.40 MAC GPIO control register (MAC_GPIO_CONTROL)

The GPIO control register controls the GPIO.

Offset 0x0208 Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	GPIT															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	GPIE			
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 753. MAC GPIO control register (MAC_GPIO_CONTROL)

Table 844. MAC_GPIO_CONTROL field descriptions

Field	Description
0:15 GPIT	GPI Type When this bit is set, it indicates that the corresponding GPIS bit in MAC_GPIO_Status register is of latched-low (LL) type. When this bit is reset, it indicates that the corresponding GPIS is of latched-high (LH) type. The number of bits available in this field depends on the GP Input Signal Width option. Other bits are not used (reserved and always reset).
28:31 GPIE	GPI Interrupt Enable When this bit is set and the programmed event (LL or LH) occurs on the corresponding GPIS bit of MAC_GPIO_Status register, the GPIIS bit of DMA_Interrupt_Status register is set and an interrupt is generated on the mci_intr_o or sbd_intr_o signal. The GPIIS bit is cleared when the application reads the Bits[7:0] of MAC_GPIO_Status register. When this bit is reset, the GPIIS bit is not set when any event occurs on the corresponding GPIS bits.

49.2.2.41 MAC GPIO status register (MAC_GPIO_STATUS)

The General Purpose IO register provides the control to drive the following: up to 16 bits of output ports (GPO) and status of up to 16 input ports (GPIS).




Figure 754. MAC GPIO status register (MAC_GPIO_STATUS)

Table 845. MAC_GPIO_STATUS field descriptions

Field	Description
0:15 GPO	General Purpose Output When this bit is set, it directly drives the gpo_o output ports. When this bit is reset, it does not directly drive the gpo_o output ports.
16:31 GPIS	General Purpose Input Status This field gives the status of the signals connected to the gpi_i port. This field is of the following types based on the setting of the corresponding GPIT field of MAC_GPIO_Control register: Latched-low (LL): this field is cleared when the corresponding gpi_i input becomes low. This field remains low until the application reads this field after which this field reflects the current value of gpi_i input. Latched-high (LH): this field is set when the corresponding gpi_i input becomes high. This field remains high until the application reads this field after which this field reflects the current value of gpi_i input.

49.2.2.42 MAC ARP address register (MAC_ARP_ADDRESS)

The ARP address register contains the IPv4 Destination Address of the MAC.




Figure 755. MAC ARP address register (MAC_ARP_ADDRESS)

Table 846. MAC_ARP_ADDRESS field descriptions

Field	Description
0:31 ARPPA	ARP Protocol Address This field contains the IPv4 Destination Address of the MAC. This address is used for perfect match with the Protocol Address of Target field in the received ARP packet.

49.2.2.43 MAC CSR SW control register (MAC_CSR_SW_CTRL)

This register contains software programmable controls for changing the CSR access response and status bits clearing.

Offset 0x0230 Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	RCWE
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 756. MAC CSR SW control register (MAC_CSR_SW_CTRL)

Table 847. MAC_CSR_SW_CTRL field descriptions

Field	Description
31 RCWE	Register Clear on Write 1 Enable When this bit is set, the access mode of some register fields changes to Clear on Write 1, the application needs to set that respective bit to 1 to clear it. When this bit is reset, the access mode of these register fields remain as Clear on Read.

49.2.2.44 MAC_Ext_Cfg1 register (MAC_EXT_CFG1)

This register contains Split mode control field and offset field for Split Header feature.

Offset 0x0238 Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	SPLM		0	SPLOFST						
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0

Figure 757. MAC_Ext_Cfg1 register (MAC_EXT_CFG1)

Table 848. MAC_EXT_CFG1 field descriptions

Field	Description
22:23 SPLM	Split Mode These bits indicate the mode of splitting the incoming Rx packets. They are: 00 Split at L3/L4 header 01 Split at L2 header with an offset. Always Split at SPLOFST bytes from the beginning of Length/Type field of the Frame 10 Combination mode: split similar to SPLM=00 for IP packets that are untagged or tagged and VLAN stripped 11 Reserved
25:31 SPLOFST	Split Offset These bits indicate the value of offset from the beginning of Length/Type field at which header split should take place when the appropriate SPLM is selected. The reset value of this field is 2 bytes indicating a split at L2 header. Value is in terms of bytes.

49.2.2.45 MAC Presentation Time in Nanoseconds register (MAC_PRESN_TIME_NS)

This register contains the 32-bit binary rollover equivalent time of the PTP System Time in ns.

Offset 0x0240 Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	MPTN															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	MPTN															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 758. MAC Presentation time in nanoseconds register (MAC_PRESN_TIME_NS)

Table 849. MAC_PRESN_TIME_NS field descriptions

Field	Description
0:31 MPTN	MAC 1722 Presentation Time in ns These bits indicate the value of the 32-bit binary rollover equivalent time of the PTP System Time in ns.

49.2.2.46 MAC Presentation Time Update register (MAC_PRESN_TIME_UPDT)

This field holds the 32-bit value of MAC 1722 Presentation Time in ns, that should be added to the Current Presentation Time Counter value. Init happens when TSINIT is set, and update happens when the TSUPDT bit is set (TSINIT and TSUPDT are defined in *Section 49.2.2.148: Timestamp control register (MAC_TIMESTAMP_CONTROL)*).

Offset 0x0244 Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	MPTU															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	MPTU															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 759. MAC Presentation time update register (MAC_PRESN_TIME_UPDT)

Table 850. MAC_PRESN_TIME_UPDT field descriptions

Field	Description
0:31 MPTU	MAC 1722 Presentation Time Update This field holds the init value or the update value for the presentation time. When used for update, this field holds the 32-bit value in ns, that should be added to the Current Presentation Time Counter value. Init happens when TSINIT is set, and update happens when the TSUPDT bit is set (TSINIT and TSUPDT defined in *Section 49.2.2.148: Timestamp control register (MAC_TIMESTAMP_CONTROL)*). When ADDSUB field of MAC_System_Time_Nanoseconds_Update is set, this value is directly used for subtraction.

49.2.2.47 MAC address 0 high register (MAC_ADDRESS0_HIGH)

The MAC Address 0 High register holds the upper 16 bits of the first 6-byte MAC address of the station. The first DA byte that is received on the MII interface corresponds to the LS byte (Bits [24:31]) of the MAC Address Low register. For example, if 0x112233445566 is received (0x11 in lane 0 of the first column) on the MII as the destination address, then the MAC Address 0 Register [0:47] is compared with 0x665544332211.

Clock domain synchronization is triggered only when Bits[31:24] (in little-endian mode) or Bits[7:0] (in big-endian mode) of the MAC Address0 Low Register are written. For proper synchronization updates, the consecutive writes to this Address Low Register should be performed after at least four clock cycles in the destination clock domain.

Offset 0x0300 Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	AE	0	0	0	0	0	0	0	0	0	0	0	0	0	DCS	
W																
Reset	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	ADDRHI															
W																
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Figure 760. MAC address 0 high register (MAC_ADDRESS0_HIGH)

Table 851. MAC_ADDRESS0_HIGH field descriptions

Field	Description
0 AE	Address Enable This bit is always set to 1.
14:15 DCS	DMA Channel Select If the PDC bit of MAC_Ext_Configuration register is not set: this field contains the binary representation of the DMA Channel number to which an Rx packet whose DA matches the MAC Address0 content is routed. If the PDC bit of MAC_Ext_Configuration register is set: this field contains the one-hot representation of one or more DMA Channel numbers to which an Rx packet whose DA matches the MAC Address0 content is routed.
16:31 ADDRHI	MAC Address0[0:15] This field contains the upper 16 bits [0:15] of the first 6-byte MAC address. The MAC uses this field for filtering the received packets and inserting the MAC address in the Transmit Flow Control (Pause) Packets.

49.2.2.48 MAC address 0 low register (MAC_ADDRESS0_LOW)

The MAC address 0 low register holds the lower 32 bits of the 6-byte first MAC address of the station.



Figure 761. MAC address 0 low register (MAC_ADDRESS0_LOW)

Table 852. MAC_ADDRESS0_LOW field descriptions

Field	Description
0:31 ADDRLO	MAC address 0 [16:47] This field contains the lower 32 bits of the first 6-byte MAC address. The MAC uses this field for filtering the received packets and inserting the MAC address in the Transmit Flow Control (Pause) Packets.

49.2.2.49 MAC address *n* High register (MAC_ADDRESS*n*_HIGH)

The MAC address *n* high register holds the upper 16 bits of the second 6-byte MAC address of the station.




Figure 762. MAC address *n* high register (MAC_ADDRESS*n*_HIGH)

Table 853. MAC_ADDRESS*n*_HIGH field descriptions

Field	Description
0 AE	Address Enable When this bit is set, the address filter module uses the second MAC address for perfect filtering. When this bit is reset, the address filter module ignores the address for filtering.
1 SA	Source Address When this bit is set, the MAC Address1[0:47] is used to compare with the SA fields of the received packet. When this bit is reset, the MAC Address1[0:47] is used to compare with the DA fields of the received packet.
2:7 MBC	Mask Byte Control These bits are mask control bits for comparing each of the MAC Address bytes. When set high, the MAC does not compare the corresponding byte of received DA or SA with the contents of MAC Address1 registers. Each bit controls the masking of the bytes as follows: Bit 2: Register 194 [16:23] Bit 3: Register 194 [24:31] Bit 4: Register 195 [0:7] … Bit 7: Register 195 [24:31] You can filter a group of addresses (known as group address filtering) by masking one or more bytes of the address.
14:15 DCS	DMA Channel Select If the PDC bit of MAC_Ext_Configuration register is not set: this field contains the binary representation of the DMA Channel number to which an Rx packet whose DA matches the MAC Address *n* content is routed. If the PDC bit of MAC_Ext_Configuration register is set: this field contains the one-hot representation of one or more DMA Channel numbers to which an Rx packet whose DA matches the MAC Address *n* content is routed.
16:31 ADDRHI	MAC Address *n* [0:15] This field contains the upper 16 bits [0:15] of the second 6-byte MAC address.

49.2.2.50 MAC address *n* low register (MAC_ADDRESS*n*_LOW)

The MAC address *n* low register holds the lower 32 bits of the second 6-byte MAC address of the station.



Figure 763. MAC address *n* low register (MAC_ADDRESS*n*_LOW)

Table 854. MAC_ADDRESS*n*_LOW field descriptions

Field	Description
0:31 ADDRLO	MAC Address *n* [31:0] This field contains the lower 32 bits of second 6-byte MAC address. The content of this field is undefined until loaded by the application after the initialization process.

49.2.2.51 MMC control register (MMC_CONTROL)

The MMC control register establishes the operating mode of the management counters.




Figure 764. MMC control register (MMC_CONTROL)

Table 855. MMC_CONTROL field descriptions

Field	Description
23 UCDBC	Update MMC Counters for Dropped Broadcast Packets When set, the MAC updates all related MMC Counters for Broadcast packets that are dropped because of the setting of the DBF bit of MAC_Packet_Filter register. When reset, the MMC Counters are not updated for dropped Broadcast packets.
26 CNTPRSTLVL	Full-Half Preset When this bit is low and the CNTPRST bit is set, all MMC counters get preset to almost-half value. All octet counters get preset to 0x7FFF_F800 (Half 2KBytes) and all packet-counters gets preset to 0x7FFF_FFF0 (Half 16). When this bit is high and the CNTPRST bit is set, all MMC counters get preset to almost-full value. All octet counters get preset to 0xFFFF_F800 (Full 2KBytes) and all packet-counters gets preset to 0xFFFF_FFF0 (Full 16).
27 CNTPRST	Counters Preset When this bit is set, all counters are initialized or preset to almost full or almost half according to the CNTPRSTLVL bit. This bit is cleared automatically after 1 clock cycle. This bit, along with the CNTPRSTLVL bit, is useful for debugging and testing the assertion of interrupts because of MMC counter becoming half-full or full. Access restriction applies. Self-cleared. Setting 0 clears. Setting 1 sets. The CNTRST bit has a higher priority than the CNTPRST bit. Therefore, when the software tries to set both bits in the same write cycle, all counters are cleared and the CNTPRST bit is not set.
28 CNTFREEZ	MMC Counter Freeze When this bit is set, it freezes all MMC counters to their current value. Until this bit is reset to 0, no MMC counter is updated because of any transmitted or received packet. If any MMC counter is read with the Reset on Read bit set, then that counter is also cleared in this mode.
29 RSTONRD	Reset on Read When this bit is set, the MMC counters are reset to zero after Read (self-clearing after reset). The counters are cleared when the least significant byte lane (Bits[0:7]) is read.
30 CNTSTOPRO	Counter Stop Rollover When this bit is set, the counter does not roll over to zero after reaching the maximum value.
31 CNTRST	Counters Reset When this bit is set, all counters are reset. This bit is cleared automatically after 1 clock cycle. Access restriction applies. Self-cleared. Setting 0 clears. Setting 1 sets. The CNTRST bit has a higher priority than the CNTPRST bit. Therefore, when the software tries to set both bits in the same write cycle, all counters are cleared and the CNTPRST bit is not set.

49.2.2.52 MMC receive interrupt register (MMC_RX_INTERRUPT)

The MMC receive interrupt register maintains the interrupts that are generated when the following happens:

- Receive statistic counters reach half of their maximum values, that is 0x8000_0000.
- Receive statistic counters cross their maximum values, that is 0xFFFF_FFFF.
- When the Counter Stop Rollover is set, interrupts are set but the counter remains at all-ones. The MMC Receive Interrupt register is a 32-bit wide register. An interrupt bit is cleared when the respective MMC counter that caused the interrupt is read. The least significant byte lane (Bits[0:7]) of the respective counter must be read in order to clear the interrupt bit.

Offset 0x0704 Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	RXLPITRCIS	RXLPIUSCIS	RXCTRLPIS	RXRCVERRPIS	RXWDOGPIS	RXVLANGBPIS	RXFOVPIS	RXPAUSPIS	RXORANGEPIS	RXLENERPIS	RXUCGPIS	RX1024TMAXOCTGBPIS
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	RX512T1023OCTGBPIS	RX256T511OCTGBPIS	RX128T255OCTGBPIS	RX65T127OCTGBPIS	RX64OCTGBPIS	RXOSIZEGPIS	RXUSIZEGPIS	RXJABERPIS	RXRUNTPIS	RXALGNERPIS	RXCRCERPIS	RXMCGPIS	RXBCGPIS	RXGOCTIS	RXGBOCTIS	RXGBPKTIS
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 765. MMC receive interrupt register (MMC_RX_INTERRUPT)

Table 856. MMC_RX_INTERRUPT field descriptions

Field	Description
4 RXLPITRCIS	MMC Receive LPI Transition Counter Interrupt Status This bit is set when the RX_LPI_TRAN_CNTR counter reaches half of the maximum value or the maximum value. Access restriction applies. Clears on read. Self-set to 1 on internal event.
5 RXLPIUSCIS	MMC Receive LPI Microsecond Counter Interrupt Status This bit is set when the RX_LPI_USEC_CNTR counter reaches half of the maximum value or the maximum value. Access restriction applies. Clears on read. Self-set to 1 on internal event.
6 RXCTRLPIS	MMC Receive Control Packet Counter Interrupt Status This bit is set when the rxctrlpackets_g counter reaches half of the maximum value or the maximum value. Access restriction applies. Clears on read. Self-set to 1 on internal event.
7 RXRCVERRPIS	MMC Receive Error Packet Counter Interrupt Status This bit is set when the rxrcverror counter reaches half of the maximum value or the maximum value. Access restriction applies. Clears on read. Self-set to 1 on internal event.
8 RXWDOGPIS	MMC Receive Watchdog Error Packet Counter Interrupt Status This bit is set when the rxwatchdog error counter reaches half of the maximum value or the maximum value. Access restriction applies. Clears on read. Self-set to 1 on internal event.
9 RXVLANGBPIS	MMC Receive VLAN Good Bad Packet Counter Interrupt Status This bit is set when the rxvlanpackets_gb counter reaches half of the maximum value or the maximum value. Access restriction applies. Clears on read. Self-set to 1 on internal event.
10 RXFOVPIS	MMC Receive FIFO Overflow Packet Counter Interrupt Status This bit is set when the rxfifooverflow counter reaches half of the maximum value or the maximum value. Access restriction applies. Clears on read. Self-set to 1 on internal event.
11 RXPAUSPIS	MMC Receive Pause Packet Counter Interrupt Status This bit is set when the rxpausepackets counter reaches half of the maximum value or the maximum value. Access restriction applies. Clears on read. Self-set to 1 on internal event.
12 RXORANGEPIS	MMC Receive Out Of Range Error Packet Counter Interrupt Status This bit is set when the rxoutofrangetype counter reaches half of the maximum value or the maximum value. Access restriction applies. Clears on read. Self-set to 1 on internal event.

Table 856. MMC_RX_INTERRUPT field descriptions (continued)

Field	Description
13 RXLENERPIS	MMC Receive Length Error Packet Counter Interrupt Status This bit is set when the rxlengtherror counter reaches half of the maximum value or the maximum value. Access restriction applies. Clears on read. Self-set to 1 on internal event.
14 RXUCGPIS	MMC Receive Unicast Good Packet Counter Interrupt Status This bit is set when the rxunicastpackets_g counter reaches half of the maximum value or the maximum value. Access restriction applies. Clears on read. Self-set to 1 on internal event.
15 RX1024TMAXOCTGBPIS	MMC Receive 1024 to Maximum Octet Good Bad Packet Counter Interrupt Status This bit is set when the rx1024tomaxoctets_gb counter reaches half of the maximum value or the maximum value. Access restriction applies. Clears on read. Self-set to 1 on internal event.
16 RX512T1023OCTGBPIS	MMC Receive 512 to 1023 Octet Good Bad Packet Counter Interrupt Status This bit is set when the rx512to1023octets_gb counter reaches half of the maximum value or the maximum value. Access restriction applies. Clears on read. Self-set to 1 on internal event.
17 RX256T511OCTGBPIS	MMC Receive 256 to 511 Octet Good Bad Packet Counter Interrupt Status This bit is set when the rx256to511octets_gb counter reaches half of the maximum value or the maximum value. Access restriction applies. Clears on read. Self-set to 1 on internal event.
18 RX128T255OCTGBPIS	MMC Receive 128 to 255 Octet Good Bad Packet Counter Interrupt Status This bit is set when the rx128to255octets_gb counter reaches half of the maximum value or the maximum value. Access restriction applies. Clears on read. Self-set to 1 on internal event.
19 RX65T127OCTGBPIS	MMC Receive 65 to 127 Octet Good Bad Packet Counter Interrupt Status This bit is set when the rx65to127octets_gb counter reaches half of the maximum value or the maximum value. Access restriction applies. Clears on read. Self-set to 1 on internal event.
20 RX64OCTGBPIS	MMC Receive 64 Octet Good Bad Packet Counter Interrupt Status This bit is set when the rx64octets_gb counter reaches half of the maximum value or the maximum value. Access restriction applies. Clears on read. Self-set to 1 on internal event.

Table 856. MMC_RX_INTERRUPT field descriptions (continued)

Field	Description
21 RXOSIZEGPIS	MMC Receive Oversize Good Packet Counter Interrupt Status This bit is set when the rxoversize_g counter reaches half of the maximum value or the maximum value. Access restriction applies. Clears on read. Self-set to 1 on internal event.
22 RXUSIZEGPIS	MMC Receive Undersize Good Packet Counter Interrupt Status This bit is set when the rxundersize_g counter reaches half of the maximum value or the maximum value. Access restriction applies. Clears on read. Self-set to 1 on internal event.
23 RXJABERPIS	MMC Receive Jabber Error Packet Counter Interrupt Status This bit is set when the rxjabbererror counter reaches half of the maximum value or the maximum value. Access restriction applies. Clears on read. Self-set to 1 on internal event.
24 RXRUNTPIS	MMC Receive Runt Packet Counter Interrupt Status This bit is set when the rxrunterror counter reaches half of the maximum value or the maximum value. Access restriction applies. Clears on read. Self-set to 1 on internal event.
25 RXALGNERPIS	MMC Receive Alignment Error Packet Counter Interrupt Status This bit is set when the rxalignmenterror counter reaches half of the maximum value or the maximum value. Access restriction applies. Clears on read. Self-set to 1 on internal event.
26 RXCRCERPIS	MMC Receive CRC Error Packet Counter Interrupt Status This bit is set when the rxcrcerror counter reaches half of the maximum value or the maximum value. Access restriction applies. Clears on read. Self-set to 1 on internal event.
27 RXMCGPIS	MMC Receive Multicast Good Packet Counter Interrupt Status This bit is set when the rxmulticastpackets_g counter reaches half of the maximum value or the maximum value. Access restriction applies. Clears on read. Self-set to 1 on internal event.
28 RXBCGPIS	MMC Receive Broadcast Good Packet Counter Interrupt Status This bit is set when the rxbroadcastpackets_g counter reaches half of the maximum value or the maximum value. Access restriction applies. Clears on read. Self-set to 1 on internal event.
29 RXGOCTIS	MMC Receive Good Octet Counter Interrupt Status This bit is set when the rxoctetcount_g counter reaches half of the maximum value or the maximum value. Access restriction applies. Clears on read. Self-set to 1 on internal event.

Table 856. MMC_RX_INTERRUPT field descriptions (continued)

Field	Description
30 RXGBOCTIS	MMC Receive Good Bad Octet Counter Interrupt Status This bit is set when the rxoctetcount_gb counter reaches half of the maximum value or the maximum value. Access restriction applies. Clears on read. Self-set to 1 on internal event.
31 RXGBPKTIS	MMC Receive Good Bad Packet Counter Interrupt Status This bit is set when the rxpacketcount_gb counter reaches half of the maximum value or the maximum value. Access restriction applies. Clears on read. Self-set to 1 on internal event.

49.2.2.53 MMC Tx interrupt register (MMC_TX_INTERRUPT)

The MMC transmit interrupt register maintains the interrupts generated when transmit statistic counters reach half their maximum values, that is 0x8000_0000, and when they cross their maximum values, that is 0xFFFF_FFFF. When Counter Stop Rollover is set, then interrupts are set but the counter remains at all-ones. The MMC transmit interrupt register is a 32-bit wide register. An interrupt bit is cleared when the respective MMC counter that caused the interrupt is read. The least significant byte lane (Bits[0:7]) of the respective counter must be read in order to clear the interrupt bit.

Offset 0x0708 Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	TXLPITRCIS	TXLPIUSCIS	TXOSIZEGPIS	TXVLANGPIS	TXPAUSPIS	TXEXDEFPIS	TXGPKTIS	TXGOCTIS	TXCARERPIS	TXEXCOLPIS	TXLATCOLPIS	TXDEFPIS
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	TXMCOLGPIS	TXSCOLGPIS	TXUFLOWERPIS	TXBCGBPIS	TXMCGBPIS	TXUCGBPIS	TX1024TMAXOCTGBPIS	TX512T1023OCTGBPIS	TX256T511OCTGBPIS	TX128T255OCTGBPIS	TX65T127OCTGBPIS	TX64OCTGBPIS	TXMCGPIS	TXBCGPIS	TXGBPKTIS	TXGBOCTIS
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 766. MMC Tx interrupt register (MMC_TX_INTERRUPT)

Table 857. MMC_TX_INTERRUPT field descriptions

Field	Description
4 TXLPITRCIS	MMC Transmit LPI Transition Counter Interrupt Status This bit is set when the TX_LPI_TRAN_CNTR counter reaches half of the maximum value or the maximum value. Access restriction applies. Clears on read. Self-set to 1 on internal event.
5 TXLPIUSCIS	MMC Transmit LPI Microsecond Counter Interrupt Status This bit is set when the TX_LPI_USEC_CNTR counter reaches half of the maximum value or the maximum value. Access restriction applies. Clears on read. Self-set to 1 on internal event.
6 TXOSIZEGPIS	MMC Transmit Oversize Good Packet Counter Interrupt Status This bit is set when the txoversize_g counter reaches half of the maximum value or the maximum value. Access restriction applies. Clears on read. Self-set to 1 on internal event.
7 TXVLANGPIS	MMC Transmit VLAN Good Packet Counter Interrupt Status This bit is set when the txvlanpackets_g counter reaches half of the maximum value or the maximum value. Access restriction applies. Clears on read. Self-set to 1 on internal event.
8 TXPAUSPIS	MMC Transmit Pause Packet Counter Interrupt Status This bit is set when the txpausepacketserror counter reaches half of the maximum value or the maximum value. Access restriction applies. Clears on read. Self-set to 1 on internal event.
9 TXEXDEFPIS	MMC Transmit Excessive Deferral Packet Counter Interrupt Status This bit is set when the txexcessdef counter reaches half of the maximum value or the maximum value. Access restriction applies. Clears on read. Self-set to 1 on internal event.
10 TXGPKTIS	MMC Transmit Good Packet Counter Interrupt Status This bit is set when the txpacketcount_g counter reaches half of the maximum value or the maximum value. Access restriction applies. Clears on read. Self-set to 1 on internal event.
11 TXGOCTIS	MMC Transmit Good Octet Counter Interrupt Status This bit is set when the txoctetcount_g counter reaches half of the maximum value or the maximum value. Access restriction applies. Clears on read. Self-set to 1 on internal event.
12 TXCARERPIS	MMC Transmit Carrier Error Packet Counter Interrupt Status This bit is set when the txcarriererror counter reaches half of the maximum value or the maximum value. Access restriction applies. Clears on read. Self-set to 1 on internal event.

Table 857. MMC_TX_INTERRUPT field descriptions (continued)

Field	Description
13 TXEXCOLPIS	MMC Transmit Excessive Collision Packet Counter Interrupt Status This bit is set when the txexesscol counter reaches half of the maximum value or the maximum value. Access restriction applies. Clears on read. Self-set to 1 on internal event.
14 TXLATCOLPIS	MMC Transmit Late Collision Packet Counter Interrupt Status This bit is set when the txlatecol counter reaches half of the maximum value or the maximum value. Access restriction applies. Clears on read. Self-set to 1 on internal event.
15 TXDEFPIS	MMC Transmit Deferred Packet Counter Interrupt Status This bit is set when the txdeferred counter reaches half of the maximum value or the maximum value. Access restriction applies. Clears on read. Self-set to 1 on internal event.
16 TXMCOLGPIS	MMC Transmit Multiple Collision Good Packet Counter Interrupt Status This bit is set when the txmulticol_g counter reaches half of the maximum value or the maximum value. Access restriction applies. Clears on read. Self-set to 1 on internal event.
17 TXSCOLGPIS	MMC Transmit Single Collision Good Packet Counter Interrupt Status This bit is set when the txsinglecol_g counter reaches half of the maximum value or the maximum value. Access restriction applies. Clears on read. Self-set to 1 on internal event.
18 TXUFLOWERPIS	MMC Transmit Underflow Error Packet Counter Interrupt Status This bit is set when the txunderflowerror counter reaches half of the maximum value or the maximum value. Access restriction applies. Clears on read. Self-set to 1 on internal event.
19 TXBCGBPIS	MMC Transmit Broadcast Good Bad Packet Counter Interrupt Status This bit is set when the txbroadcastpackets_gb counter reaches half of the maximum value or the maximum value. Access restriction applies. Clears on read. Self-set to 1 on internal event.
20 TXMCGBPIS	MMC Transmit Multicast Good Bad Packet Counter Interrupt Status The bit is set when the txmulticastpackets_gb counter reaches half of the maximum value or the maximum value. Access restriction applies. Clears on read. Self-set to 1 on internal event.
21 TXUCGBPIS	MMC Transmit Unicast Good Bad Packet Counter Interrupt Status This bit is set when the txunicastpackets_gb counter reaches half of the maximum value or the maximum value. Access restriction applies. Clears on read. Self-set to 1 on internal event.

Table 857. MMC_TX_INTERRUPT field descriptions (continued)

Field	Description
22 TX1024TMAXOCTGBPIS	MMC Transmit 1024 to Maximum Octet Good Bad Packet Counter Interrupt Status This bit is set when the tx1024tomaxoctets_gb counter reaches half of the maximum value or the maximum value. Access restriction applies. Clears on read. Self-set to 1 on internal event.
23 TX512T1023OCTGBPIS	MMC Transmit 512 to 1023 Octet Good Bad Packet Counter Interrupt Status This bit is set when the tx512to1023octets_gb counter reaches half of the maximum value or the maximum value. Access restriction applies. Clears on read. Self-set to 1 on internal event.
24 TX256T511OCTGBPIS	MMC Transmit 256 to 511 Octet Good Bad Packet Counter Interrupt Status This bit is set when the tx256to511octets_gb counter reaches half of the maximum value or the maximum value. Access restriction applies. Clears on read. Self-set to 1 on internal event.
25 TX128T255OCTGBPIS	MMC Transmit 128 to 255 Octet Good Bad Packet Counter Interrupt Status This bit is set when the tx128to255octets_gb counter reaches half of the maximum value or the maximum value. Access restriction applies. Clears on read. Self-set to 1 on internal event.
26 TX65T127OCTGBPIS	MMC Transmit 65 to 127 Octet Good Bad Packet Counter Interrupt Status This bit is set when the tx65to127octets_gb counter reaches half the maximum value, and also when it reaches the maximum value. Access restriction applies. Clears on read. Self-set to 1 on internal event.
27 TX64OCTGBPIS	MMC Transmit 64 Octet Good Bad Packet Counter Interrupt Status This bit is set when the tx64octets_gb counter reaches half of the maximum value or the maximum value. Access restriction applies. Clears on read. Self-set to 1 on internal event.
28 TXMCGPIS	MMC Transmit Multicast Good Packet Counter Interrupt Status This bit is set when the txmulticastpackets_g counter reaches half of the maximum value or the maximum value. Access restriction applies. Clears on read. Self-set to 1 on internal event.
29 TXBCGPIS	MMC Transmit Broadcast Good Packet Counter Interrupt Status This bit is set when the txbroadcastpackets_g counter reaches half of the maximum value or the maximum value. Access restriction applies. Clears on read. Self-set to 1 on internal event.

Table 857. MMC_TX_INTERRUPT field descriptions (continued)

Field	Description
30 TXGBPKTIS	MMC Transmit Good Bad Packet Counter Interrupt Status This bit is set when the txpacketcount_gb counter reaches half of the maximum value or the maximum value. Access restriction applies. Clears on read. Self-set to 1 on internal event.
31 TXGBOCTIS	MMC Transmit Good Bad Octet Counter Interrupt Status This bit is set when the txoctetcount_gb counter reaches half of the maximum value or the maximum value. Access restriction applies. Clears on read. Self-set to 1 on internal event.

49.2.2.54 MMC Rx interrupt mask register (MMC_RX_INTERRUPT_MASK)

This register maintains the masks for interrupts generated from all Receive statistics counters.

Offset 0x070C — Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	RXLPITRCIM	RXLPIUSCIM	RXCTRLPIM	RXRCVERRPIM	RXWDOGPIM	RXVLANGBPIM	RXFOVPIM	RXPAUSPIM	RXORANGEPIM	RXLENERPIM	RXUCGPIM	RX1024TMAXOCTGBPIM
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	RX512T1023OCTGBPIM	RX256T511OCTGBPIM	RX128T255OCTGBPIM	RX65T127OCTGBPIM	RX64OCTGBPIM	RXOSIZEGPIM	RXUSIZEGPIM	RXJABERPIM	RXRUNTPIM	RXALGNERPIM	RXCRCERPIM	RXMCGPIM	RXBCGPIM	RXGOCTIM	RXGBOCTIM	RXGBPKTIM
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 767. MMC Rx interrupt mask register (MMC_RX_INTERRUPT_MASK)

Table 858. MMC_RX_INTERRUPT_MASK field descriptions

Field	Description
4 RXLPITRCIM	MMC Receive LPI Transition Counter Interrupt Mask Setting this bit masks the interrupt when RX_LPI_TRAN_CNTR reaches half the maximum value or the maximum value.
5 RXLPIUSCIM	MMC Receive LPI Microsecond Counter Interrupt Mask Setting this bit masks the interrupt when RX_LPI_USEC_CNTR reaches half the maximum value or the maximum value.
6 RXCTRLPIM	MMC Receive Control Packet Counter Interrupt Mask Setting this bit masks the interrupt when the rxctrlpackets_g counter reaches half of the maximum value or the maximum value.
7 RXRCVERRPIM	MMC Receive Error Packet Counter Interrupt Mask Setting this bit masks the interrupt when the rxrcverror counter reaches half of the maximum value or the maximum value.
8 RXWDOGPIM	MMC Receive Watchdog Error Packet Counter Interrupt Mask Setting this bit masks the interrupt when the rxwatchdog counter reaches half of the maximum value or the maximum value.
9 RXVLANGBPIM	MMC Receive VLAN Good Bad Packet Counter Interrupt Mask Setting this bit masks the interrupt when the rxvlanpackets_gb counter reaches half of the maximum value or the maximum value.
10 RXFOVPIM	MMC Receive FIFO Overflow Packet Counter Interrupt Mask Setting this bit masks the interrupt when the rxfifooverflow counter reaches half of the maximum value or the maximum value.
11 RXPAUSPIM	MMC Receive Pause Packet Counter Interrupt Mask Setting this bit masks the interrupt when the rxpausepackets counter reaches half of the maximum value or the maximum value.
12 RXORANGEPIM	MMC Receive Out Of Range Error Packet Counter Interrupt Mask Setting this bit masks the interrupt when the rxoutofrangetype counter reaches half of the maximum value or the maximum value.
13 RXLENERPIM	MMC Receive Length Error Packet Counter Interrupt Mask Setting this bit masks the interrupt when the rxlengtherror counter reaches half of the maximum value or the maximum value.
14 RXUCGPIM	MMC Receive Unicast Good Packet Counter Interrupt Mask Setting this bit masks the interrupt when the rxunicastpackets_g counter reaches half of the maximum value or the maximum value.
15 RX1024TMAXOCTGBPIM	MMC Receive 1024 to Maximum Octet Good Bad Packet Counter Interrupt Mask Setting this bit masks the interrupt when the rx1024tomaxoctets_gb counter reaches half of the maximum value or the maximum value.
16 RX512T1023OCTGBPIM	MMC Receive 512 to 1023 Octet Good Bad Packet Counter Interrupt Mask Setting this bit masks the interrupt when the rx512to1023octets_gb counter reaches half of the maximum value or the maximum value.

Table 858. MMC_RX_INTERRUPT_MASK field descriptions (continued)

Field	Description
17 RX256T511OCTGBPIM	MMC Receive 256 to 511 Octet Good Bad Packet Counter Interrupt Mask Setting this bit masks the interrupt when the rx256to511octets_gb counter reaches half of the maximum value or the maximum value.
18 RX128T255OCTGBPIM	MMC Receive 128 to 255 Octet Good Bad Packet Counter Interrupt Mask Setting this bit masks the interrupt when the rx128to255octets_gb counter reaches half of the maximum value or the maximum value.
19 RX65T127OCTGBPIM	MMC Receive 65 to 127 Octet Good Bad Packet Counter Interrupt Mask Setting this bit masks the interrupt when the rx65to127octets_gb counter reaches half of the maximum value or the maximum value.
20 RX64OCTGBPIM	MMC Receive 64 Octet Good Bad Packet Counter Interrupt Mask Setting this bit masks the interrupt when the rx64octets_gb counter reaches half of the maximum value or the maximum value.
21 RXOSIZEGPIM	MMC Receive Oversize Good Packet Counter Interrupt Mask Setting this bit masks the interrupt when the rxoversize_g counter reaches half of the maximum value or the maximum value.
22 RXUSIZEGPIM	MMC Receive Undersize Good Packet Counter Interrupt Mask Setting this bit masks the interrupt when the rxundersize_g counter reaches half of the maximum value or the maximum value.
23 RXJABERPIM	MMC Receive Jabber Error Packet Counter Interrupt Mask Setting this bit masks the interrupt when the rxjabbererror counter reaches half of the maximum value or the maximum value.
24 RXRUNTPIM	MMC Receive Runt Packet Counter Interrupt Mask Setting this bit masks the interrupt when the rxrunterror counter reaches half of the maximum value or the maximum value.
25 RXALGNERPIM	MMC Receive Alignment Error Packet Counter Interrupt Mask Setting this bit masks the interrupt when the rxalignmenterror counter reaches half of the maximum value or the maximum value.
26 RXCRCERPIM	MMC Receive CRC Error Packet Counter Interrupt Mask Setting this bit masks the interrupt when the rxcrcerror counter reaches half of the maximum value or the maximum value.
27 RXMCGPIM	MMC Receive Multicast Good Packet Counter Interrupt Mask Setting this bit masks the interrupt when the rxmulticastpackets_g counter reaches half of the maximum value or the maximum value.
28 RXBCGPIM	MMC Receive Broadcast Good Packet Counter Interrupt Mask Setting this bit masks the interrupt when the rxbroadcastpackets_g counter reaches half of the maximum value or the maximum value.
29 RXGOCTIM	MMC Receive Good Octet Counter Interrupt Mask Setting this bit masks the interrupt when the rxoctetcount_g counter reaches half of the maximum value or the maximum value.

Table 858. MMC_RX_INTERRUPT_MASK field descriptions (continued)

Field	Description
30 RXGBOCTIM	MMC Receive Good Bad Octet Counter Interrupt Mask Setting this bit masks the interrupt when the rxoctetcount_gb counter reaches half of the maximum value or the maximum value.
31 RXGBPKTIM	MMC Receive Good Bad Packet Counter Interrupt Mask Setting this bit masks the interrupt when the rxpacketcount_gb counter reaches half of the maximum value or the maximum value.

49.2.2.55 MMC Tx interrupt mask register (MMC_TX_INTERRUPT_MASK)

This register maintains the masks for interrupts generated from all Transmit statistics counters.

Offset 0x0710 Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	TXLPITRCIM	TXLPIUSCIM	TXOSIZEGPIM	TXVLANGPIM	TXPAUSPIM	TXEXDEFPIM	TXGPKTIM	TXGOCTIM	TXCARERPIM	TXEXCOLPIM	TXLATCOLPIM	TXDEFPIM
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	TXMCOLGPIM	TXSCOLGPIM	TXUFLOWERPIM	TXBCGBPIM	TXMCGBPIM	TXUCGBPIM	TX1024TMAXOCTGBPIM	TX512T1023OCTGBPIM	TX256T511OCTGBPIM	TX128T255OCTGBPIM	TX65T127OCTGBPIM	TX64OCTGBPIM	TXMCGPIM	TXBCGPIM	TXGBPKTIM	TXGBOCTIM
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 768. MMC Tx interrupt mask register (MMC_TX_INTERRUPT_MASK)

Table 859. MMC_TX_INTERRUPT_MASK field descriptions

Field	Description
4 TXLPITRCIM	MMC Transmit LPI Transition Counter Interrupt Mask Setting this bit masks the interrupt when TX_LPI_TRAN_CNTR reaches half the maximum value or the maximum value.
5 TXLPIUSCIM	MMC Transmit LPI Microsecond Counter Interrupt Mask Setting this bit masks the interrupt when TX_LPI_USEC_CNTR reaches half the maximum value or the maximum value.

Table 859. MMC_TX_INTERRUPT_MASK field descriptions (continued)

Field	Description
6 TXOSIZEGPIM	MMC Transmit Oversize Good Packet Counter Interrupt Mask Setting this bit masks the interrupt when the txoversize_g counter reaches half of the maximum value or the maximum value.
7 TXVLANGPIM	MMC Transmit VLAN Good Packet Counter Interrupt Mask Setting this bit masks the interrupt when the txvlanpackets_g counter reaches half of the maximum value or the maximum value.
8 TXPAUSPIM	MMC Transmit Pause Packet Counter Interrupt Mask Setting this bit masks the interrupt when the txpausepackets counter reaches half of the maximum value or the maximum value.
9 TXEXDEFPIM	MMC Transmit Excessive Deferral Packet Counter Interrupt Mask Setting this bit masks the interrupt when the txexcessdef counter reaches half of the maximum value or the maximum value.
10 TXGPKTIM	MMC Transmit Good Packet Counter Interrupt Mask Setting this bit masks the interrupt when the txpacketcount_g counter reaches half of the maximum value or the maximum value.
11 TXGOCTIM	MMC Transmit Good Octet Counter Interrupt Mask Setting this bit masks the interrupt when the txoctetcount_g counter reaches half of the maximum value or the maximum value.
12 TXCARERPIM	MMC Transmit Carrier Error Packet Counter Interrupt Mask Setting this bit masks the interrupt when the txcarriererror counter reaches half of the maximum value or the maximum value.
13 TXEXCOLPIM	MMC Transmit Excessive Collision Packet Counter Interrupt Mask Setting this bit masks the interrupt when the txexcesscol counter reaches half of the maximum value or the maximum value.
14 TXLATCOLPIM	MMC Transmit Late Collision Packet Counter Interrupt Mask Setting this bit masks the interrupt when the txlatecol counter reaches half of the maximum value or the maximum value.
15 TXDEFPIM	MMC Transmit Deferred Packet Counter Interrupt Mask Setting this bit masks the interrupt when the txdeferred counter reaches half of the maximum value or the maximum value.
16 TXMCOLGPIM	MMC Transmit Multiple Collision Good Packet Counter Interrupt Mask Setting this bit masks the interrupt when the txmulticol_g counter reaches half of the maximum value or the maximum value.
17 TXSCOLGPIM	MMC Transmit Single Collision Good Packet Counter Interrupt Mask Setting this bit masks the interrupt when the txsinglecol_g counter reaches half of the maximum value or the maximum value.
18 TXUFLOWERPIM	MMC Transmit Underflow Error Packet Counter Interrupt Mask Setting this bit masks the interrupt when the txunderflowerror counter reaches half of the maximum value or the maximum value.
19 TXBCGBPIM	MMC Transmit Broadcast Good Bad Packet Counter Interrupt Mask Setting this bit masks the interrupt when the txbroadcastpackets_gb counter reaches half of the maximum value or the maximum value.

Table 859. MMC_TX_INTERRUPT_MASK field descriptions (continued)

Field	Description
20 TXMCGBPIM	MMC Transmit Multicast Good Bad Packet Counter Interrupt Mask Setting this bit masks the interrupt when the txmulticastpackets_gb counter reaches half of the maximum value or the maximum value.
21 TXUCGBPIM	MMC Transmit Unicast Good Bad Packet Counter Interrupt Mask Setting this bit masks the interrupt when the txunicastpackets_gb counter reaches half of the maximum value or the maximum value.
22 TX1024TMAXOCTGBPIM	MMC Transmit 1024 to Maximum Octet Good Bad Packet Counter Interrupt Mask Setting this bit masks the interrupt when the tx1024tomaxoctets_gb counter reaches half of the maximum value or the maximum value.
23 TX512T1023OCTGBPIM	MMC Transmit 512 to 1023 Octet Good Bad Packet Counter Interrupt Mask Setting this bit masks the interrupt when the tx512to1023octets_gb counter reaches half of the maximum value or the maximum value.
24 TX256T511OCTGBPIM	MMC Transmit 256 to 511 Octet Good Bad Packet Counter Interrupt Mask Setting this bit masks the interrupt when the tx256to511octets_gb counter reaches half of the maximum value or the maximum value.
25 TX128T255OCTGBPIM	MMC Transmit 128 to 255 Octet Good Bad Packet Counter Interrupt Mask Setting this bit masks the interrupt when the tx128to255octets_gb counter reaches half of the maximum value or the maximum value.
26 TX65T127OCTGBPIM	MMC Transmit 65 to 127 Octet Good Bad Packet Counter Interrupt Mask Setting this bit masks the interrupt when the tx65to127octets_gb counter reaches half of the maximum value or the maximum value.
27 TX64OCTGBPIM	MMC Transmit 64 Octet Good Bad Packet Counter Interrupt Mask Setting this bit masks the interrupt when the tx64octets_gb counter reaches half of the maximum value or the maximum value.
28 TXMCGPIM	MMC Transmit Multicast Good Packet Counter Interrupt Mask Setting this bit masks the interrupt when the txmulticastpackets_g counter reaches half of the maximum value or the maximum value.
29 TXBCGPIM	MMC Transmit Broadcast Good Packet Counter Interrupt Mask Setting this bit masks the interrupt when the txbroadcastpackets_g counter reaches half of the maximum value or the maximum value.
30 TXGBPKTIM	MMC Transmit Good Bad Packet Counter Interrupt Mask Setting this bit masks the interrupt when the txpacketcount_gb counter reaches half of the maximum value or the maximum value.
31 TXGBOCTIM	MMC Transmit Good Bad Octet Counter Interrupt Mask Setting this bit masks the interrupt when the txoctetcount_gb counter reaches half of the maximum value or the maximum value.

49.2.2.56 Transmit octet count good bad register (TX_OCTET_COUNT_GOOD_BAD)

This register provides the number of bytes transmitted by the Ethernet module, exclusive of preamble and retried bytes, in good and bad packets.




Figure 769. Transmit octet count good bad register (TX_OCTET_COUNT_GOOD_BAD)

Table 860. TX_OCTET_COUNT_GOOD_BAD field descriptions

Field	Description
0:31 TXOCTGB	This field indicates the number of bytes transmitted, exclusive of preamble and retried bytes, in good and bad packets.

49.2.2.57 Transmit packet count good bad register (TX_PACKET_COUNT_GOOD_BAD)

This register provides the number of good and bad packets transmitted by the Ethernet module, exclusive of retried packets.




Figure 770. Transmit packet count good bad register (TX_PACKET_COUNT_GOOD_BAD)

Table 861. TX_PACKET_COUNT_GOOD_BAD field descriptions

Field	Description
0:31 TXPKTGB	This field indicates the number of good and bad packets transmitted, exclusive of retried packets.

49.2.2.58 Transmit broadcast packets good register (TX_BROADCAST_PACKETS_GOOD)

This register provides the number of good broadcast packets transmitted by the Ethernet module.

Offset 0x071C Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	TXBCASTG															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	TXBCASTG															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 771. Transmit broadcast packets good register (TX_BROADCAST_PACKETS_GOOD)

Table 862. TX_BROADCAST_PACKETS_GOOD field descriptions

Field	Description
0:31 TXBCASTG	This field indicates the number of good broadcast packets transmitted.

49.2.2.59 Transmit multicast packets good register (TX_MULTICAST_PACKETS_GOOD)

This register provides the number of good multicast packets transmitted by the Ethernet module.

Offset 0x0720 Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	TXMCASTG															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	TXMCASTG															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 772. Transmit multicast packets good register (TX_MULTICAST_PACKETS_GOOD)

Table 863. TX_MULTICAST_PACKETS_GOOD field descriptions

Field	Description
0:31 TXMCASTG	This field indicates the number of good multicast packets transmitted.

49.2.2.60 Transmit 64 octets packets good bad register (TX_64OCTETS_PACKETS_GOOD_BAD)

This register provides the number of good and bad packets transmitted by the Ethernet module with length 64 bytes, exclusive of preamble and retried packets.




Figure 773. Transmit 64 octets packets good bad register (TX_64OCTETS_PACKETS_GOOD_BAD)

Table 864. TX_64OCTETS_PACKETS_GOOD_BAD field descriptions

Field	Description
0:31 TX64OCTGB	This field indicates the number of good and bad packets transmitted with length 64 bytes, exclusive of preamble and retried packets.

49.2.2.61 Transmit 65 to 127 octets packets good bad register (TX_65TO127OCTETS_PACKETS_GOOD_BAD)

This register provides the number of good and bad packets transmitted by the Ethernet module with length between 65 and 127 (inclusive) bytes, exclusive of preamble and retried packets.




Figure 774. Transmit 65 to 127 octets packets good bad register (TX_65TO127OCTETS_PACKETS_GOOD_BAD)

Table 865. TX_65TO127OCTETS_PACKETS_GOOD_BAD field descriptions

Field	Description
0:31 TX65_127OCTGB	This field indicates the number of good and bad packets transmitted with length between 65 and 127 (inclusive) bytes, exclusive of preamble and retried packets.

49.2.2.62 Transmit 128 to 255 octets packets good bad register (TX_128TO255OCTETS_PACKETS_GOOD_BAD)

This register provides the number of good and bad packets transmitted by the Ethernet module with length between 128 to 255 (inclusive) bytes, exclusive of preamble and retried packets.

Offset 0x072C Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	TX128_255OCTGB															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	TX128_255OCTGB															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 775. Transmit 128 to 255 octets packets good bad register (TX_128TO255OCTETS_PACKETS_GOOD_BAD)

Table 866. TX_128TO255OCTETS_PACKETS_GOOD_BAD field descriptions

Field	Description
0:31 TX128_255OCTGB	This field indicates the number of good and bad packets transmitted with length between 128 and 255 (inclusive) bytes, exclusive of preamble and retried packets.

49.2.2.63 Transmit 256 to 511 octets packets good bad register (TX_256TO511OCTETS_PACKETS_GOOD_BAD)

This register provides the number of good and bad packets transmitted by the Ethernet module with length between 256 to 511 (inclusive) bytes, exclusive of preamble and retried packets.




Figure 776. Transmit 256 to 511 octets packets good bad register (TX_256TO511OCTETS_PACKETS_GOOD_BAD)

Table 867. TX_256TO511OCTETS_PACKETS_GOOD_BAD field descriptions

Field	Description
0:31 TX256_511OCTGB	Tx 256To511Octets Packets Good Bad This field indicates the number of good and bad packets transmitted with length between 256 and 511 (inclusive) bytes, exclusive of preamble and retried packets.

49.2.2.64 Transmit 512 to 1023 octets packets good bad register (TX_512TO1023OCTETS_PACKETS_GOOD_BAD)

This register provides the number of good and bad packets transmitted by the Ethernet module with length 512 to 1023 (inclusive) bytes, exclusive of preamble and retried packets.




Figure 777. Transmit 512 to 1023 octets packets good bad register (TX_512TO1023OCTETS_PACKETS_GOOD_BAD)

Table 868. TX_512TO1023OCTETS_PACKETS_GOOD_BAD field descriptions

Field	Description
0:31 TX512_1023OCTGB	Tx 512To1023Octets Packets Good Bad This field indicates the number of good and bad packets transmitted with length between 512 and 1023 (inclusive) bytes, exclusive of preamble and retried packets.

49.2.2.65 Transmit 1024 to Max octets packets good bad register (TX_1024TOMAXOCTETS_PACKETS_GOOD_BAD)

This register provides the number of good and bad packets transmitted by the Ethernet module with length 1024 to maxsize (inclusive) bytes, exclusive of preamble and retried packets.

Offset 0x0738 Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	TX1024_MAXOCTGB															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	TX1024_MAXOCTGB															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 778. Transmit 1024 to Max octets packets good bad register (TX_1024TOMAXOCTETS_PACKETS_GOOD_BAD)

Table 869. TX_1024TOMAXOCTETS_PACKETS_GOOD_BAD field descriptions

Field	Description
0:31 TX1024_MAXOCTGB	Tx 1024ToMaxOctets Packets Good Bad This field indicates the number of good and bad packets transmitted with length between 1024 and maxsize (inclusive) bytes, exclusive of preamble and retried packets.

49.2.2.66 Transmit unicast packets good bad register (TX_UNICAST_PACKETS_GOOD_BAD)

This register provides the number of good and bad unicast packets transmitted by the Ethernet module.

Offset 0x073C Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	TXUCASTGB															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	TXUCASTGB															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 779. Transmit unicast packets good bad register (TX_UNICAST_PACKETS_GOOD_BAD)

Table 870. TX_UNICAST_PACKETS_GOOD_BAD field descriptions

Field	Description
0:31 TXUCASTGB	Tx Unicast Packets Good Bad This field indicates the number of good and bad unicast packets transmitted.

49.2.2.67 Transmit multicast packets good bad register (TX_MULTICAST_PACKETS_GOOD_BAD)

This register provides the number of good and bad multicast packets transmitted by the Ethernet module.

Offset 0x0740 Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	TXMCASTGB															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	TXMCASTGB															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 780. Transmit multicast packets good bad register (TX_MULTICAST_PACKETS_GOOD_BAD)

Table 871. TX_MULTICAST_PACKETS_GOOD_BAD field descriptions

Field	Description
0:31 TXMCASTGB	Tx Multicast Packets Good Bad This field indicates the number of good and bad multicast packets transmitted.

49.2.2.68 Transmit broadcast packets good bad register (TX_BROADCAST_PACKETS_GOOD_BAD)

This register provides the number of good and bad broadcast packets transmitted by the Ethernet module.

Offset 0x0744 Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	TXBCASTGB															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	TXBCASTGB															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 781. Transmit broadcast packets good bad register (TX_BROADCAST_PACKETS_GOOD_BAD)

Table 872. TX_BROADCAST_PACKETS_GOOD_BAD field descriptions

Field	Description
0:31 TXBCASTGB	Tx Broadcast Packets Good Bad This field indicates the number of good and bad broadcast packets transmitted.

49.2.2.69 Transmit underflow error packets register (TX_UNDERFLOW_ERROR_PACKETS)

This register provides the number of packets aborted by the Ethernet module because of packets underflow error.

Offset 0x0748 Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	TXUNDRFLW															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	TXUNDRFLW															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 782. Transmit underflow error packets register (TX_UNDERFLOW_ERROR_PACKETS)

Table 873. TX_UNDERFLOW_ERROR_PACKETS field descriptions

Field	Description
0:31 TXUNDRFLW	Tx Underflow Error Packets This field indicates the number of packets aborted because of packets underflow error.

49.2.2.70 Transmit Single collision good packets register (TX_SINGLE_COLLISION_GOOD_PACKETS)

This register provides the number of successfully transmitted packets by the Ethernet module after a single collision in the half-duplex mode.




Figure 783. Transmit single collision good packets register (TX_SINGLE_COLLISION_GOOD_PACKETS)

Table 874. TX_SINGLE_COLLISION_GOOD_PACKETS field descriptions

Field	Description
0:31 TXSNGLCOLG	Tx Single Collision Good Packets This field indicates the number of successfully transmitted packets after a single collision in the half-duplex mode.

49.2.2.71 Transmit multiple collision good packets register (TX_MULTIPLE_COLLISION_GOOD_PACKETS)

This register provides the number of successfully transmitted packets by the Ethernet module after multiple collisions in the half-duplex mode.

Offset 0x0750 Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	TXMULTLCOLG															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	TXMULTLCOLG															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 784. Transmit multiple collision good packets register (TX_MULTIPLE_COLLISION_GOOD_PACKETS)

Table 875. TX_MULTIPLE_COLLISION_GOOD_PACKETS field descriptions

Field	Description
0:31 TXMULTLCOLG	Tx Multiple Collision Good Packets This field indicates the number of successfully transmitted packets after multiple collisions in the half-duplex mode.

49.2.2.72 Transmit deferred packets register (TX_DEFERRED_PACKETS)

This register provides the number of successfully transmitted by the Ethernet module after a deferral in the half-duplex mode.

Offset 0x0754 Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	TXDEFRD															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	TXDEFRD															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 785. Transmit deferred packets register (TX_DEFERRED_PACKETS)

Table 876. TX_DEFERRED_PACKETS field descriptions

Field	Description
0:31 TXDEFRD	Tx Deferred Packets This field indicates the number of successfully transmitted after a deferral in the half-duplex mode.

49.2.2.73 Transmit late collision packets register (TX_LATE_COLLISION_PACKETS)

This register provides the number of packets aborted by the Ethernet module because of late collision error.

Offset 0x0758 Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	TXLATECOL															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	TXLATECOL															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 786. Transmit late collision packets register (TX_LATE_COLLISION_PACKETS)

Table 877. TX_LATE_COLLISION_PACKETS field descriptions

Field	Description
0:31 TXLATECOL	Tx Late Collision Packets This field indicates the number of packets aborted because of late collision error.

49.2.2.74 Transmit excessive collision packets register (TX_EXCESSIVE_COLLISION_PACKETS)

This register provides the number of packets aborted by the Ethernet module because of excessive (16) collision errors.

Offset 0x075C Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	TXEXSCOL															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	TXEXSCOL															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 787. Transmit excessive collision packets register (TX_EXCESSIVE_COLLISION_PACKETS)

Table 878. TX_EXCESSIVE_COLLISION_PACKETS field descriptions

Field	Description
0:31 TXEXSCOL	Tx Excessive Collision Packets This field indicates the number of packets aborted because of excessive (16) collision errors.

49.2.2.75 Transmit carrier error packets register (TX_CARRIER_ERROR_PACKETS)

This register provides the number of packets aborted by the Ethernet module because of carrier sense error (no carrier or loss of carrier).




Figure 788. Transmit carrier error packets register (TX_CARRIER_ERROR_PACKETS)

Table 879. TX_CARRIER_ERROR_PACKETS field descriptions

Field	Description
0:31 TXCARR	Tx Carrier Error Packets This field indicates the number of packets aborted because of carrier sense error (no carrier or loss of carrier).

49.2.2.76 Transmit octet count good register (TX_OCTET_COUNT_GOOD)

This register provides the number of bytes transmitted by the Ethernet module, exclusive of preamble, only in good packets.

Offset 0x0764 Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	TXOCTG															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	TXOCTG															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 789. Transmit octet count good register (TX_OCTET_COUNT_GOOD)

Table 880. TX_OCTET_COUNT_GOOD field descriptions

Field	Description
0:31 TXOCTG	Tx Octet Count Good This field indicates the number of bytes transmitted, exclusive of preamble, only in good packets.

49.2.2.77 Transmit packet count good register (TX_PACKET_COUNT_GOOD)

This register provides the number of good packets transmitted by the Ethernet module.

Offset 0x0768 Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	TXPKTG															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	TXPKTG															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 790. Transmit packet count good register (TX_PACKET_COUNT_GOOD)

Table 881. TX_PACKET_COUNT_GOOD field descriptions

Field	Description
0:31 TXPKTG	Tx Packet Count Good This field indicates the number of good packets transmitted.

49.2.2.78 Transmit excessive deferral error register (TX_EXCESSIVE_DEFERRAL_ERROR)

This register provides the number of packets aborted by the Ethernet module because of excessive deferral error (deferred for more than two max-sized packet times).




Figure 791. Transmit excessive deferral error register (TX_EXCESSIVE_DEFERRAL_ERROR)

Table 882. TX_EXCESSIVE_DEFERRAL_ERROR field descriptions

Field	Description
0:31 TXEXSDEF	Tx Excessive Deferral Error This field indicates the number of packets aborted because of excessive deferral error (deferred for more than two max-sized packet times).

49.2.2.79 Transmit pause packets register (TX_PAUSE_PACKETS)

This register provides the number of good Pause packets transmitted by the Ethernet module.




Figure 792. Transmit pause packets register (TX_PAUSE_PACKETS)

Table 883. TX_PAUSE_PACKETS field descriptions

Field	Description
0:31 TXPAUSE	Tx Pause Packets This field indicates the number of good Pause packets transmitted.

49.2.2.80 Transmit VLAN packets good register (TX_VLAN_PACKETS_GOOD)

This register provides the number of good VLAN packets transmitted by the Ethernet module.

Offset 0x0774 Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	TXVLANG															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	TXVLANG															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 793. Transmit VLAN packets good register (TX_VLAN_PACKETS_GOOD)

Table 884. TX_VLAN_PACKETS_GOOD field descriptions

Field	Description
0:31 TXVLANG	Tx VLAN Packets Good This field provides the number of good VLAN packets transmitted.

49.2.2.81 Transmit O size packets good register (TX_OSIZE_PACKETS_GOOD)

This register provides the number of packets transmitted by the Ethernet module without errors and with length greater than the maxsize (1518 or 1522 bytes for VLAN tagged packets; 2000 bytes if enabled in S2KP bit of the MAC_Configuration register).

Offset 0x0778 Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	TXOSIZG															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	TXOSIZG															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 794. Transmit O size packets good register (TX_OSIZE_PACKETS_GOOD)

Table 885. TX_OSIZE_PACKETS_GOOD field descriptions

Field	Description
0:31 TXOSIZG	Tx OSize Packets Good This field indicates the number of packets transmitted without errors and with length greater than the maxsize (1518 or 1522 bytes for VLAN tagged packets; 2000 bytes if enabled in S2KP bit of the MAC_Configuration register).

49.2.2.82 Receive packets count good bad register (RX_PACKETS_COUNT_GOOD_BAD)

This register provides the number of good and bad packets received by the Ethernet module.

Offset 0x0780 Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	RXPKTGB															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	RXPKTGB															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 795. Receive packets count good bad register (RX_PACKETS_COUNT_GOOD_BAD)

Table 886. RX_PACKETS_COUNT_GOOD_BAD field descriptions

Field	Description
0:31 RXPKTGB	Rx Packets Count Good Bad This field indicates the number of good and bad packets received.

49.2.2.83 Receive octet count good bad register (RX_OCTET_COUNT_GOOD_BAD)

This register provides the number of bytes received by DWC_ther_qos, exclusive of preamble, in good and bad packets.




Figure 796. Receive octet count good bad register (RX_OCTET_COUNT_GOOD_BAD)

Table 887. RX_OCTET_COUNT_GOOD_BAD field descriptions

Field	Description
0:31 RXOCTGB	Rx Octet Count Good Bad This field indicates the number of bytes received, exclusive of preamble, in good and bad packets.

49.2.2.84 Receive octet count good register (RX_OCTET_COUNT_GOOD)

This register provides the number of bytes received by the Ethernet module, exclusive of preamble, only in good packets.




Figure 797. Receive octet count good register (RX_OCTET_COUNT_GOOD)

Table 888. RX_OCTET_COUNT_GOOD field descriptions

Field	Description
0:31 RXOCTG	Rx Octet Count Good This field indicates the number of bytes received, exclusive of preamble, in good and bad packets.

49.2.2.85 Receive broadcast packets good register (RX_BROADCAST_PACKETS_GOOD)

This register provides the number of good broadcast packets received by the Ethernet module.

Offset 0x078C Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	RXBCASTG															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	RXBCASTG															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 798. Receive broadcast packets good register (RX_BROADCAST_PACKETS_GOOD)

Table 889. RX_BROADCAST_PACKETS_GOOD field descriptions

Field	Description
0:31 RXBCASTG	Rx Broadcast Packets Good This field indicates the number of good broadcast packets received.

49.2.2.86 Receive multicast packets good register (RX_MULTICAST_PACKETS_GOOD)

This register provides the number of good multicast packets received by the Ethernet module.

Offset 0x0790 Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	RXMCASTG															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	RXMCASTG															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 799. Receive multicast packets good register (RX_MULTICAST_PACKETS_GOOD)

Table 890. RX_MULTICAST_PACKETS_GOOD field descriptions

Field	Description
0:31 RXMCASTG	Rx Multicast Packets Good This field indicates the number of good multicast packets received.

49.2.2.87 Receive CRC error packets register (RX_CRC_ERROR_PACKETS)

This register provides the number of packets received by the Ethernet module with CRC error.

Offset 0x0794 Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	RXCRCERR															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	RXCRCERR															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 800. Receive CRC error packets register (RX_CRC_ERROR_PACKETS)

Table 891. RX_CRC_ERROR_PACKETS field descriptions

Field	Description
0:31 RXCRCERR	Rx CRC Error Packets This field indicates the number of packets received with CRC error.

49.2.2.88 Receive alignment error packets register (RX_ALIGNMENT_ERROR_PACKETS)

This register provides the number of packets received by the Ethernet module with alignment (dribble) error. It is valid only in 10/100 mode.

Offset 0x0798 Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	RXALGNERR															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	RXALGNERR															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 801. Receive alignment error packets register (RX_ALIGNMENT_ERROR_PACKETS)

Table 892. RX_ALIGNMENT_ERROR_PACKETS field descriptions

Field	Description
0:31 RXALGNERR	Rx Alignment Error Packets This field indicates the number of packets received with alignment (dribble) error. It is valid only in 10/100 mode.

49.2.2.89 Receive runt error packets register (RX_RUNT_ERROR_PACKETS)

This register provides the number of packets received by the Ethernet module with runt (length less than 64 bytes and CRC error) error.




Figure 802. Receive runt error packets register (RX_RUNT_ERROR_PACKETS)

Table 893. RX_RUNT_ERROR_PACKETS field descriptions

Field	Description
0:31 RXRUNTERR	This field indicates the number of packets received with runt (length less than 64 bytes and CRC error) error.

49.2.2.90 Receive Jabber error packets register (RX_JABBER_ERROR_PACKETS)

This register provides the number of giant packets received by the Ethernet module with length (including CRC) greater than 1518 bytes (1522 bytes for VLAN tagged) and with CRC error. If Jumbo packet mode is enabled, packets of length greater than 9018 bytes (9022 bytes for VLAN tagged) are considered as giant packets.

Offset 0x07A0 Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	RXJABERR															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	RXJABERR															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 803. Receive Jabber error packets register (RX_JABBER_ERROR_PACKETS)

Table 894. RX_JABBER_ERROR_PACKETS field descriptions

Field	Description
0:31 RXJABERR	This field indicates the number of giant packets received with length (including CRC) greater than 1518 bytes (1522 bytes for VLAN tagged) and with CRC error. If Jumbo Packet mode is enabled, packets of length greater than 9018 bytes (9022 bytes for VLAN tagged) are considered as giant packets.

49.2.2.91 Receive undersize packets good register (RX_UNDERSIZE_PACKETS_GOOD)

This register provides the number of packets received by the Ethernet module with length less than 64 bytes, without any errors.

Offset 0x07A4 Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	RXUNDERSZG															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	RXUNDERSZG															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 804. Receive undersize packets good register (RX_UNDERSIZE_PACKETS_GOOD)

Table 895. RX_UNDERSIZE_PACKETS_GOOD field descriptions

Field	Description
0:31 RXUNDERSZG	Rx Undersize Packets Good This field indicates the number of packets received with length less than 64 bytes, without any errors.

49.2.2.92 Receive oversize packets good register (RX_OVERSIZE_PACKETS_GOOD)

This register provides the number of packets received by the Ethernet module without errors, with length greater than the maxsize (1518 bytes or 1522 bytes for VLAN tagged packets; 2000 bytes if enabled in the S2KP bit of the MAC_Configuration register).

Offset 0x07A8 Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	RXOVERSZG															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	RXOVERSZG															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 805. Receive oversize packets good register (RX_OVERSIZE_PACKETS_GOOD)

Table 896. RX_OVERSIZE_PACKETS_GOOD field descriptions

Field	Description
0:31 RXOVERSZG	This field indicates the number of packets received without errors, with length greater than the maxsize (1518 bytes or 1522 bytes for VLAN tagged packets; 2000 bytes if enabled in the S2KP bit of the MAC_Configuration register).

49.2.2.93 Receive 64 octets packets good bad register (RX_64OCTETS_PACKETS_GOOD_BAD)

This register provides the number of good and bad packets received by the Ethernet module with length 64 bytes, exclusive of the preamble.

Offset 0x07AC Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	RX64OCTGB															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	RX64OCTGB															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 806. Receive 64 octets packets good bad register (RX_64OCTETS_PACKETS_GOOD_BAD)

Table 897. RX_64OCTETS_PACKETS_GOOD_BAD field descriptions

Field	Description
0:31 RX64OCTGB	This field indicates the number of good and bad packets received with length 64 bytes, exclusive of the preamble.

49.2.2.94 Receive 65 to 127 octets packets good bad register (RX_65TO127OCTETS_PACKETS_GOOD_BAD)

This register provides the number of good and bad packets received by the Ethernet module with length between 65 and 127 (inclusive) bytes, exclusive of the preamble.




Figure 807. Receive 65 to 127 octets packets good bad register (RX_65TO127OCTETS_PACKETS_GOOD_BAD)

Table 898. RX_65TO127OCTETS_PACKETS_GOOD_BAD field descriptions

Field	Description
0:31 RX65_127OCTGB	This field indicates the number of good and bad packets received with length between 65 and 127 (inclusive) bytes, exclusive of the preamble.

49.2.2.95 Receive 128 to 255 octets packets good bad register (RX_128TO255OCTETS_PACKETS_GOOD_BAD)

This register provides the number of good and bad packets received by the Ethernet module with length between 128 and 255 (inclusive) bytes, exclusive of the preamble.

Offset 0x07B4 Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	RX128_255OCTGB															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	RX128_255OCTGB															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 808. Receive 128 to 255 octets packets good bad register (RX_128TO255OCTETS_PACKETS_GOOD_BAD)

Table 899. RX_128TO255OCTETS_PACKETS_GOOD_BAD field descriptions

Field	Description
0:31 RX128_255OCTGB	This field indicates the number of good and bad packets received with length between 128 and 255 (inclusive) bytes, exclusive of the preamble.

49.2.2.96 Receive 256 to 511 octets packets good bad register (RX_256TO511OCTETS_PACKETS_GOOD_BAD)

This register provides the number of good and bad packets received by the Ethernet module with length between 256 and 511 (inclusive) bytes, exclusive of the preamble.

Offset 0x07B8 Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	RX256_511OCTGB															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	RX256_511OCTGB															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 809. Receive 256 to 511 octets packets good bad register (RX_256TO511OCTETS_PACKETS_GOOD_BAD)

Table 900. RX_256TO511OCTETS_PACKETS_GOOD_BAD field descriptions

Field	Description
0:31 RX256_511OCTGB	This field indicates the number of good and bad packets received with length between 256 and 511 (inclusive) bytes, exclusive of the preamble.

49.2.2.97 Receive 512 to 1023 octets packets good bad register (RX_512TO1023OCTETS_PACKETS_GOOD_BAD)

This register provides the number of good and bad packets received by the Ethernet module with length between 512 and 1023 (inclusive) bytes, exclusive of the preamble.




Figure 810. Receive 512 to 1023 octets packets good bad register (RX_512TO1023OCTETS_PACKETS_GOOD_BAD)

Table 901. RX_512TO1023OCTETS_PACKETS_GOOD_BAD field descriptions

Field	Description
0:31 RX512_1023OCTGB	This field indicates the number of good and bad packets received with length between 512 and 1023 (inclusive) bytes, exclusive of the preamble.

49.2.2.98 Receive 1024 to Max octets packets good bad register (RX_1024TOMAXOCTETS_PACKETS_GOOD_BAD)

This register provides the number of good and bad packets received by the Ethernet module with length between 1024 and maxsize (inclusive) bytes, exclusive of the preamble.




Figure 811. Receive 1024 to Max octets packets good bad register (RX_1024TOMAXOCTETS_PACKETS_GOOD_BAD)

Table 902. RX_1024TOMAXOCTETS_PACKETS_GOOD_BAD field descriptions

Field	Description
0:31 RX1024_MAXOCTGB	This field indicates the number of good and bad packets received with length between 1024 and maxsize (inclusive) bytes, exclusive of the preamble.

49.2.2.99 Receive unicast packets good register (RX_UNICAST_PACKETS_GOOD)

This register provides the number of good unicast packets received by the Ethernet module.

Offset 0x07C4 Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	RXUCASTG															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	RXUCASTG															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 812. Receive unicast packets good register (RX_UNICAST_PACKETS_GOOD)

Table 903. RX_UNICAST_PACKETS_GOOD field descriptions

Field	Description
0:31 RXUCASTG	This field indicates the number of good unicast packets received.

49.2.2.100 Receive length error packets (RX_LENGTH_ERROR_PACKETS)

This register provides the number of packets received by the Ethernet module with length error (Length Type field not equal to packet size), for all packets with valid length field.

Offset 0x07C8 Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	RXLENERR															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	RXLENERR															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 813. Receive length error packets (RX_LENGTH_ERROR_PACKETS)

Table 904. RX_LENGTH_ERROR_PACKETS field descriptions

Field	Description
0:31 RXLENERR	This field indicates the number of packets received with length error (Length Type field not equal to packet size), for all packets with valid length field.

49.2.2.101 Receive out of range type packets (RX_OUT_OF_RANGE_TYPE_PACKETS)

This register provides the number of packets received by the Ethernet module with length field not equal to the valid packet size (greater than 1500 but less than 1536).

Offset 0x07CC Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	RXOUTOFRNG															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	RXOUTOFRNG															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 814. Receive out of range type packets (RX_OUT_OF_RANGE_TYPE_PACKETS)

Table 905. RX_OUT_OF_RANGE_TYPE_PACKETS field descriptions

Field	Description
0:31 RXOUTOFRNG	This field indicates the number of packets received with length field not equal to the valid packet size (greater than 1500 but less than 1536).

49.2.2.102 Receive pause packets register (RX_PAUSE_PACKETS)

This register provides the number of good and valid Pause packets received by the Ethernet module.

Offset 0x07D0 Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	RXPAUSEPKT															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	RXPAUSEPKT															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 815. Receive pause packets register (RX_PAUSE_PACKETS)

Table 906. RX_PAUSE_PACKETS field descriptions

Field	Description
0:31 RXPAUSEPKT	This field indicates the number of good and valid Pause packets received.

49.2.2.103 Receive FIFO overflow packets register (RX_FIFO_OVERFLOW_PACKETS)

This register provides the number of missed received packets because of FIFO overflow in the Ethernet module.

Offset 0x07D4 Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	RXFIFOOVFL															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	RXFIFOOVFL															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 816. Receive FIFO overflow packets register (RX_FIFO_OVERFLOW_PACKETS)

Table 907. RX_FIFO_OVERFLOW_PACKETS field descriptions

Field	Description
0:31 RXFIFOOVFL	This field indicates the number of missed received packets because of FIFO overflow.

49.2.2.104 Receive VLAN packets good bad register (RX_VLAN_PACKETS_GOOD_BAD)

This register provides the number of good and bad VLAN packets received by the Ethernet module.

Offset 0x07D8 Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	RXVLANPKTGB															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	RXVLANPKTGB															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 817. Receive VLAN packets good bad register (RX_VLAN_PACKETS_GOOD_BAD)

Table 908. RX_VLAN_PACKETS_GOOD_BAD field descriptions

Field	Description
0:31 RXVLANPKTGB	This field indicates the number of good and bad VLAN packets received.

49.2.2.105 Receive watchdog error packets register (RX_WATCHDOG_ERROR_PACKETS)

This register provides the number of packets received by the Ethernet module with error because of watchdog timeout error (packets with a data load larger than 2048 bytes (when JE and WD bits are reset in MAC_Configuration register), 10240 bytes (when JE bit is set and WD bit is reset in MAC_Configuration register), 16384 bytes (when WD bit is set in MAC_Configuration register or the value programmed in the MAC_Watchdog_Timeout register).

Offset 0x07DC Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	RXWDGERR															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	RXWDGERR															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 818. Receive watchdog error packets register (RX_WATCHDOG_ERROR_PACKETS)

Table 909. RX_WATCHDOG_ERROR_PACKETS field descriptions

Field	Description
0:31 RXWDGERR	This field indicates the number of packets received with error because of watchdog timeout error (packets with a data load larger than 2048 bytes (when JE and WD bits are reset in MAC_Configuration register), 10240 bytes (when JE bit is set and WD bit is reset in MAC_Configuration register), 16384 bytes (when WD bit is set in MAC_Configuration register or the value programmed in the MAC_Watchdog_Timeout register).

49.2.2.106 Receive error packets register (RX_RECEIVE_ERROR_PACKETS)

This register provides the number of packets received by the Ethernet module with receive error or packet extension error on the MII interface.

Offset 0x07E0 Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	RXRCVERR															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	RXRCVERR															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 819. Receive error packets register (RX_RECEIVE_ERROR_PACKETS)

Table 910. RX_RECEIVE_ERROR_PACKETS field descriptions

Field	Description
0:31 RXRCVERR	This field indicates the number of packets received with Receive error or Packet Extension error on the MII interface.

49.2.2.107 Receive control packets good register (RX_CONTROL_PACKETS_GOOD)

This register provides the number of good control packets received by the Ethernet module.

Offset 0x07E4 Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	RXCTRLG															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	RXCTRLG															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 820. Receive control packets good register (RX_CONTROL_PACKETS_GOOD)

Table 911. RX_CONTROL_PACKETS_GOOD field descriptions

Field	Description
0:31 RXCTRLG	This field indicates the number of good control packets received.

49.2.2.108 Transmit LPI USEC counter (TX_LPI_USEC_CNTR)

This register provides the number of microseconds Tx LPI is asserted by the Ethernet module.

Offset 0x07EC Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	TXLPIUSC															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	TXLPIUSC															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 821. Transmit LPI USEC counter (TX_LPI_USEC_CNTR)

Table 912. TX_LPI_USEC_CNTR field descriptions

Field	Description
0:31 TXLPIUSC	This field indicates the number of microseconds Tx LPI is asserted. For every Tx LPI Entry and Exit, the Timer value can have an error of +/- 1 microsecond.

49.2.2.109 Transmit LPI transaction counter register (TX_LPI_TRAN_CNTR)

This register provides the number of times the Ethernet module has entered Tx LPI.

Offset 0x07F0 Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	TXLPITRC															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	TXLPITRC															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 822. Transmit LPI transaction counter register (TX_LPI_TRAN_CNTR)

Table 913. TX_LPI_TRAN_CNTR descriptions

Field	Description
0:31 TXLPITRC	This field indicates the number of times Tx LPI Entry has occurred. Even if Tx LPI Entry occurs in Automate Mode (because of LPITXA bit set in the LPI Control and Status register), the counter will increment.

49.2.2.110 Receive LPI USEC counter (RX_LPI_USEC_CNTR)

This register provides the number of microseconds Rx LPI is sampled by the Ethernet module.

Offset 0x07F4 Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	RXLPIUSC															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	RXLPIUSC															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 823. Receive LPI USEC counter (RX_LPI_USEC_CNTR)

Table 914. RX_LPI_USEC_CNTR field descriptions

Field	Description
0:31 RXLPIUSC	This field indicates the number of microseconds Rx LPI is asserted. For every Rx LPI Entry and Exit, the Timer value can have an error of +/- 1 microsecond.

49.2.2.111 Receive LPI transaction counter register (RX_LPI_TRAN_CNTR)

This register provides the number of times the Ethernet module has entered Rx LPI.




Figure 824. Receive LPI transaction counter register (RX_LPI_TRAN_CNTR)

Table 915. RX_LPI_TRAN_CNTR field descriptions

Field	Description
0:31 RXLPITRC	This field indicates the number of times Rx LPI Entry has occurred.

49.2.2.112 MMC IPC receive interrupt mask register (MMC_IPC_RX_INTERRUPT_MASK)

This register maintains the mask for the interrupt generated from the receive IPC statistic counters.

The MMC Receive Checksum Offload Interrupt Mask register maintains the masks for the interrupts generated when the receive IPC (Checksum Offload) statistic counters reach half their maximum value, and when they reach their maximum values. This register is 32-bit wide.

Offset 0x0800 Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	RXICMPEROIM	RXICMPGOIM	RXTCPEROIM	RXTCPGOIM	RXUDPEROIM	RXUDPGOIM	RXIPV6NOPAYOIM	RXIPV6HEROIM	RXIPV6GOIM	RXIPV4UDSBLOIM	RXIPV4FRAGOIM	RXIPV4NOPAYOIM	RXIPV4HEROIM	RXIPV4GOIM
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	RXICMPERPIM	RXICMPGPIM	RXTCPERPIM	RXTCPGPIM	RXUDPERPIM	RXUDPGPIM	RXIPV6NOPAYPIM	RXIPV6HERPIM	RXIPV6GPIM	RXIPV4UDSBLPIM	RXIPV4FRAGPIM	RXIPV4NOPAYPIM	RXIPV4HERPIM	RXIPV4GPIM
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 825. MMC IPC receive interrupt mask register (MMC_IPC_RX_INTERRUPT_MASK)

Table 916. MMC_IPC_RX_INTERRUPT_MASK field descriptions

Field	Description
2 RXICMPEROIM	MMC Receive ICMP Error Octet Counter Interrupt Mask Setting this bit masks the interrupt when the rxicmp_err_octets counter reaches half of the maximum value or the maximum value.
3 RXICMPGOIM	MMC Receive ICMP Good Octet Counter Interrupt Mask Setting this bit masks the interrupt when the rxicmp_gd_octets counter reaches half of the maximum value or the maximum value.
4 RXTCPEROIM	MMC Receive TCP Error Octet Counter Interrupt Mask Setting this bit masks the interrupt when the rxtcp_err_octets counter reaches half of the maximum value or the maximum value.
5 RXTCPGOIM	MMC Receive TCP Good Octet Counter Interrupt Mask Setting this bit masks the interrupt when the rxtcp_gd_octets counter reaches half of the maximum value or the maximum value.
6 RXUDPEROIM	MMC Receive UDP Good Octet Counter Interrupt Mask Setting this bit masks the interrupt when the rxudp_err_octets counter reaches half of the maximum value or the maximum value.
7 RXUDPGOIM	MMC Receive IPV6 No Payload Octet Counter Interrupt Mask Setting this bit masks the interrupt when the rxudp_gd_octets counter reaches half of the maximum value or the maximum value.
8 RXIPV6NOPAYOIM	MMC Receive IPV6 Header Error Octet Counter Interrupt Mask Setting this bit masks the interrupt when the rxipv6_nopay_octets counter reaches half of the maximum value or the maximum value.

Table 916. MMC_IPC_RX_INTERRUPT_MASK field descriptions (continued)

Field	Description
9 RXIPV6HEROIM	MMC Receive IPV6 Good Octet Counter Interrupt Mask Setting this bit masks the interrupt when the rxipv6_hdrerr_octets counter reaches half of the maximum value or the maximum value.
10 RXIPV6GOIM	MMC Receive IPV6 Good Octet Counter Interrupt Mask Setting this bit masks the interrupt when the rxipv6_gd_octets counter reaches half of the maximum value or the maximum value.
11 RXIPV4UDSBLOIM	MMC Receive IPV4 UDP Checksum Disabled Octet Counter Interrupt Mask Setting this bit masks the interrupt when the rxipv4_udsbl_octets counter reaches half of the maximum value or the maximum value.
12 RXIPV4FRAGOIM	MMC Receive IPV4 Fragmented Octet Counter Interrupt Mask Setting this bit masks the interrupt when the rxipv4_frag_octets counter reaches half of the maximum value or the maximum value.
13 RXIPV4NOPAYOIM	MMC Receive IPV4 No Payload Octet Counter Interrupt Mask Setting this bit masks the interrupt when the rxipv4_nopay_octets counter reaches half of the maximum value or the maximum value.
14 RXIPV4HEROIM	MMC Receive IPV4 Header Error Octet Counter Interrupt Mask Setting this bit masks the interrupt when the rxipv4_hdrerr_octets counter reaches half of the maximum value or the maximum value.
15 RXIPV4GOIM	MMC Receive IPV4 Good Octet Counter Interrupt Mask Setting this bit masks the interrupt when the rxipv4_gd_octets counter reaches half of the maximum value or the maximum value.
18 RXICMPERPIM	MMC Receive ICMP Error Packet Counter Interrupt Mask Setting this bit masks the interrupt when the rxicmp_err_pkts counter reaches half of the maximum value or the maximum value.
19 RXICMPGPIM	MMC Receive ICMP Good Packet Counter Interrupt Mask Setting this bit masks the interrupt when the rxicmp_gd_pkts counter reaches half of the maximum value or the maximum value.
20 RXTCPERPIM	MMC Receive TCP Error Packet Counter Interrupt Mask Setting this bit masks the interrupt when the rxtcp_err_pkts counter reaches half of the maximum value or the maximum value.
21 RXTCPGPIM	MMC Receive TCP Good Packet Counter Interrupt Mask Setting this bit masks the interrupt when the rxtcp_gd_pkts counter reaches half of the maximum value or the maximum value.
22 RXUDPERPIM	MMC Receive UDP Error Packet Counter Interrupt Mask Setting this bit masks the interrupt when the rxudp_err_pkts counter reaches half of the maximum value or the maximum value.
23 RXUDPGPIM	MMC Receive UDP Good Packet Counter Interrupt Mask Setting this bit masks the interrupt when the rxudp_gd_pkts counter reaches half of the maximum value or the maximum value.
24 RXIPV6NOPAYPIM	MMC Receive IPV6 No Payload Packet Counter Interrupt Mask Setting this bit masks the interrupt when the rxipv6_nopay_pkts counter reaches half of the maximum value or the maximum value.

Table 916. MMC_IPC_RX_INTERRUPT_MASK field descriptions (continued)

Field	Description
25 RXIPV6HERPIM	MMC Receive IPV6 Header Error Packet Counter Interrupt Mask Setting this bit masks the interrupt when the rxipv6_hdrerr_pkts counter reaches half of the maximum value or the maximum value.
26 RXIPV6GPIM	MMC Receive IPV6 Good Packet Counter Interrupt Mask Setting this bit masks the interrupt when the rxipv6_gd_pkts counter reaches half of the maximum value or the maximum value.
27 RXIPV4UDSBLPIM	MMC Receive IPV4 UDP Checksum Disabled Packet Counter Interrupt Mask Setting this bit masks the interrupt when the rxipv4_udsbl_pkts counter reaches half of the maximum value or the maximum value.
28 RXIPV4FRAGPIM	MMC Receive IPV4 Fragmented Packet Counter Interrupt Mask Setting this bit masks the interrupt when the rxipv4_frag_pkts counter reaches half of the maximum value or the maximum value.
29 RXIPV4NOPAYPIM	MMC Receive IPV4 No Payload Packet Counter Interrupt Mask Setting this bit masks the interrupt when the rxipv4_nopay_pkts counter reaches half of the maximum value or the maximum value.
30 RXIPV4HERPIM	MMC Receive IPV4 Header Error Packet Counter Interrupt Mask Setting this bit masks the interrupt when the rxipv4_hdrerr_pkts counter reaches half of the maximum value or the maximum value.
31 RXIPV4GPIM	MMC Receive IPV4 Good Packet Counter Interrupt Mask Setting this bit masks the interrupt when the rxipv4_gd_pkts counter reaches half of the maximum value or the maximum value.

49.2.2.113 MMC IPC receive interrupt register (MMC_IPC_RX_INTERRUPT)

This register maintains the interrupt that the receive IPC statistic counters generate.

The MMC Receive Checksum Offload Interrupt register maintains the interrupts generated when receive IPC statistic counters reach half their maximum values (0x8000_0000 for 32-bit counter and 0x8000 for 16-bit counter), and when they cross their maximum values (0xFFFF_FFFF for 32-bit counter and 0xFFFF for 16-bit counter). When Counter Stop Rollover is set, the interrupts are set but the counter remains at all-ones. The MMC Receive Checksum Offload Interrupt register is 32-bit wide. When the MMC IPC counter that caused the interrupt is read, its corresponding interrupt bit is cleared. The counter's least-significant byte lane (Bits[7:0]) must be read to clear the interrupt bit.

Offset 0x0808 Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	RXICMPEROIS	RXICMPGOIS	RXTCPEROIS	RXTCPGOIS	RXUDPEROIS	RXUDPGOIS	RXIPV6NOPAYOIS	RXIPV6HEROIS	RXIPV6GOIS	RXIPV4UDSBLOIS	RXIPV4FRAGOIS	RXIPV4NOPAYOIS	RXIPV4HEROIS	RXIPV4GOIS
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	RXICMPERPIS	RXICMPGPIS	RXTCPERPIS	RXTCPGPIS	RXUDPERPIS	RXUDPGPIS	RXIPV6NOPAYPIS	RXIPV6HERPIS	RXIPV6GPIS	RXIPV4UDSBLPIS	RXIPV4FRAGPIS	RXIPV4NOPAYPIS	RXIPV4HERPIS	RXIPV4GPIS
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 826. MMC IPC receive interrupt register (MMC_IPC_RX_INTERRUPT)

Table 917. MMC_IPC_RX_INTERRUPT field descriptions

Field	Description
2 RXICMPEROIS	MMC Receive ICMP Error Octet Counter Interrupt Status This bit is set when the rxicmp_err_octets counter reaches half of the maximum value or the maximum value. Access restriction applies. Clears on read. Self-set to 1 on internal event.
3 RXICMPGOIS	MMC Receive ICMP Good Octet Counter Interrupt Status This bit is set when the rxicmp_gd_octets counter reaches half of the maximum value or the maximum value. Access restriction applies. Clears on read. Self-set to 1 on internal event.
4 RXTCPEROIS	MMC Receive TCP Error Octet Counter Interrupt Status This bit is set when the rxtcp_err_octets counter reaches half of the maximum value or the maximum value. Access restriction applies. Clears on read. Self-set to 1 on internal event.
5 RXTCPGOIS	MMC Receive TCP Good Octet Counter Interrupt Status This bit is set when the rxtcp_gd_octets counter reaches half of the maximum value or the maximum value. Access restriction applies. Clears on read. Self-set to 1 on internal event.
6 RXUDPEROIS	MMC Receive UDP Error Octet Counter Interrupt Status This bit is set when the rxudp_err_octets counter reaches half of the maximum value or the maximum value. Access restriction applies. Clears on read. Self-set to 1 on internal event.

Table 917. MMC_IPC_RX_INTERRUPT field descriptions (continued)

Field	Description
7 RXUDPGOIS	MMC Receive UDP Good Octet Counter Interrupt Status This bit is set when the rxudp_gd_octets counter reaches half of the maximum value or the maximum value. Access restriction applies. Clears on read. Self-set to 1 on internal event.
8 RXIPV6NOPAYOIS	MMC Receive IPV6 No Payload Octet Counter Interrupt Status This bit is set when the rxipv6_nopay_octets counter reaches half of the maximum value or the maximum value. Access restriction applies. Clears on read. Self-set to 1 on internal event.
9 RXIPV6HEROIS	MMC Receive IPV6 Header Error Octet Counter Interrupt Status This bit is set when the rxipv6_hdrerr_octets counter reaches half of the maximum value or the maximum value. Access restriction applies. Clears on read. Self-set to 1 on internal event.
10 RXIPV6GOIS	MMC Receive IPV6 Good Octet Counter Interrupt Status This bit is set when the rxipv6_gd_octets counter reaches half of the maximum value or the maximum value. Access restriction applies. Clears on read. Self-set to 1 on internal event.
11 RXIPV4UDSBLOIS	MMC Receive IPV4 UDP Checksum Disabled Octet Counter Interrupt Status This bit is set when the rxipv4_udsbl_octets counter reaches half of the maximum value or the maximum value. Access restriction applies. Clears on read. Self-set to 1 on internal event.
12 RXIPV4FRAGOIS	MMC Receive IPV4 Fragmented Octet Counter Interrupt Status This bit is set when the rxipv4_frag_octets counter reaches half of the maximum value or the maximum value. Access restriction applies. Clears on read. Self-set to 1 on internal event.
13 RXIPV4NOPAYOIS	MMC Receive IPV4 No Payload Octet Counter Interrupt Status This bit is set when the rxipv4_nopay_octets counter reaches half of the maximum value or the maximum value. Access restriction applies. Clears on read. Self-set to 1 on internal event.
14 RXIPV4HEROIS	MMC Receive IPV4 Header Error Octet Counter Interrupt Status This bit is set when the rxipv4_hdrerr_octets counter reaches half of the maximum value or the maximum value. Access restriction applies. Clears on read. Self-set to 1 on internal event.
15 RXIPV4GOIS	MMC Receive IPV4 Good Octet Counter Interrupt Status This bit is set when the rxipv4_gd_octets counter reaches half of the maximum value or the maximum value. Access restriction applies. Clears on read. Self-set to 1 on internal event.
18 RXICMPERPIS	MMC Receive ICMP Error Packet Counter Interrupt Status This bit is set when the rxicmp_err_pkts counter reaches half of the maximum value or the maximum value. Access restriction applies. Clears on read. Self-set to 1 on internal event.

Table 917. MMC_IPC_RX_INTERRUPT field descriptions (continued)

Field	Description
19 RXICMPGPIS	MMC Receive ICMP Good Packet Counter Interrupt Status This bit is set when the rxicmp_gd_pkts counter reaches half of the maximum value or the maximum value. Access restriction applies. Clears on read. Self-set to 1 on internal event.
20 RXTCPERPIS	MMC Receive TCP Error Packet Counter Interrupt Status This bit is set when the rxtcp_err_pkts counter reaches half of the maximum value or the maximum value. Access restriction applies. Clears on read. Self-set to 1 on internal event.
21 RXTCPGPIS	MMC Receive TCP Good Packet Counter Interrupt Status This bit is set when the rxtcp_gd_pkts counter reaches half of the maximum value or the maximum value. Access restriction applies. Clears on read. Self-set to 1 on internal event.
22 RXUDPERPIS	MMC Receive UDP Error Packet Counter Interrupt Status This bit is set when the rxudp_err_pkts counter reaches half of the maximum value or the maximum value. Access restriction applies. Clears on read. Self-set to 1 on internal event.
23 RXUDPGPIS	MC Receive UDP Good Packet Counter Interrupt Status This bit is set when the rxudp_gd_pkts counter reaches half of the maximum value or the maximum value. Access restriction applies. Clears on read. Self-set to 1 on internal event.
24 RXIPV6NOPAYPIS	MMC Receive IPV6 No Payload Packet Counter Interrupt Status This bit is set when the rxipv6_nopay_pkts counter reaches half of the maximum value or the maximum value. Access restriction applies. Clears on read. Self-set to 1 on internal event.
25 RXIPV6HERPIS	MMC Receive IPV6 Header Error Packet Counter Interrupt Status This bit is set when the rxipv6_hdrerr_pkts counter reaches half of the maximum value or the maximum value. Access restriction applies. Clears on read. Self-set to 1 on internal event.
26 RXIPV6GPIS	MMC Receive IPV6 Good Packet Counter Interrupt Status This bit is set when the rxipv6_gd_pkts counter reaches half of the maximum value or the maximum value. Access restriction applies. Clears on read. Self-set to 1 on internal event.
27 RXIPV4UDSBLPIS	MMC Receive IPV4 UDP Checksum Disabled Packet Counter Interrupt Status This bit is set when the rxipv4_udsbl_pkts counter reaches half of the maximum value or the maximum value.
28 RXIPV4FRAGPIS	MMC Receive IPV4 Fragmented Packet Counter Interrupt Status This bit is set when the rxipv4_frag_pkts counter reaches half of the maximum value or the maximum value. Access restriction applies. Clears on read. Self-set to 1 on internal event.
29 RXIPV4NOPAYPIS	MMC Receive IPV4 No Payload Packet Counter Interrupt Status This bit is set when the rxipv4_nopay_pkts counter reaches half of the maximum value or the maximum value. Access restriction applies. Clears on read. Self-set to 1 on internal event.

Table 917. MMC_IPC_RX_INTERRUPT field descriptions (continued)

Field	Description
30 RXIPV4HERPIS	MMC Receive IPV4 Header Error Packet Counter Interrupt Status This bit is set when the rxipv4_hdrerr_pkts counter reaches half of the maximum value or the maximum value. Access restriction applies. Clears on read. Self-set to 1 on internal event.
31 RXIPV4GPIS	MMC Receive IPV4 Good Packet Counter Interrupt Status This bit is set when the rxipv4_gd_pkts counter reaches half of the maximum value or the maximum value. Access restriction applies. Clears on read. Self-set to 1 on internal event.

49.2.2.114 Receive IPv4 good packets register (RXIPV4_GOOD_PACKETS)

This register provides the number of good IPv4 datagrams received by the Ethernet module with the TCP, UDP, or ICMP payload.

Offset 0x0810 Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	RXIPV4GDPKT															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	RXIPV4GDPKT															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 827. Receive IPv4 good packets register (RXIPV4_GOOD_PACKETS)

Table 918. RXIPV4_GOOD_PACKETS field descriptions

Field	Description
0:31 RXIPV4GDPKT	This field indicates the number of good IPv4 datagrams received with the TCP, UDP, or ICMP payload.

49.2.2.115 Receive IPv4 header error packets (RXIPV4_HEADER_ERROR_PACKETS)

This register provides the number of IPv4 datagrams received by the Ethernet module with header (checksum, length, or version mismatch) errors.

Offset 0x0814 Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	RXIPV4HDRERRPKT															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	RXIPV4HDRERRPKT															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 828. Receive IPv4 header error packets (RXIPV4_HEADER_ERROR_PACKETS)

Table 919. RXIPV4_HEADER_ERROR_PACKETS field descriptions

Field	Description
0:31 RXIPV4HDRERRPKT	This field indicates the number of IPv4 datagrams received with header (checksum, length, or version mismatch) errors.

49.2.2.116 Receive IPv4 no payload packets register (RXIPV4_NO_PAYLOAD_PACKETS)

This register provides the number of IPv4 datagram packets received by the Ethernet module that did not have a TCP, UDP, or ICMP payload.

Offset 0x0818 Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	RXIPV4NOPAYPKT															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	RXIPV4NOPAYPKT															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 829. Receive IPv4 no payload packets register (RXIPV4_NO_PAYLOAD_PACKETS)

Table 920. RXIPV4_NO_PAYLOAD_PACKETS field descriptions

Field	Description
0:31 RXIPV4NOPAYPKT	This field indicates the number of IPv4 datagram packets received that did not have a TCP, UDP, or ICMP payload.

49.2.2.117 Receive IPv4 fragmented packets register (RXIPV4_FRAGMENTED_PACKETS)

This register provides the number of good IPv4 datagrams received by the Ethernet module with fragmentation.

Offset 0x081C Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	RXIPV4FRAGPKT															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	RXIPV4FRAGPKT															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 830. Receive IPv4 fragmented packets register (RXIPV4_FRAGMENTED_PACKETS)

Table 921. RXIPV4_FRAGMENTED_PACKETS field descriptions

Field	Description
0:31 RXIPV4FRAGPKT	This field indicates the number of good IPv4 datagrams received with fragmentation.

49.2.2.118 Receive IPv4 UDP checksum disabled packets register (RXIPV4_UDP_CHECKSUM_DISABLED_PACKETS)

This register provides the number of good IPv4 datagrams received by the Ethernet module that had a UDP payload with checksum disabled.

Offset 0x0820 Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	RXIPV4UDSBLPKT															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	RXIPV4UDSBLPKT															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 831. Receive IPv4 UDP checksum disabled packets register (RXIPV4_UDP_CHECKSUM_DISABLED_PACKETS)

Table 922. RXIPV4_UDP_CHECKSUM_DISABLED_PACKETS field descriptions

Field	Description
0:31 RXIPV4UDSBLPKT	This field indicates the number of good IPv4 datagrams received that had a UDP payload with checksum disabled.

49.2.2.119 Receive IPv6 good packets register (RXIPV6_GOOD_PACKETS)

This register provides the number of good IPv6 datagrams received by the Ethernet module with the TCP, UDP, or ICMP payload.




Figure 832. Receive IPv6 good packets register (RXIPV6_GOOD_PACKETS)

Table 923. RXIPV6_GOOD_PACKETS field descriptions

Field	Description
0:31 RXIPV6GDPKT	This field indicates the number of good IPv6 datagrams received with the TCP, UDP, or ICMP payload.

49.2.2.120 Receive IPv6 header error packets (RXIPV6_HEADER_ERROR_PACKETS)

This register provides the number of IPv6 datagrams received by the Ethernet module with header (length or version mismatch) errors.

Offset 0x0828 Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	RXIPV6HDRERRPKT															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	RXIPV6HDRERRPKT															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 833. Receive IPv6 header error packets (RXIPV6_HEADER_ERROR_PACKETS)

Table 924. RXIPV6_HEADER_ERROR_PACKETS field descriptions

Field	Description
0:31 RXIPV6HDRERRPKT	This field indicates the number of IPv6 datagrams received with header (length or version mismatch) errors.

49.2.2.121 Receive IPv6 payload packets register (RXIPV6_NO_PAYLOAD_PACKETS)

This register provides the number of IPv6 datagram packets received by the Ethernet module that did not have a TCP, UDP, or ICMP payload. This includes all IPv6 datagrams with fragmentation or security extension headers.

Offset 0x082C Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	RXIPV6NOPAYPKT															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	RXIPV6NOPAYPKT															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 834. Receive IPv6 payload packets register (RXIPV6_NO_PAYLOAD_PACKETS)

Table 925. RXIPV6_NO_PAYLOAD_PACKETS field descriptions

Field	Description
0:31 RXIPV6NOPAYPKT	This field indicates the number of IPv6 datagram packets received that did not have a TCP, UDP, or ICMP payload. This includes all IPv6 datagrams with fragmentation or security extension headers.

49.2.2.122 Receive UDP good packets register (RXUDP_GOOD_PACKETS)

This register provides the number of good IP datagrams received by the Ethernet module with a good UDP payload. This counter is not updated when the RxIPv4_UDP_Checksum_Disabled_Packets counter is incremented.




Figure 835. Receive UDP good packets register (RXUDP_GOOD_PACKETS)

Table 926. RXUDP_GOOD_PACKETS field descriptions

Field	Description
0:31 RXUDPGDPKT	This field indicates the number of good IP datagrams received with a good UDP payload. This counter is not updated when the RxIPv4_UDP_Checksum_Disabled_Packets counter is incremented.

49.2.2.123 Receive UDP error packets register (RXUDP_ERROR_PACKETS)

This register provides the number of good IP datagrams received by the Ethernet module whose UDP payload has a checksum error.




Figure 836. Receive UDP error packets register (RXUDP_ERROR_PACKETS)

Table 927. RXUDP_ERROR_PACKETS field descriptions

Field	Description
0:31 RXUDPERRPKT	This field indicates the number of good IP datagrams received whose UDP payload has a checksum error.

49.2.2.124 Receive TCP good packets register (RXTCP_GOOD_PACKETS)

This register provides the number of good IP datagrams received by the Ethernet module with a good TCP payload.




Figure 837. Receive TCP good packets register (RXTCP_GOOD_PACKETS)

Table 928. RXTCP_GOOD_PACKETS field descriptions

Field	Description
0:31 RXTCPGDPKT	This field indicates the number of good IP datagrams received with a good TCP payload.

49.2.2.125 Receive TCP error packets register (RXTCP_ERROR_PACKETS)

This register provides the number of good IP datagrams received by the Ethernet module whose TCP payload has a checksum error.

Offset 0x083C Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	RXTCPERRPKT															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	RXTCPERRPKT															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 838. Receive TCP error packets register (RXTCP_ERROR_PACKETS)

Table 929. RXTCP_ERROR_PACKETS field descriptions

Field	Description
0:31 RXTCPERRPKT	This field indicates the number of good IP datagrams received whose TCP payload has a checksum error.

49.2.2.126 Receive ICMP good packets register (RXICMP_GOOD_PACKETS)

This register provides the number of good IP datagrams received by the Ethernet module with a good ICMP payload.

Offset 0x0840 Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	RXICMPGDPKT															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	RXICMPGDPKT															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 839. Receive ICMP good packets register (RXICMP_GOOD_PACKETS)

Table 930. RXICMP_GOOD_PACKETS field descriptions

Field	Description
0:31 RXICMPGDPKT	This field indicates the number of good IP datagrams received with a good ICMP payload.

49.2.2.127 Receive ICMP error packets register (RXICMP_ERROR_PACKETS)

This register provides the number of good IP datagrams received by the Ethernet module whose ICMP payload has a checksum error.

Offset 0x0844 Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	RXICMPERRPKT															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	RXICMPERRPKT															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 840. Receive ICMP error packets register (RXICMP_ERROR_PACKETS)

Table 931. RXICMP_ERROR_PACKETS field descriptions

Field	Description
0:31 RXICMPERRPKT	This field indicates the number of good IP datagrams received whose ICMP payload has a checksum error.

49.2.2.128 Receive IPv4 Good Octets register (RXIPV4_GOOD_OCTETS)

This register provides the number of bytes received by the Ethernet module in good IPv4 datagrams encapsulating TCP, UDP, or ICMP data. Ethernet header, FCS, pad, or IP pad bytes are not included in this counter.

Offset 0x0850 Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	RXIPV4GDOCT															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	RXIPV4GDOCT															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 841. Receive IPv4 good octets register (RXIPV4_GOOD_OCTETS)

Table 932. RXIPV4_GOOD_OCTETS field descriptions

Field	Description
0:31 RXIPV4GDOCT	This field indicates the number of bytes received in good IPv4 datagrams encapsulating TCP, UDP, or ICMP data. Ethernet header, FCS, pad, or IP pad bytes are not included in this counter.

49.2.2.129 Receive IPv4 header error octets register (RXIPV4_HEADER_ERROR_OCTETS)

This register provides the number of bytes received by the Ethernet module in IPv4 datagrams with header errors (checksum, length, version mismatch). The value in the Length field of IPv4 header is used to update this counter. Ethernet header, FCS, pad, or IP pad bytes are not included in this counter.

Offset 0x0854 Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	RXIPV4HDRERROCT															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	RXIPV4HDRERROCT															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 842. Receive IPv4 header error octets register (RXIPV4_HEADER_ERROR_OCTETS)

Table 933. RXIPV4_HEADER_ERROR_OCTETS field descriptions

Field	Description
0:31 RXIPV4HDRERROCT	This field indicates the number of bytes received in IPv4 datagrams with header errors (checksum, length, version mismatch). The value in the Length field of IPv4 header is used to update this counter. Ethernet header, FCS, pad, or IP pad bytes are not included in this counter.

49.2.2.130 Receive IPv4 no payload octets register (RXIPV4_NO_PAYLOAD_OCTETS)

This register provides the number of bytes received by the Ethernet module in IPv4 datagrams that did not have a TCP, UDP, or ICMP payload. The value in the Length field of IPv4 header is used to update this counter. Ethernet header, FCS, pad, or IP pad bytes are not included in this counter.

Offset 0x0858 Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	RXIPV4NOPAYOCT															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	RXIPV4NOPAYOCT															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 843. Receive IPv4 no payload octets register (RXIPV4_NO_PAYLOAD_OCTETS)

Table 934. RXIPV4_NO_PAYLOAD_OCTETS field descriptions

Field	Description
0:31 RXIPV4NOPAYOCT	This field indicates the number of bytes received in IPv4 datagrams that did not have a TCP, UDP, or ICMP payload. The value in the Length field of IPv4 header is used to update this counter. Ethernet header, FCS, pad, or IP pad bytes are not included in this counter.

49.2.2.131 Receive IPv4 fragmented octets register (RXIPV4_FRAGMENTED_OCTETS)

This register provides the number of bytes received by the Ethernet module in fragmented IPv4 datagrams. The value in the length field of IPv4 header is used to update this counter. Ethernet header, FCS, pad, or IP pad bytes are not included in this counter.

Offset 0x085C Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	RXIPV4FRAGOCT															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	RXIPV4FRAGOCT															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 844. Receive IPv4 fragmented octets register (RXIPV4_FRAGMENTED_OCTETS)

Table 935. RXIPV4_FRAGMENTED_OCTETS field descriptions

Field	Description
0:31 RXIPV4FRAGOCT	This field indicates the number of bytes received in fragmented IPv4 datagrams. The value in the Length field of IPv4 header is used to update this counter. Ethernet header, FCS, pad, or IP pad bytes are not included in this counter.

49.2.2.132 Receive IPv4 UDP checksum disable octets register (RXIPV4_UDP_CHECKSUM_DISABLE_OCTETS)

This register provides the number of bytes received by the Ethernet module in a UDP segment that had the UDP checksum disabled. This counter does not count IP Header bytes. Ethernet header, FCS, pad, or IP pad bytes are not included in this counter.

Offset 0x0860 Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	RXIPV4UDSBLOCT															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	RXIPV4UDSBLOCT															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 845. Receive IPv4 UDP checksum disable octets register (RXIPV4_UDP_CHECKSUM_DISABLE_OCTETS)

Table 936. RXIPV4_UDP_CHECKSUM_DISABLE_OCTETS field descriptions

Field	Description
0:31 RXIPV4UDSBLOCT	This field indicates the number of bytes received in a UDP segment that had the UDP checksum disabled. This counter does not count IP Header bytes. Ethernet header, FCS, pad, or IP pad bytes are not included in this counter.

49.2.2.133 Receive IPv6 good octets register (RXIPV6_GOOD_OCTETS)

This register provides the number of bytes received by the Ethernet module in good IPv6 datagrams encapsulating TCP, UDP, or ICMP data. Ethernet header, FCS, pad, or IP pad bytes are not included in this counter.

Offset 0x0864 Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	RXIPV6GDOCT															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	RXIPV6GDOCT															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 846. Receive IPv6 good octets register (RXIPV6_GOOD_OCTETS)

Table 937. RXIPV6_GOOD_OCTETS field descriptions

Field	Description
0:31 RXIPV6GDOCT	This field indicates the number of bytes received in good IPv6 datagrams encapsulating TCP, UDP, or ICMP data. Ethernet header, FCS, pad, or IP pad bytes are not included in this counter.

49.2.2.134 Receive header error octets register (RXIPV6_HEADER_ERROR_OCTETS)

This register provides the number of bytes received by the Ethernet module in IPv6 datagrams with header errors (length, version mismatch). The value in the Length field of IPv6 header is used to update this counter. Ethernet header, FCS, pad, or IP pad bytes are not included in this counter.

Offset 0x0868 Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	RXIPV6HDRERROCT															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	RXIPV6HDRERROCT															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 847. Receive header error octets register (RXIPV6_HEADER_ERROR_OCTETS)

Table 938. RXIPV6_HEADER_ERROR_OCTETS field descriptions

Field	Description
0:31 RXIPV6HDRERROCT	This field indicates the number of bytes received in IPv6 datagrams with header errors (length, version mismatch). The value in the Length field of IPv6 header is used to update this counter. Ethernet header, FCS, pad, or IP pad bytes are not included in this counter.

49.2.2.135 Receive IPv6 no payload octets register (RXIPV6_NO_PAYLOAD_OCTETS)

This register provides the number of bytes received by the Ethernet module in IPv6 datagrams that did not have a TCP, UDP, or ICMP payload. The value in the Length field of IPv6 header is used to update this counter. Ethernet header, FCS, pad, or IP pad bytes are not included in this counter.

Offset 0x086C Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	RXIPV6NOPAYOCT															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	RXIPV6NOPAYOCT															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 848. Receive IPv6 no payload octets register (RXIPV6_NO_PAYLOAD_OCTETS)

Table 939. RXIPV6_NO_PAYLOAD_OCTETS field descriptions

Field	Description
0:31 RXIPV6NOPAYOCT	This field indicates the number of bytes received in IPv6 datagrams that did not have a TCP, UDP, or ICMP payload. The value in the Length field of IPv6 header is used to update this counter. Ethernet header, FCS, pad, or IP pad bytes are not included in this counter.

49.2.2.136 Receive UDP good octets register (RXUDP_GOOD_OCTETS)

This register provides the number of bytes received by the Ethernet module in a good UDP segment. This counter does not count IP header bytes.

Offset 0x0870 Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	RXUDPGDOCT															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	RXUDPGDOCT															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 849. Receive UDP Good Octets register (RXUDP_GOOD_OCTETS)

Table 940. RXUDP_GOOD_OCTETS field descriptions

Field	Description
0:31 RXUDPGDOCT	This field indicates the number of bytes received in a good UDP segment. This counter does not count IP header bytes.

49.2.2.137 Receive UDP error octets register (RXUDP_ERROR_OCTETS)

This register provides the number of bytes received by the Ethernet module in a UDP segment that had checksum errors. This counter does not count IP header bytes.

Offset 0x0874 Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	RXUDPERROCT															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	RXUDPERROCT															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 850. Receive UDP error octets register (RXUDP_ERROR_OCTETS)

Table 941. RXUDP_ERROR_OCTETS field descriptions

Field	Description
0:31 RXUDPERROCT	This field indicates the number of bytes received in a UDP segment that had checksum errors. This counter does not count IP header bytes.

49.2.2.138 Receive TCP good octets register (RXTCP_GOOD_OCTETS)

This register provides the number of bytes received by the Ethernet module in a good TCP segment. This counter does not count IP header bytes.

Offset 0x0878 Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	RXTCPGDOCT															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	RXTCPGDOCT															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 851. Receive TCP good octets register (RXTCP_GOOD_OCTETS)

Table 942. RXTCP_GOOD_OCTETS field descriptions

Field	Description
0:31 RXTCPGDOCT	This field indicates the number of bytes received in a good TCP segment. This counter does not count IP header bytes.

49.2.2.139 Receive TCP error octets register (RXTCP_ERROR_OCTETS)

This register provides the number of bytes received by the Ethernet module in a TCP segment that had checksum errors. This counter does not count IP header bytes.

Offset 0x087C Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	RXTCPERROCT															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	RXTCPERROCT															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 852. Receive TCP error octets register (RXTCP_ERROR_OCTETS)

Table 943. RXTCP_ERROR_OCTETS field descriptions

Field	Description
0:31 RXTCPERROCT	This field indicates the number of bytes received in a TCP segment that had checksum errors. This counter does not count IP header bytes.

49.2.2.140 Receive ICMP good octets register (RXICMP_GOOD_OCTETS)

This register provides the number of bytes received by the Ethernet module in a good ICMP segment. This counter does not count IP header bytes.

Offset 0x0880 Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	RXICMPGDOCT															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	RXICMPGDOCT															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 853. Receive ICMP good octets register (RXICMP_GOOD_OCTETS)

Table 944. RXICMP_GOOD_OCTETS field descriptions

Field	Description
0:31 RXICMPGDOCT	This field indicates the number of bytes received in a good ICMP segment. This counter does not count IP header bytes.

49.2.2.141 Receive ICMP error octets register (RXICMP_ERROR_OCTETS)

This register provides the number of bytes received by the Ethernet module in a ICMP segment that had checksum errors. This counter does not count IP header bytes.




Figure 854. Receive ICMP error octets register (RXICMP_ERROR_OCTETS)

Table 945. RXICMP_ERROR_OCTETS field descriptions

Field	Description
0:31 RXICMPERROCT	This field indicates the number of bytes received in a ICMP segment that had checksum errors. This counter does not count IP header bytes.

49.2.2.142 Layer 3 and Layer 4 control 0 register (MAC_L3_L4_CONTROL0)

The Layer 3 and Layer 4 control register controls the operations of filter 0 of Layer 3 and Layer 4.




Figure 855. Layer 3 and Layer 4 control 0 register (MAC_L3_L4_CONTROL0)

Table 946. MAC_L3_L4_CONTROL0 field descriptions

Field	Description
3 DMCHEN0	DMA Channel Select Enable When set, this bit enables the selection of the DMA channel number for the packet that is passed by this L3_L4 filter. The DMA channel is indicated by the DMCHN bits. When this bit is reset, the DMA channel is not decided by this filter.
7 DMCHN0	DMA Channel Number When DMCHEN is set high, this field selects the DMA Channel number to which the packet passed by this filter is routed. 0 Packet is passed by this filter to DMA CH 0 1 Packet is passed by this filter to DMA CH 1
10 L4DPIM0	Layer 4 Destination Port Inverse Match Enable When this bit is set, the Layer 4 Destination Port number field is enabled for inverse matching. When this bit is reset, the Layer 4 Destination Port number field is enabled for perfect matching. This bit is valid and applicable only when the L4DPM0 bit is set high.
11 L4DPM0	Layer 4 Destination Port Match Enable When this bit is set, the Layer 4 Destination Port number field is enabled for matching. When this bit is reset, the MAC ignores the Layer 4 Destination Port number field for matching.
12 L4SPIM0	Layer 4 Source Port Inverse Match Enable When this bit is set, the Layer 4 Source Port number field is enabled for inverse matching. When this bit is reset, the Layer 4 Source Port number field is enabled for perfect matching. This bit is valid and applicable only when the L4SPM0 bit is set high.
13 L4SPM0	Layer 4 Source Port Match Enable When this bit is set, the Layer 4 Source Port number field is enabled for matching. When this bit is reset, the MAC ignores the Layer 4 Source Port number field for matching.
15 L4PEN0	Layer 4 Protocol Enable When this bit is set, the Source and Destination Port number fields of UDP packets are used for matching. When this bit is reset, the Source and Destination Port number fields of TCP packets are used for matching. The Layer 4 matching is done only when the L4SPM0 or L4DPM0 bit is set.

Table 946. MAC_L3_L4_CONTROL0 field descriptions (continued)

Field	Description
16:20 L3HDBM0	Layer 3 IP DA Higher Bits Match **IPv4 Packets:** This field contains the number of higher bits of IP Destination Address that are matched in the IPv4 packets. The following list describes the values of this field: 0x00: No bits are masked. 0x01: 1 LSb is masked 0x02: Two LSbs are masked ... 0x1F: All bits except MSb are masked. **IPv6 Packets:** Bits[29:30] of this field correspond to Bits[25:26] of L3HSBM0 which indicate the number of lower bits of IP Source or Destination Address that are masked in the IPv6 packets. The following list describes the concatenated values of the L3HDBM0[30:31] and L3HSBM0 bits: - 0x00: No bits are masked. - 0x01: 1 LSb is masked. - 0x02:Two LSbs are masked - ... - 0x7F: All bits except MSb are masked. This field is valid and applicable only when the L3DAM0 or L3SAM0 bit is set.
21:25 L3HSBM0	Layer 3 IP SA Higher Bits Match **IPv4 Packets:** This field contains the number of lower bits of IP Source Address that are masked for matching in the IPv4 packets. The following list describes the values of this field: 0x00: No bits are masked. 0x01: 1 LSb is masked 0x02: Two LSbs are masked ... 0x1F: All bits except MSb are masked. **IPv6 Packets:** This field contains Bits[27:31] of L3HSBM0. These bits indicate the number of higher bits of IP Source or Destination Address matched in the IPv6 packets. This field is valid and applicable only when the L3DAM0 or L3SAM0 bit is set high.
26 L3DAIM0	Layer 3 IP DA Inverse Match Enable When this bit is set, the Layer 3 IP Destination Address field is enabled for inverse matching. When this bit is reset, the Layer 3 IP Destination Address field is enabled for perfect matching. This bit is valid and applicable only when the L3DAM0 bit is set high.
27 L3DAM0	Layer 3 IP DA Match Enable When this bit is set, the Layer 3 IP Destination Address field is enabled for matching. When this bit is reset, the MAC ignores the Layer 3 IP Destination Address field for matching. **Note:** When the L3PEN0 bit is set, you should set either this bit or the L3SAM0 bit because either IPv6 DA or SA can be checked for filtering.

Table 946. MAC_L3_L4_CONTROL0 field descriptions (continued)

Field	Description
28 L3SAIM0	Layer 3 IP SA Inverse Match Enable When this bit is set, the Layer 3 IP Source Address field is enabled for inverse matching. When this bit reset, the Layer 3 IP Source Address field is enabled for perfect matching. This bit is valid and applicable only when the L3SAM0 bit is set.
29 L3SAM0	Layer 3 IP SA Match Enable When this bit is set, the Layer 3 IP Source Address field is enabled for matching. When this bit is reset, the MAC ignores the Layer 3 IP Source Address field for matching. **Note:** When the L3PEN0 bit is set, you should set either this bit or the L3DAM0 bit because either IPv6 SA or DA can be checked for filtering.
31 L3PEN0	Layer 3 Protocol Enable When this bit is set, the Layer 3 IP Source or Destination Address matching is enabled for IPv6 packets. When this bit is reset, the Layer 3 IP Source or Destination Address matching is enabled for IPv4 packets. The Layer 3 matching is done only when the L3SAM0 or L3DAM0 bit is set.

49.2.2.143 Layer 4 address 0 register (MAC_LAYER4_ADDRESS0)

This register holds the TCP source and destination port numbers against which a match is performed.

Offset 0x0904 Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	L4DP0															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	L4SP0															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 856. Layer4 address 0 register (MAC_LAYER4_ADDRESS0)

Table 947. MAC_LAYER4_ADDRESS0 field descriptions

Field	Description
0:15 L4DP0	Layer 4 Destination Port Number Field When the L4PEN0 bit is reset and the L4DPM0 bit is set in the MAC_L3_L4_Control0 register, this field contains the value to be matched with the TCP Destination Port Number field in the IPv4 or IPv6 packets. When the L4PEN0 and L4DPM0 bits are set in MAC_L3_L4_Control0 register, this field contains the value to be matched with the UDP Destination Port Number field in the IPv4 or IPv6 packets.
16:31 L4SP0	Layer 4 Source Port Number Field When the L4PEN0 bit is reset and the L4SPM0 bit is set in the MAC_L3_L4_Control0 register, this field contains the value to be matched with the TCP Source Port Number field in the IPv4 or IPv6 packets. When the L4PEN0 and L4SPM0 bits are set in MAC_L3_L4_Control0 register, this field contains the value to be matched with the UDP Source Port Number field in the IPv4 or IPv6 packets.

49.2.2.144 Layer 3 address 0 register 0 register (MAC_LAYER3_ADDR0_REG0)

For IPv4 packets, the Layer 3 address 0 register 0 register contains the 32-bit IP Source Address field. For IPv6 packets, it contains Bits[96:127] of the 128-bit IP Source Address or Destination Address field.




Figure 857. Layer 3 address 0 register 0 register (MAC_LAYER3_ADDR0_REG0)

Table 948. MAC_LAYER3_ADDR0_REG0 field descriptions

Field	Description
0:31 L3A00	Layer 3 Address 0 Field When the L3PEN0 and L3SAM0 bits are set in the MAC_L3_L4_Control0 register, this field contains the value to be matched with Bits[96:127] of the IP Source Address field in the IPv6 packets. When the L3PEN0 and L3DAM0 bits are set in the MAC_L3_L4_Control0 register, this field contains the value to be matched with Bits[96:127] of the IP Destination Address field in the IPv6 packets. When the L3PEN0 bit is reset and the L3SAM0 bit is set in the MAC_L3_L4_Control0 register, this field contains the value to be matched with the IP Source Address field in the IPv4 packets.

49.2.2.145 Layer3 address1 register 0 register (MAC_LAYER3_ADDR1_REG0)

For IPv4 packets, the Layer 3 address 1 register 0 register contains the 32-bit IP Destination Address field. For IPv6 packets, it contains Bits[64:95] of the 128-bit IP Source Address or Destination Address field.




Figure 858. Layer3 address1 register 0 register (MAC_LAYER3_ADDR1_REG0)

Table 949. MAC_LAYER3_ADDR1_REG0 field descriptions

Field	Description
0:31 L3A10	Layer 3 Address 1 Field When the L3PEN0 and L3SAM0 bits are set in the MAC_L3_L4_Control0 register, this field contains the value to be matched with Bits[64:95] of the IP Source Address field in the IPv6 packets. When the L3PEN0 and L3DAM0 bits are set in the MAC_L3_L4_Control0 register, this field contains the value to be matched with Bits[64:95] of the IP Destination Address field in the IPv6 packets. When the L3PEN0 bit is reset and the L3SAM0 bit is set in the MAC_L3_L4_Control0 register, this field contains the value to be matched with the IP Destination Address field in the IPv4 packets.

49.2.2.146 Layer3 address2 register 0 register (MAC_LAYER3_ADDR2_REG0)

The Layer 3 address 2 register 0 register is reserved for IPv4 packets. For IPv6 packets, it contains Bits[32:63] of 128-bit IP Source Address or Destination Address field.

Offset 0x0918 Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	L3A20															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	L3A20															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 859. Layer3 address2 register 0 register (MAC_LAYER3_ADDR2_REG0)

Table 950. MAC_LAYER3_ADDR2_REG0 field descriptions

Field	Description
0:31 L3A20	Layer 3 Address 2 Field When the L3PEN0 and L3SAM0 bits are set in the MAC_L3_L4_Control0 register, this field contains the value to be matched with Bits[32:63] of the IP Source Address field in the IPv6 packets. When the L3PEN0 and L3DAM0 bits are set in the MAC_L3_L4_Control0 register, this field contains the value to be matched with Bits[32:63] of the IP Destination Address field in the IPv6 packets. When the L3PEN0 bit is reset in the MAC_L3_L4_Control0 register, this field is not used.

49.2.2.147 Layer3 address3 register 0 register (MAC_LAYER3_ADDR3_REG0)

The Layer 3 address 3 register 0 register is reserved for IPv4 packets. For IPv6 packets, it contains Bits[0:31] of 128-bit IP Source Address or Destination Address field.




Figure 860. Layer3 Address3 Register 0 register (MAC_LAYER3_ADDR3_REG0)

Table 951. MAC_LAYER3_ADDR3_REG0 field descriptions

Field	Description
0:31 L3A30	Layer 3 Address 3 Field When the L3PEN0 and L3SAM0 bits are set in the MAC_L3_L4_Control0 register, this field contains the value to be matched with Bits[0:31] of the IP Source Address field in the IPv6 packets. When the L3PEN0 and L3DAM0 bits are set in the MAC_L3_L4_Control0 register, this field contains the value to be matched with Bits[0:31] of the IP Destination Address field in the IPv6 packets. When the L3PEN0 bit is reset in the MAC_L3_L4_Control0 register, this field is not used.

49.2.2.148 Timestamp control register (MAC_TIMESTAMP_CONTROL)

This register controls the operation of the System Time generator and processing of PTP packets for timestamping in the Receiver.

Offset 0x0B00 Access: User Read/Write




Figure 861. Timestamp control register (MAC_TIMESTAMP_CONTROL)

Table 952. MAC_TIMESTAMP_CONTROL field descriptions

Field	Description
3 AV8021ASMEN	AV 802.1AS Mode Enable When this bit is set, the MAC processes only untagged PTP over Ethernet packets for providing PTP status and capturing timestamp snapshots, that is, IEEE 802.1AS mode of operation.
7 TXTSSTSM	Transmit Timestamp Status Mode When this bit is set, the MAC overwrites the earlier transmit timestamp status even if it is not read by the software. The MAC indicates this by setting the TXTSSTSMIS bit of the MAC_TxTimestamp_Status_Nanoseconds register. When this bit is reset, the MAC ignores the timestamp status of current packet if the timestamp status of previous packet is not read by the software. The MAC indicates this by setting the TXTSSTSHI bit of the MAC_TxTimestamp_Status_Seconds register.
11 ESTI	External System Time Input When this bit is set, the MAC uses the external 64-bit reference System Time input for the following: – to take the timestamp provided as status – to insert the timestamp in transmit PTP packets when One-step Timestamp or Timestamp Offload feature is enabled When this bit is reset, the MAC uses the internal reference System Time.

Table 952. MAC_TIMESTAMP_CONTROL field descriptions (continued)

Field	Description
13 TSENMACADDR	Enable MAC Address for PTP Packet Filtering When this bit is set, the DA MAC address (that matches any MAC Address register) is used to filter the PTP packets when PTP is directly sent over Ethernet. When this bit is set, received PTP packets with DA containing a special multicast or unicast address that matches the one programmed in MAC address registers are considered for processing as indicated below, when PTP is directly sent over Ethernet. MAC address registers 0 to 31 is considered for unicast destination address matching.
14:15 SNAPTYPSEL	Select PTP packets for Taking Snapshots These bits, along with Bits 16 and 17, decide the set of PTP packet types for which snapshot needs to be taken. The encoding is given in Timestamp Snapshot Dependency on Register Bits Table.
16 TSMSTRENA	Enable Snapshot for Messages Relevant to Master When this bit is set, the snapshot is taken only for the messages that are relevant to the master node. Otherwise, the snapshot is taken for the messages relevant to the slave node.
17 TSEVNTENA	Enable Timestamp Snapshot for Event Messages When this bit is set, the timestamp snapshot is taken only for event messages (SYNC, Delay_Req, Pdelay_Req, or Pdelay_Resp). When this bit is reset, the snapshot is taken for all messages except Announce, Management, and Signaling. For more information about the timestamp snapshots, refer to Timestamp Snapshot Dependency on Register Bits Table.
18 TSIPV4ENA	Enable Processing of PTP Packets Sent over IPv4-UDP When this bit is set, the MAC receiver processes the PTP packets encapsulated in IPv4-UDP packets. When this bit is reset, the MAC ignores the PTP transported over IPv4-UDP packets. This bit is set by default.
19 TSIPV6ENA	Enable Processing of PTP Packets Sent over IPv6-UDP When this bit is set, the MAC receiver processes the PTP packets encapsulated in IPv6-UDP packets. When this bit is clear, the MAC ignores the PTP transported over IPv6-UDP packets.
20 TSIPENA	Enable Processing of PTP over Ethernet Packets When this bit is set, the MAC receiver processes the PTP packets encapsulated directly in the Ethernet packets. When this bit is reset, the MAC ignores the PTP over Ethernet packets.
21 TSVER2ENA	Enable PTP Packet Processing for Version 2 Format When this bit is set, the IEEE 1588 version 2 format is used to process the PTP packets. When this bit is reset, the IEEE 1588 version 1 format is used to process the PTP packets. The IEEE 1588 formats are described in 'PTP Processing and Control'.
22 TSCTRLSSR	Timestamp Digital or Binary Rollover Control When this bit is set, the Timestamp Low register rolls over after 0x3B9A_C9FF value (that is, 1 nanosecond accuracy) and increments the timestamp (High) seconds. When this bit is reset, the rollover value of sub-second register is 0x7FFF_FFFF. The sub-second increment must be programmed correctly depending on the PTP reference clock frequency and the value of this bit.

Table 952. MAC_TIMESTAMP_CONTROL field descriptions (continued)

Field	Description
23 TSENALL	Enable Timestamp for All Packets When this bit is set, the timestamp snapshot is enabled for all packets received by the MAC.
25 PTGE	Presentation Time Generation Enable When this bit is set the Presentation Time generation will be enabled.
26 TSADDREG	Update Addend Register When this bit is set, the content of the Timestamp Addend register is updated in the PTP block for fine correction. This bit is cleared when the update is complete. This bit should be zero before it is set. Access restriction applies. Setting 1 sets. Self-cleared. Setting 0 has no effect.
28 TSUPDT	Update Timestamp When this bit is set, the system time is updated (added or subtracted) with the value specified in MAC_System_Time_Seconds_Update and MAC_System_Time_Nanoseconds_Update. This bit should be zero before updating it. This bit is reset when the update is complete in hardware. The Timestamp Higher Word register (if enabled during core configuration) is not updated. Access restriction applies. Setting 1 sets. Self-cleared. Setting 0 has no effect.
29 TSINIT	Initialize Timestamp When this bit is set, the system time is initialized (overwritten) with the value specified in the MAC Register 80 (System Time Seconds Update Register) and MAC Register 81 (System Time Nanoseconds Update Register). This bit should be zero before it is updated. This bit is reset when the initialization is complete. The Timestamp Higher Word register (if enabled during core configuration) can only be initialized. Access restriction applies. Setting 1 sets. Self-cleared. Setting 0 has no effect.
30 TSCFUPDT	Fine or Coarse Timestamp Update When this bit is set, the Fine method is used to update system timestamp. When this bit is reset, Coarse method is used to update the system timestamp.
31 TSENA	Enable Timestamp When this bit is set, the timestamp is added for Transmit and Receive packets. When disabled, timestamp is not added for transmit and receive packets and the Timestamp Generator is also suspended. You need to initialize the Timestamp (system time) after enabling this mode. On the Receive side, the MAC processes the 1588 packets only if this bit is set.

49.2.2.149 Sub second increment register (MAC_SUB_SECOND_INCREMENT)

This register specifies the value to be added to the internal system time register every cycle of clk_ptp_ref clock.




Figure 862. Sub second increment register (MAC_SUB_SECOND_INCREMENT)

Table 953. MAC_SUB_SECOND_INCREMENT field descriptions

Field	Description
8:15 SSINC	Sub-second Increment Value The value programmed in this field is accumulated every clock cycle (of clk_ptp_i) with the contents of the sub-second register. For example, when the PTP clock is 50 MHz (period is 20 ns), you should program 20 (0x14) when the System Time Nanoseconds register has an accuracy of 1 ns [Bit 22 (TSCTRLSSR) is set in MAC_Timestamp_Control]. When TSCTRLSSR is clear, the Nanoseconds register has a resolution of ~0.465 ns. In this case, you should program a value of 43 (0x2B) which is derived by 20 ns/0.465.

49.2.2.150 System time seconds register (MAC_SYSTEM_TIME_SECONDS)

The System Time Seconds register, along with System Time Nanoseconds register, indicates the current value of the system time maintained by the MAC. Though it is updated on a continuous basis, there is some delay from the actual time because of clock domain transfer latencies (from clk_ptp_ref_i to CSR clock).




Figure 863. System time seconds register (MAC_SYSTEM_TIME_SECONDS)

Table 954. MAC_SYSTEM_TIME_SECONDS field descriptions

Field	Description
0:31 TSS	Timestamp Second The value in this field indicates the current value in seconds of the System Time maintained by the MAC.

49.2.2.151 System time nanoseconds register (MAC_SYSTEM_TIME_NANOSECONDS)

The System Time Nanoseconds register, along with System Time Seconds register, indicates the current value of the system time maintained by the MAC.

Offset 0x0B0C Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	TSSS														
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	TSSS															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 864. System time nanoseconds register (MAC_SYSTEM_TIME_NANOSECONDS)

Table 955. MAC_SYSTEM_TIME_NANOSECONDS field descriptions

Field	Description
1:31 TSSS	Timestamp Sub Seconds The value in this field has the sub-second representation of time, with an accuracy of 0.46 ns. When Bit 22 is set in MAC_Timestamp_Control, each bit represents 1 ns. The maximum value is 0x3B9A_C9FF after which it rolls-over to zero.

49.2.2.152 System time seconds update register (MAC_SYSTEM_TIME_SECONDS_UPDATE)

The System Time Seconds Update register, along with the System Time Nanoseconds Update register, initializes or updates the system time maintained by the MAC. You must write both registers before setting the TSINIT or TSUPDT bits in MAC_Timestamp_Control.




Figure 865. System time seconds update register (MAC_SYSTEM_TIME_SECONDS_UPDATE)

Table 956. MAC_SYSTEM_TIME_SECONDS_UPDATE field descriptions

Field	Description
0:31 TSS	Timestamp Seconds The value in this field is the seconds part of the update. When ADDSUB is reset, this field must be programmed with the seconds part of the update value. When ADDSUB is set, then this field must be programmed with the complement of the seconds part of the update value. For example, if 2.000000001 seconds need to be subtracted from the system time, then the TSS field in the MAC_Timestamp Seconds update register must be 0xFFFF_FFFE (that is, 2^32 - 2).

49.2.2.153 System time nanoseconds update register (MAC_SYSTEM_TIME_NANOSECONDS_UPDATE)




Figure 866. System time nanoseconds update register (MAC_SYSTEM_TIME_NANOSECONDS_UPDATE)

Table 957. MAC_SYSTEM_TIME_NANOSECONDS_UPDATE field descriptions

Field	Description
0 ADDSUB	Add or Subtract Time When this bit is set, the time value is subtracted with the contents of the update register. When this bit is reset, the time value is added with the contents of the update register.
1:31 TSSS	Timestamp Sub Seconds The value in this field is the sub-seconds part of the update. When ADDSUB is reset, this field must be programmed with the sub-seconds part of the update value, with an accuracy based on the TSCTRLSSR bit of the MAC_Timestamp_Control register. When ADDSUB is set, this field must be programmed with the complement of the sub-seconds part of the update value as described below. When TSCTRLSSR bit in MAC_Timestamp_Control is set, the programmed value must be 10^9 - <sub-second value>. When TSCTRLSSR bit in MAC_Timestamp_Control is reset, the programmed value must be 2^31 - <sub-second_value>. When the TSCTRLSSR bit is reset in the MAC_Timestamp_Control register, each bit represents an accuracy of 0.46 ns. When the TSCTRLSSR bit is set in the MAC_Timestamp_Control register, each bit represents 1 ns and the programmed value should not exceed 0x3B9A_C9FF. For example, if 2.000000001 seconds need to be subtracted from the system time, then the TSSS field in the MAC_Timestamp_Nanoseconds_Update register must be 0x7FFF_FFFF (that is, 2^31 - 1), when TSCTRLSSR bit in MAC_Timestamp_Control is reset and 0x3B9A_C9FF (that is, 10^9 - 1), when TSCTRLSSR bit in MAC_Timestamp_Control is set.

49.2.2.154 Timestamp addend register (MAC_TIMESTAMP_ADDEND)

This register value is used only when the system time is configured for Fine Update mode (TSCFUPDT bit in the MAC_Timestamp_Control register). The content of this register is added to a 32-bit accumulator in every clock cycle (of clk_ptp_ref_i) and the system time is updated whenever the accumulator overflows.

Offset 0x0B18 Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	TSAR															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	TSAR															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 867. Timestamp addend register (MAC_TIMESTAMP_ADDEND)

Table 958. MAC_TIMESTAMP_ADDEND field descriptions

Field	Description
0:31 TSAR	Timestamp Addend Register This field indicates the 32-bit time value to be added to the Accumulator register to achieve time synchronization.

49.2.2.155 System time higher word seconds register (MAC_SYSTEM_TIME_HIGHER_WORD_SECONDS)

This register contains the most-significant 16-bits of timestamp seconds value.

Offset 0x0B1C Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	TSHWR															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 868. System time higher word seconds register (MAC_SYSTEM_TIME_HIGHER_WORD_SECONDS)

Table 959. MAC_SYSTEM_TIME_HIGHER_WORD_SECONDS field descriptions

Field	Description
16:31 TSHWR	Timestamp Higher Word Register This field contains the most-significant 16-bits of timestamp seconds value. This register is directly written to initialize the value and it is incremented when there is an overflow from 32-bits of the System Time Seconds register. Access restriction applies. Updated based on the event. Setting 1 sets. Setting 0 clears.

49.2.2.156 Timestamp status register (MAC_TIMESTAMP_STATUS)

All bits except Bits[4:6] gets cleared when the application reads this register.

Offset 0x0B20 Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	ATSNS					ATSSTM	0	0	0	0	0	0	ATSSTN	
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	TXTSSIS	0	0	0	0	0	0	0	0	0	0	0	TSTRGTERR0	AUXTSTRIG	TSTARGT0	TSSOVF
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 869. Timestamp status register (MAC_TIMESTAMP_STATUS)

Table 960. MAC_TIMESTAMP_STATUS field descriptions

Field	Description
2:6 ATSNS	Number of Auxiliary Timestamp Snapshots This field indicates the number of Snapshots available in the FIFO. value equal to 4 indicates that the Auxiliary Snapshot FIFO is full. These bits are cleared (to 00000) when the Auxiliary snapshot FIFO clear bit is set.
7 ATSSTM	Auxiliary Timestamp Snapshot Trigger Missed This bit is set when the Auxiliary timestamp snapshot FIFO is full and external trigger was set. This indicates that the latest snapshot is not stored in the FIFO.
14:15 ATSSTN	Auxiliary Timestamp Snapshot Trigger Identifier These bits identify the Auxiliary trigger inputs for which the timestamp available in the Auxiliary Snapshot Register is applicable. When more than one bit is set at the same time, it means that corresponding auxiliary triggers were sampled at the same clock. Bit 15: Auxiliary trigger 0 Bit 14: Auxiliary trigger 1 The software can read this register to find the triggers that are set when the timestamp is taken. Access restriction applies. Clears on read. Self-set to 1 on internal event.
16 TXTSSIS	Tx Timestamp Status Interrupt Status When drop transmit status is enabled in MTL, this bit is set when the captured transmit timestamp is updated in the MAC_TxTimestamp_Status_Nanoseconds and MAC_TxTimestamp_Status_Seconds registers. This bit is cleared when the MAC_Tx_Timestamp_Status_Seconds register is read (or write to MAC_Tx_Timestamp_Status_Seconds register when RCWE bit of MAC_CSR_SW_Ctrl register is set).

Table 960. MAC_TIMESTAMP_STATUS field descriptions (continued)

Field	Description
28 TSTRGTERR0	Timestamp Target Time Error This bit is set when the latest target time programmed in the MAC_PPS0_Target_Time_Seconds and MAC_PPS0_Target_Time_Nanoseconds registers elapses. This bit is cleared when the application reads this bit. Access restriction applies. Clears on read (or this bit is written to 1 when RCWE bit in MAC_CSR_SW_Ctrl register is set). Self-set to 1 on internal event.
29 AUXTSTRIG	Auxiliary Timestamp Trigger Snapshot This bit is set high when the auxiliary snapshot is written to the FIFO. Access restriction applies. Clears on read (or this bit is written to 1 when RCWE bit in MAC_CSR_SW_Ctrl register is set). Self-set to 1 on internal event.
30 TSTARGT0	Timestamp Target Time Reached When set, this bit indicates that the value of system time is greater than or equal to the value specified in the MAC_PPS0_Target_Time_Seconds and MAC_PPS0_Target_Time_Nanoseconds registers. Access restriction applies. Clears on read (or this bit is written to 1 when RCWE bit in MAC_CSR_SW_Ctrl register is set). Self-set to 1 on internal event.
31 TSSOVF	Timestamp Seconds Overflow When this bit is set, it indicates that the seconds value of the timestamp (when supporting version 2 format) has overflowed beyond 32'hFFFF_FFFF. Access restriction applies. Clears on read (or this bit is written to 1 when RCWE bit in MAC_CSR_SW_Ctrl register is set). Self-set to 1 on internal event.

49.2.2.157 Transmit timestamp status nanoseconds register (MAC_TX_TIMESTAMP_STATUS_NANOSECONDS)

This register contains the nanosecond part of timestamp captured for Transmit when Tx status is disabled.

The MAC_TxTimestamp_Status_Nanoseconds register, along with MAC_TxTimestamp_Status_Seconds, gives the 64-bit timestamp captured for the PTP packet successfully transmitted by the MAC. This value is considered to be read by the application when the last byte of MAC_TxTimestamp_Status_Nanoseconds is read. In the little-endian mode, this means when bits [31:24] are read; in big-endian mode, bits [7:0] are read.

If the application does not read these registers and timestamp of another packet is captured, then either the current timestamp is lost (overwritten) or the new timestamp is lost (dropped), depending on the setting of the TXTSSTSM bit of the MAC_Timestamp_Control register. The status bit TXTSC bit [16] in MAC_Timestamp_Status register is set whenever the MAC transmitter captures the timestamp.




Figure 870. Transmit timestamp status nanoseconds register (MAC_TX_TIMESTAMP_STATUS_NANOSECONDS)

Table 961. MAC_TX_TIMESTAMP_STATUS_NANOSECONDS field descriptions

Field	Description
0 TXTSSMIS	Transmit Timestamp Status Missed When this bit is set, it indicates one of the following: The timestamp of the current packet is ignored if TXTSSTSM bit of the MAC_Timestamp_Control register is reset The timestamp of the previous packet is overwritten with timestamp of the current packet if TXTSSTSM bit of the MAC_Timestamp_Control register is set. Access restriction applies. Clears on read. Self-set to 1 on internal event.
1:31 TXTSSLO	Transmit Timestamp Status Low This field contains the 31 bits of the Nanoseconds field of the Transmit packet's captured timestamp.

49.2.2.158 Transmit timestamp status seconds register (MAC_TX_TIMESTAMP_STATUS_SECONDS)

The register contains the higher 32 bits of the timestamp (in seconds) captured when a PTP packet is transmitted.




Figure 871. Transmit timestamp status seconds register (MAC_TX_TIMESTAMP_STATUS_SECONDS)

Table 962. MAC_TX_TIMESTAMP_STATUS_SECONDS field descriptions

Field	Description
0:31 TXTSSHI	Transmit Timestamp Status High This field contains the lower 32 bits of the Seconds field of Transmit packet's captured timestamp.

49.2.2.159 Auxiliary control register (MAC_AUXILIARY_CONTROL)

The Auxiliary Timestamp Control register controls the Auxiliary Timestamp snapshot.




Figure 872. Auxiliary control register (MAC_AUXILIARY_CONTROL)

Table 963. MAC_AUXILIARY_CONTROL field descriptions

Field	Description
26 ATSEN1	Auxiliary Snapshot 1 Enable This bit controls the capturing of Auxiliary Snapshot Trigger 1. When this bit is set, the auxiliary snapshot of the event on ptp_aux_trig_i[1] input is enabled. When this bit is reset, the events on this input are ignored.
27 ATSEN0	Auxiliary Snapshot 0 Enable This bit controls the capturing of Auxiliary Snapshot Trigger 0. When this bit is set, the auxiliary snapshot of the event on ptp_aux_trig_i[0] input is enabled. When this bit is reset, the events on this input are ignored.
31 ATSFC	Auxiliary Snapshot FIFO Clear When set, this bit resets the pointers of the Auxiliary Snapshot FIFO. This bit is cleared when the pointers are reset and the FIFO is empty. When this bit is high, the auxiliary snapshots are stored in the FIFO. Access restriction applies. Setting 1 sets. Self-cleared. Setting 0 has no effect.

49.2.2.160 Auxiliary timestamp nanoseconds register (MAC_AUXILIARY_TIMESTAMP_NANOSECONDS)

The Auxiliary Timestamp Nanoseconds register, along with MAC_Auxiliary_Timestamp_Seconds, gives the 64-bit timestamp stored as auxiliary snapshot. These two registers form the read port of a 64-bit wide FIFO with a depth of 4.

You can store multiple snapshots in this FIFO. Bits[2:6] in MAC_Timestamp_Status indicate the fill-level of the FIFO. The top of the FIFO is removed only when the last byte of MAC Register 91 (Auxiliary Timestamp - Seconds Register) is read. In the little-endian mode, this means when Bits[31:24] are read and in big-endian mode, Bits[7:0] are read.




Figure 873. Auxiliary timestamp nanoseconds register (MAC_AUXILIARY_TIMESTAMP_NANOSECONDS)

Table 964. MAC_AUXILIARY_TIMESTAMP_NANOSECONDS field descriptions

Field	Description
1:31 AUXTSLO	Contains the lower 31 bits (nanoseconds field) of the auxiliary timestamp.

49.2.2.161 Auxiliary timestamp seconds register (MAC_AUXILIARY_TIMESTAMP_SECONDS)

The Auxiliary Timestamp - Seconds register contains the lower 32 bits of the Seconds field of the auxiliary timestamp register.

Offset 0x0B4C Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	AUXTSHI															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	AUXTSHI															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 874. Auxiliary timestamp seconds register (MAC_AUXILIARY_TIMESTAMP_SECONDS)

Table 965. MAC_AUXILIARY_TIMESTAMP_SECONDS field descriptions

Field	Description
0:31 AUXTSHI	Contains the lower 32 bits of the Seconds field of the auxiliary timestamp.

49.2.2.162 Timestamp ingress asymmetry correction register (MAC_TIMESTAMP_INGRESS_ASYM_CORR)

The MAC Timestamp Ingress Asymmetry Correction register contains the Ingress Asymmetry Correction value to be used while updating correction field in PDelay_Resp PTP messages.

Offset 0x0B50 Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	OSTIAC															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	OSTIAC															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 875. Timestamp ingress asymmetry correction register (MAC_TIMESTAMP_INGRESS_ASYM_CORR)

Table 966. MAC_TIMESTAMP_INGRESS_ASYM_CORR field descriptions

Field	Description
0:31 OSTIAC	One-Step Timestamp Ingress Asymmetry Correction This field contains the ingress path asymmetry value to be added to correctionField of Pdelay_Resp PTP packet. The programmed value should be in units of nanoseconds and multiplied by 2^16. For example, 2.5 ns is represented as 0x00028000. The value can also be negative, which is represented in 2's complement form with bit 0 representing the sign bit.

49.2.2.163 Timestamp egress asymmetry correction register (MAC_TIMESTAMP_EGRESS_ASYM_CORR)

The MAC Timestamp Egress Asymmetry Correction register contains the Egress Asymmetry Correction value to be used while updating the correction field in PDelay_Req PTP messages.




Figure 876. Timestamp egress asymmetry correction register (MAC_TIMESTAMP_EGRESS_ASYM_CORR)

Table 967. MAC_TIMESTAMP_EGRESS_ASYM_CORR field descriptions

Field	Description
0:31 OSTEAC	One-Step Timestamp Egress Asymmetry Correction This field contains the egress path asymmetry value to be subtracted from correctionField of Pdelay_Resp PTP packet. The programmed value must be the negated value in units of nanoseconds multiplied by 2^16. For example, if the required correction is +2.5 ns, the programmed value must be 0xFFFD_8000, which is the 2's complement of 0x0002_8000 (2.5 × 216). Similarly, if the required correction is -3.3 ns, the programmed value is 0x0003_4CCC (3.3 × 216).

49.2.2.164 Timestamp ingress correction nanosecond register (MAC_TIMESTAMP_INGRESS_CORR_NANOSECOND)

This register contains the correction value in nanoseconds to be used with the captured timestamp value in the ingress path.




Figure 877. Timestamp ingress correction nanosecond register (MAC_TIMESTAMP_INGRESS_CORR_NANOSECOND)

Table 968. MAC_TIMESTAMP_INGRESS_CORR_NANOSECOND field descriptions

Field	Description
0:31 TSIC	Timestamp Ingress Correction This field contains the ingress path correction value as defined by the Ingress Correction expression.

49.2.2.165 Timestamp egress correction nanosecond register (MAC_TIMESTAMP_EGRESS_CORR_NANOSECOND)

This register contains the correction value in nanoseconds to be used with the captured timestamp value in the egress path.




Figure 878. Timestamp egress correction nanosecond register (MAC_TIMESTAMP_EGRESS_CORR_NANOSECOND)

Table 969. MAC_TIMESTAMP_EGRESS_CORR_NANOSECOND field descriptions

Field	Description
0:31 TSEC	Timestamp Egress Correction This field contains the nanoseconds part of the egress path correction value as defined by the Egress Correction expression.

49.2.2.166 MAC Timestamp ingress latency register (MAC_TIMESTAMP_INGRESS_LATENCY)

This register holds the Ingress MAC latency.

Offset 0x0B68 Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	ITLNS											
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	ITLSNS								0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 879. Timestamp ingress register (MAC_TIMESTAMP_INGRESS_LATENCY)

Table 970. MAC_TIMESTAMP_INGRESS_LATENCY field descriptions

Field	Description
4:15 ITLNS	Ingress Timestamp Latency, in sub-nanoseconds This register holds the average latency in sub-nanoseconds between the input ports (phy_rxd_i) of MAC and the actual point (GMII/MII) where the ingress timestamp is taken. Ingress correction value is computed as described in *Section 49.3.9.7.1: Ingress correction*.
16:23 ITLSNS	Ingress Timestamp Latency, in nanoseconds This register holds the average latency in nanoseconds between the input ports (phy_rxd_i) of MAC and the actual point (GMII/MII) where the ingress timestamp is taken. Ingress correction value is computed as described in *Section 49.3.9.7.1: Ingress correction*.

49.2.2.167 MAC timestamp egress latency register (MAC_TIMESTAMP_EGRESS_LATENCY)

This register holds the Egress MAC latency.

Offset 0x0B6C Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	ETLNS											
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	ETLSNS								0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 880. Timestamp egress register (MAC_TIMESTAMP_EGRESS_LATENCY)

Table 971. MAC_TIMESTAMP_EGRESS_LATENCY field descriptions

Field	Description
4:15 ETLNS	Egress Timestamp Latency, in sub-nanoseconds This register holds the average latency in nanoseconds between the actual point (GMII/MII) where the egress timestamp is taken and the output ports (phy_txd_o) of the MAC. Egress correction value is computed as described in *Section 49.3.9.7.2: Egress correction*.
16:23 ETLSNS	Egress Timestamp Latency, in nanoseconds This register holds the average latency in sub-nanoseconds between the actual point (GMII/MII) where the egress timestamp is taken and the output ports (phy_txd_o) of the MAC. Egress correction value is computed as described in *Section 49.3.9.7.2: Egress correction*.

49.2.2.168 MAC PPS control register (MAC_PPS_CONTROL)

Offset 0x0B70 Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	MCGREN0	TRGTMODSEL0		PPSEN0	PPSCTRL_PPSCMD			
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 881. MAC PPS control register (MAC_PPS_CONTROL)

Table 972. MAC_PPS_CONTROL field descriptions

Field	Description
24 MCGREN0	MCGR Mode Enable for PPS0 Output This field enables the 0th PPS instance to operate in PPS or MCGR mode. When set it operates in MCGR mode and on reset it operates in PPS mode. 0 0^{th} PPS instance is enabled to operate in PPS mode 1 0^{th} PPS instance is enabled to operate in MCGR mode
25:26 TRGTMODSEL0	Target Time Register Mode for PPS0 Output This field indicates the Target Time registers (MAC registers 96 and 97) mode for PPS0 output signal: 00 Target Time registers are programmed only for generating the interrupt event. The Flexible PPS function must not be enabled in this mode, otherwise spurious transitions may be observed on the corresponding ptp_pps_o output port. 01 Reserved 10 Target Time registers are programmed for generating the interrupt event and starting or stopping the PPS0 output signal generation. 11 Target Time registers are programmed only for starting or stopping the PPS0 output signal generation. No interrupt is asserted.

Table 972. MAC_PPS_CONTROL field descriptions (continued)

Field	Description
27 PPSEN0	Flexible PPS Output Mode Enable When this bit is set, Bits[28:31] function as PPSCMD. When this bit is reset, Bits[28:31] function as PPSCTRL (Fixed PPS mode).
28:31 PPSCTRL_ PPSCMD	**PPS Output Frequency Control** This field controls the frequency of the PPS0 output (ptp_pps_o[0]) signal. The default value of PPSCTRL is 0000, and the PPS output is 1 pulse (of width clk_ptp_i) every second. For other values of PPSCTRL, the PPS output becomes a generated clock of following frequencies: 0001 The binary rollover is 2 Hz, and the digital rollover is 1 Hz 0010 The binary rollover is 4 Hz, and the digital rollover is 2 Hz 0011 The binary rollover is 8 Hz, and the digital rollover is 4 Hz 0100 The binary rollover is 16 Hz, and the digital rollover is 8 Hz ... 1111 The binary rollover is 32.768 KHz and the digital rollover is 16.384 KHz **Note:** In the binary rollover mode, the PPS output (ptp_pps_o) has a duty cycle of 50 percent with these frequencies. In the digital rollover mode, the PPS output frequency is an average number. The actual clock is of different frequency that gets synchronized every second.(1) or **Flexible PPS Output (ptp_pps_o[0]) Control** Programming these bits with a non-zero value instructs the MAC to initiate an event. When the command is transferred or synchronized to the PTP clock domain, these bits get cleared automatically. The software should ensure that these bits are programmed only when they are 'all-zero'. The following list describes the values of PPSCMD0: 0000 No Command 0001 START Single Pulse. This command generates single pulse rising at the start point defined in Target Time Registers (register 455 and 456) and of a duration defined in the PPS0 Width Register. 0010 START Pulse Train. This command generates the train of pulses rising at the start point defined in the Target Time Registers and of a duration defined in the PPS0 Width Register and repeated at interval defined in the PPS Interval Register. By default, the PPS pulse train is free-running unless stopped by the 'Stop Pulse train at time' or 'Stop Pulse Train immediately' commands. 0011 Cancel START. This command cancels the START Single Pulse and START Pulse Train commands if the system time has not crossed the programmed start time. 0100 STOP Pulse train at time. This command stops the train of pulses initiated by the START Pulse Train command (PPSCMD = 0010) after the time programmed in the Target Time registers elapses. 0101 STOP Pulse Train immediately. This command immediately stops the train of pulses initiated by the START Pulse Train command (PPSCMD = 0010). 0110 Cancel STOP Pulse train. This command cancels the STOP pulse train at time command if the programmed stop time has not elapsed. The PPS pulse train becomes free-running on the successful execution of this command. 0111–1111 Reserved Access restriction applies. Setting 1 sets. Self-cleared. Setting 0 has no effect.

1. For example:
When PPSCTRL = 0001, the PPS (1 Hz) has a low period of 537 ms and a high period of 463 ms
When PPSCTRL = 0010, the PPS (2 Hz) is a sequence of one clock of 50 percent duty cycle and 537 ms period. Second clock of 463 ms period (268 ms low and 195 ms high)
When PPSCTRL = 0011, the PPS (4 Hz) is a sequence of three clocks of 50 percent duty cycle and 268 ms period. Fourth clock of 195 ms period (134 ms low and 61 ms high)
This behavior is because of the non-linear toggling of bits in the digital rollover mode in the MAC_System_Time_Nanoseconds register.

49.2.2.169 MAC PPS0 target time seconds register (MAC_PPS0_TARGET_TIME_SECONDS)

The PPS Target Time Seconds register, along with PPS Target Time Nanoseconds register, is used to schedule an interrupt event [Bit 30 of MAC_Timestamp_Status] when the system time exceeds the value programmed in these registers.

Offset 0x0B80 Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R/W	TSTRH0															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R/W	TSTRH0															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 882. MAC PPS0 target time seconds register (MAC_PPS0_TARGET_TIME_SECONDS)

Table 973. MAC_PPS0_TARGET_TIME_SECONDS field descriptions

Field	Description
0:31 TSTRH0	PPS Target Time Seconds Register This field stores the time in seconds. When the timestamp value matches or exceeds both Target Timestamp registers, the MAC starts or stops the PPS signal output and generates an interrupt (if enabled) based on Target Time mode selected for the corresponding PPS output in the MAC_PPS_Control register.

49.2.2.170 MAC PPS0 target time nanoseconds register (MAC_PPS0_TARGET_TIME_NANOSECONDS)

Offset 0x0B84 Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	TRGTBUSY0	TTSL0														
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	TTSL0															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 883. MAC PPS0 target time nanoseconds register (MAC_PPS0_TARGET_TIME_NANOSECONDS)

Table 974. MAC_PPS0_TARGET_TIME_NANOSECONDS field descriptions

Field	Description
0 TRGTBUSY0	PPS Target Time Register Busy The MAC sets this bit when the PPSCMD0 field in the MAC_PPS_Control register is programmed to 010 or 011. Programming the PPSCMD0 field to 010 or 011 instructs the MAC to synchronize the Target Time Registers to the PTP clock domain. The MAC clears this bit after synchronizing the Target Time Registers to the PTP clock domain The application must not update the Target Time Registers when this bit is read as 1. Otherwise, the synchronization of the previous programmed time gets corrupted.
1:31 TTSL0	Target Time Low for PPS Register This register stores the time in (signed) nanoseconds. When the value of the timestamp matches the value in both Target Timestamp registers, the MAC starts or stops the PPS signal output and generates an interrupt (if enabled) based on the TRGTMODSEL0 field (Bits [25:26]) in MAC_PPS_Control. When the TSCTRLSSR bit is reset in the MAC_Timestamp_Control register, this value should be (time in ns / 0.465). The actual start or stop time of the PPS signal output may have an error margin up to one unit of sub-second increment value. When the TSCTRLSSR bit is set in the MAC_Timestamp_Control register, this value should not exceed 0x3B9A_C9FF. The actual start or stop time of the PPS signal output may have an error margin up to one unit of sub-second increment value. Access restriction applies. Setting 1 sets. Self-cleared. Setting 0 has no effect.

49.2.2.171 MAC PPS0 interval register (MAC_PPS0_INTERVAL)

The PPS0 Interval register contains the number of units of sub-second increment value between the rising edges of PPS0 signal output (ptp_pps_o[0]).

Offset 0x0B88 Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	PPSINT0															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	PPSINT0															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 884. MAC PPS0 interval register (MAC_PPS0_INTERVAL)

Table 975. MAC_PPS0_INTERVAL field descriptions

Field	Description
0:31 PPSINT0	PPS Output Signal Interval These bits store the interval between the rising edges of PPS0 signal output. The interval is stored in terms of number of units of sub-second increment value. You need to program one value less than the required interval. For example, if the PTP reference clock is 50 MHz (period of 20 ns), and desired interval between the rising edges of PPS0 signal output is 100 ns (that is, 5 units of sub-second increment value), you should program value 4 (5-1) in this register.

49.2.2.172 MAC PPS0 width register (MAC_PPS0_WIDTH)

The PPS0 Width register contains the number of units of sub-second increment value between the rising and corresponding falling edges of PPS0 signal output (ptp_pps_o[0]).

Offset 0x0B8C Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	PPSWIDTH0															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	PPSWIDTH0															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 885. MAC PPS0 width register (MAC_PPS0_WIDTH)

Table 976. MAC_PPS0_WIDTH field descriptions

Field	Description
0:31 PPSWIDTH0	PPS Output Signal Width These bits store the width between the rising edge and corresponding falling edge of PPS0 signal output. The width is stored in terms of number of units of sub-second increment value. You need to program one value less than the required interval. For example, if PTP reference clock is 50 MHz (period of 20 ns), and width between the rising and corresponding falling edges of PPS0 signal output is 80 ns (that is, four units of sub-second increment value), you should program value 3 (4-1) in this register. **Note:** The value programmed in this register must be lesser than the value programmed in MAC_PPS0_Interval.

49.2.2.173 MTL operation mode register (MTL_OPERATION_MODE)

The Operation mode register establishes the Transmit and Receive operating modes and commands.

Offset 0x0C00 Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	CNTCLR	CNTPRST	0	SCHALG		0	0	RAA	DTXSTS	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 886. MTL operation mode register (MTL_OPERATION_MODE)

Table 977. MTL_OPERATION_MODE field descriptions

Field	Description
22 CNTCLR	Counters Reset When this bit is set, all counters are reset. This bit is cleared automatically after 1 clock cycle. If this bit is set along with CNT_PRESET bit, CNT_PRESET has precedence. Access restriction applies. Setting 1 sets. Self-cleared. Setting 0 has no effect. 0 Counters are not reset 1 All counters are reset
23 CNTPRST	Counters Preset When this bit is set: – MTL_TxQ[0-7]_Underflow register is initialized/preset to 12'h7F0. – Missed Packet and Overflow Packet counters in MTL_RxQ[0-7]_Missed_Packet_Overflow_Cnt register is initialized/preset to 12'h7F0. Access restriction applies. Setting 1 sets. Self-cleared. Setting 0 has no effect. 0 Counters Preset is disabled 1 Counters Preset is enabled
25:26 SCHALG	Tx Scheduling Algorithm This field indicates the algorithm for Tx scheduling: 00 WRR algorithm 01 WFQ algorithm when DCB feature is selected 10 DWRR algorithm when DCB feature is selected 11 Strict priority algorithm
29 RAA	Receive Arbitration Algorithm This field is used to select the arbitration algorithm for the Rx side. 0 Strict priority (SP) Queue 0 has the lowest priority and the last queue has the highest priority. 1 Weighted Strict Priority (WSP)
30 DTXSTS	Drop Transmit Status When this bit is set, the Tx packet status received from the MAC is dropped in the MTL. When this bit is reset, the Tx packet status received from the MAC is forwarded to the application. 0 Drop Transmit Status is disabled 1 Drop Transmit Status is enabled

49.2.2.174 MTL debug access control register (MTL_DBG_CTL)

The FIFO Debug Access Control and Status register controls the operation mode of FIFO debug access.

Offset 0x0C08 Access: User Read/Write




Figure 887. MTL debug access control register (MTL_DBG_CTL)

Table 978. MTL_DBG_CTL field descriptions

Field	Description
13:14 EIEC	ECC Inject Error Control for Tx, Rx and TSO memories When EIEE bit of this register is set, following are the errors inserted based on the value encoded in this field. 00 Insert 1 bit error 01 Insert 2 bit errors 10 Insert 3 bit errors 11 Insert 1 bit error in address field
15 EIEE	ECC Inject Error Enable for Tx, Rx and TSO memories When set, enables the ECC error injection feature. When reset, disables the ECC error injection feature. 0 ECC Inject Error for Tx, Rx and TSO memories is disabled 1 ECC Inject Error for Tx, Rx and TSO memories is enabled
16 STSIE	Transmit Status Available Interrupt Status Enable When this bit is set, an interrupt is generated when Transmit status is available in slave mode. 0 Transmit Packet Available Interrupt Status is disabled 1 Packet Available Interrupt Status is enabled
17 PKTIE	Receive Packet Available Interrupt Status Enable When this bit is set, an interrupt is generated when EOP of received packet is written to the Rx FIFO. 0 Receive Packet Available Interrupt Status is disabled 1 Receive Packet Available Interrupt Status is enabled
18:19 FIFOSEL	FIFO Selected for Access This field indicates the FIFO selected for debug access: 00 Tx FIFO 01 Tx Status FIFO (only read access when SLVMOD is set) 10 TSO FIFO (cannot be accessed when SLVMOD is set) 11 Rx FIFO

Table 978. MTL_DBG_CTL field descriptions (continued)

Field	Description
20 FIFOWREN	FIFO Write Enable When this bit is set, it enables the Write operation on selected FIFO, when FIFO Debug Access is enabled. This bit must not be written to 1 when FIFO Debug Access is not enabled, that is FDBGEN bit is 0. Access restriction applies. Self-cleared. Setting 0 clears. Setting 1 sets. 0 FIFO Write is disabled 1 FIFO Write is enabled
21 FIFORDEN	FIFO Read Enable When this bit is set, it enables the Read operation on selected FIFO, when FIFO Debug Access is enabled. This bit must not be written to 1 when FIFO Debug Access is not enabled, that is FDBGEN bit is 0. Access restriction applies. Self-cleared. Setting 0 clears. Setting 1 sets. 0 FIFO Read is disabled 1 FIFO Read is enabled
22 RSTSEL	Reset Pointers of Selected FIFO When this bit is set, the pointers of the currently-selected FIFO are reset when FIFO Debug Access is enabled. This bit must not be written to 1 when FIFO Debug Access is not enabled, that is FDBGEN bit is 0. Access restriction applies. Self-cleared. Setting 0 clears. Setting 1 sets. 0 Reset Pointers of Selected FIFO is disabled 1 Reset Pointers of Selected FIFO is enabled
23 RSTALL	Reset All Pointers When this bit is set, the pointers of all FIFOs are reset when FIFO Debug Access is enabled. This bit must not be written to 1 when FIFO Debug Access is not enabled, that is FDBGEN bit is 0. Access restriction applies. Self-cleared. Setting 0 clears. Setting 1 sets. 0 Reset All Pointers is disabled 1 Reset All Pointers is enabled
25:26 PKTSTATE	Encoded Packet State This field is used to write the control information to the Tx FIFO or Rx FIFO. Tx FIFO / Rx FIFO: 00 Tx Packet Data / Rx Packet Data 01 Tx Control Word / Rx Normal Status 10 Tx SOP Data / Rx Last Status 11 Tx EOP Data / Rx EOP
28:29 BYTEEN	Byte Enables This field indicates the number of data bytes valid in the data register during Write operation. This is valid only when PKTSTATE is 2'b10 (EOP) and Tx FIFO or Rx FIFO is selected. 00 Byte 0 valid 01 Byte 0 and Byte 1 are valid 10 Byte 0, Byte 1, and Byte 2 are valid 11 All four bytes are valid

Table 978. MTL_DBG_CTL field descriptions (continued)

Field	Description
30 DBGMOD	Debug Mode Access to FIFO When this bit is set, it indicates that the current access to the FIFO is read, write, and debug access. In this mode, the following access types are allowed: – Read and Write access to Tx FIFO, TSO FIFO, and Rx FIFO – Read access is allowed to Tx Status FIFO. When this bit is reset, it indicates that the current access to the FIFO is slave access bypassing the DMA. In this mode, the following access are allowed: – Write access to the Tx FIFO – Read access to the Rx FIFO and Tx Status FIFO 0 Debug Mode Access to FIFO is disabled 1 Debug Mode Access to FIFO is enabled
31 FDBGEN	FIFO Debug Access Enable When this bit is set, it indicates that the debug mode access to the FIFO is enabled. When this bit is reset, it indicates that the FIFO can be accessed only through a master interface. 0 FIFO Debug Access is disabled 1 FIFO Debug Access is enabled

49.2.2.175 MTL debug status register (MTL_DBG_STS)

The FIFO Debug status register contains the status of FIFO debug access.

Offset 0x0C0C — Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	LOCR															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	LOCR	0	0	0	0	0	STSI	PKTI	0	0	0	BYTEEN		PKTSTATE		FIFOBUSY
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0

Figure 888. MTL debug status register (MTL_DBG_STS)

Table 979. MTL_DBG_STS field descriptions

Field	Description
0:16 LOCR	Remaining Locations in the FIFO Slave Access Mode: This field indicates the space available in selected FIFO. Debug Access Mode: This field contains the Write or Read pointer value of the selected FIFO during Write or Read operation, respectively.
22 STSI	Transmit Status Available Interrupt Status When set, this bit indicates that the Slave mode Tx packet is transmitted, and the status is available in Tx Status FIFO. This bit is reset when 1 is written to this bit.
23 PKTI	Receive Packet Available Interrupt Status When set, this bit indicates that MAC layer has written the EOP of received packet to the Rx FIFO. This bit is reset when 1 is written to this bit.
27:28 BYTEEN	Byte Enables This field indicates the number of data bytes valid in the data register during Read operation. This is valid only when PKTSTATE is 2'b10 (EOP) and Tx FIFO or Rx FIFO is selected. 00 Byte 0 valid 01 Byte 0 and Byte 1 are valid 10 Byte 0, Byte 1, and Byte 2 are valid 11 All four bytes are valid
29:30 PKTSTATE	Encoded Packet State This field is used to get the control or status information of the selected FIFO. This field is applicable only for Tx FIFO and Rx FIFO during Read operation. Tx FIFO / Rx FIFO: 00 Tx Packet Data / Rx Packet Data 01 Tx Control Word / Rx Normal Status 10 Tx SOP Data / Rx Last Status 11 Tx EOP Data / Rx EOP
31 FIFOBUSY	FIFO Busy When set, this bit indicates that a FIFO operation is in progress in the MAC and content of the following fields is not valid: All other fields of this register All fields of the MTL_FIFO_Debug_Data register

49.2.2.176 MTL FIFO debug data register (MTL_FIFO_DEBUG_DATA)

The FIFO debug data register contains the data to be written to or read from the FIFOs.

Offset 0x0C10 Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	FDBGDATA															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	FDBGDATA															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 889. MTL FIFO debug data register (MTL_FIFO_DEBUG_DATA)

Table 980. MTL_FIFO_DEBUG_DATA field descriptions

Field	Description
0:31 FDBGDATA	FIFO Debug Data During debug or slave access write operation, this field contains the data to be written to the Tx FIFO, Rx FIFO,. During debug or slave access read operation, this field contains the data read from the Tx FIFO, Rx FIFO, or Tx Status FIFO.

49.2.2.177 MTL interrupt status register (MTL_INTERRUPT_STATUS)

The software driver (application) reads this register during interrupt service routine or polling to determine the interrupt status of MTL queues and the MAC.

Offset 0x0C20 Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DBGIS	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	Q1IS	Q0IS
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 890. MTL interrupt status register (MTL_INTERRUPT_STATUS)

Table 981. MTL_INTERRUPT_STATUS field descriptions

Field	Description
14 DBGIS	Debug Interrupt status This bit indicates an interrupt event during the slave access. To reset this bit, the application must read the FIFO Debug Access Status register to get the exact cause of the interrupt and clear its source. 0 Debug Interrupt status not detected 1 Debug Interrupt status detected
30 Q1IS	Queue 1 Interrupt status This bit indicates that there is an interrupt from Queue 1. To reset this bit, the application must read the MTL_Q1_Interrupt_Control_Status register to get the exact cause of the interrupt and clear its source. 0 Queue 1 Interrupt status not detected 1 Queue 1 Interrupt status detected
31 Q0IS	Queue 0 Interrupt status This bit indicates that there is an interrupt from Queue 0. To reset this bit, the application must read Queue 0 Interrupt Control and Status register to get the exact cause of the interrupt and clear its source. 0 Queue 0 Interrupt status not detected 1 Queue 0 Interrupt status detected

49.2.2.178 MTL receive queue and DMA channel mapping 0 register (MTL_RXQ_DMA_MAP0)

The Receive queue and DMA channel mapping 0 register.

Offset 0x0C30 Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0		0	0	0		0	0	0		0	0	0	
W				Q1DDMACH				Q1MDMACH				Q0DDMACH				Q0MDMACH
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 891. MTL receive queue and DMA channel mapping 0 register (MTL_RXQ_DMA_MAP0)

Table 982. MTL_RXQ_DMA_MAP0 field descriptions

Field	Description
19 Q1DDMACH	Queue 1 Enabled for DA-based DMA Channel Selection When set, this bit indicates that the packets received in Queue 1 are routed to a particular DMA channel as decided in the MAC Receiver based on the DMA channel number programmed in the L3-L4 filter registers, or the Ethernet DA address. When reset, this bit indicates that the packets received in Queue 1 are routed to the DMA Channel programmed in the Q1MDMACH field.
23 Q1MDMACH	Queue 1 Mapped to DMA Channel This field controls the routing of the received packet in Queue 1 to the DMA channel. This field is valid when the Q1DDMACH field is reset. 0 DMA Channel 0 1 DMA Channel 1
27 Q0DDMACH	Queue 0 Enabled for DA-based DMA Channel Selection When set, this bit indicates that the packets received in Queue 0 are routed to a particular DMA channel as decided in the MAC Receiver based on the DMA channel number programmed in the L3-L4 filter registers, or the Ethernet DA address. When reset, this bit indicates that the packets received in Queue 0 are routed to the DMA Channel programmed in the Q0MDMACH field.
31 Q0MDMACH	Queue 0 Mapped to DMA Channel This field controls the routing of the packet received in Queue 0 to the DMA channel. This field is valid when the Q0DDMACH field is reset. 0 DMA Channel 0 1 DMA Channel 1

49.2.2.179 MTL ECC Control register (MTL_ECC_CONTROL)

This register establishes the operating mode of ECC related to MTL memories.

Offset 0x0CC0 Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	MEEAO	0	0	0	0	0	0	MRXEE	MTXEE
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 892. MTL ECC control register (MTL_ECC_CONTROL)

Table 983. MTL_ECC_CONTROL field descriptions

Field	Description
23 MEEAO	MTL ECC Error Address Status Over-ride When set, the following error address fields will hold the last valid address where the error is detected. When reset, the following error address fields will hold the first address where the error is detected. EUEAS/ECEAS of MTL_ECC_Err_Addr_Status register. 0 MTL ECC Error Address Status Over-ride is disabled 1 MTL ECC Error Address Status Over-ride is enabled
30 MRXEE	MTL Rx FIFO ECC Enable When set to 1, enables the ECC feature for MTL Rx FIFO memory. When set to zero, disables the ECC feature for MTL Rx FIFO memory. 0 MTL Rx FIFO ECC is disabled 1 MTL Rx FIFO ECC is enabled
31 MTXEE	MTL Tx FIFO ECC Enable When set to 1, enables the ECC feature for MTL Tx FIFO memory. When set to zero, disables the ECC feature for MTL Tx FIFO memory. 0 MTL Tx FIFO ECC is disabled 1 MTL Tx FIFO ECC is enabled

49.2.2.180 MTL Safety Interrupt Status register (MTL_SAFETY_INTERRUPT_STATUS)

This register provides Safety interrupt status.

Offset 0x0CC4 Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	MCSIS	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	MEUIS	MECIS
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 893. MTL safety interrupt status register (MTL_Safety_Interrupt_Status)

Table 984. MTL_Safety_Interrupt_Status field descriptions

Field	Description
0 MCSIS	MAC Safety Uncorrectable Interrupt Status Indicates an uncorrectable Safety-related Interrupt is set in the MAC module. MAC_DPP_FSM_Interrupt_Status register should be read when this bit is set, to get the cause of the Safety Interrupt in MAC. 0 MAC Safety Uncorrectable Interrupt Status not detected 1 MAC Safety Uncorrectable Interrupt Status detected
30 MEUIS	MTL ECC Uncorrectable error Interrupt Status This bit indicates an uncorrectable error interrupt event in the MTL ECC safety feature. To get the exact cause of the interrupt the application should read the MTL_ECC_Interrupt_Status register. 0 MTL ECC Uncorrectable error Interrupt Status not detected 1 MTL ECC Uncorrectable error Interrupt Status detected
31 MECIS	MTL ECC Correctable error Interrupt Status This bit indicates a correctable error interrupt event in the MTL ECC safety feature. To get the exact cause of the interrupt the application should read the MTL_ECC_Interrupt_Status register. 0 MTL ECC Correctable error Interrupt Status not detected 1 MTL ECC Correctable error Interrupt Status detected

49.2.2.181 MTL ECC interrupt enable register (MTL_ECC_INTERRUPT_ENABLE)

This register provides enable bits for the ECC interrupts.

Offset 0x0CC8 Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	RXCEIE	0	0	0	TXCEIE
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 894. MTL ECC interrupt enable register (MTL_ECC_INTERRUPT_ENABLE)

Table 985. MTL_ECC_INTERRUPT_ENABLE field descriptions

Field	Description
27 RXCEIE	Rx memory Correctable Error Interrupt Enable When set, generates an interrupt when a correctable error is detected at the MTL Rx memory interface. It is indicated in the RXCES bit of MTL_ECC_Interrupt_Status register. When reset this event does not generate an interrupt. 0 Rx memory Correctable Error Interrupt is disabled 1 Rx memory Correctable Error Interrupt is enabled
31 TXCEIE	Tx memory Correctable Error Interrupt Enable When set, generates an interrupt when a correctable error is detected at the MTL Tx memory interface. It is indicated in the TXCES bit of MTL_ECC_Interrupt_Status register. When reset this event does not generate an interrupt. 0 Tx memory Correctable Error Interrupt is disabled 1 Tx memory Correctable Error Interrupt is enabled

49.2.2.182 MTL ECC interrupt status register (MTL_ECC_INTERRUPT_STATUS)

This register provides MTL ECC Interrupt Status.

Offset 0x0CCC — Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	RXUES	RXAMS	RXCES	0	TXUES	TXAMS	TXCES
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 895. MTL ECC interrupt status register (MTL_ECC_INTERRUPT_STATUS)

Table 986. MTL_ECC_INTERRUPT_STATUS field descriptions

Field	Description
25 RXUES	MTL Rx memory Uncorrectable Error Status When set, indicates that an uncorrectable error is detected at the MTL Rx memory interface. 0 MTL Rx memory Uncorrectable Error Status not detected 1 MTL Rx memory Uncorrectable Error Status detected
26 RXAMS	MTL Rx memory Address Mismatch Status This bit when set indicates that address mismatch is found for address bus of the MTL Rx memory. 0 MTL Rx memory Address Mismatch Status not detected 1 MTL Rx memory Address Mismatch Status detected
27 RXCES	MTL Rx memory Correctable Error Status This bit when set indicates that correctable error is detected at the MTL Rx memory. 0 MTL Rx memory correctable Error Status not detected 1 MTL Rx memory correctable Error Status detected
29 TXUES	MTL Tx memory Uncorrectable Error Status When set, indicates that an uncorrectable error is detected at the MTL TX memory interface. 0 MTL Tx memory Uncorrectable Error Status not detected 1 MTL Tx memory Uncorrectable Error Status detected
30 TXAMS	MTL Tx memory Address Mismatch Status This bit when set indicates that address mismatch is found for address bus of the MTL Tx memory. 0 MTL Tx memory Address Mismatch Status not detected 1 MTL Tx memory Address Mismatch Status detected
31 TXCES	MTL Tx memory Correctable Error Status This bit when set indicates that a correctable error is detected at the MTL Tx memory. 0 MTL Tx memory Correctable Error Status not detected 1 MTL Tx memory Correctable Error Status detected

49.2.2.183 MTL ECC Error Status Rctl register (MTL_ECC_ERR_STS_RCTL)

This register establishes the control for ECC Error status capture.

Offset 0x0CD0 Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	CUES	CCES	EMS			EESRE
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 896. MTL ECC Error Status Rctl register (MTL_ECC_Err_Sts_Rctl)

Table 987. MTL_ECC_Err_Sts_Rctl field descriptions

Field	Description
26 CUES	Clear Uncorrectable Error Status When this bit is set along with EESRE bit of this register, based on the EMS field of this register, the respective memory‘s uncorrectable error address and uncorrectable error count values will be cleared upon reading. Hardware resets this bit when all the error status values are cleared. 0 Clear Uncorrectable Error Status not detected 1 Clear Uncorrectable Error Status detected
27 CCES	Clear Correctable Error Status When this bit is set along with EESRE bit of this register, based on the EMS field of this register, the respective memory‘s correctable error address and correctable error count values will be cleared upon reading. Hardware resets this bit when all the error status values are cleared. 0 Clear Correctable Error Status not detected 1 Clear Correctable Error Status detected

Table 987. MTL_ECC_Err_Sts_Rctl field descriptions (continued)

Field	Description
28:30 EMS	MTL ECC Memory Selection When EESRE bit of this register is set, this field indicates which memory's error status value to be read. The memory selection encoding is as described below. 000 MTL Tx memory 001 MTL Rx memory 010 MTL EST memory 011 MTL Rx Parser memory 100 DMA TSO memory
31 EESRE	MTL ECC Error Status Read Enable When this bit is set, based on the EMS field of this register, the respective memory's error status values will be captured as described below: – The correctable and uncorrectable error count values will be captured into MTL_ECC_Err_Cnt_Status register – The address location's of correctable and uncorrectable errors will be captured into MTL_ECC_Err_Addr_Status register Hardware resets this bit when all the status values are captured into the MTL_ECC_Err_Cnt_Status and MTL_ECC_Err_Addr_Status registers. 0 MTL ECC Error Status Read is disabled 1 MTL ECC Error Status Read is enabled

49.2.2.184 MTL ECC Error Address Status register (MTL_ECC_ERR_ADDR_STATUS)

This register provides the memory addresses for the correctable and uncorrectable errors.




Figure 897. MTL ECC Error Address Status register (MTL_ECC_Err_Addr_Status)

Table 988. MTL_ECC_Err_Addr_Status field descriptions

Field	Description
0:15 EUEAS	MTL ECC Uncorrectable Error Address Status Based on the EMS field of MTL_ECC_Err_Sts_Rctl register, this field holds the respective memory‘s address locations for which an uncorrectable error or address mismatch is detected. When MEEAO bit of MTL_ECC_Control register is set, this field holds the last valid address of memory for which either an uncorrectable error or an address mismatch is detected. When MEEAO bit of MTL_ECC_Control register is reset, this field holds the first address of the memory for which either an uncorrectable error or address mismatch is detected.
16:31 ECEAS	MTL ECC Correctable Error Address Status Based on the EMS field of MTL_ECC_Err_Sts_Rctl register, this field holds the respective memory‘s address locations for which a correctable error is detected. When MEEAO bit of MTL_ECC_Control register is set, this field holds the last valid address of memory for which correctable error or address mismatch is detected. When MEEAO bit of MTL_ECC_Control register is reset, this field holds the first address of the memory for which correctable error is detected.

49.2.2.185 MTL ECC Error Counter Status register (MTL_ECC_ERR_CNTR_STATUS)

This register provides ECC error count for correctable and uncorrectable errors.

Offset 0x0CD8 Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	EUECS			
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	ECECS							
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 898. MTL ECC Error Counter Status register (MTL_ECC_ERR_CNTR_STATUS)

Table 989. MTL_ECC_Err_Cntr_Status field descriptions

Field	Description
12:15 EUECS	MTL ECC Uncorrectable Error Counter Status Based on the EMS field of MTL_ECC_Err_Cntr_Rctl register, this field holds the respective memory's uncorrectable error count value.
24:31 ECECS	MTL ECC Correctable Error Counter Status Based on the EMS field of MTL_ECC_Err_Cntr_Rctl register, this field holds the respective memory's correctable error count value.

49.2.2.186 MTL Data Parity Protection Control register (MTL_DPP_CONTROL)

This register establishes the operating mode of Data Parity protection and error injection.

Offset 0x0CE0 Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	IPERD	IPETD	IPETSO	IPEDDC	IPEMRF	IPEMTS	IPEMC	IPEID	0	EPSI	OPE	EDPP
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 899. MTL Data Parity Protection Control register (MTL_DPP_CONTROL)

Table 990. MTL_DPP_Control field descriptions

Field	Description
20 IPERD	Insert Parity error in Rx write-back Descriptor parity generator When set to 1, parity bit of first valid data generated by the DMA Rx write-back descriptor parity generator (or at PG8 as shown in *Figure 980: Receive Datapath Parity Protection*) is flipped. 0 Insert Parity error in Rx write-back Descriptor parity generator is disabled 1 Insert Parity error in Rx write-back Descriptor parity generator is enabled
21 IPETD	Insert Parity error in Tx write-back Descriptor parity generator When set to 1, parity bit of first valid data generated by the DMA Tx write-back descriptor parity generator (or at PG4 as shown in *Figure 979: Transmit Datapath Parity Protection*) is flipped. Hardware will clear this bit once respective parity bit is flipped. Values: 0 Insert Parity error in Tx write-back Descriptor parity generator is disabled 1 Insert Parity error in Tx write-back Descriptor parity generator is enabled
22 IPETSO	Insert Parity Error in DMA TSO parity generator When set to 1, parity bit of first valid data generated by the DMA TSO parity generator is (or at PG3 as shown in *Figure 979: Transmit Datapath Parity Protection*) flipped. Hardware will clear this bit once respective parity bit is flipped. 0 Insert Parity Error in DMA TSO parity generator is disabled 1 Insert Parity Error in DMA TSO parity generator is enabled

Table 990. MTL_DPP_Control field descriptions (continued)

Field	Description
23 IPEDDC	Insert Parity Error in DMA DTX Control word parity generator When set to 1, parity bit of first valid data generated by the DMA DTX Control word parity generator (or at PG2 as shown in *Figure 979: Transmit Datapath Parity Protection*) is flipped. Hardware will clear this bit once respective parity bit is flipped. 0 Insert Parity Error in DMA DTX Control word parity generator is disabled 1 Insert Parity Error in DMA DTX Control word parity generator is enabled
24 IPEMRF	Insert Parity Error in MTL Rx FIFO read control parity generator When set to 1, parity bit of first valid data generated by the MTL Rx FIFO read control parity generator (or at PG7 as shown in *Figure 980: Receive Datapath Parity Protection*) is flipped. Hardware will clear this bit once respective parity bit is flipped. 0 Insert Parity Error in MTL Rx FIFO read control parity generator is disabled 1 Insert Parity Error in MTL Rx FIFO read control parity generator is enabled
25 IPEMTS	Insert Parity Error in MTL Tx Status parity generator When set to 1, parity bit of first valid data generated by the MTL Tx Status parity generator (or at PG6 as shown in *Figure 979: Transmit Datapath Parity Protection*) is flipped. Hardware will clear this bit once respective parity bit is flipped. 0 Insert Parity Error in MTL Tx Status parity generator is disabled 1 Insert Parity Error in MTL Tx Status parity generator is enabled
26 IPEMC	Insert Parity Error in MTL checksum parity generator When set to 1, parity bit of first valid data generated by the MTL checksum parity generator (or at PG5 as shown in *Figure 979: Transmit Datapath Parity Protection*) is flipped. Hardware will clear this bit once the respective parity bit is flipped. 0 Insert Parity Error in MTL checksum parity generator is disabled 1 Insert Parity Error in MTL checksum parity generator is enabled
27 IPEID	Insert Parity Error in Interface Data parity generator When set to 1, parity bit of first valid input data generated by the Interface data parity generator (or at PG1 as shown in *Figure 979: Transmit Datapath Parity Protection*) is flipped. Following is the input data bus on which parity bits are generated based on configuration selected: AHB hrdata_i Hardware will clear this bit once the respective parity bit is flipped. 0 Insert Parity Error in Interface Data parity generator is disabled 1 Insert Parity Error in Interface Data parity generator is enabled
29 EPSI	Enable Parity on Slave Interface port When set to 1, enables the parity check for the slave interface ports and disables the internal generation of parity for the input slave data port. When set to 0, disables the parity check for the slave interface ports and enables the internal parity generation for the input slave data port. 0 Parity on Slave Interface port is disabled 1 Parity on Slave Interface port is enabled

Table 990. MTL_DPP_Control field descriptions (continued)

Field	Description
30 OPE	Odd Parity Enable When set to 1, enables odd parity protection on all the external interfaces and when set to 0, enables even parity protection on all the external interfaces. 0 Odd Parity is disabled 1 Odd Parity is enabled
31 EDPP	Enable Data path Parity Protection When set to 1, enables the parity protection for EQOS datapath by generating and checking the parity on EQOS datapath. When set to 0, disables the parity protection for EQOS datapath. 0 Data path Parity Protection is disabled 1 Data path Parity Protection is enabled

49.2.2.187 MTL queue 0 transmit operation mode register (MTL_TXQ0_OPERATION_MODE)

The Queue 0 transmit operation mode register establishes the Transmit queue operating modes and commands.

Offset 0x0D00 Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	TQS			
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	TTC			TXQEN		TSF	FTQ
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 900. Queue 0 transmit operation mode register (MTL_TXQ0_OPERATION_MODE)

Table 991. MTL_TXQ0_OPERATION_MODE field descriptions

Field	Description
12:15 TQS	Transmit Queue Size This field indicates the size of the allocated Transmit queues in blocks of 256 bytes. A value of 0 indicates 256 bytes.
25:27 TTC	Transmit Threshold Control These bits control the threshold level of the MTL Tx Queue. The transmission starts when the packet size within the MTL Tx Queue is larger than the threshold. In addition, full packets with length less than the threshold are also transmitted. These bits are used only when the TSF bit is reset. 000 32 001 64 010 96 011 128 100 192 101 256 110 384 111 512
28:29 TXQEN	Transmit Queue Enable This field is used to enable/disable the transmit queue 0. 00 Not enabled 01 Reserved 10 Enabled 11 Reserved
30 TSF	Transmit Store and Forward When this bit is set, the transmission starts when a full packet resides in the MTL Tx queue. When this bit is set, the TTC values specified in Bits[25:27] of this register are ignored. This bit should be changed only when the transmission is stopped.
31 FTQ	Flush Transmit Queue When this bit is set, the Tx queue controller logic is reset to its default values. Therefore, all the data in the Tx queue is lost or flushed. This bit is internally reset when the flushing operation is complete. Until this bit is reset, you should not write to the MTL_TxQ1_Operation_Mode register. The data which is already accepted by the MAC transmitter is not flushed. It is scheduled for transmission and results in underflow and runt packet transmission. **Note:** The flush operation is complete only when the Tx queue is empty and the application has accepted the pending Tx Status of all transmitted packets. To complete this flush operation, the PHY Tx clock (clk_tx_i) should be active. Access restriction applies. Setting 1 sets. Self-cleared. Setting 0 has no effect.

49.2.2.188 MTL queue 0 underflow counter register (MTL_TXQ0_UNDERFLOW)

The Queue 0 Underflow Counter register contains the counter for packets aborted because of Transmit queue underflow and packets missed because of Receive queue packet flush.

Offset 0x0D04 Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	UFCNTOVF	UFFRMCNT										
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 901. Queue 0 underflow counter register (MTL_TXQ0_UNDERFLOW)

Table 992. MTL_TXQ0_UNDERFLOW field descriptions

Field	Description
20 UFCNTOVF	Overflow Bit for Underflow Packet Counter This bit is set every time the Tx queue Underflow Packet Counter field overflows, that is, it has crossed the maximum count. In such a scenario, the overflow packet counter is reset to all-zeros and this bit indicates that the rollover happened. Access restriction applies. Clears on read. Self-set to 1 on internal event.
21:31 UFFRMCNT	Underflow Packet Counter This field indicates the number of packets aborted by the controller because of Tx Queue Underflow. This counter is incremented each time the MAC aborts outgoing packet because of underflow. The counter is cleared when this register is read with mci_be_i[0] at 1'b1. Access restriction applies. Clears on read. Self-set to 1 on internal event.

49.2.2.189 MTL queue 0 transmit debug register (MTL_TXQ0_DEBUG)

The Queue 0 Transmit Debug register gives the debug status of various blocks related to the Transmit queue.

Offset 0x0D08 Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	STXSTSF			0	PTXQ		
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	TXSTSFSTS	TXQSTS	TWCSTS	TRCSTS		TXQPAUSED
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 902. Queue 0 transmit debug register (MTL_TXQ0_DEBUG)

Table 993. MTL_TXQ0_DEBUG field descriptions

Field	Description
9:11 STXSTSF	Number of Status Words in Tx Status FIFO of Queue This field indicates the current number of status in the Tx Status FIFO of this queue. When the DTXSTS bit of MTL_Operation_Mode register is set to 1, this field does not reflect the number of status words in Tx Status FIFO.
13:15 PTXQ	Number of Packets in the Transmit Queue This field indicates the current number of packets in the Tx Queue. When the DTXSTS bit of MTL_Operation_Mode register is set to 1, this field does not reflect the number of packets in the Transmit queue.
26 TXSTSFSTS	MTL Tx Status FIFO Full Status When high, this bit indicates that the MTL Tx Status FIFO is full. Therefore, the MTL cannot accept any more packets for transmission.
27 TXQSTS	MTL Tx Queue Not Empty Status When this bit is high, it indicates that the MTL Tx Queue is not empty and some data is left for transmission.
28 TWCSTS	MTL Tx Queue Write Controller Status When high, this bit indicates that the MTL Tx Queue Write Controller is active, and it is transferring the data to the Tx Queue.

Table 993. MTL_TXQ0_DEBUG field descriptions (continued)

Field	Description
29:30 TRCSTS	MTL Tx Queue Read Controller Status This field indicates the state of the Tx Queue Read Controller: 00 Idle state 01 Read state (transferring data to the MAC transmitter) 10 Waiting for pending Tx Status from the MAC transmitter 11 Flushing the Tx queue because of the Packet Abort request from the MAC
31 TXQPAUSED	Transmit Queue in Pause When this bit is high and the Rx flow control is enabled, it indicates that the Tx Queue is in the Pause condition (in the full-duplex only mode) because of the following: Reception of the PFC packet for the priorities assigned to the Tx Queue when PFC is enabled. Reception of 802.3x Pause packet when PFC is disabled.

49.2.2.190 MTL queue 0 ETS status register (MTL_TXQ0_ETS_STATUS)

The Queue 0 ETS status register provides the average traffic transmitted in Queue 0.

Offset 0x0D14 Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	ABS							
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	ABS															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 903. Queue 0 ETS status register (MTL_TXQ0_ETS_STATUS)

Table 994. MTL_TXQ0_ETS_STATUS field descriptions

Field	Description
8:31 ABS	Average Bits per Slot This field contains the average transmitted bits per slot.

49.2.2.191 MTL queue 0 quantum or weights register (MTL_TXQ0_QUANTUM_WEIGHT)

The Queue 0 Quantum or Weights register contains weights for the Weighted Round Robin (WRR), for Queue 0.

Offset 0x0D18 Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	ISCQW				
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	ISCQW															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 904. MTL Queue 0 quantum or weights register (MTL_TXQ0_QUANTUM_WEIGHT)

Table 995. MTL_TXQ0_QUANTUM_WEIGHT field descriptions

Field	Description
11:31 ISCQW	When WRR algorithm is enabled for Queue 0 traffic, this field contains the weight for this queue. The maximum value is 0x64. Bits [11:24] must be written to zero.

49.2.2.192 MTL interrupt control status register (MTL_Q0_INTERRUPT_CONTROL_STATUS)

This register contains the interrupt enable and status bits for the queue 0 interrupts.

Offset 0x0D2C Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	RXOIE	0	0	0	0	0	0	0	RXOVFIS
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	ABPSIE	TXUIE	0	0	0	0	0	0	ABPSIS	TXUNFIS
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 905. MTL interrupt control status register (MTL_Q0_INTERRUPT_CONTROL_STATUS)

Table 996. MTL_Q0_INTERRUPT_CONTROL_STATUS field descriptions

Field	Description
7 RXOIE	Receive Queue Overflow Interrupt Enable When this bit is set, the Receive Queue Overflow interrupt is enabled. When this bit is reset, the Receive Queue Overflow interrupt is disabled.
15 RXOVFIS	Receive Queue Overflow Interrupt Status This bit indicates that the Receive Queue had an overflow while receiving the packet. If a partial packet is transferred to the application, the overflow status is set in RDES3[10]. This bit is cleared when the application writes 1 to this bit. Access restriction applies. Self-set to 1 on internal event. Setting 1 clears. Setting 0 has no effect.
22 ABPSIE	Average Bits Per Slot Interrupt Enable When this bit is set, the MAC asserts the interrupt or mci_intr_o interrupt when the average bits per slot status is updated. When this bit is cleared, the interrupt is not asserted for such an event.
23 TXUIE	Transmit Queue Underflow Interrupt Enable When this bit is set, the Transmit Queue Underflow interrupt is enabled. When this bit is reset, the Transmit Queue Underflow interrupt is disabled.
30 ABPSIS	Average Bits Per Slot Interrupt Status When set, this bit indicates that the MAC has updated the ABS value. This bit is cleared when the application writes 1 to this bit. Access restriction applies. Self-set to 1 on internal event. Setting 1 clears. Setting 0 has no effect.
31 TXUNFIS	Transmit Queue Underflow Interrupt Status This bit indicates that the Transmit Queue had an underflow while transmitting the packet. Transmission is suspended and an Underflow Error TDES3[2] is set. This bit is cleared when the application writes 1 to this bit. Access restriction applies. Self-set to 1 on internal event. Setting 1 clears. Setting 0 has no effect.

49.2.2.193 MTL RX queue 0 receive operation mode register (MTL_RXQ0_OPERATION_MODE)

The Queue 0 receive operation mode register establishes the Receive queue operating modes and command.

Offset 0x0D30 Access: User Read/Write




Figure 906. MTL RX queue 0 receive operation mode register (MTL_RXQ0_OPERATION_MODE)

Table 997. MTL_RXQ0_OPERATION_MODE field descriptions

Field	Description
7:11 RQS	Receive Queue Size This field indicates the size of the allocated Receive queues in blocks of 256 bytes.
14:17 RFD	Threshold for Deactivating Flow Control (in half-duplex and full-duplex modes) These bits control the threshold (fill-level of Rx queue) at which the flow control is de-asserted after activation: 0 Full minus 1 KB, that is, FULL 1 KB 1 Full minus 1.5 KB, that is, FULL 1.5 KB 2 Full minus 2 KB, that is, FULL 2 KB 3 Full minus 2.5 KB, that is, FULL 2.5 KB ... 62 Full minus 32 KB, that is, FULL 32 KB 63 Full minus 32.5 KB, that is, FULL 32.5 KB The de-assertion is effective only after flow control is asserted. **Note:** The value must be programmed in such a way to make sure that the threshold is a positive number. When the EHFC is set high, these values are applicable only when the Rx queue size determined by the RQS field of this register, is equal to or greater than 4 KB. For a given queue size, the values ranges between 0 and the encoding for FULL minus (QSIZE - 0.5 KB) and all other values are illegal. Here the term FULL and QSIZE refers to the queue size determined by the RQS field of this register.
20:23 RFA	Threshold for Activating Flow Control (in half-duplex and full-duplex These bits control the threshold (fill-level of Rx queue) at which the flow control is activated: For more information on encoding for this field, refer to RFD.
24 EHFC	Enable Hardware Flow Control When this bit is set, the flow control signal operation, based on the fill-level of Rx queue, is enabled. When reset, the flow control operation is disabled.

Table 997. MTL_RXQ0_OPERATION_MODE field descriptions (continued)

Field	Description
25 DIS_TCP_EF	Disable Dropping of TCP/IP Checksum Error Packets When this bit is set, the MAC does not drop the packets which only have the errors detected by the Receive Checksum Offload engine. Such packets have errors only in the encapsulated payload. There are no errors (including FCS error) in the Ethernet packet received by the MAC. When this bit is reset, all error packets are dropped if the FEP bit is reset.
26 RSF	Receive Queue Store and Forward When this bit is set, the Ethernet module reads a packet from the Rx queue only after the complete packet has been written to it, ignoring the RTC field of this register. When this bit is reset, the Rx queue operates in the Threshold (cut-through) mode, subject to the threshold specified by the RTC field of this register.
27 FEP	Forward Error Packets When this bit is reset, the Rx queue drops packets with error status (CRC error, MII_ER, watchdog timeout, or overflow). However, if the start byte (write) pointer of a packet is already transferred to the read controller side (in Threshold mode), the packet is not dropped. When this bit is set, all packets except the runt error packets are forwarded to the application or DMA. If the RSF bit is set and the Rx queue overflows when a partial packet is written, the packet is dropped irrespective of the setting of this bit. However, if the RSF bit is reset and the Rx queue overflows when a partial packet is written, a partial packet may be forwarded to the application or DMA.
28 FUP	Forward Undersized Good Packets When this bit is set, the Rx queue forwards the undersized good packets (packets with no error and length less than 64 bytes), including pad-bytes and CRC. When this bit is reset, the Rx queue drops all packets of less than 64 bytes, unless a packet is already transferred because of the lower value of Rx Threshold, for example, RTC = 01.
30:31 RTC	Receive Queue Threshold Control These bits control the threshold level of the MTL Rx queue (in bytes): 00 64 01 32 10 96 11 128 The received packet is transferred to the application or DMA when the packet size within the MTL Rx queue is larger than the threshold. In addition, full packets with length less than the threshold are automatically transferred. This field is valid only when the RSF bit is zero. This field is ignored when the RSF bit is set to 1.

49.2.2.194 MTL RX Queue 0 missed packet and overflow counter register (MTL_RXQ0_MISSED_PACKET_OVERFLOW_CNT)

The Queue 0 missed packet and overflow counter register contains the counter for packets missed because of Receive queue packet flush and packets discarded because of Receive queue overflow.




Figure 907. MTL RX Queue 0 missed packet and overflow counter register (MTL_RXQ0_MISSED_PACKET_OVERFLOW_CNT)

Table 998. MTL_RXQ0_MISSED_PACKET_OVERFLOW_CNT field descriptions

Field	Description
4 MISCNTOVF	Missed Packet Counter Overflow Bit When set, this bit indicates that the Rx Queue Missed Packet Counter crossed the maximum limit. Access restriction applies. Clears on read. Self-set to 1 on internal event.
5:15 MISPKTCNT	Missed Packet Counter This field indicates the number of packets missed by the Ethernet module because the application asserted ari_pkt_flush_i[] for this queue. This counter is incremented each time the application issues ari_pkt_flush_i[] for this queue. This counter is reset when this register is read with mci_be_i[0] at 1b1. This counter is incremented by 1 when the DMA discards the packet because of buffer unavailability. Access restriction applies. Clears on read. Self-set to 1 on internal event.
20 OVFCNTOVF	Overflow Counter Overflow Bit When set, this bit indicates that the Rx Queue Overflow Packet Counter field crossed the maximum limit. Access restriction applies. Clears on read. Self-set to 1 on internal event.
21:31 OVFPKTCNT	Overflow Packet Counter This field indicates the number of packets discarded by the Ethernet module because of Receive queue overflow. This counter is incremented each time the Ethernet module discards an incoming packet because of overflow. This counter is reset when this register is read with mci_be_i[0] at 1'b1. Access restriction applies. Clears on read. Self-set to 1 on internal event.

49.2.2.195 MTL RX Queue 0 receive debug register (MTL_RXQ0_DEBUG)

The Queue 0 receive debug register gives the debug status of various blocks related to the Receive queue.




Figure 908. MTL RX Queue 0 receive debug register (MTL_RXQ0_DEBUG)

Table 999. MTL_RXQ0_DEBUG field descriptions

Field	Description
2:15 PRXQ	Number of Packets in Receive Queue This field indicates the current number of packets in the Rx Queue. The theoretical maximum value for this field is 256KB/16B = 16K Packets, that is, Max_Queue_Size/Min_Packet_Size.
26:27 RXQSTS	MTL Rx Queue Fill-Level Status This field gives the status of the fill-level of the Rx Queue: 00 Rx Queue empty 01 Rx Queue fill-level below flow-control deactivate threshold 10 Rx Queue fill-level above flow-control activate threshold 11 Rx Queue full
29:30 RRCSTS	MTL Rx Queue Read Controller State This field gives the state of the Rx queue Read controller: 00 Idle state 01 Reading packet data 10 Reading packet status (or timestamp) 11 Flushing the packet data and status
31 RWCSTS	MTL Rx Queue Write Controller Active Status When high, this bit indicates that the MTL Rx queue Write controller is active, and it is transferring a received packet to the Rx Queue.

49.2.2.196 MTL RX Queue receive control register (MTL_RXQ0_CONTROL)

The Queue receive control register controls the receive arbitration and passing of received packets to the application.

Offset 0x0D3C Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	RXQ_FRM_ARBIT	RXQ_WEGT		
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 909. MTL RX Queue receive control register (MTL_RXQ0_CONTROL)

Table 1000. MTL_RXQ0_CONTROL field descriptions

Field	Description
28 RXQ_FRM_ARBIT	Receive Queue Packet Arbitration When this bit is set, the Ethernet module drives the packet data to the ARI interface such that the entire packet data of currently-selected queue is transmitted before switching to other queue. When this bit is reset, the Ethernet module drives the packet data to the ARI interface such that the following amount of data of currently-selected queue is transmitted before switching to other queue: PBL amount of data (indicated by ari_qN_pbl_i[]) or complete data of a packet The status and the timestamp are not a part of the PBL data. Therefore, the Ethernet module drives the complete status (including timestamp status) during first PBL request for the packet (in store-and-forward mode) or the last PBL request for the packet (in Threshold mode).
29:31 RXQ_WEGT	Receive Queue Weight This field indicates the weight assigned to the Rx Queue 0. The weight is used as the number of continuous PBL packet requests (depending on the RXQ_FRM_ARBIT) allocated to the queue in one arbitration cycle.

49.2.2.197 MTL Transmit Q*n* operation mode register (MTL_TXQ*n*_OPERATION_MODE)

The Queue transmit operation mode register establishes the Transmit queue operating modes and commands.

Offset 0x0D00 + *n**0x40 (n = 1 to 1) Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	TQS			
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	TTC			TXQEN		TSF	FTQ
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 910. MTL Transmit Q*n* operation mode register (MTL_TXQ*n*_OPERATION_MODE)

Table 1001. MTL_TXQ*n*_OPERATION_MODE field descriptions

Field	Description
12:15 TQS	Transmit Queue Size This field indicates the size of the allocated Transmit queues in blocks of 256 bytes.
25:27 TTC	Transmit Threshold Control These bits control the threshold level of the MTL Tx Queue. The transmission starts when the packet size within the MTL Tx Queue is larger than the threshold. In addition, full packets with length less than the threshold are also transmitted. These bits are used only when the TSF bit is reset. 000 32 001 64 010 96 011 128 100 192 101 256 110 384 111 512
28:29 TXQEN	Transmit Queue Enable This field is used to enable/disable the transmit queue n. 00 Not enabled 01 Enable in AV mode 10 Enabled 11 Reserved

Table 1001. MTL_TXQ*n*_OPERATION_MODE field descriptions (continued)

Field	Description
30 TSF	Transmit Store and Forward When this bit is set, the transmission starts when a full packet resides in the MTL Tx queue. When this bit is set, the TTC values specified in Bits[25:27] of this register are ignored. This bit should be changed only when the transmission is stopped.
31 FTQ	Flush Transmit Queue When this bit is set, the Tx queue controller logic is reset to its default values. Therefore, all the data in the Tx queue is lost or flushed. This bit is internally reset when the flushing operation is complete. Until this bit is reset, you should not write to the MTL_TxQ1_Operation_Mode register. The data which is already accepted by the MAC transmitter is not flushed. It is scheduled for transmission and results in underflow and runt packet transmission. **Note:** The flush operation is complete only when the Tx queue is empty and the application has accepted the pending Tx Status of all transmitted packets. To complete this flush operation, the PHY Tx clock (clk_tx_i) should be active. Access restriction applies. Setting 1 sets. Self-cleared. Setting 0 has no effect.

49.2.2.198 MTL Transmit Q*n* underflow register (MTL_TXQ*n*_UNDERFLOW)

The Queue underflow counter register contains the counter for packets aborted because of Transmit queue underflow and packets missed because of Receive queue packet flush.

Offset 0x0D04 + *n**0x40 (n = 1 to 1) Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	UFCNTOVF						UFFRMCNT					
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 911. MTL Transmit Q*n* underflow register (MTL_TXQ*n*_UNDERFLOW)

Table 1002. MTL_TXQ*n*_UNDERFLOW field descriptions

Field	Description
20 UFCNTOVF	Overflow Bit for Underflow Packet Counter This bit is set every time the Tx queue Underflow Packet Counter field overflows, that is, it has crossed the maximum count. In such a scenario, the overflow packet counter is reset to all-zeros and this bit indicates that the rollover happened. Access restriction applies. Clears on read. Self-set to 1 on internal event.
21:31 UFFRMCNT	Underflow Packet Counter This field indicates the number of packets aborted by the controller because of Tx Queue Underflow. This counter is incremented each time the MAC aborts outgoing packet because of underflow. The counter is cleared when this register is read with mci_be_i[0] at 1'b1. Access restriction applies. Clears on read. Self-set to 1 on internal event.

49.2.2.199 MTL Transmit Q*n* debug register (MTL_TXQ*n*_DEBUG)

The Queue Transmit debug register gives the debug status of various blocks related to the Transmit queue.

Offset 0x0D08 + *n**0x40 (n = 1 to 1) Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0		STXSTSF		0		PTXQ	
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	TXSTSFSTS	TXQSTS	TWCSTS	TRCSTS		TXQPAUSED
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 912. MTL Transmit Q debug register (MTL_TXQ*n*_DEBUG)

Table 1003. MTL_TXQ*n*_DEBUG field descriptions

Field	Description
9:11 STXSTSF	Number of Status Words in Tx Status FIFO of Queue This field indicates the current number of status in the Tx Status FIFO of this queue. When the DTXSTS bit of MTL_Operation_Mode register is set to 1, this field does not reflect the number of status words in Tx Status FIFO.
13:15 PTXQ	Number of Packets in the Transmit Queue This field indicates the current number of packets in the Tx Queue. When the DTXSTS bit of MTL_Operation_Mode register is set to 1, this field does not reflect the number of packets in the Transmit queue.
26 TXSTSFSTS	MTL Tx Status FIFO Full Status When high, this bit indicates that the MTL Tx Status FIFO is full. Therefore, the MTL cannot accept any more packets for transmission.
27 TXQSTS	MTL Tx Queue Not Empty Status When this bit is high, it indicates that the MTL Tx Queue is not empty and some data is left for transmission.
28 TWCSTS	MTL Tx Queue Write Controller Status When high, this bit indicates that the MTL Tx Queue Write Controller is active, and it is transferring the data to the Tx Queue.
29:30 TRCSTS	MTL Tx Queue Read Controller Status This field indicates the state of the Tx Queue Read Controller: 00 Idle state 01 Read state (transferring data to the MAC transmitter) 10 Waiting for pending Tx Status from the MAC transmitter 11 Flushing the Tx queue because of the Packet Abort request from the MAC
31 TXQPAUSED	Transmit Queue in Pause When this bit is high and the Rx flow control is enabled, it indicates that the Tx Queue is in the Pause condition (in the full-duplex only mode) because of the following: Reception of the PFC packet for the priorities assigned to the Tx Queue when PFC is enabled Reception of 802.3x Pause packet when PFC is disabled

49.2.2.200 MTL Transmit Q*n* ETS control register (MTL_TXQ*n*_ETS_CONTROL)

The Queue ETS control register controls the enhanced transmission selection operation.

Offset 0x0D10 + *n**0x40 (n = 1 to 1) Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	SLC			CC	AVALG	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 913. MTL Transmit Q*n* ETS control register (MTL_TXQ*n*_ETS_CONTROL)

Table 1004. MTL_TXQ*n*_ETS_CONTROL field descriptions

Field	Description
25:27 SLC	Slot Count If the credit-based shaper algorithm is enabled, the software can program the number of slots (of duration programmed in DMA_CHn_Slot_Interval register) over which the average transmitted bits per slot, provided in the MTL_TxQn_ETS_Status register, need to be computed for Queue. The encoding is as follows: 000 1 Slot 001 2 Slots 010 4 Slots 011 8 Slots 100 16 Slots 101 Reserved 110 Reserved 111 Reserved
28 CC	Credit Control When this bit is set, the accumulated credit parameter in the credit-based shaper algorithm logic is not reset to zero when there is positive credit and no packet to transmit in Channel n. The credit accumulates even when there is no packet waiting in Channel n and another channel is transmitting. When this bit is reset, the accumulated credit parameter in the credit-based shaper algorithm logic is set to zero when there is positive credit and no packet to transmit in Channel. When there is no packet waiting in Channel n and other channel is transmitting, no credit is accumulated.
29 AVALG	AV Algorithm When Queue *n* is programmed for AV, this field configures the scheduling algorithm for this queue: This bit when set, indicates credit based shaper algorithm (CBS) is selected for Queue *n* traffic. When reset, strict priority is selected.

49.2.2.201 MTL Transmit Q*n* ETS status register (MTL_TXQ*n*_ETS_STATUS)

The Queue 1 ETS status register provides the average traffic transmitted in Queue 1.

Offset 0x0D14 + *n**0x40 (n = 1 to 1) Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	ABS							
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	ABS															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 914. MTL Transmit Q*n* ETS status register (MTL_TXQ*n*_ETS_STATUS)

Table 1005. MTL_TXQ*n*_ETS_STATUS field descriptions

Field	Description
8:31 ABS	Average Bits per Slot This field contains the average transmitted bits per slot. For AV operation for Queue 1, this field is computed over number of slots, programmed in the SLC field of MTL_TxQ*n*_ETS_CONTROL register. When Enable Slot Interval feature is selected, the maximum value of this field is 0x6_4000 in 100 Mbps, 0x3E_8000 in 1000 Mbps. The maximum value is 0x30D4 for 100 Mbps and 0x1E848 for 1000 Mbps. Bits [8:14] are always read as zero.

49.2.2.202 MTL Transmit Q*n* quantum weight register (MTL_TXQ*n*_QUANTUM_WEIGHT)

The Queue idleSlopeCredit, Quantum or Weights register provides the average traffic transmitted in Queue 1.

Offset 0x0D18 + *n**0x40 (n = 1 to 1) Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	ISCQW				
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	ISCQW															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 915. MTL Transmit Q*n* quantum weight register (MTL_TXQ*n*_QUANTUM_WEIGHT)

Table 1006. MTL_TXQ*n*_QUANTUM_WEIGHT field descriptions

Field	Description
11:31 ISCQW	idleSlopeCredit, Quantum or Weights **idleSlopeCredit** When AV feature is enabled, this field contains the idleSlopeCredit value required for the credit-based shaper algorithm for Queue. This is the rate of change of credit in bits per cycle (40 ns for 100 Mbps; 8 ns for 1000 Mbps) when the credit is increasing. The software should program this field with computed credit in bits per cycle scaled by 1024. The maximum value is portTransmitRate, that is, 0x2000 in 1000 Mbps mode and 0x1000 in 100 Mbps mode. Bits[20:14] must be written to zero. **Weights** When enabled with WRR algorithm for Queue traffic, this field contains the weight for this queue. The maximum value is 0x64. Bits [11:24] must be written to zero.

49.2.2.203 MTL Transmit Q*n* send slope credit register (MTL_TXQ*n*_SENDSLOPECREDIT)

The SendSlopeCredit register contains the SendSlope credit value required for the credit-based shaper algorithm for the Queue.

Offset 0x0D1C + *n**0x40 (n = 1 to 1) Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	SSC													
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 916. MTL Transmit Q*n* send slope credit register (MTL_TXQ*n*_SENDSLOPECREDIT)

Table 1007. MTL_TXQ*n*_SENDSPLOPECREDIT field descriptions

Field	Description
18:31 SSC	SendSlopeCredit With AV operation enabled, this field contains the SendSlopeCredit value required for credit-based shaper algorithm for Queue 1. This is the rate of change of credit in bits per cycle (40 ns for 100 Mbps) when the credit is decreasing. The software should program this field with computed credit in bits per cycle scaled by 1024. The maximum value is portTransmitRate, that is 0x1000 in 100 Mbps mode. This field should be programmed with absolute SendSlopeCredit value. The credit-based shaper logic subtracts it from the accumulated credit when Channel n is selected for transmission.

49.2.2.204 MTL Transmit Q*n* high credit register (MTL_TXQ*n*_HICREDIT)

The HiCredit register contains the HiCredit value required for the credit-based shaper algorithm for the Queue.

Offset 0x0D20 + *n**0x40 (n = 1 to 1) Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	HC												
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	HC															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 917. MTL Transmit Q*n* high credit register (MTL_TXQ*n*_HICREDIT)

Table 1008. MTL_TXQ*n*_HICREDIT field descriptions

Field	Description
3:31 HC	HiCredit When the AV feature is enabled, this field contains the HiCredit value required for the credit-based shaper algorithm. This is the maximum value that can be accumulated in the credit parameter. This is specified in bits scaled by 1024. The maximum value is maxInterferenceSize, that is, best-effort maximum packet size (16384 bytes or 131072 bits). The value to be specified is 131072 × 1024 = 134217728 or 0x0800_0000.

49.2.2.205 MTL Transmit Q*n* low credit register (MTL_TXQ*n*_LOCREDIT)

The LoCredit register contains the LoCredit value required for the credit-based shaper algorithm for the Queue.

Offset 0x0D24 + *n**0x40 (n = 1 to 1) Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	LC												
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	LC															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 918. MTL Transmit Q*n* low credit register (MTL_TXQ*n*_LOCREDIT)

Table 1009. MTL_TXQ*n*_LOCREDIT field descriptions

Field	Description
3:31 LC	loCredit When AV operation is enabled, this field contains the LoCredit value required for the credit-based shaper algorithm. This is the minimum value that can be accumulated in the credit parameter. This is specified in bits scaled by 1024. The maximum value to be programmed corresponds to twice the maxFrameSize transmitted from this queue. If the maxFrameSize is 8192 bytes, then $(8192 \times 2) \times 8 \times 1024 = 134217728$ or 0x0800_0000. Because it is a negative value, the programmed value is 2's complement of the value, that is, 0x1800_0000.

49.2.2.206 MTL Q*n* interrupt control status register (MTL_Q*n*_INTERRUPT_CONTROL_STATUS)

This register contains the interrupt enable and status bits for the queue interrupts.

Offset 0x0D2C + *n**0x40 (n = 1 to 1) Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	RXOIE	0	0	0	0	0	0	0	RXOVFIS
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	ABPSIE	TXUIE	0	0	0	0	0	0	ABPSIS	TXUNFIS
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 919. MTL Q*n* interrupt control status register (MTL_Q*n*_INTERRUPT_CONTROL_STATUS)

Table 1010. MTL_Q*n*_INTERRUPT_CONTROL_STATUS field descriptions

Field	Description
7 RXOIE	Receive Queue Overflow Interrupt Enable When this bit is set, the Receive Queue Overflow interrupt is enabled. When this bit is reset, the Receive Queue Overflow interrupt is disabled.
15 RXOVFIS	Receive Queue Overflow Interrupt Status This bit indicates that the Receive Queue had an overflow while receiving the packet. If a partial packet is transferred to the application, the overflow status is set in RDES3[21]. This bit is cleared when the application writes 1 to this bit. Access restriction applies. Self-set to 1 on internal event. Setting 1 clears. Setting 0 has no effect.
22 ABPSIE	Average Bits Per Slot Interrupt Enable When this bit is set, the MAC asserts the interrupt when the average bits per slot status is updated. When this bit is cleared, the interrupt is not asserted for such an event.

Table 1010. MTL_Q*n*_INTERRUPT_CONTROL_STATUS field descriptions (continued)

Field	Description
23 TXUIE	Transmit Queue Underflow Interrupt Enable When this bit is set, the Transmit Queue Underflow interrupt is enabled. When this bit is reset, the Transmit Queue Underflow interrupt is disabled.
30 ABPSIS	Average Bits Per Slot Interrupt Status When set, this bit indicates that the MAC has updated the ABS value. This bit is cleared when the application writes 1 to this bit. Access restriction applies. Self-set to 1 on internal event. Setting 1 clears. Setting 0 has no effect.
31 TXUNFIS	Transmit Queue Underflow Interrupt Status This bit indicates that the Transmit Queue had an underflow while transmitting the packet. Transmission is suspended and an Underflow Error TDES3[2] is set. This bit is cleared when the application writes 1 to this bit. Access restriction applies. Self-set to 1 on internal event. Setting 1 clears. Setting 0 has no effect.

49.2.2.207 MTL Receive Q*n* operation mode register (MTL_RXQ*n*_OPERATION_MODE)

The Queue receive operation mode register establishes the Receive queue operating modes and command.

Offset 0x0D30 + *n**0x40 (n = 1 to 1) Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	RQS					0	0	RFD	
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	RFD		0	0	RFA				EHFC	DIS_TCP_EF	RSF	FEP	FUP	0	RTC	
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 920. MTL Receive Q*n* operation mode register (MTL_RXQ*n*_OPERATION_MODE)

Table 1011. MTL_RXQ*n*_OPERATION_MODE field descriptions

Field	Description
7:11 RQS	Receive Queue Size This field indicates the size of the allocated Receive queues in blocks of 256 bytes.
14:17 RFD	Threshold for Deactivating Flow Control (in half-duplex and full-duplex modes) These bits control the threshold (fill-level of Rx queue) at which the flow control is de-asserted after activation: 0 Full minus 1 KB, that is, FULL 1 KB 1 Full minus 1.5 KB, that is, FULL 1.5 KB 2 Full minus 2 KB, that is, FULL 2 KB 3 Full minus 2.5 KB, that is, FULL 2.5 KB ... 62 Full minus 32 KB, that is, FULL 32 KB 63 Full minus 32.5 KB, that is, FULL 32.5 KB The de-assertion is effective only after flow control is asserted. **Note:** The value must be programmed in such a way to make sure that the threshold is a positive number. When the EHFC is set high, these values are applicable only when the Rx queue size determined by the RQS field of this register, is equal to or greater than 4 KB. For a given queue size, the values ranges between 0 and the encoding for FULL minus (QSIZE - 0.5 KB) and all other values are illegal. Here the term FULL and QSIZE refers to the queue size determined by the RQS field of this register.
20:23 RFA	Threshold for Activating Flow Control (in half-duplex and full-duplex modes) These bits control the threshold (fill-level of Rx queue) at which the flow control is activated: For more information on encoding for this field, refer to RFD.
24 EHFC	Enable Hardware Flow Control When this bit is set, the flow control signal operation, based on the fill-level of Rx queue, is enabled. When reset, the flow control operation is disabled.
25 DIS_TCP_EF	Disable Dropping of TCP/IP Checksum Error Packets When this bit is set, the MAC does not drop the packets which only have the errors detected by the Receive Checksum Offload engine. Such packets have errors only in the encapsulated payload. There are no errors (including FCS error) in the Ethernet packet received by the MAC. When this bit is reset, all error packets are dropped if the FEP bit is reset.
26 RSF	Receive Queue Store and Forward When this bit is set, the Ethernet module reads a packet from the Rx queue only after the complete packet has been written to it, ignoring the RTC field of this register. When this bit is reset, the Rx queue operates in the Threshold (cut-through) mode, subject to the threshold specified by the RTC field of this register.

Table 1011. MTL_RXQ*n*_OPERATION_MODE field descriptions (continued)

Field	Description
27 FEP	Forward Error Packets When this bit is reset, the Rx queue drops packets with error status (CRC error, MII_RX_ERR, watchdog timeout, or overflow). However, if the start byte (write) pointer of a packet is already transferred to the read controller side (in Threshold mode), the packet is not dropped. When this bit is set, all packets except the runt error packets are forwarded to the application or DMA. If the RSF bit is set and the Rx queue overflows when a partial packet is written, the packet is dropped irrespective of the setting of this bit. However, if the RSF bit is reset and the Rx queue overflows when a partial packet is written, a partial packet may be forwarded to the application or DMA.
28 FUP	Forward Undersized Good Packets When this bit is set, the Rx queue forwards the undersized good packets (packets with no error and length less than 64 bytes), including pad-bytes and CRC. When this bit is reset, the Rx queue drops all packets of less than 64 bytes, unless a packet is already transferred because of the lower value of Rx Threshold, for example, RTC = 01.
30:31 RTC	Receive Queue Threshold Control These bits control the threshold level of the MTL Rx queue (in bytes): 00 64 01 32 10 96 11 128 The received packet is transferred to the application or DMA when the packet size within the MTL Rx queue is larger than the threshold. In addition, full packets with length less than the threshold are automatically transferred. This field is valid only when the RSF bit is zero. This field is ignored when the RSF bit is set to 1.

49.2.2.208 MTL Receive Q*n* missed packet and overflow counter register (MTL_RXQ*n*_MISSED_PACKET_OVERFLOW_CNT)

The Queue Missed Packet and Overflow Counter register contains the counter for packets missed because of Receive queue packet flush and packets discarded because of Receive queue overflow.




Figure 921. MTL Receive Q*n* missed packet and overflow counter register (MTL_RXQ*n*_MISSED_PACKET_OVERFLOW_CNT)

Table 1012. MTL_RXQ*n*_MISSED_PACKET_OVERFLOW_CNT field descriptions

Field	Description
4 MISCNTOVF	Missed Packet Counter Overflow Bit When set, this bit indicates that the Rx Queue Missed Packet Counter crossed the maximum limit. Access restriction applies. Clears on read. Self-set to 1 on internal event.
5:15 MISPKTCNT	Missed Packet Counter This field indicates the number of packets missed by the Ethernet module because the application asserted ari_pkt_flush_i[] for this queue. This counter is incremented each time the application issues ari_pkt_flush_i[] for this queue. This counter is reset when this register is read with mci_be_i[0] at 1b1. This counter is incremented by 1 when the DMA discards the packet because of buffer unavailability. Access restriction applies. Clears on read. Self-set to 1 on internal event.
20 OVFCNTOVF	Overflow Counter Overflow Bit When set, this bit indicates that the Rx Queue Overflow Packet Counter field crossed the maximum limit. Access restriction applies. Clears on read. Self-set to 1 on internal event.
21:31 OVFPKTCNT	Overflow Packet Counter This field indicates the number of packets discarded by the Ethernet module because of Receive queue overflow. This counter is incremented each time the Ethernet module discards an incoming packet because of overflow. This counter is reset when this register is read with mci_be_i[0] at 1'b1. Access restriction applies. Clears on read. Self-set to 1 on internal event.

49.2.2.209 MTL Receive Q*n* debug register (MTL_RXQ*n*_DEBUG)

The Queue Receive Debug register gives the debug status of various blocks related to the Receive queue.

Offset 0x0D38 + *n**0x40 (n = 1 to 1) Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	PRXQ													
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	RXQSTS		0	RRCSTS		RWCSTS
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 922. MTL Receive Q*n* debug register (MTL_RXQ*n*_DEBUG)

Table 1013. MTL_RXQ*n*_DEBUG field descriptions

Field	Description
2:15 PRXQ	Number of Packets in Receive Queue This field indicates the current number of packets in the Rx Queue. The theoretical maximum value for this field is 256KB/16B = 16K Packets, that is, Max_Queue_Size/Min_Packet_Size.
26:27 RXQSTS	MTL Rx Queue Fill-Level Status This field gives the status of the fill-level of the Rx Queue: 00 Rx Queue empty 01 Rx Queue fill-level below flow-control deactivate threshold 10 Rx Queue fill-level above flow-control activate threshold 11 Rx Queue full
29:30 RRCSTS	MTL Rx Queue Read Controller State This field gives the state of the Rx queue Read controller: 00 Idle state 01 Reading packet data 10 Reading packet status (or timestamp) 11 Flushing the packet data and status
31 RWCSTS	MTL Rx Queue Write Controller Active Status When high, this bit indicates that the MTL Rx queue Write controller is active, and it is transferring a received packet to the Rx Queue.

49.2.2.210 MTL Receive Q*n* control register (MTL_RXQ*n*_CONTROL)

The Queue Receive Control register controls the receive arbitration and passing of received packets to the application.

Offset 0x0D3C + *n**0x40 (n = 1 to 1) Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	RXQ_FRM_ARBIT	RXQ_WEGT		
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 923. MTL Receive Q*n* control register (MTL_RXQ*n*_CONTROL)

Table 1014. MTL_RXQ*n*_CONTROL field descriptions

Field	Description
28 RXQ_FRM_ARBIT	Receive Queue Packet Arbitration When this bit is set, the Ethernet module drives the packet data to the ARI interface such that the entire packet data of currently-selected queue is transmitted before switching to other queue. When this bit is reset, the Ethernet module drives the packet data to the ARI interface such that the following amount of data of currently-selected queue is transmitted before switching to other queue: PBL amount of data (indicated by ari_qN_pbl_i[]) or complete data of a packet The status and the timestamp are not a part of the PBL data. Therefore, the Ethernet module drives the complete status (including timestamp status) during first PBL request for the packet (in store-and-forward mode) or the last PBL request for the packet (in Threshold mode).
29:31 RXQ_WEGT	Receive Queue Weight This field indicates the weight assigned to the Rx Queue 0. The weight is used as the number of continuous PBL packet requests (depending on the RXQ_FRM_ARBIT) allocated to the queue in one arbitration cycle.

49.2.2.211 DMA mode register (DMA_MODE)

The Bus mode register establishes the bus operating modes for the DMA.

Offset 0x1000 Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	INTM	
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	PR			TXPR	0	0	0	0	0	0	TAA			DA	SWR
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 924. DMA mode register (DMA_MODE)

Table 1015. DMA_MODE field descriptions

Field	Description
14:15 INTM	Interrupt Mode This field defines the interrupt mode of the Ethernet module. The behavior of the following outputs changes depending on the following settings: – sbd_perch_tx_intr_o[] (Transmit Per Channel Interrupt) – sbd_perch_rx_intr_o[] (Receive Per Channel Interrupt) – sbd_intr_o (Common Interrupt) It also changes the behavior of the RI/TI bits in the DMA_CH0_Status. 00 sbd_perch_* are pulse signals for each completion events. sbd_intr_o is also asserted and cleared only when software clears the corresponding RI/TI status bits 01 sbd_perch_* are level signals asserted on corresponding event and de-asserted when the software clears the corresponding RI/TI status bits. The sbd_intr_o is not asserted for these packet transfer completion events. 10 sbd_perch_* are level signals asserted on corresponding event and de-asserted when the software clears the corresponding RI/TI status bits. However, the signal is asserted again if the same event occurred again before it was cleared. The sbd_intr_o is not asserted for these packet transfer completion events. 11 Reserved
17:19 PR	Priority Ratio These bits control the priority ratio in weighted round-robin arbitration between the Rx DMA and Tx DMA. These bits are valid only when the DA bit is reset. The priority ratio is Rx:Tx or Tx:Rx depending on whether the TXPR bit is reset or set. 000 The priority ratio is 1:1 001 The priority ratio is 2:1 010 The priority ratio is 3:1 011 The priority ratio is 4:1 100 The priority ratio is 5:1 101 The priority ratio is 6:1 110 The priority ratio is 7:1 111 The priority ratio is 8:1
20 TXPR	Transmit Priority When set, this bit indicates that the Tx DMA has higher priority than the Rx DMA during arbitration for the system-side bus.

Table 1015. DMA_MODE field descriptions (continued)

Field	Description
27:29 TAA	Transmit Arbitration Algorithm This field is used to select the arbitration algorithm for the Transmit side when multiple Tx DMAs are selected. 000 Fixed priority In fixed priority, Channel 0 has the lowest priority and the last channel has the highest priority. 001 Weighted Strict Priority (WSP) 010 Weighted Round-Robin (WRR) 011 Reserved ... 111 Reserved
30 DA	DMA Tx or Rx Arbitration Scheme This bit specifies the arbitration scheme between the Transmit and Receive paths of all channels: 0 Weighted Round-Robin with Rx:Tx or Tx:Rx The priority between the paths is according to the priority specified in Bits[17:19] and the priority weight is specified in the TXPR bit. 1 Fixed Priority The Tx path has priority over the Rx path when the TXPR bit is set. Otherwise, the Rx path has priority over the Tx path.
31 SWR	Software Reset When this bit is set, the MAC and the DMA controller reset the logic and all internal registers of the DMA, MTL, and MAC. This bit is automatically cleared after the reset operation is complete in all Ethernet module clock domains. Before reprogramming any Ethernet module register, a value of zero should be read in this bit. This bit must be read at least 4 CSR clock cycles after it is written to 1. **Note:** The reset operation is complete only when all resets in all active clock domains are de-asserted. Therefore, it is essential that all PHY inputs clocks (applicable for the selected PHY interface) are present for software reset completion. The time to complete the software reset operation depends on the frequency of the slowest active clock. Access restriction applies. Setting 1 sets. Self-cleared. Setting 0 has no effect.

49.2.2.212 DMA system bus mode register (DMA_SYSBUS_MODE)

The System Bus mode register controls the behavior of the AHB master. It mainly controls burst splitting and number of outstanding requests.

Offset 0x1004 Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	RB	MB	0	AAL	0	0	0	0	0	0	0	0	0	0	0	FB
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 925. DMA system bus mode register (DMA_SYSBUS_MODE)

Table 1016. DMA_SYSBUS_MODE field descriptions

Field	Description
16 RB	Rebuild INCRx Burst When this bit is set high and the AHB master gets SPLIT, RETRY, or Early Burst Termination (EBT) response, the AHB master interface rebuilds the pending beats of any initiated burst transfer with INCRx and SINGLE transfers. By default, the AHB master interface rebuilds pending beats of an EBT with an unspecified (INCR) burst.
17 MB	Mixed Burst When this bit is set high and the FB bit is low, the AHB master performs undefined bursts transfers (INCR) for burst length of 16 or more. For burst length of 16 or less, the AHB master performs fixed burst transfers (INCRx and SINGLE).
19 AAL	Address-Aligned Beats When this bit is set to 1, AHB master performs address-aligned burst transfers on Read and Write channels.
31 FB	Fixed Burst Length When this bit is set to 1, the AHB master will initiate burst transfers of specified length (INCRx or SINGLE). When this bit is set to 0, the AHB master will initiate transfers of unspecified length (INCR) or SINGLE transfers.

49.2.2.213 DMA interrupt status register (DMA_INTERRUPT_STATUS)

The application reads this Interrupt Status register during interrupt service routine or polling to determine the interrupt status of DMA channels, MTL queues, and the MAC.

Offset 0x1008 Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	MACIS	MTLIS
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DC1IS	DC0IS
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 926. DMA interrupt status register (DMA_INTERRUPT_STATUS)

Table 1017. DMA_INTERRUPT_STATUS field descriptions

Field	Description
14 MACIS	MAC Interrupt Status This bit indicates an interrupt event in the MAC. To reset this bit to 1'b0, the software must read the corresponding register in the MAC to get the exact cause of the interrupt and clear its source.
15 MTLIS	MTL Interrupt Status This bit indicates an interrupt event in the MTL. To reset this bit to 1'b0, the software must read the corresponding register in the MTL to get the exact cause of the interrupt and clear its source.
30 DC1IS	DMA Channel 1 Interrupt Status This bit indicates an interrupt event in DMA Channel 1. To reset this bit to 1'b0, the software must read the corresponding register in DMA Channel 1 to get the exact cause of the interrupt and clear its source.
31 DC0IS	DMA Channel 0 Interrupt Status This bit indicates an interrupt event in DMA Channel 0. To reset this bit to 1'b0, the software must read the corresponding register in DMA Channel 0 to get the exact cause of the interrupt and clear its source.

49.2.2.214 DMA debug status 0 register (DMA_DEBUG_STATUS0)

The Debug Status 0 register gives the Receive and Transmit process status for DMA Channel 0-Channel 1 for debugging purpose.

Offset 0x100C Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	TPS1				RPS1			
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	TPS0				RPS0				0	0	0	0	0	0	0	AXWHSTS
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 927. DMA debug status 0 register (DMA_DEBUG_STATUS0)

Table 1018. DMA_DEBUG_STATUS0 field descriptions

Field	Description
8:11 TPS1	DMA Channel 1 Transmit Process State This field indicates the Tx DMA FSM state for Channel 1. This field is similar to the TPS0 field.
12:15 RPS1	DMA Channel 1 Receive Process State This field indicates the Rx DMA FSM state for Channel 1. This field is similar to the RPS0 field.
16:19 TPS0	DMA Channel 0 Transmit Process State This field indicates the Tx DMA FSM state for Channel 0: 000 Stopped (Reset or Stop Transmit Command issued) 001 Running (Fetching Tx Transfer Descriptor) 010 Running (Waiting for status) 011 Running (Reading Data from system memory buffer and queuing it to the Tx buffer (Tx FIFO)) 100 Timestamp write state 101 Reserved for future use 110 Suspended (Tx Descriptor Unavailable or Tx Buffer Underflow) 111 Running (Closing Tx Descriptor) This field does not generate an interrupt.

Table 1018. DMA_DEBUG_STATUS0 field descriptions (continued)

Field	Description
20:23 RPS0	DMA Channel 0 Receive Process State This field indicates the Rx DMA FSM state for Channel 0: 000 Stopped (Reset or Stop Receive Command issued) 001 Running (Fetching Rx Transfer Descriptor) 010 Reserved for future use 011 Running (Waiting for Rx packet) 100 Suspended (Rx Descriptor Unavailable) 101 Running (Closing the Rx Descriptor) 110 Timestamp write state 111 Running (Transferring the received packet data from the Rx buffer to the system memory) The MSB of this field always returns 0. This field does not generate an interrupt.
31 AXWHSTS	AHB Master Status When high, this bit indicates that the AHB master FSMs are in the non-idle state.

49.2.2.215 DMA TBS control register (DMA_TBS_CTRL)

This register is used to control the TBS attributes.

Offset 0x1050 Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W								FTOS								
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W				FTOS					0	0	0	0	0	0	0	FTOV
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 928. DMA TBS control register (DMA_TBS_CTRL)

Table 1019. DMA_TBS_CTRL field descriptions

Field	Description
0:23 FTOS	Fetch Time Offset The value in units of 256 nsec, that has to be deducted from the Launch time to compute the Fetch Time. Max value: 999,999,999 ns, additionally should be smaller than CTR-1 value when ESTM mode is set since this value is a modulo CTR value.
31 FTOV	Fetch Time Offset Valid When set indicates the FTOS field is valid. When not set, indicates the Fetch Offset is not valid and the DMA engine can fetch the frames from host memory without any time restrictions.

49.2.2.216 DMA safety interrupt status register (DMA_SAFETY_INTERRUPT_STATUS)

This register indicates summary (whether error occurred in DMA/MTL/MAC and correctable/uncorrectable) of the Automotive Safety related error interrupts.

Offset 0x1080 Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	MCSIS	0	MSUIS	MSCIS	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DEUIS	DECIS
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 929. DMA safety interrupt status register (DMA_SAFETY_INTERRUPT_STATUS)

Table 1020. DMA_Safety_Interrupt_Status field descriptions

Field	Description
0 MCSIS	MAC Safety Uncorrectable Interrupt Status Indicates an uncorrectable Safety related Interrupt is set in the MAC module. MAC_DPP_FSM_Interrupt_Status register should be read when this bit is set, to get the cause of the Safety Interrupt in MAC. 0 MAC Safety Uncorrectable Interrupt Status not detected 1 MAC Safety Uncorrectable Interrupt Status detected
2 MSUIS	MTL Safety Uncorrectable error Interrupt Status This bit indicates an uncorrectable error interrupt event in MTL. To get exact cause of the interrupt the software should read the MTL_Safety_Interrupt_Status register. 0 MTL Safety Uncorrectable error Interrupt Status not detected 1 MTL Safety Uncorrectable error Interrupt Status detected
3 MSCIS	MTL Safety Correctable error Interrupt Status This bit indicates a correctable error interrupt event in MTL. To get exact cause of the interrupt the software should read the MTL_Safety_Interrupt_Status register. 0 MTL Safety Correctable error Interrupt Status not detected 1 MTL Safety Correctable error Interrupt Status detected

Table 1020. DMA_Safety_Interrupt_Status field descriptions (continued)

Field	Description
30 DEUIS	DMA ECC Uncorrectable error Interrupt Status This bit indicates an interrupt event in the DMA ECC safety feature. To get the exact cause of the interrupt the application should read the DMA_ECC_Interrupt_Status register. 0 DMA ECC Uncorrectable error Interrupt Status not detected 1 DMA ECC Uncorrectable error Interrupt Status detected
31 DECIS	DMA ECC Correctable error Interrupt Status This bit indicates an interrupt event in the DMA ECC safety feature. To get the exact cause of the interrupt the application should read the DMA_ECC_Interrupt_Status register. 0 DMA ECC Correctable error Interrupt Status not detected 1 DMA ECC Correctable error Interrupt Status detected

49.2.2.217 DMA channel 0 control register (DMA_CH0_CONTROL)

The DMA Channel 0 Control register specifies the MSS value for segmentation, length to skip between two descriptors, and also the features such as header splitting and 8xPBL mode.

Offset 0x1100 Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	SPH	0	0	0	DSL			0	PBLx8
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	MSS													
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 930. DMA channel 0 control register (DMA_CH0_CONTROL)

Table 1021. DMA_CH0_CONTROL field descriptions

Field	Description
7 SPH	Split Headers When this bit is set, the DMA splits the header and payload in the Receive path. The DMA writes the header to the Buffer Address1 of RDES0. The DMA writes the payload to the buffer to which the Buffer Address2 is pointing. The software must ensure that the header fits into the Receive buffers. If the header length exceeds the receive buffer size, the DMA does not split the header and payload.
11:13 DSL	Descriptor Skip Length This bit specifies the Dword number (64-bit bus) to skip between two unchained descriptors. The address skipping starts from the end of the current descriptor to the start of the next descriptor. When the DSL value is equal to zero, the DMA takes the descriptor table as contiguous.
15 PBLx8	8xPBL mode When this bit is set, the PBL value programmed in Bits[10:15] in DMA_CH0_Tx_Control and Bits[10:15] in DMA_CH0_Rx_Control is multiplied eight times. Therefore, the DMA transfers the data in 8, 16, 32, 64, 128, and 256 beats depending on the PBL value.
18:31 MSS	Maximum Segment Size This field specifies the maximum segment size that should be used while segmenting the packet. This field is valid only if the TSE bit of DMA_CH0_Tx_Control register is set. The value programmed in this field must be greater than the configured data width in bytes. It is recommended to use a MSS value of 64 bytes or more.

49.2.2.218 DMA channel *n* control register (DMA_CH*n*_CONTROL)

The DMA Channel *n* Control register specifies the MSS value for segmentation, length to skip between two descriptors, and also the features such as header splitting and 8xPBL mode.

Offset 0x1100 + *n**0x80 (n = 1 to 1) Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	SPH	0	0	0	DSL			0	PBLx8
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 931. DMA channel *n* control register (DMA_CH*n*_CONTROL)

Table 1022. DMA_CH*n*_CONTROL field descriptions

Field	Description
7 SPH	Split Headers When this bit is set, the DMA splits the header and payload in the Receive path. The DMA writes the header to the Buffer Address1 of RDES0. The DMA writes the payload to the buffer to which the Buffer Address2 is pointing. The software must ensure that the header fits into the Receive buffers. If the header length exceeds the receive buffer size, the DMA does not split the header and payload.
11:13 DSL	Descriptor Skip Length This bit specifies the Dword number (64-bit bus) to skip between two unchained descriptors. The address skipping starts from the end of the current descriptor to the start of the next descriptor. When the DSL value is equal to zero, the DMA takes the descriptor table as contiguous.
15 PBLx8	8xPBL mode When this bit is set, the PBL value programmed in Bits[10:15] in DMA_CH0_Tx_Control and Bits[10:15] in DMA_CH0_Rx_Control is multiplied eight times. Therefore, the DMA transfers the data in 8, 16, 32, 64, 128, and 256 beats depending on the PBL value.

49.2.2.219 DMA channel *n* transmit control register (DMA_CH*n*_TX_CONTROL)

The DMA Channel Transmit Control register controls the Tx features such as PBL, and Tx Channel weights.

Offset 0x1104 + *n**0x80 (n = 0 to 1) Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	EDSE	0	0	0	0	0	0	TxPBL					
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	TSE	0	0	0	0	0	0	0	OSF	TCW			ST
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 932. DMA channel *n* transmit control register (DMA_CH*n*_TX_CONTROL)

Table 1023. DMA_CH*n*_TX_CONTROL field descriptions

Field	Description
3 EDSE	Enhanced Descriptor Enable When this bit is set, the corresponding channel will use Enhanced Descriptors that are 32 Bytes for both Normal and Context Descriptors. When reset, the corresponding channel uses the descriptors that are 16 Bytes.
10:15 TxPBL	Transmit Programmable Burst Length These bits indicate the maximum number of beats to be transferred in one DMA block data transfer. The DMA always attempts max burst as specified in PBL each time it starts a burst transfer on the application bus. You can program PBL with any of the following values: 1, 2, 4, 8, 16, or 32. Any other value results in undefined behavior. To transfer more than 32 beats, perform the following steps: – Set the PBLx8 mode in DMA_CH0_Control register. – Set the TxPBL. **Note:** The maximum value of TxPBL must be less than or equal to half the Tx Queue size (TQS field of MTL_TxQ[n]_Operation_Mode register) in terms of beats. This is required so that the Tx Queue has space to store at least another Tx PBL worth of data while the MTL Tx Queue Controller is transferring data to MAC. For example, the total locations in Tx Queue of size 512 bytes is 64, TxPBL and PBLx8 needs to be programmed to less than or equal to 32.
19 TSE	TCP Segmentation Enabled When this bit is set, the DMA performs the TCP segmentation or UDP Segmentation/Fragmentation for packets in this channel. The TCP segmentation or UDP packet's segmentation/Fragmentation is done only for those packets for which the TSE bit (TDES0[19]) is set in the Tx Normal descriptor. When this bit is set, the TxPBL value must be greater than 4.
27 OSF	Operate on Second Packet When this bit is set, it instructs the DMA to process the second packet of the Transmit data even before the status for the first packet is obtained.

Table 1023. DMA_CH*n*_TX_CONTROL field descriptions (continued)

Field	Description
28:30 TCW	Transmit Channel Weight This field indicates the weight assigned to the corresponding Transmit channel. When reset is complete, this field is set to 0 for all channels by default, resulting in equal weights to all channels.
31 ST	Start or Stop Transmission Command When this bit is set, transmission is placed in the Running state. The DMA checks the Transmit list at the current position for a packet to be transmitted. The DMA tries to acquire descriptor from either of the following positions: – The current position in the list This is the base address of the Transmit list set by the DMA_CH0_TxDesc_List_Address register. – The position at which the transmission was previously stopped If the DMA does not own the current descriptor, the transmission enters the Suspended state and the TBU bit of the DMA_CH0_Status register is set. The Start Transmission command is effective only when the transmission is stopped. If the command is issued before setting the DMA_CH0_TxDesc_List_Address register, the DMA behavior is unpredictable. When this bit is reset, the transmission process is placed in the Stopped state after completing the transmission of the current packet. The Next Descriptor position in the Transmit list is saved, and it becomes the current position when the transmission is restarted. To change the list address, you need to program DMA_CH0_TxDesc_List_Address register with a new value when this bit is reset. The new value is considered when this bit is set again. The stop transmission command is effective only when the transmission of the current packet is complete or the transmission is in the Suspended state.

49.2.2.220 DMA channel *n* receive control register (DMA_CH*n*_RX_CONTROL)

The DMA Channel *n* Receive Control register controls the Rx features such as PBL, buffer size, and extended status.

Offset 0x1108 + *n**0x80 (n = 0 to 1) Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	RPF	0	0	0	0	0	0	0	0	0	RxPBL					
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	RBSZ_13_y											RBSZ_x_0			SR
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 933. DMA channel *n* receive control register (DMA_CH*n*_RX_CONTROL)

Table 1024. DMA_CH*n*_RX_CONTROL field descriptions

Field	Description
0 RPF	Rx Packet Flush When this bit is set to 1, then Ethernet module automatically flushes the packet from the Rx Queues destined to this DMA Rx Channel when it is stopped. When this bit remains set and the DMA is re-started by the software driver, the packets residing in the Rx Queues that were received when this RxDMA was stopped, get flushed out. The packets that are received by the MAC after the RxDMA is re-started are routed to the RxDMA. The flushing happens on the Read side of the Rx Queue. When this bit is set to 0, the Ethernet module will not flush the packet in the Rx Queue destined to this RxDMA Channel when it is STOP state. This may in turn cause head-of-line blocking in the corresponding RxQueue.
10:15 RxPBL	Receive Programmable Burst Length These bits indicate the maximum number of beats to be transferred in one DMA block data transfer. The DMA always attempts max burst as specified in PBL each time it starts a burst transfer on the application bus. You can program PBL with any of the following values: 1, 2, 4, 8, 16, or 32. Any other value results in undefined behavior. To transfer more than 32 beats, perform the following steps: 1. Set the PBLx8 mode in the DMA_CH0_Control register. 2. Set the RxPBL. **Note:** The maximum value of RxPBL must be less than or equal to half the Rx Queue size (RQS field of MTL_RxQ[n]_Operation_Mode register) in terms of beats. This is required so that the Rx Queue has space to store at least another Rx PBL worth of data while the Rx DMA is transferring a block of data. For example, in 64-bit data width configurations the total locations in Rx Queue of size 512 bytes is 64, so RxPBL and 8xPBL needs to be programmed to less than or equal to 32.
17:27 RBSZ_13_y	Receive Buffer size High RBSZ[13:0] is split into two fields higher RBSZ_13_y and lower RBSZ_x_0. The RBSZ[13:0] field indicates the size of the Rx buffers specified in bytes. The maximum buffer size is limited to 16 K bytes. The buffer size is applicable to payload buffers when split headers are enabled. **Note:** The buffer size must be a multiple of 8 (64-bit AHB bus). This is required even if the value of buffer address pointer is not aligned to data bus width. Hence the lower RBSZ_x_0 bits are read-only and the value is considered as all-zero. Thus the RBSZ_13_y indicates the buffer size in terms of locations (with the width same as bus-width).

Table 1024. DMA_CH*n*_RX_CONTROL field descriptions (continued)

Field	Description
28:30 RBSZ_x_0	Receive Buffer size Low RBSZ[13:0] is split into two fields RBSZ_13_y and RBSZ_x_0. The RBSZ_x_0 is the lower field whose width is based on data bus width of the configuration.
31 SR	Start or Stop Receive When this bit is set, the DMA tries to acquire the descriptor from the Receive list and processes the incoming packets. The DMA tries to acquire descriptor from either of the following positions: The current position in the list This is the address set by the DMA_CH0_RxDesc_List_Address register. The position at which the Rx process was previously stopped If the DMA does not own the current descriptor, the reception is suspended and the RBU bit of the DMA_CH0_Status register is set. The Start Receive command is effective only when the reception is stopped. If the command is issued before setting the DMA_CH0_RxDesc_List_Address register, the DMA behavior is unpredictable. When this bit is reset, the Rx DMA operation is stopped after the transfer of the current packet. The next descriptor position in the Receive list is saved, and it becomes the current position after the Rx process is restarted. The Stop Receive command is effective only when the Rx process is in the Running (waiting for Rx packet) or Suspended state.

49.2.2.221 DMA channel *n* transmit descriptor list address register (DMA_CH*n*_TXDESC_LIST_ADDRESS)

The Channel *n* Tx Descriptor List Address register points the DMA to the start of Transmit descriptor list. The descriptor lists reside in the physical memory space of the application and must be Dword aligned (for 64-bit data bus). The DMA internally converts it to bus width aligned address by making the corresponding LSB to low.

You can write to this register only when the Tx DMA has stopped, that is, the ST bit is set to zero in DMA_CH0_Tx_Control register. When stopped, this register can be written with a new descriptor list address. When you set the ST bit to 1, the DMA takes the newly-programmed descriptor base address. If this register is not changed when the ST bit is set to 0, the DMA takes the descriptor address where it was stopped earlier.

Offset 0x1114 + *n**0x80 (n = 0 to 1) Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	TDESLA															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	TDESLA													0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 934. DMA channel *n* transmit descriptor list address register (DMA_CH*n*_TXDESC_LIST_ADDRESS)

Table 1025. DMA_CH*n*_TXDESC_LIST_ADDRESS field descriptions

Field	Description
0:28 TDESLA	Start of Transmit List This field contains the base address of the first descriptor in the Transmit descriptor list. The DMA ignores the 3 LSB bits for 64-bit data bus width and internally takes these bits as all-zero. Therefore, these LSB bits are read-only (RO).

49.2.2.222 DMA channel *n* receive descriptor list address register (DMA_CH*n*_RXDESC_LIST_ADDRESS)

The Channel*n* Rx Descriptor List Address register points the DMA to the start of Receive descriptor list.

This register points to the start of the Receive Descriptor List. The descriptor lists reside in the physical memory space of the application and must be Dword aligned (for 64-bit data bus). The DMA internally converts it to bus width aligned address by making the corresponding LS bits low. Writing to this register is permitted only when reception is stopped. When stopped, this register must be written to before the receive Start command is given. You can write to this register only when Rx DMA has stopped, that is, SR bit is set to zero in DMA_CH0_Rx_Control register. When stopped, this register can be written with a new descriptor list address.

When you set the SR bit to 1, the DMA takes the newly programmed descriptor base address.

Offset 0x111C + *n**0x80 (n = 0 to 1) Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	RDESLA															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	RDESLA													0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 935. DMA channel *n* receive descriptor list address register (DMA_CH*n*_RXDESC_LIST_ADDRESS)

Table 1026. DMA_CH*n*_RXDESC_LIST_ADDRESS field descriptions

Field	Description
0:28 RDESLA	Start of Receive List This field contains the base address of the first descriptor in the Rx Descriptor list. The DMA ignores the 3 LSB bits for 64-bit data bus width and internally takes these bits as all-zero. Therefore, these LSB bits are read-only (RO).

49.2.2.223 DMA channel *n* transmit descriptor tail pointer register (DMA_CH*n*_TXDESC_TAIL_POINTER)

The Channel*n* Tx Descriptor Tail Pointer register points to an offset from the base and indicates the location of the last valid descriptor.

Offset 0x1120 + *n**0x80 (n = 0 to 1) Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	TDTP															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	TDTP													0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 936. DMA channel *n* transmit descriptor tail pointer register (DMA_CH*n*_TXDESC_TAIL_POINTER)

Table 1027. DMA_CH*n*_TXDESC_TAIL_POINTER field descriptions

Field	Description
0:28 TDTP	Transmit Descriptor Tail Pointer This field contains the tail pointer for the Tx descriptor ring. The software writes the tail pointer to add more descriptors to the Tx channel. The hardware tries to transmit all packets referenced by the descriptors between the head and the tail pointer registers.

49.2.2.224 DMA channel *n* receive descriptor tail pointer (DMA_CH*n*_RXDESC_TAIL_POINTER)

The Channel*n* Rx Descriptor Tail Pointer Points to an offset from the base and indicates the location of the last valid descriptor.

Offset 0x1128 + *n**0x80 (n = 0 to 1) Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	RDTP															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	RDTP													0	0	0
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 937. DMA channel *n* receive descriptor tail pointer (DMA_CH*n*_RXDESC_TAIL_POINTER)

Table 1028. DMA_CH*n*_RXDESC_TAIL_POINTER field descriptions

Field	Description
0:28 RDTP	Receive Descriptor Tail Pointer This field contains the tail pointer for the Rx descriptor ring. The software writes the tail pointer to add more descriptors to the Rx channel. The hardware tries to write all received packets to the descriptors referenced between the head and the tail pointer registers.

49.2.2.225 DMA channel *n* transmit descriptor ring length register (DMA_CH*n*_TXDESC_RING_LENGTH)

The Tx Descriptor Ring Length register contains the length of the Transmit descriptor ring.

Offset 0x112C + *n**0x80 (n = 0 to 1) Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	TDRL									
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 938. DMA channel *n* transmit descriptor ring length register (DMA_CH*n*_TXDESC_RING_LENGTH)

Table 1029. DMA_CH*n*_TXDESC_RING_LENGTH field descriptions

Field	Description
22:31 TDRL	Transmit Descriptor Ring Length This field sets the maximum number of Tx descriptors in the circular descriptor ring. The maximum number of descriptors is limited to 1K descriptors. A minimum ring descriptor length of 4 is recommended. For example, it can be programmed to any value up to 0x3FF. This field is 10-bit wide, if programmed to 0x3FF, it can have 1024 descriptors. If 10 descriptors are required then program it to a value of 0x9.

49.2.2.226 DMA channel *n* receive descriptor ring length register (DMA_CH*n*_RXDESC_RING_LENGTH)

The Channel*n* Rx Descriptor Ring Length register contains the length of the Receive descriptor circular ring.

Offset 0x1130 + *n**0x80 (n = 0 to 1) Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	RDRL									
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 939. DMA channel *n* receive descriptor ring length register (DMA_CH*n*_RXDESC_RING_LENGTH)

Table 1030. DMA_CH*n*_RXDESC_RING_LENGTH field description

Field	Description
22:31 RDRL	Receive Descriptor Ring Length This register sets the maximum number of Rx descriptors in the circular descriptor ring. The maximum number of descriptors is limited to 1K descriptors. For example, it can be programmed to any value up to 0x3FF. This field is 10-bit wide, if programmed to 0x3FF, it can have 1024 descriptors. If 10 descriptors are required then program it to a value of 0x9.

49.2.2.227 DMA channel *n* interrupt enable register (DMA_CH*n*_INTERRUPT_ENABLE)

The Channel*n* Interrupt Enable register enables the interrupts reported by the Status register.

Offset 0x1134 + *n**0x80 (n = 0 to 1) Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	NIE	AIE	CDEE	FBEE	ERIE	ETIE	RWTE	RSE	RBUE	RIE	0	0	0	TBUE	TXSE	TIE
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 940. DMA channel *n* interrupt enable register (DMA_CH*n*_INTERRUPT_ENABLE)

Table 1031. DMA_CH*n*_INTERRUPT_ENABLE field descriptions

Field	Description
16 NIE	Normal Interrupt Summary Enable When this bit is set, the normal interrupt summary is enabled. This bit enables the following interrupts in the DMA_CH0_Status register: – Bit 31: Transmit Interrupt – Bit 29: Transmit Buffer Unavailable – Bit 25: Receive Interrupt – Bit 20: Early Receive Interrupt When this bit is reset, the normal interrupt summary is disabled.
17 AIE	Abnormal Interrupt Summary Enable When this bit is set, the abnormal interrupt summary is enabled. This bit enables the following interrupts in the DMA_CH0_Status register: – Bit 30: Transmit Process Stopped – Bit 24: Rx Buffer Unavailable – Bit 23: Receive Process Stopped – Bit 22: Receive Watchdog Timeout – Bit 21: Early Transmit Interrupt – Bit 19: Fatal Bus Error – Bit 18: Context Descriptor Error When this bit is reset, the abnormal interrupt summary is disabled.
18 CDEE	Context Descriptor Error Enable When this bit is set along with the AIE bit, the Descriptor error interrupt is enabled. When this bit is reset, the Descriptor error interrupt is disabled.
19 FBEE	Fatal Bus Error Enable When this bit is set along with the AIE bit, the Fatal Bus error interrupt is enabled. When this bit is reset, the Fatal Bus Error error interrupt is disabled.
20 ERIE	Early Receive Interrupt Enable When this bit is set along with the NIE bit, the Early Receive interrupt is enabled. When this bit is reset, the Early Receive interrupt is disabled.
21 ETIE	Early Transmit Interrupt Enable When this bit is set along with the AIE bit, the Early Transmit interrupt is enabled. When this bit is reset, the Early Transmit interrupt is disabled.
22 RWTE	Receive Watchdog Timeout Enable When this bit is set along with the AIE bit, the Receive Watchdog Timeout interrupt is enabled. When this bit is reset, the Receive Watchdog Timeout interrupt is disabled.
23 RSE	Receive Stopped Enable When this bit is set along with the AIE bit, the Receive Stopped Interrupt is enabled. When this bit is reset, the Receive Stopped interrupt is disabled.
24 RBUE	Receive Buffer Unavailable Enable When this bit is set along with the AIE bit, the Receive Buffer Unavailable interrupt is enabled. When this bit is reset, the Receive Buffer Unavailable interrupt is disabled.
25 RIE	Receive Interrupt Enable When this bit is set along with the NIE bit, the Receive Interrupt is enabled. When this bit is reset, the Receive Interrupt is disabled.

Table 1031. DMA_CH*n*_INTERRUPT_ENABLE field descriptions (continued)

Field	Description
29 TBUE	Transmit Buffer Unavailable Enable When this bit is set along with the NIE bit, the Transmit Buffer Unavailable interrupt is enabled. When this bit is reset, the Transmit Buffer Unavailable interrupt is disabled.
30 TXSE	Transmit Stopped Enable When this bit is set along with the AIE bit, the Transmission Stopped interrupt is enabled. When this bit is reset, the Transmission Stopped interrupt is disabled.
31 TIE	Transmit Interrupt Enable When this bit is set along with the NIE bit, the Transmit Interrupt is enabled. When this bit is reset, the Transmit Interrupt is disabled.

49.2.2.228 DMA channel *n* receive interrupt watchdog timer register (DMA_CH*n*_RX_INTERRUPT_WATCHDOG_TIMER)

The Receive Interrupt Watchdog Timer register indicates the watchdog timeout for Receive Interrupt (RI) from the DMA. When this register is written with a non-zero value, it enables the watchdog timer for the RI bit of the DMA_CHn_STATUS register.

Offset 0x1138 + *n**0x80 (n = 0 to 1) Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	RWTU	
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	RWT							
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 941. DMA channel *n* receive interrupt watchdog timer register (DMA_CH*n*_RX_INTERRUPT_WATCHDOG_TIMER)

Table 1032. DMA_CH*n*_RX_INTERRUPT_WATCHDOG_TIMER field descriptions

Field	Description
14:15 RWTU	Receive Interrupt Watchdog Timer Count Units This fields indicates the number of system clock cycles corresponding to one unit in RWT field. 00 256 01 512 10 1024 11 2048 For example, when RWT=2 and RWTU=1, the watchdog timer is set for 2x512=1024 system clock cycles.
24:31 RWT	Receive Interrupt Watchdog Timer Count This field indicates the number of system clock cycles, multiplied by factor indicated in RWTU field, for which the watchdog timer is set. The watchdog timer is triggered with the programmed value after the Rx DMA completes the transfer of a packet for which the RI bit is not set in the DMA_CH0_Status register, because of the setting of Interrupt Enable bit in the corresponding descriptor RDES3[1]. When the watchdog timer runs out, the RI bit is set and the timer is stopped. The watchdog timer is reset when the RI bit is set high because of automatic setting of RI as per the Interrupt Enable bit RDES3[1] of any received packet.

49.2.2.229 DMA channel *n* slot function control status register (DMA_CH*n*_SLOT_FUNCTION_CONTROL_STATUS)

The Slot Function Control and Status register contains the control bits for slot function and the status for Transmit path.

Offset 0x113C + *n**0x80 (n = 0 to 1) Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	RSN			
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	SIV												0	0	ASC	ESC
W																
Reset	0	0	0	0	0	1	1	1	1	1	0	0	0	0	0	0

Figure 942. DMA channel *n* slot function control status register (DMA_CH*n*_SLOT_FUNCTION_CONTROL_STATUS)

Table 1033. DMA_CH*n*_SLOT_FUNCTION_CONTROL_STATUS field descriptions

Field	Description
12:15 RSN	Reference Slot Number This field gives the current value of the reference slot number in the DMA. It is used for slot comparison.
16:27 SIV	Slot Interval Value This field controls the period of the slot interval in which the TxDMA fetches the scheduled packets. A value of 0 specifies the slot interval of 1 us while the maximum value 4095 specifies the slot interval of 4096 us. The default/reset value is 0x07C which corresponds to slot interval of 125 us.
30 ASC	Advance Slot Check When set, this bit enables the DMA to fetch the data from the buffer when the slot number (SLOTNUM) programmed in the Tx descriptor is – equal to the reference slot number given in the RSN field or – ahead of the reference slot number by up to two slots This bit is applicable only when the ESC bit is set.
31 ESC	Enable Slot Comparison When set, this bit enables the checking of the slot numbers programmed in the Tx descriptor with the current reference given in the RSN field. The DMA fetches the data from the corresponding buffer only when the slot number is – equal to the reference slot number or – ahead of the reference slot number by one slot When reset, this bit disables the checking of the slot numbers. The DMA fetches the data immediately after the descriptor is processed. **Note:** The TSO should not be enabled along with TBS/AVB Slot number check. The TSO involves multiple packets/segments/fragments transmission for single packet received from application and the slot number check are applicable for fetching of only first segment/fragment. As a result it might be difficult for the software to specify a slot number for subsequent packets.

49.2.2.230 DMA channel *n* current application transmit descriptor register (DMA_CH*n*_CURRENT_APP_TXDESC)

The Channel*n* Current Application Transmit Descriptor register points to the current Transmit descriptor read by the DMA.

Offset 0x1144 + *n**0x80 (n = 0 to 1) Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	CURTDESAPTR															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	CURTDESAPTR															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 943. DMA channel *n* current application transmit descriptor register (DMA_CH*n*_CURRENT_APP_TXDESC)

Table 1034. DMA_CHn_CURRENT_APP_TXDESC field descriptions

Field	Description
0:31 CURTDESAPTR	Application Transmit Descriptor Address Pointer The DMA updates this pointer during Tx operation. This pointer is cleared on reset.

49.2.2.231 DMA channel *n* current application transmit descriptor register (DMA_CH*n*_CURRENT_APP_RXDESC)

The Channel*n* Current Application Receive Descriptor register points to the current Receive descriptor read by the DMA.

Offset 0x114C + *n**0x80 (n = 0 to 1) Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	CURRDESAPTR															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	CURRDESAPTR															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 944. DMA channel *n* current application transmit descriptor register (DMA_CH*n*_CURRENT_APP_RXDESC)

Table 1035. DMA_CH*n*_CURRENT_APP_RXDESC field descriptions

Field	Description
0:31 CURRDESAPTR	Application Receive Descriptor Address Pointer The DMA updates this pointer during Rx operation. This pointer is cleared on reset.

49.2.2.232 DMA channel *n* current application transmit buffer register (DMA_CH*n*_CURRENT_APP_TXBUFFER)

The Channel*n* Current Application Transmit Buffer Address register points to the current Tx buffer address read by the DMA.

Offset 0x1154 + *n**0x80 (n = 0 to 1) Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	CURTBUFAPTR															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	CURTBUFAPTR															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 945. DMA channel *n* current application transmit buffer register (DMA_CH*n*_CURRENT_APP_TXBUFFER)

Table 1036. DMA_CH*n*_CURRENT_APP_TXBUFFER field descriptions

Field	Description
0:31 CURTBUFAPTR	Application Transmit Buffer Address Pointer The DMA updates this pointer during Tx operation. This pointer is cleared on reset.

49.2.2.233 DMA channel *n* current application receive buffer register (DMA_CH*n*_CURRENT_APP_RXBUFFER)

The Channel 0 Current Application Receive Buffer Address register points to the current Rx buffer address read by the DMA.

Offset 0x115C + *n**0x80 (n = 0 to 1) Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	CURRBUFAPTR															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	CURRBUFAPTR															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 946. DMA channel *n* current application receive buffer register (DMA_CH*n*_CURRENT_APP_RXBUFFER)

Table 1037. DMA_CH*n*_CURRENT_APP_RXBUFFER field descriptions

Field	Description
0:31 CURRBUFAPTR	Application Receive Buffer Address Pointer The DMA updates this pointer during Rx operation. This pointer is cleared on reset.

49.2.2.234 DMA channel *n* status register (DMA_CHn_STATUS)

The software driver (application) reads the Status register during interrupt service routine or polling to determine the status of the DMA.

Offset 0x1160 + *n**0x80 (n = 0 to 1) Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	REB			TEB		
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	NIS	AIS	CDE	FBE	ERI	ETI	RWT	RPS	RBU	RI	0	0	0	TBU	TPS	TI
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 947. DMA channel *n* status register (DMA_CHn_STATUS)

Table 1038. DMA_CHn_STATUS field descriptions

Field	Description
10:12 REB	Rx DMA Error Bits This field indicates the type of error that caused a Bus Error. For example, error response on the AHB interface. Bit 10 1'b1: Error during data transfer by Rx DMA 1'b0: No Error during data transfer by Rx DMA Bit 11 1'b1: Error during descriptor access 1'b0: Error during data buffer access Bit 12 1'b1: Error during read transfer 1'b0: Error during write transfer This field is valid only when the FBE bit is set. This field does not generate an interrupt.
13:15 TEB	Tx DMA Error Bits This field indicates the type of error that caused a Bus Error. For example, error response on the AHB interface. Bit 13 1'b1: Error during data transfer by Tx DMA 1'b0: No Error during data transfer by Tx DMA Bit 14 1'b1: Error during descriptor access 1'b0: Error during data buffer access Bit 15 1'b1: Error during read transfer 1'b0: Error during write transfer This field is valid only when the FBE bit is set. This field does not generate an interrupt.
16 NIS	Normal Interrupt Summary Normal Interrupt Summary bit value is the logical OR of the following bits when the corresponding interrupt bits are enabled in the DMA_CH0_Interrupt_Enable register: Bit 31: Transmit Interrupt Bit 29: Transmit Buffer Unavailable Bit 25: Receive Interrupt Bit 20: Early Receive Interrupt Only unmasked bits (interrupts for which interrupt enable is set in DMA_CH0_Interrupt_Enable register) affect the Normal Interrupt Summary bit. This is a sticky bit. You must clear this bit (by writing 1 to this bit) each time a corresponding bit which causes NIS to be set is cleared. Access restriction applies. Self-set to 1 on internal event. Setting 1 clears. Setting 0 has no effect.

Table 1038. DMA_CHn_STATUS field descriptions (continued)

Field	Description
17 AIS	Abnormal Interrupt Summary Abnormal Interrupt Summary bit value is the logical OR of the following when the corresponding interrupt bits are enabled in the DMA_CH0_Interrupt_Enable register: Bit 30: Transmit Process Stopped Bit 24: Receive Buffer Unavailable Bit 23: Receive Process Stopped Bit 21: Early Transmit Interrupt Bit 19: Fatal Bus Error Bit 18: Context Descriptor Error Only unmasked bits affect the Abnormal Interrupt Summary bit. This is a sticky bit. You must clear this bit (by writing 1 to this bit) each time a corresponding bit, which causes AIS to be set, is cleared. Access restriction applies. Self-set to 1 on internal event. Setting 1 clears. Setting 0 has no effect.
18 CDE	Context Descriptor Error This bit indicates that the DMA Tx/Rx engine received a descriptor error, which indicates invalid context in the middle of packet flow (intermediate descriptor) or all one's descriptor in Tx case and on Rx side it indicates DMA has read a descriptor with either of the buffer address as ones which is considered to be invalid. Access restriction applies. Self-set to 1 on internal event. Setting 1 clears. Setting 0 has no effect.
19 FBE	Fatal Bus Error This bit indicates that a bus error occurred (as described in the EB field). When this bit is set, the corresponding DMA channel engine disables all bus accesses. Access restriction applies. Self-set to 1 on internal event. Setting 1 clears. Setting 0 has no effect.
20 ERI	Early Receive Interrupt This bit indicates that the DMA filled the first data buffer of the packet. The RI bit of this register automatically clears this bit. Access restriction applies. Self-set to 1 on internal event. Setting 1 clears. Setting 0 has no effect.
21 ETI	Early Transmit Interrupt This bit indicates that the packet to be transmitted is fully transferred to the MTL Tx FIFO. Access restriction applies. Self-set to 1 on internal event. Setting 1 clears. Setting 0 has no effect.
22 RWT	Receive Watchdog Timeout This bit is asserted when a packet with length greater than 2048 bytes (10240 bytes when Jumbo Packet mode is enabled) is received.
23 RPS	Receive Process Stopped This bit is asserted when the Rx process enters the Stopped state. Access restriction applies. Self-set to 1 on internal event. Setting 1 clears. Setting 0 has no effect.

Table 1038. DMA_CHn_STATUS field descriptions (continued)

Field	Description
24 RBU	Receive Buffer Unavailable This bit indicates that the application owns the next descriptor in the Receive list, and the DMA cannot acquire it. The Rx process is suspended. To resume processing Rx descriptors, the application should change the ownership of the descriptor and issue a Receive Poll Demand command. If this command is not issued, the Rx process resumes when the next recognized incoming packet is received. In ring mode, the application should advance the Receive Descriptor Tail Pointer register of a channel. This bit is set only when the DMA owns the previous Rx descriptor. Access restriction applies. Self-set to 1 on internal event. Setting 1 clears. Setting 0 has no effect.
25 RI	Receive Interrupt This bit indicates that the packet reception is complete. When packet reception is complete, Bit 0 of RDES3 is reset in the last descriptor, and the specific packet status information is updated in the descriptor. The reception remains in the Running state. Access restriction applies. Self-set to 1 on internal event. Setting 1 clears. Setting 0 has no effect.
29 TBU	Transmit Buffer Unavailable This bit indicates that the application owns the next descriptor in the Transmit list, and the DMA cannot acquire it. Transmission is suspended. The TPS0 field of the DMA_Debug_Status0 register explains the Transmit Process state transitions. To resume processing the Transmit descriptors, the application should do the following: 1. Change the ownership of the descriptor by setting Bit 0 of TDES3. 2. Issue a Transmit Poll Demand command. For ring mode, the application should advance the Transmit Descriptor Tail Pointer register of a channel. Access restriction applies. Self-set to 1 on internal event. Setting 1 clears. Setting 0 has no effect.
30 TPS	Transmit Process Stopped This bit is set when the transmission is stopped. Access restriction applies. Self-set to 1 on internal event. Setting 1 clears. Setting 0 has no effect.
31 TI	Transmit Interrupt This bit indicates that the packet transmission is complete. When transmission is complete, Bit 0 of TDES3 is reset in the last descriptor, and the specific packet status information is updated in the descriptor. Access restriction applies. Self-set to 1 on internal event. Setting 1 clears. Setting 0 has no effect.

49.2.2.235 DMA channel *n* miss frame counter register (DMA_CH*n*_MISS_FRAME_CNT)

This register has the number of packet counter that got dropped by the DMA either due to Bus Error or due to programing RPF field in DMA_CH*n*_Rx_Control register.

Offset 0x1164 + *n**0x80 (n = 0 to 1) Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	MFCO	0	0	0	0	MFC										
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 948. DMA channel *n* miss frame counter register (DMA_CH*n*_MISS_FRAME_CNT)

Table 1039. DMA_CH*n*_MISS_FRAME_CNT field descriptions

Field	Description
16 MFCO	Overflow status of the MFC Counter When this bit is set then the MFC counter does not get incremented further. The bit gets cleared when this register is read. Access restriction applies. Clears on read. Self-set to 1 on internal event.
21:31 MFC	This counter indicates the number of packet counters that are dropped by the DMA either because of bus error or because of programing RPF field in DMA_CH*n*_Rx_Control register. The counter gets cleared when this register is read. Access restriction applies. Clears on read. Self-set to 1 on internal event.

49.2.2.236 DMA Channel n RX Early Receive Interrupt Counter register (DMA_CHn_RX_ERI_CNT)

This register provides the count of the number of times ERI was asserted.

Offset 0x116C + *n**0x80 (n = 0 to 1) Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	ECNT											
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 949. DMA Channel n RX Early Receive Interrupt Counter register (DMA_CHn_RX_ERI_CNT)

Table 1040. DMA_CHn_RX_ERI_CNT field descriptions

Field	Description
20:31 ECNT	ERI Counter When ERIC bit of DMA_CH(#i)_RX_Control register is set, this counter increments for burst transfer completed by the Rx DMA from the start of packet transfer. This counter will get reset at the start of new packet.

49.3 Functional description

49.3.1 AHB master interface

The DMA controller interfaces with the application through the AMBA AHB interface. The AHB master interface converts the internal DMA request cycles into AHB cycles. The AHB master interface has the following features:

- The AHB master interface is AMBA 2.0-compliant AHB master with no restrictions.
- The AHB master interface supports the following burst length modes: fixed, unspecified, and mixed. These modes are explained in *Section 49.3.1.1: AHB burst length modes*.
- The AHB master interface can handle the AHB SPLIT, RETRY, and ERROR conditions. Any ERROR response halts all further transactions for that DMA and indicates the error as fatal through CSR and interrupt. The application can choose to give a hard or soft reset to the module to restart the operation.
- The AHB master interface can handle the AHB 1 K boundary breaking.
- The AHB master interface can handle all 64-bit data transfers except for Descriptor Status Write accesses (which may be 32-bit). In any burst data transfer, the address bus value is always aligned to the data bus width and need not be aligned to the beat size.
- The AHB master interface can align all AHB burst transfers to an address value. For more information, refer to *Section 49.3.1.2: Aligning AHB burst transfers to an address value*.
- The DMA requests an AHB Burst Read transfer only when it can completely accept the received burst data. The data read from the AHB is always pushed into the DMA without any delay or Busy cycles. However, when multiple channels are selected, there may be some delay and busy cycles may be inserted because of the shared-memory architecture for the channels.
- The DMA requests an AHB Burst Write transfer only when it has the sufficient data to completely transfer the burst. The AHB interface always assumes that it has the data available to push into the AHB bus. However, the DMA can prematurely indicate end-of-valid data (because of the transfer of EOP of an Ethernet packet) during the burst.
- In Fixed Burst Length mode, the AHB master interface continues the burst with dummy data until the specified length is completed. In INCR mode, it ends the burst transfer prematurely.

49.3.1.1 AHB burst length modes

The AHB master interface supports the following burst length modes:

- Fixed Burst Length: In fixed burst length mode, the AHB master always initiates a burst with SINGLE, INCR4, INCR8, or INCR16 type. However, when such a burst is responded with SPLIT, RETRY, or Early Burst Termination (EBT), by default, the AHB master again initiates the pending transfers of the burst with INCR or SINGLE burst length type. When only one beat is remaining, the AHB master performs a SINGLE transfer. If more than one beat is remaining, the AHB master performs an INCR transfer. The AHB master terminates such INCR bursts when remaining beats of the original requested fixed burst are transferred.
  To ensure that the AHB master always performs the INCRx and SINGLE transfers even when a part of the burst is initiated again after a SPLIT, RETRY, or EBT response, use the RIB bit of the register. However, when you enable this mode, the pending burst may further get split into multiple transfers as per the following rules before any new transfer is initiated:
  - If the DMA requests a burst transfer that is not equal to INCR4, INCR8, or INCR16, the AHB application interface splits the transfer into multiple burst transactions. For example, if the DMA requests a 15-beat burst transfer, the AHB interface splits it into multiple transfers of INCR8 and INCR4, and three SINGLE transactions.
  - If the burst length is more than 16, the AHB master interface splits it into multiple burst transfers. For example, if the burst length is 32 and the DMA starts a 32-beat transfer, the AHB master splits the burst into two INCR16.
- Unspecified Burst Length: In unspecified burst mode, the AHB master always initiates a transfer with INCR and completes the DMA requested burst in one transfer.
- Mixed Burst Mode: In mixed burst mode, the AHB master always initiates the bursts with fixed-size (INCRx) when the DMA requests transfers of size less than or equal to 16 beats. When the DMA requests bursts of length more than 16, the AHB master initiates such transfers with INCR and completes the request in one transfer.

To ensure that the pending burst of a transfer is rebuilt only with INCRx transfers when an INCRx transfer is interrupted by RETRY, SPLIT, or EBT response, use the RB bit of the DMA_SysBus_Mode register. However, if an INCR burst initiated in this mode is interrupted, the AHB master rebuilds the burst only with INCR transfers.

You can choose the burst modes by programming the FB bit in the DMA_SysBus_Mode register.

Note: The AHB master does not generate the WRAP bursts.

The AHB master does not generate the locked or protected transfers. Therefore, the Ethernet IP does not have the HLOCK or HPROT output signals.

49.3.1.2 Aligning AHB burst transfers to an address value

The AHB master interface can align all AHB burst transfers to an address value. You can enable this by using the AAL bit in the DMA_SysBus_Mode register. If Bit 31 and Bit 19 of DMA_SysBus_Mode register are set to 1, the AHB interface and the DMA ensure that all initiated beats are aligned to the address, completing the packet transfer in the minimum number of required beats.

The AHB interface and the DMA split unaligned address beats for a 64-bit data bus and initiate INCR16 beats only when the seven least-significant bits of the address have a zero value.

49.3.2 DMA controller

The DMA has independent Transmit (Tx) and Receive (Rx) engines, and a CSR space. The Tx engine transfers data from the system memory to the device port (MTL), whereas the Rx engine transfers data from the device port to the system memory. The controller uses descriptors to efficiently move data from source to destination with minimal application CPU intervention. The DMA is designed for packet-oriented data transfers such as packets in Ethernet. The controller can be programmed to interrupt the application CPU for situations such as Packet Transmit and Receive Transfer completion, and other normal or error conditions.

The DMA and the application communicate through the following two data structures:

- Control and Status registers (CSR)
- Descriptor lists and data buffers

The DMA transfers the data packets received by the MAC to the Rx Buffer in system memory and Tx data packets from the Tx Buffer in the system memory. The descriptors that reside in the system memory contain the pointers to these buffers.

The DMA supports up to 2 Tx and 2 Rx Descriptor lists (or DMA channels). The base address of each list is written to the respective Tx Descriptor List Address register and Rx Descriptor List Address register. The descriptor list is forward linked and the next descriptor is always considered at a fixed offset to the current one. You can control the offset by the DSL field of DMA_CH*n*_Control register. The number of descriptors in the list is programmed in the respective Tx (or Rx) Descriptor Ring Length register. Once the DMA processes the last descriptor in the list, it automatically jumps back to the descriptor in the List Address register to create a descriptor ring.

The descriptor lists reside in the physical memory address space of the application. Each descriptor can point to a maximum of two buffers. This enables two buffers to be used, physically addressed, rather than contiguous buffers in memory.

A data buffer resides in the application physical memory space and consists of an entire packet or part of a packet but cannot exceed a single packet. Buffers contain only data. Buffer status is maintained in the descriptor. Data chaining refers to packets that span multiple data buffers. However, a single descriptor cannot span multiple packets. The DMA skips to the data buffer of next packet when EOP is detected.

The Ethernet IP supports the ring structure for the DMA descriptor. For more information on the descriptor, refer to *Section 49.3: Functional description* describes the descriptor structure and how the DMA accesses the descriptors.

49.3.2.1 Application bus burst access

When configured through Bit 31 of the DMA_SysBus_Mode register, the DMA attempts to execute the fixed-length burst transfers on the AHB master interface. The PBL field of Transmit Control and Receive Control registers of respective DMA channel indicates and limits the maximum burst length. The Rx and Tx descriptors are always accessed in the maximum possible (limited by PBL or 16 $\times$ 8/bus width) burst length for 16 bytes to be read.

The Tx DMA initiates a data transfer only when sufficient space is available in the MTL Tx Queue to accommodate either of the following:

- Bytes corresponding to the configured burst (PBL × bus_width/8)
- Remaining bytes in Tx Buffer without EOP
- Number of bytes till EOP

The Rx DMA initiates a data transfer in the following conditions:

- Sufficient data is available in MTL Rx Queue to accommodate the configured burs.
- EOP (when it is less than the configured burst length) is detected in the Rx Queue.

The DMA indicates the start address and the number of transfers required to the AHB master interface. When the AHB Interface is configured for fixed-length burst, it transfers the data by using the best combination of INCR4, INCR8, or INCR16 and SINGLE transactions. If EOP is reached before the fixed-burst ends on the AHB interface, dummy transfers are performed in-order to complete the fixed-burst. Otherwise [Bit 31 of DMA_SysBus_Mode register is reset], the DMA transfers the data using INCR (undefined length) and SINGLE transactions.

When the AHB interface is configured for address-aligned beats, both DMA engines ensure that the first burst transfer initiated by the AHB is less than or equal to the size of the configured PBL. Therefore, all subsequent beats start at an address that is aligned to the configured PBL. The DMA can only align the address for beats up to size 16 (for PBL > 16) for AHB interface because it does not support more than INCR16.

49.3.2.1.1 Application data buffer alignment

The Tx and Rx data buffers do not have any restrictions on start address alignment. For example, in systems with 32-bit memory, the start address for buffers can be aligned to any of the four bytes. However, the DMA always initiates write transfers with address aligned to the bus width and dummy data (old data) in the invalid byte lanes. This typically happens during the transfer of the beginning or end of an Ethernet packet. The software driver should discard the dummy bytes based on the start address of the buffer and size of the packet.

Table 1041. Application data buffer alignment examples

Data buffer	Examples
Buffer Read	If the Tx buffer address is 32’h00000FF2 (for 32-bit data bus), and 15 bytes need to be transferred, the DMA reads five full words from address 32’h00000FF0, but when transferring data to the MTL Tx queue, the extra bytes (the first two bytes) are dropped or ignored. Similarly, the last 3 bytes of the last transfer are also ignored. The DMA always ensures that it transfers a full 32-bit data to the MTL Tx queue, unless it is the end of packet.
Buffer Write	If the Rx buffer address is 32’h0000FF2 (for 64-bit data bus) and 16 bytes of a received packet need to be transferred, the DMA writes 3 full words from address 32’h00000FF0. However, the first 2 bytes of the first transfer and the last 6 bytes of the third transfer have dummy data. The DMA considers the offset address only if it is the first Rx buffer of the packet. The DMA ignores the offset address and performs full word writes for the middle and the last Rx buffer of the packet.

49.3.2.1.2 Buffer size calculations

The DMA does not update the size fields in the Tx and Rx descriptors. The DMA updates only the status fields (RDES and TDES) of the descriptors. The driver has to perform the size calculations.

The Tx DMA transfers the exact number of bytes (indicated by buffer size field of TDES2) towards the MAC. If a descriptor is marked as first (FS bit of TDES2 is set), the DMA marks the first transfer from the buffer as SOP. If a descriptor is marked as last (LS bit of TDES2), the DMA marks the last transfer from that data buffer as EOP to the MTL.

The Rx DMA transfers data to a buffer until the buffer is full or the end of packet is received from the MTL. When the FS bit of a descriptor is set, the amount of valid data in a buffer is accurately indicated by the buffer size field (programmed in DMA Channel Receive Control register) minus the data buffer pointer offset. The offset is zero when the data buffer pointer is aligned to the data bus width. If a descriptor is marked as last, the buffer may not be full (as indicated by the buffer size in Bits[17:30] of Receive Control register). To compute the amount of valid data in this final buffer, the driver must read the packet length (FL bits of RDES3[17:31]) and subtract the sum of the buffer sizes of the preceding buffers in this packet. The Rx DMA always transfers the start of next packet with a new descriptor.

Note: Even when the start address of a Rx buffer is not aligned to the data width of system bus, the system should allocate a Rx buffer of a size aligned to the system bus width. For example, if the system allocates a Rx buffer of 1024 bytes (1 KB) starting from address 0x1000, the software can program the buffer start address in the Rx descriptor to have a 0x1002 offset. The Rx DMA writes the packet to this buffer with dummy data in the first two locations (0x1000 and 0x1001). The actual packet is written from location 0x1002. Therefore, the actual useful space in this buffer is 1022 bytes, even though the buffer size is programmed as 1024 bytes, because of the start address offset.

49.3.2.1.3 DMA arbiter

The arbiter inside the DMA module performs the arbitration between the Tx and Rx channel accesses to the AHB master interface. The following two types of arbitrations are supported:

- Round-Robin Arbitration: When Bit 30 of the DMA_Mode register is reset and both Tx and Rx DMAs are simultaneously requesting for access, the arbiter allocates the data bus in ratio set by Bits[17:19] of DMA_Mode register
- Fixed-Priority Arbitration: When Bit 30 of the DMA_Mode register is set, the Rx DMA always gets priority over the Tx DMA for data access by default. When Bit 20 of DMA_Mode register is also set, the Tx DMA gets priority over the Rx DMA

49.3.2.2 DMA transmission

49.3.2.2.1 TX DMA operation: default (non-OSP) mode


The TX DMA engine in default mode proceeds as follows:

1. The application sets up the Transmit descriptor (TDES0–TDES3) and sets the Own bit (TDES0[0]) after setting up the corresponding data buffer(s) with Ethernet Packet data
2. The application advances the Descriptor Tail pointer offset value of the Transmit Channel
3. While in the Run state, the DMA runs an Arbitration cycle to select the next Tx DMA channel from which the packets requiring transmission should be processed

4. The DMA fetches the descriptor from the application memory.
5. If the DMA detects one of the following conditions, the transmission from that channel is suspended and Bit 29 and Bit 15 of Status Register of corresponding DMA channel are set and the Tx Engine proceeds to Step *11*:
   a) The descriptor is flagged as owned by the application (TDES3 [0] = 1'b0)
   b) The Descriptor Tail pointer is equal to the Current Descriptor pointer in Ring Descriptor list Mode
   c) An error condition occurs
6. If the acquired descriptor is flagged as owned by the DMA (TDES3[0] = 1), the DMA decodes the Transmit Data Buffer address from the acquired descriptor
7. The DMA fetches the Transmit data from the system memory and transfers the data to the MTL for transmission
8. If an Ethernet packet is stored over data buffers in multiple descriptors, the DMA closes the intermediate descriptor and fetches the next descriptor. Step *3* through Step *7* are repeated until the end-of-Ethernet-packet data is transferred to the MTL
9. When packet transmission is complete, if IEEE 1588 Timestamp feature was enabled for the packet (as indicated in the Tx status), the timestamp value obtained from MTL is written to the Tx descriptor (TDES0 and TDES1) that contains the EOP buffer. The status information is written to this Tx descriptor (TDES3). The application now owns this descriptor because the Own bit is cleared during this step.
   If timestamp feature is not enabled for this packet, the DMA does not alter the contents of TDES0 and TDES1
10. Bit 31 of Status Register of corresponding channel is set after completing transmission of a packet that has Interrupt on Completion (TDES2[0]) set in its Last Descriptor. The DMA engine returns to Step *3*
11. In the Suspend state, the DMA tries to acquire the descriptor again (and thereby return to Step *3*). A poll demand command is triggered by writing any value to the DMA_CH0_TxDesc_Tail_Pointer when it receives a Transmit Poll demand and the Underflow Interrupt Status bit is cleared. If the application stopped the DMA by clearing Bit 31 of Transmit Control Register of corresponding DMA channel, the DMA enters the Stop state

The Tx DMA transmission flow in default mode is shown in *Figure 950*.

Figure 950. TX DMA operation in default mode



49.3.2.2.2 TX DMA operation: OSP mode

In the Run state, if Bit 27 is set in the Transmit Control Register of corresponding DMA channel, the Transmit process can simultaneously acquire two packets without closing the Status descriptor of the first packet. As the Transmit process finishes transferring the first packet, it immediately polls the Transmit Descriptor list for the second packet. If the second packet is valid, the Transmit process transfers this packet before writing the status information of the first packet.

In OSP mode, the Run state Tx DMA operates in the following sequence:


1. The DMA operates as described in Step *1* – Step *7* of the Tx DMA (default mode).
2. The DMA fetches the next descriptor without closing the last descriptor of previous packet.
3. If the DMA owns the acquired descriptor, the DMA decodes the transmit buffer address in this descriptor. If the DMA does not own the descriptor, the DMA goes into Suspend mode and skips to Step *7*.
4. The DMA fetches the Transmit packet from the system memory and transfers the packet to the MTL until the EOP data is transferred, closing the intermediate descriptors if this packet is split across multiple descriptors.
5. The DMA waits for the packet transmission status and timestamp of previous packet. When the status is available, the DMA writes the timestamp to TDES0 and TDES1 if such timestamp was captured (as indicated by a status bit). The DMA writes the status, with a cleared Own bit, to the corresponding TDES3, thus closing the descriptor.
   If Timestamp feature is not enabled for the previous packet, the DMA does not alter the contents of TDES0 and TDES1.
6. The Transmit interrupt is set (if enabled). The DMA fetches the next descriptor and proceeds to Step *3* (when Status is normal). If the previous transmission status shows an underflow error, the DMA goes into Suspend mode (Step *7*).
7. In Suspend mode, if a pending status and timestamp are received from the MTL, the DMA does the following:
   a) Writes the timestamp (if enabled for the current packet) to TDES0 and TDES1.
   b) Writes the status to the corresponding TDES3.
   c) Sets relevant interrupts and returns to Suspend mode.

   If no status is pending and the application stopped the DMA by clearing Bit 31 of Transmit Control Register of corresponding DMA channel, the DMA enters the Stop state.
8. The DMA can exit Suspend mode and enter the Run state (goes to Step *1* or Step *2* depending on pending status) only after receiving a Transmit Poll demand in Transmit Descriptor Tail Pointer register of corresponding channel.

Note: The DMA fetches the next descriptor before closing the current descriptor. Therefore, the descriptor ring length must be more than two. It is recommended to have a minimum descriptor length of four.

The basic flow is described in *Figure 951*.

Figure 951. Tx DMA operation in OSP mode



49.3.2.2.3 Transmit packet processing

The Tx DMA expects that the data buffers contain complete Ethernet packets, excluding preamble, pad bytes, and FCS fields. The DA, SA, and Type/Length fields contain valid data. If the Tx Descriptor indicates that the MAC must disable CRC or PAD insertion, the buffer must have complete Ethernet packets (excluding preamble), including the CRC bytes.

Packets can be data-chained and can span several buffers. Packets must be delimited by the First Descriptor (TDES3[2]) and the Last Descriptor (TDES3[3]). As transmission starts, the First Descriptor must have TDES3[2] set. When this occurs, the packet data is

transferred from the application buffer to the MTL Tx Queue. Concurrently, if the current packet has the Last Descriptor (TDES3[3]) clear, the Tx Process attempts to acquire the Next Descriptor. The Tx Process expects this descriptor to have TDES3[2] clear. If TDES3[3] is clear, it indicates an intermediary buffer. If TDES3[3] is set, it indicates the last buffer of the packet.

After the last buffer of the packet has been transmitted, the DMA writes back the final status information to the Transmit Descriptor 3 (TDES3) word of the descriptor that has the Last Descriptor Bit set in Transmit Descriptor 3 (TDES3[3]). At this time, if Interrupt on Completion (TDES2[0]) is set, Bit 31 of Status Register of corresponding DMA channel is set, the Next Descriptor is fetched, and the process repeats. The actual packet transmission begins after either of the following:

- The MTL Tx Queue has reached a programmable Transmit threshold (Bits[25:27] of Transmit Operation Mode register of corresponding MTL Transmit Queue).
- A full packet is contained in the FIFO.

You can also use the store-and-forward mode (Bit 30 of MTL Transmit Operation Mode Register of a queue). In this mode, descriptors are released (Own bit TDES0[0] clears) when the DMA finishes transferring the packet.

Note: To ensure proper transmission of a packet and the next packet, you must specify a non-zero buffer size for the Transmit descriptor that has the Last Descriptor (TDES3[3]) set.

49.3.2.2.4 Transmit polling suspended

Transmit polling can be suspended by any of the following conditions:

- The DMA detects a descriptor owned by the application (TDES3[0]=0).
  To resume, the driver must give descriptor ownership to the DMA and then issue a Poll Demand command by writing the Tail Pointer register. If the DMA goes into SUSPEND state because of this condition, Bit 16 and Bit 29 of Status Register of corresponding DMA channel are set.
- A packet transmission is aborted when a Transmit error is detected because of underflow.
  The appropriate Transmit Descriptor 3 (TDES3) bit is set. When this condition occurs, the following bits are set and the information is written to Transmit Descriptor 0, causing the suspension:
  - Bit 17 of Status Register of corresponding DMA channel
  - Transmit Underflow bit of corresponding queue in MTL_INTERRUPT_STATUS
- The DMA detects that the Tail Pointer is equal to the Current descriptor closed by it.
  To resume, the software driver must modify the Tail Pointer register.

In all conditions, the position in the Transmit List is retained. The retained position is that of the descriptor following the Last Descriptor closed by the DMA. The driver must explicitly issue a Transmit Poll Demand command after rectifying the suspension cause.

49.3.2.2.5 Transmit channel arbitration

An arbiter provides access to multiple DMAs trying to access the Bus Interface Unit (BIU). *Figure 952* shows the DMA Tx channel arbitration process.

When there is any request in the Tx queue, the DMA arbiter checks the type of the request: packet buffer fetch or descriptor fetch request. The descriptor fetch requests have higher priority than the buffer requests. Therefore, when there is a descriptor fetch request, the


DMA arbiter acknowledges the DMA channel that is requesting for a descriptor fetch. If there is no descriptor fetch request, the arbiter looks for packet buffer fetch requests.

The DMA arbiter acknowledges the descriptor fetch request of one DMA channel at a time. Descriptor fetch requests are granted using a fixed priority with the higher channel having higher priority (Channel 1 having priority over Channel 0). For packet buffer fetches, the DMA arbiter uses the programmed channel weight and priority to decide which channel to acknowledge. The DMA arbiter performs a burst-by-burst arbitration based on one of the following algorithms:

- Weighted Strict Priority (WSP): In WSP arbitration mode, the arbiter first processes Channel 1 (or the last enabled channel) and then Channel 0. If any channel does not have a frame to transmit, the weight of that channel gets reassigned to Channel1 (or last enabled channel). If Channel 1 has no frames to transmit, the remaining weight is assigned to Channel 0.
- Weighted Round Robin (WRR): In WRR arbitration mode, the arbiter first selects the channel with the highest weight programmed, and then the channel with next highest weight, and so on. If any channel does not have a frame to transmit, the weight of that channel gets equally distributed to all channels that have frames to transmit.
- Fixed priority (FP): In Fixed priority mode, Channel 0 has the lowest priority and the last selected channel has the highest priority. The weight programmed in the Transmit Control register of a channel is ignored.

In WSP or WRR arbitration, the channel weight corresponds to the number of DMA burst transfers for which the DMA arbiter grants the bus to a channel. When a channel completes all the DMA burst transfers, the arbiter grants the bus to the next channel.

Figure 952. DMA Tx channel arbitration process



49.3.2.3 DMA reception

In the Receive path, the DMA reads a packet from the MTL receive queue and writes it to the packet data buffers of the corresponding DMA channel. The ARI data at the start of the frame indicates the channel number to which the current frame must be written. If only one DMA channel is selected, this information is not provided.

Figure 953 shows the reception sequence for Rx DMA engine. The following list describes this sequence:

1. The application sets up the Rx descriptors (RDES0-RDES3) and the Own bit (RDES3[0]).
   The application must set the correct value in the Receive Descriptor Tail Pointer register of corresponding DMA channel.
2. When Bit 31 of Receive Control register of corresponding DMA channel is set, the DMA enters the Run state.
   The DMA looks for free descriptors based on the Rx Current Descriptor and Descriptor

Tail Pointer register values. If there are no free descriptors, the DMA Channel enters the suspend state and goes to Step *11*.

3. The DMA fetches the next available descriptor in the ring and decodes the receive data buffer address from acquired descriptors.
4. If IEEE 1588 timestamping is enabled and the timestamp is available for the previous packet, the DMA writes the timestamp (if available) to the RDES0 and RDES1 of current descriptor and sets the RDES3[CTXT] field.
5. The DMA processes the incoming packets and places these in the data buffers of acquired descriptor.
6. If the current packet transfer is not complete, the DMA closes the current descriptor as intermediate and goes to Step *10*.
7. The DMA takes the status of the Receive frame from the MTL and writes the status word to current descriptor with the Own bit cleared and the Last Descriptor bit set.
8. The DMA writes the Frame Length to RDES3 and VLAN Tag to RDES0. The DMA also writes the MAC control frame opcode, OAM control frame code, and extended status information (if available) to RDES1 of the last descriptor.
9. If IEEE 1588 Timestamp feature is enabled, the DMA stores the timestamp (if available). The DMA writes the context descriptor after the last descriptor for the current packet (in the next available descriptor).
10. If more descriptors are available in the Rx DMA Descriptor Ring, go to step *3*; otherwise, go to the Suspend state (Step *11*).
11. The Receive DMA exits the Suspend state when a Receive Poll demand is given and the application advances the Receive Tail Pointer register of a channel.

The engine proceeds to Step *2* and re-fetches the next descriptor.

Figure 953. RX DMA operation



49.3.2.3.1 Receive descriptor acquisition

The Receive Engine always attempts to acquire an extra descriptor in anticipation of an incoming packet. Descriptor acquisition is attempted if any of the following conditions is satisfied:

- Bit 31 of Receive Control Register of corresponding DMA channel is set immediately after being placed in the Run state.
- The Descriptor Tail pointer register value is ahead of the Current Descriptor acquired by the Rx DMA.
- The controller has completed packet reception, but the current Receive Descriptor is not yet closed.
- A Receive poll demand is issued (update of the Tail Pointer register).

49.3.2.3.2 Receive packet processing

The sequence for processing a Receive packet is as follows:

1. The MAC transfers the received packets to the MTL memory only if the packet passes the address filter. If the packet fails the address filtering, it is dropped in the MAC block (unless Bit 0 of MAC_Packet_Filter register is set).
2. If packet size is greater than or equal to configurable threshold bytes set for Rx Queue of MTL, or when the complete packet is written to the queue in the store-and-forward mode, the MTL block requests the DMA block to begin transferring the packet data to the Receive Buffer pointed by the current descriptor.
   Packets smaller than 64 bytes, because of collision or premature termination, are removed from the MTL Receive Queue.
3. When the DMA application Interface (AHB) becomes ready, it transfers the data and sets the following:
   a) If the packet fits in a single descriptor, the DMA sets both Last Descriptor (RDES3[3]) and First Descriptor (RDES3[2]).
   b) If the packet fits into more than one descriptor, the DMA sets the First Descriptor (RDES3[2]) to delimit the packet.
4. The DMA releases the descriptors by resetting the Own (RDES3[0]) bit to 0, either because the Receive buffer filled up or the last segment of the packet is transferred to the Receive buffer. The received packets status is updated in the last descriptor.
5. If Interrupt Enabled on Completion (RDES3[1]) bit is set in any of the Descriptors between the First and Last Descriptor of the Packet and Bit 25 of Interrupt Enable Register of corresponding DMA channel is set, the DMA sets Bit 25 of Status register of corresponding DMA channel.
   The same process repeats unless the DMA encounters a descriptor flagged as being owned by the application or when there are no more descriptors in the ring. When the DMA finds a descriptor owned by the application and if Bit 24 of Interrupt Enable Register of corresponding DMA channel is set, the Receive Process sets Bit 24 of Status register of corresponding DMA channel and then enters the Suspend state. The position in the receive list is retained.

49.3.2.4 DMA error response

For any data transfer initiated by a DMA channel, if the slave replies with an error response, the DMA stops all operations and updates the error bits and the Fatal Bus Error bit in the Status Register of corresponding DMA channel. The application can either perform a reset to Ethernet IP or re-initialize the DMA descriptor list and start again. The rest of the DMA

channels are not affected by such errors. In AHB the DMA receives the error response through hresp_i signal.

49.3.3 MAC Transaction Layer (MTL)

The MAC Transaction Layer (MTL) provides the FIFO memory Interface to buffer and regulate the packets between the application system memory and the MAC. It also enables the data to be transferred between the application clock and MAC clock domains. The MTL layer has two data paths: Transmit path and Receive Path. The data path for both directions is 64-bit wide.

49.3.3.1 MTL transmit path

The DMA pushes the Ethernet packets read from the application or system memory into the corresponding queue. The packet is then popped out and transferred to the MAC when the queue threshold is reached (threshold mode) or complete packet is in the queue (store-and-forward mode). When EOP is transferred, the status of the transmission is taken from the MAC and transferred back to the application. The fill level of the queue is indicated to the internal DMA (using PBL and watermark) so that it can initiate a data fetch in required bursts from the application or system memory. The following two modes of operation trigger reading of the data towards the MAC:

- Threshold mode: In Threshold (or cut-through) mode, as soon as the number of bytes in the Queue cross the configured threshold level (or when the end of packet is written before the threshold is crossed), the data is ready to be popped out and forwarded to the MAC. The threshold level is configured by using the TTC bits of MTL_TxQ0_Operation_Mode register corresponding to an MTL queue.
- Store-and-forward mode: In store-and-forward mode, the MTL pops out the packet towards the MAC only when one or more of the following conditions are true:
  - A complete packet is stored in the Queue.
  - The Tx FIFO becomes almost full.
  - The ATI watermark becomes low.

The watermark becomes low when the requested Queue does not have space to accommodate the requested burst length on the ATI. Therefore, the MTL when operating in the store-and-forward mode allows packet transmission even if the packet length is bigger than the Tx Queue size.

The application can flush complete content of the Tx Queue by setting Bit 31 (FTQ) of Transmit Operation Mode register corresponding to an MTL queue. This bit is self-clearing and initializes the Queue pointers to the default state. If the FTQ bit is set during a packet transfer from the MTL to the MAC, the MTL stops further transfer because the queue is considered to be empty. Therefore, an underflow event occurs at the MAC transmitter.

49.3.3.1.1 Initialization flow

Upon reset, the MTL is ready to manage the flow of data to and from the application or DMA, and MAC.

First you need to initialize the Queue size for each of the queues by programming the TQS bits of MTL_TxQ0_Operation_Mode register corresponding to a Transmit queue. You also need to initialize the MAC block. The internal DMA controllers must be individually enabled through their respective Cars.

49.3.3.1.2 Data flow between the DMA and the MTL

This section describes the interaction process between the MTL and the DMA.

49.3.3.1.2.1 Single-packet transmit operation


The following flow is valid when the core is operating in non-OSP mode, that is, when bit 27 (OSP) of the DMA_CH*n*_TX_Control register of the DMA channel is set to 0.

During a Transmit operation, the MTL block is a slave for the DMA controller. The general sequence of events for a Transmit operation is as follows:

1. If the system has data to be transferred, the DMA controller (if enabled) fetches the data from the application through the AHB master interface and starts forwarding it to the MTL. The DMA descriptor memory contains the information related to packet control which is used to drive the MTL Control Word. The DMA data buffer memory contains the packet data.
2. The MTL pushes the data received from the DMA into the corresponding queue. This process continues until the EOP is transferred.
3. When the threshold level is crossed or a full packet of data is received into the queue, the MTL reads the packet data and drives it to the MAC.
4. The queue controller continues to transfer data from the queue until a complete packet is transferred to the MAC.
5. When the packet transfer is complete, the MTL receives the status from the MAC and notifies the DMA controller.

Figure 954 illustrates the MTL single-packet transmit operation.

Figure 954. MTL single packet transmit flow



Note: When Bit 30 (DTXSTS) of Section 49.2.2.173 register is set, the MTL does not provide any status to the DMA.

49.3.3.1.2.2 Transmit operation: two packets in the buffer

The following flow is valid when the core is operating in OSP mode, that is, when bit 27 (OSP) of the DMA_CH*n*_TX_Control register of the DMA channel is set to 1.

The flow is similar to the flow described in Single-Packet Transmit Operation. However after fetching a packet, the DMA instead of waiting for the status, it continues to fetch another packet if available in the system memory. So, MTL can receive the second packet while it is processing the first packet. This flow improves the performance because the DMA can process two packets back to back before waiting for the status of the first packet.

49.3.3.1.2.3 Relationship between the number of TX DMA channels and Tx queues

The number of Tx DMA channels is always equal to the Tx queues. This is because the DMA is designed to arbitrate among multiple channels (to fetch the descriptor and packet data from the system memory) in terms of PBLs (Programmable Bursts Lengths). However, the Tx queues are packet-based storage memory. Therefore, one to one mapping is required between the DMA channels and Tx queues to maintain the packet-level coherency.

49.3.3.1.2.4 Retransmission during collision

While a packet is being transferred from the MTL to the MAC, a collision event can occur on the MAC line interface in half-duplex mode. The MAC indicates a Retry attempt to the MTL by giving the status even before the EOP is transferred from the MTL. The MTL then enables the retransmission by popping out the packet again from the queue.

After more than 96 bytes are read out towards the MAC, the Queue Controller frees up that space and makes it available to the application or the DMA to push in more data. This means that the retransmission is not possible after this threshold is crossed or when the MAC indicates a late-collision event.

When a packet transmission is aborted because of underflow and a collision event immediately follows (initiating a retry), retry has higher priority than abort.

Note: Before issuing the Transmit Queue Flush command, make sure that the Tx Queue is not empty, that is, Bit 27 (TXQSTS) of Transmit Debug Register of corresponding queue is reset.

49.3.3.1.2.5 Transmit status word

At the end of transfer of the Ethernet packet to the MAC and after the MAC completes the transmission of the packet, the MTL provides the Transmit status on respective queues. The detailed description of the Transmit Status is the same as for Bits[17:31] of TDES3 normal descriptor in write-back format. If IEEE 1588 Timestamp feature is enabled, the MTL returns 64-bit timestamp of the packet, along with the Transmit status.

If Bit 30 (DTXSTS) of MTL_Operation_Mode register is set then it disables the dependency of the DMA to read the status words from the Status FIFO thus the DMA can push as many packets as possible into the Tx queues because the application or DMA is not required to read the status words from the Status FIFO.

49.3.3.2 MTL Receive path

The MTL Rx module receives the packets from the MAC and pushes them into the Rx Queue. The status (fill level) of the queue is indicated to the DMA when it crosses the configured Receive threshold (RTC bits[30:31] of MTL_RxQ0_Operation_Mode register of corresponding MTL queue), or the complete packet is received. The MTL also indicates the fill level of the queue so that the DMA can initiate pre-configured burst transfers towards the AHB interface.

49.3.3.2.1 Receive operation

During a Receive operation, the MTL is a slave for the MAC. The general sequence of events is as follows:

1. When the MAC receives a packet, it indicates the availability of receive data.
2. The MAC indicates the SOP and EOP delimiters.
3. The MTL accepts the data and pushes it into corresponding Rx queue.
4. After the EOP is transferred, the MAC drives the status word which is also pushed into the corresponding Rx queue by the MTL.
5. If IEEE 1588 timestamp feature is enabled and the 64-bit timestamp is available along with the packet status, it is pushed into the Rx queue as a part of the status word. For the 64-bit bus, one additional location is taken.
6. The MTL takes the data out of the queue and sends it to the DMA depending on the below two modes.
7. Threshold mode: In the (default) Threshold mode, the MTL reads the data and indicates its availability to DMA when one of the following happens:
   a) Data bytes equal to the threshold amount are written to the Rx queue (RTC bits[30:31] of MTL_RxQ0_Operation_Mode register of corresponding MTL queue).
   b) A full packet of data is received into the queue.
8. Store-and-forward mode: In the store-and-forward mode (when Bit 26 of MTL_RxQ0_Operation_Mode register of a queue is set to 1), the initial Rx queue locations are reserved for the status words before writing the SOP. A packet is read out only after it is completely written into the Rx queue. In this mode, all error packets are dropped (if configured through Bit 27 of MTL_RxQ0_Operation_Mode register of a queue) such that only valid packets are read and forwarded to the application.

Note: In Threshold (cut-through) mode, the status words are stored after the packet EOP. In store-and-forward mode, the location for the maximum status words are reserved before writing the SOP and the status is written to reserved locations after writing the EOP.

49.3.3.2.2 Receive operation multi-packet handling

In Threshold mode, the packet status is available immediately after the packet data. In store-and-forward mode, the packet data is available after the packet status. The MTL is capable of storing any number of packets into the queue as long as it is not full.

If the MAC receives a packet when the corresponding Rx queue is full, the MTL ignores that packet. In addition, the MTL increments the overflow counter in the MTL_RxQ0_Missed_Packet_Overflow_Cnt of corresponding queue.

49.3.3.2.3 Error handling

If the MTL Rx queue is full before it receives the EOP data from the MAC, the following happens:

1. An overflow is declared.
2. The whole packet (including the status word) is dropped.
3. The overflow counter in the DMA (Overflow Counter register of corresponding MTL queue) is incremented.

This is true even if Bit 27 (FEP) of MTL_RxQ0_Operation_Mode register of corresponding MTL queue is set.

If the start address of such a packet has already been transferred to the Read Controller, the rest of the packet is dropped and a dummy EOP is written to the queue along with the status word with overflow status. The status indicates a partial packet because of overflow. In such

packets, the Packet Length field is invalid. If the MTL Receive Queue is configured to operate in the store-and-forward mode and the length of the received packet is more than the queue size, overflow occurs and all such packets are dropped.

The MTL Rx Control logic can filter error and undersized packets, if enabled by using the FEP and FUP bits of MTL_RxQ0_Operation_Mode register of corresponding MTL queue. If the start address of such a packet has already been transferred to the Rx Queue Read Controller, that packet is not filtered. The start address of the packet is transferred to the Read Controller after the packet crosses the receive threshold set by Bits[30:31] of MTL_RxQ0_Operation_Mode register of corresponding MTL queue.

If the MTL Receive Queue is configured to operate in the store-and-forward mode, all error packets can be filtered and dropped. The MTL then starts the transfer of next packet (if available).

49.3.3.2.4 Receive status word format

The Rx packet status words are sent to the application after the packet data in Threshold mode and before the packet data in the Store and Forward Mode.

49.3.4 MAC

The MAC supports MII and RMII interfaces towards the PHY chip. The PHY interface can be selected only once after reset.

49.3.4.1 MAC transmission

The transmission process is as follows:


1. Transmission is initiated when the MTL pushes in data with the SOP.
2. When the SOP is detected, the MAC accepts the data and begins transmitting to the MII. The time required to transmit the packet data to the MII after the application initiates the transmission depends on delay factors such as IPG delay, time to transmit preamble or SFD, and any back-off delays for half-duplex mode. While the packets data is being transmitted, the MAC can throttle the MTL.
3. After the EOP is transferred to the MAC, the MAC does one of the following:
   a) The MAC completes the normal transmission and gives the transmission status to the MTL.
   b) If a normal collision (in half-duplex mode) occurs during transmission, the MAC gives the Transmit Status with retry bit set to the MTL. The MAC gives the Retry request till either the packet is successfully transmitted or maximum retry requests expire.
4. When maximum retry requests expire, the MAC aborts the packet transmission with Excessive Collision Transmit Status. The MAC accepts and drops all further data until the next SOP is received. The MTL block should retransmit the same packet from SOP on observing a Retry request (in the Status) from the MAC.

5. The MAC aborts the packet transmission under the following conditions:
   a) No carrier (half-duplex mode)
   b) Loss of carrier (half-duplex mode)
   c) Excessive deferral (half-duplex mode)
   d) Late collisions (half-duplex mode)
   e) Jabber

   The MAC accepts and drops all further data until the next SOP is received.
6. The MAC issues an underflow status if the MTL is not able to provide the data continuously during the transmission. The MAC accepts and drops all further data until the next SOP is received.
7. During the normal transfer of a packet from MTL, if the MAC receives a SOP without getting an EOP for the previous packet, it ignores the SOP and considers the new packet as continuation of the previous packet.

Figure 955 illustrates the MAC transmission process flow.


Figure 955. Overview of MAC transmission process flow



49.3.4.2 MAC reception

A receive operation is initiated when the MAC detects an SFD on MII. The MAC strips the preamble and SFD before proceeding to process the packet. The header fields are checked for filtering and the FCS field used to verify the CRC for the packet. The received packet is stored in a shallow buffer until the address filtering is performed. The packet is dropped in the MAC if it fails the address filter.

Figure 956. Overview of MAC RX operation



49.3.5 Multiple channels and queues support

The Ethernet module supports multiple queues and channels on Tx and Rx paths. *Figure 704* shows the architecture of the Ethernet module with multiple queues and channels. This section describes how the Ethernet module supports multiple queues and channels. It contains the following sub-sections:

- DMA with Multiple Channels
- MTL with Multiple Queues

49.3.5.1 DMA with multiple channels

This section describes how multiple queues are supported in the Transmit and Receive DMA paths.

49.3.5.1.1 Multi-channel DMA transmit path

The Ethernet module supports multiple Tx channels with the following priority schemes:

- Fixed Priority Scheme
- Weighted Strict Priority
- Weighted Round Robin

49.3.5.1.1.1 Fixed priority scheme

The fixed priority scheme is the default priority scheme for the DMA channels. In fixed priority scheme, the channel with highest priority always wins the arbitration when it requests the bus. In Fixed Priority Scheme, CH0 has the lowest priority and highest numbered channel has the highest priority.

49.3.5.1.1.2 Weighted strict priority

In Weighted Strict Priority (WSP), the weight corresponds to the number of burst transfers given to a channel in one arbitration cycle. The unused burst transfers of one or more channels are reallocated based on the priority. The channel with highest priority gets the unused burst transfer time before it is allocated to a channel with next highest priority.

The channel priorities are fixed. CH0 has lowest priority and the highest numbered channel has highest priority. When a channel uses the allocated burst transfers, the channel with next lower priority is processed. After processing the allocated bandwidth of all channels that had packets to transmit, any unused burst transfer time is allocated to the channel of the highest priority (if required), and then next highest priority (if required), and so on.

49.3.5.1.1.3 Weighted round robin

In Weighted Round Robin (WRR), all channels are serviced in round-robin order according to the weights settings. The TCW field of the DMA_CHn_Tx_Control register provides the weight for each Transmit channel as shown in Weights for DMA Channels.

Table 1042. Weights for DMA channels

TCW field	Transmit channel weight
000	1
001	2

Table 1042. Weights for DMA channels (continued)

TCW field	Transmit channel weight
010	3
011	4
100	5
101	6
110	7
111	8

The configured weights correspond to the number of burst transfers given to a channel in one arbitration cycle. The unused or excess burst transfers are distributed equally to all channels.

49.3.5.1.2 Multi-channel DMA receive path

The Ethernet module supports multiple Rx channels. In the Rx direction, the MTL Rx Controller selects the Rx DMA for which it is transferring or reading the data from the Rx FIFO memory. This scheduling is based on the programming done in the respective MTL_RxQ[x]_Control register.

Each Rx DMA indicates when it is ready to transfer data and the size of the burst-length (number of beats) that it has to transfer. The scheduler checks whether sufficient data (of requested burst length) is available to be transferred to these DMAs and then selects the Rx DMA that gets serviced using the programmed priorities.

49.3.5.1.3 Priority scheme for Tx DMA and Rx DMA

The DMA arbiter performs the arbitration between the Tx and Rx paths of DMA channels for accessing descriptors and data buffers. The DMA arbiter supports two types of arbitration: fixed priority and weighted round-robin. The DA bit of the register specifies the arbitration scheme (fixed or weighted round-robin) between the Tx and Rx DMA of a channel.

If you have enabled the Tx DMA and Rx DMA of a channel, you can specify which DMA gets the bus when the channel gets the control of the bus. You can set the priority between the corresponding Tx DMA and Rx DMA by using the TXPR field of the register. For round-robin arbitration, you can use the PR field of the register to specify the weighted priority between the Tx DMA and Rx DMA. The table below provides information about the priority scheme between Tx DMA and Rx DMA.

Table 1043. Priority scheme for Tx DMA and Rx DMA

Bit 17(1)	Bit 18(1)	Bit 19(1)	Bit 20(1)	Bit 30(1)	Priority scheme
x	x	x	0	1	Rx always has priority over Tx
0	0	0	0	0	Tx and Rx have equal priority. Rx gets the access first on simultaneous requests
0	0	1	0	0	Rx has priority over Tx in ratio 2:1

Table 1043. Priority scheme for Tx DMA and Rx DMA (continued)

Bit 17(1)	Bit 18(1)	Bit 19(1)	Bit 20(1)	Bit 30(1)	Priority scheme
0	1	0	0	0	Rx has priority over Tx in ratio 3:1
0	1	1	0	0	Rx has priority over Tx in ratio 4:1
1	0	0	0	0	Rx has priority over Tx in ratio 5:1
1	0	1	0	0	Rx has priority over Tx in ratio 6:1
1	1	0	0	0	Rx has priority over Tx in ratio 7:1
1	1	1	0	0	Rx has priority over Tx in ratio 8:1
x	x	x	1	1	Tx always has priority over Rx
0	0	0	1	0	Tx and Rx have equal priority. Tx gets the access first on simultaneous requests
0	0	1	1	0	Tx has priority over Rx in ratio 2:1
0	1	0	1	0	Tx has priority over Rx in ratio 3:1
0	1	1	1	0	Tx has priority over Rx in ratio 4:1
1	0	0	1	0	Tx has priority over Rx in ratio 5:1
1	0	1	1	0	Tx has priority over Rx in ratio 6:1
1	1	0	1	0	Tx has priority over Rx in ratio 7:1
1	1	1	1	0	Tx has priority over Rx in ratio 8:1

1. Bits 17, 18, 19, 20 and 30 are not valid if one of the paths (Transmit or Receive) is not present in a channel. The Transmit and Receive paths are always present in Channel 0.

49.3.5.1.4 Rx queue to DMA RX channel mapping

The packets in the MTL Rx Queues can be routed to any one of the 2-RX DMA channels by programming the MTL_RxQ_DMA_Map0 Register. The following types of Rx Queue to DMA mapping is possible through programming:

- Static mapping
- Dynamic (per packet) mapping
- Broadcast/multicast packet duplication

49.3.5.1.4.1 Static mapping

In this mode, all the packets of an Rx Queue is connected to a specific DMA channel. For example, all the packets from Rx Queue 0 can be routed to a DMA channel by programming Q0MDMACH (bit[28:31]) and Q0DDMACH (bit[24] = 0) of the MTL_RxQ_DMA_Map0 register.

Similarly, packets from other Rx Queues can be routed to any DMA channel by programming register fields corresponding to each Queue.

49.3.5.1.4.2 Dynamic (per packet) mapping

In this mode, the destination DMA channel of a packet being read from an Rx Queue is not constant but decided independently for each packet. For example, if you set the Q1DDMACH bit of the MTL_RxQ_DMA_Map0 register, the static mapping is disabled for Rx

Queue 1 and the value in Q1MDMACH is ignored. The destination DMA channel is decided by the MAC Core receiver for each packet, depending on the following in decreasing order of priority:

1. L3-L4 filter Based DMA Selection: When the Layer 3 and Layer 4 Packet Filter is enabled, the TCP/UDP and IP header fields of the received packet are matched against the corresponding values programmed and enabled for comparison in the MAC_L3_L4_Address_Control register. If the match is successful, the DMA channel number programmed in the DMCHN field of the MAC_L3_L4_Address_Control register is selected as the destination DMA channel number provided DMCHEN bit of the same register is set. If the L3-L4 Registers do not give a comparison match, then the Ethernet module proceeds to the next step below.
2. Extended VLAN Based DMA Selection: Extended routing is applicable only if the VLAN Filter has passed. Routing is only based on Perfect Filter Result. Each perfect filter has a DMA Channel Enable and a DMA Channel Number field which can be programmed. Routing is applicable for a filter, only if the DMA Channel Enable bit is set.
   The frame is routed to the smallest Matching Filter's DMA Channel provided it is enabled. If that filter's DMA Channel number is not enabled, the frame gets routed to Channel 0. For example, if a frame's VLAN tag matches filters 7, 3, and 1. Then the MAC checks if Filter 1's DMA Channel Number is enabled through programming. If yes, the frame gets routed to the programmed value; otherwise it gets routed to 0. When the inverse filter is enabled; is routed to the least mismatched filter's DMA channel number provided it is enabled. If the DMA Channel enable bit is not set, then the frame is routed based on DA based addressing or to Channel 0.
   If Hash Filter is also enabled, it is used to determine the Filter result only. Routing will still depend on the Perfect Filters enabled. If none of the perfect filters are enabled or if all of them are bypassed, then the VLAN Filter based routing will not take place. The frame will be routed via DA Based addressing or to Channel 0. If all the perfect filters give a fail result and the Hash Filter has passed, then the VLAN Filter result is a pass but routing will be based on DA Based Addressing or to Channel 0. Similar behavior is seen when inverse Filtering is enabled as well.
3. Ethernet DA-Based DMA Selection: The DA address of the received packet is compared against the programmed DA values in MAC Address Registers. If the address matches any of the programmed values, the corresponding DCS field (when enabled) determines the destination DMA channel number.

If none of the above operations is able to make a successful match/decision, then the packet is routed to DMA Channel 0 by default.

Broadcast/multicast packet duplication

Broadcast/multicast packet duplication feature provides a mechanism to send the received Broadcast/Multicast packets to multiple DMA channels.

In a virtual system that supports multiple guest OS's (for instance, each OS owning a DMA), where each DMA could act as an independent Ethernet Node, there can be requirement to route the received multicast/broadcast packets to all/multiple DMA channels. This is implemented by having the MTL_RX_FIFO_read_controller to read the packet from the same queue multiple times and route the same packet to the specified multiple DMA channels.

The DCS field of the of MAC_ADDRESS0_HIGH and other optional MAC_ADDRESSn_HIGH (n = 1 to 31) registers determines the DMA channel number to which the received packet (that matches the MAC Address present in that register)

must be routed.
The DCS field allows more than one DMA channel number to be selected. The DCS field can hold any one of the following values:

- Binary value of the channel number when the PDC bit of the MAC_Ext_Configuration register is set to 0.

- One-hot value of the channel number when PDC bit of the MAC_Ext_Configuration register is set to 1.

To enable the Multicast/Broadcast packets to be routed to multiple DMA channels, use the DA based routing. Packet duplication is not supported in other DMA channel routing mechanisms such as Extended VLAN, or L3-L4 based routing. In other words, if the destination DMA channel is decided by the VLAN or L3-L4 filter result, it is routed only to the specific channel even if the DA of the packet matches the multicast address in the MAC_Address register.
The Packet Duplication feature is supported only on the highest MTL Queue. Therefore, packet duplication for Broadcast/Multicast packets requires that the MCBCQ field of MAC_RxQ_Ctrl1 register is programmed to the highest RxQ present.

In a packet duplication, the MTL Read Controller sequentially transfers the same packet to all the required RxDMA. This packet is removed from the MTL FIFO only after the packet is transferred to all the selected DMA channels. Therefore this feature is suitable for smaller packet sizes or very low bandwidth traffic; to ensure that the MTL RxQ does not overflow due to the long period for which the packet remains in the queue during the packet duplication.

Note: When more than one bit is set for the DMA channel number, a packet that is not routed to the highest receive queue is routed to only one DMA channel as indicated by the lowest bit set in the dmach_sel.

49.3.5.1.5 Selection of tag priorities assigned Rx queues

The VLAN Tag priorities can be assigned to Rx Queues by programming the PSRQ field in the corresponding MAC_RxQ_Ctrl2 register. The bit corresponding to the VLAN Tag priority can be set in the PSRQ field for assigning that priority to the Rx Queue. For example, if you want to assign VLAN Tag priority of 3 to Rx Queue 0, set bit [3] in PSRQ field of MAC_RxQ_Ctrl2 register. The VLAN Tag priority assigned to particular Rx Queue must be unique, that is, more than one Rx Queue cannot be assigned the same VLAN Tag priority. However, more than one VLAN Tag priorities can be assigned to same Rx Queue.

The setting in the PSRQ field is used for VLAN Tagged Rx packet routing to Rx Queues as well as for PFC based Tx flow control. The received VLAN Tagged Rx packet is routed to Rx Queue that has the VLAN Tag priority match. In PFC based Tx flow control, PSRQ field corresponding to a particular Rx Queue is used for enabling VLAN Tag priorities in the PFC packet transmitted when corresponding Rx Queue threshold levels are reached.

49.3.5.1.6 Rx side routing from MAC to queues

The MAC routes the Rx packets to the Rx Queues based on following packet types:

- VLAN Tag Priority field in VLAN Tagged AV data packets
- AV Control packets
- VLAN Tag Priority field in VLAN Tagged packets
- Untagged IEEE1588 PTP over Ethernet packets

The outer C-VLAN Tagged AV data Rx packets can be routed based on the priorities assigned to Rx Queues through PSRQ field in corresponding MAC_RxQ_Ctrl2 register and the corresponding Rx Queue is enabled for AV through RXQ*n*EN field in MAC_RxQ_Ctrl0 register. These packets may be single VLAN Tagged with C-VLAN type or Double VLAN Tagged with outer VLAN Tag of C-VLAN type when Double VLAN feature is enabled (EDVLP bit in MAC_VLAN_Tag register is set) with inner C-VLAN Tagged or inner S-VLAN Tagged when SVLAN processing is enabled (ESVL bit in MAC_VLAN_Tag register is set). This type of Rx packet routing is available when AV feature and Multiple Rx Queues are selected in the configuration.

The AV Control Rx packets can be routed based on the Rx Queue number specified in the AVCPQ field in MAC_RxQ_Ctrl1 register and corresponding Rx Queue is enabled for AV through RXQ*n*EN field in MAC_RxQ_Ctrl0 register. These packets may be single VLAN Tagged with C-VLAN type or Double VLAN Tagged with outer VLAN Tag of C-VLAN type when Double VLAN feature is enabled (EDVLP bit in MAC_VLAN_Tag register is set) with inner C-VLAN Tagged or inner S-VLAN Tagged when SVLAN processing is enabled (ESVL bit in MAC_VLAN_Tag register is set). This type of Rx packet routing is available when AV feature and Multiple Rx Queues are selected in the configuration.

The VLAN Tagged Rx packets can be routed based on the priorities assigned to Rx Queues through PSRQ field in corresponding MAC_RxQ_Ctrl2 register and the corresponding Rx Queue is enabled for generic through RXQ*n*EN field in MAC_RxQ_Ctrl0 register. This type of Rx packet routing is available when Multiple Rx Queues are selected in the configuration.

The untagged IEEE1588 PTP over Ethernet Rx packets can be routed based on the Rx Queue number specified in the AVPTPQ field in MAC_RxQ_Ctrl1 register and the corresponding Rx Queue is enabled for AV through RXQ*n*EN field in MAC_RxQ_Ctrl0 register. This type of Rx packet routing is available when AV feature and Multiple Rx Queues are selected in the configuration.

The untagged Rx packets can be routed based on the Rx Queue number specified in the UPQ field of MAC_RXQ_CTRL1 register and the corresponding Rx Queue is enabled through RXQ#EN field in MAC_RXQ_CTRL0 register. If the Rx packet cannot be classified in any of the defined packet type for routing, it will be routed through Rx Queue 0.

49.3.5.1.7 Rx side arbitration between DMA and MTL

After completing the current packet processing, the DMA Channel Controller fetches the next descriptor. After the descriptor fetching is complete, the DMA Channel Controller evaluates the amount of data to be transferred to the Rx Buffer based on the programmed PBL and Rx Buffer Length. Accordingly, it requests the MTL to transfer the data.

After servicing the current request, the MTL Rx Queue arbitration scheme selects Rx Queue based on the arbitration scheme (RAA field of the MTL_Operation_Mode register) and the weights programmed in the Queue <n> Receive Control Register. The arbitration is done among Queues for which DMA is ready to service. After the Rx Queue is selected, PBL (Programmable Burst Length) amount of data is read out from that Queue and is routed to the Rx DMA Channel based on the Rx Channel selection criteria.

The arbitration takes place when every PBL data transfer is completed and descriptors are ready for the processing from at least one DMA Channel.

49.3.5.1.8 Tx side arbitration between DMA and MTL

Because the number of Tx DMA channels is always equal to the number of Tx Queues in the MTL, they are always mapped directly. For instance, each Tx DMA pushes data into its

respective Tx Queue assigned to it. The main reason for this strategy is to optimize and increase the efficiency of the DMA data transfer, as well as to simplify the TX Checksum Engines in the MTL.

The data inside each Tx Queue is stored in packets. Hence, if two DMAs are allowed to transfer data into the same queue, when a Tx DM A starts a packet transfer, the other DMA cannot transfer data unless the previous packet is completely pushed-in. This means that the second DMA remains idle until the first packet is transferred. Hence, each DMA is always connected directly to its corresponding Tx Queue.

49.3.5.2 MTL with multiple queues

The Ethernet module supports 2xTx and 2xRx queues. The number of Tx queues is equal to the number of DMA channels. You can control a Tx queue through *Section 49.2.2.187: MTL queue 0 transmit operation mode register (MTL_TXQ0_OPERATION_MODE)*. You can control an Rx queue through *Section 49.2.2.193: MTL RX queue 0 receive operation mode register (MTL_RXQ0_OPERATION_MODE)*.

49.3.5.2.1 Queue memory

All MTL Tx queues share one Tx memory and all Rx queues share one Rx memory with programmable individual queue sizes in blocks of 256 bytes. The application can program the Tx queue size in the TQS field of *Section 49.2.2.187: MTL queue 0 transmit operation mode register (MTL_TXQ0_OPERATION_MODE)* and the Rx queue size in the RQS field of the *Section 49.2.2.193: MTL RX queue 0 receive operation mode register (MTL_RXQ0_OPERATION_MODE)*.

49.3.5.2.2 Queue modes

You can enable a Tx queue for generic, AV, or all types of traffic. Generic Tx queues use WRR or WSP queuing algorithms. AV Tx queue uses CBS or SP queuing algorithms.

You can enable an Rx queue for generic, AV, or all types of traffic. A particular queue enabled for generic or AV based routing is determined by the RXQ*n*EN field of corresponding queue. The following list explains how Rx queues are enabled based on the selected features:

- Multiple Generic Rx queues

  All queues are enabled for generic queuing based on the VLAN Tag priority. The VLAN Tag priority should match the PSRQ field of the MAC_RxQ_Ctrl2 register. Untagged packets are routed through Queue 0. The Rx packets can also be routed to a particular DMA channel based on the DCS field of perfectly-matched MAC Address register.
- Multiple Rx queues with AV feature

  When you select the *Enable Audio Video Bridging* option, AV is enabled for all selected Rx queues. The queuing is done based on the VLAN Tag priority. The VLAN Tag priority should match the PSRQ field of the MAC_RxQ_Ctrl2 register. The Rx packets can also be routed to a particular DMA channel based on the DCS field of perfectly-matched MAC Address register. The AV control packets (tagged or untagged) are routed based on the AVCPQ field of the MAC_RxQ_Ctrl1 register. The PTP over Ethernet packets are routed based on the AVPTPQ field of MAC_RxQ_Ctrl1 register.

49.3.5.2.3 AV feature

The Ethernet module supports the AV data transfer in 100 Mbps mode. The AV feature enables transmission of time-sensitive traffic over bridged local area networks (LANs). The following standards define various aspects of the AV feature implementation:

- IEEE 802.1Qav-2009: Allows the bridges to provide time-sensitive and loss-sensitive real-time audio video data transmission (AV traffic). It specifies the priority regeneration and controlled bandwidth queue draining algorithms that are used in bridges and AV traffic sources.
- IEEE 802.1Qat-2009: Allows the network resources to be reserved for specific traffic streams traversing a bridged local area network.
- IEEE 802.1AS-2011: Specifies the protocol and procedures used to ensure that the synchronization requirements are met for time-sensitive applications such as audio and video across bridged and virtual-bridged LANs consisting of LAN media where the transmission delays are fixed and symmetrical. For example, IEEE 802.3 full-duplex links include the maintenance of synchronized time during normal operation followed by addition, removal, or failure of network components and network reconfiguration.

49.3.5.2.3.1 Transmit path functions

When you select the AV feature, the Transmit paths of Queue 0 and the highest enabled queue are enabled by default.

The Transmit path of Queue 0 supports the strict priority algorithm, and it is used for best-effort traffic. For a queue, the strict priority algorithm determines that a packet is available for transmission if the queue contains one or more packets. When the threshold mode for MTL Tx FIFO is enabled, the strict priority algorithm determines that a packet is available for transmission if the queue contains a partial packet of size equal to the programmed threshold limit.

The Transmit paths of additional queues support traffic management by using the credit-based shaper algorithm. For a queue, the credit-based shaper algorithm determines that a queue is available for transmission if the following conditions are true:

- The queue contains one or more packets.
- The credit for the queue is positive as per the algorithm.

You can disable the credit-based shaper algorithm for all queues or lower-priority queues. When you disable the credit-based shaper algorithm for a queue, the channel uses the default strict priority algorithm.

Each Transmit DMA has a separate descriptor chain for fetching the transmit data. The Transmit channel that gets the access to the system bus depends on the DMA arbiter.

The Transmit path has a shared FIFO (MTL layer) for each queue, as shown in *Figure 704*. The data fetched by the DMA is put in the respective part of the FIFO. The MTL Tx Queue Scheduler controls which part of the FIFO data is transmitted by the MAC. If the credit-based shaper algorithm is enabled for a queue, the corresponding queue is selected for transmission if the following conditions are true:

- If the packet is available in the channel and has a positive or zero credit.
- If the higher priority queue has no packet waiting in the FIFO.

If the credit-based shaper algorithm is disabled for all queues, the packet to be transmitted from a queue is selected based on the priority scheme described in Fixed Priority Scheme for DMA Channels.

49.3.5.2.3.2 Receive path functions

When you select the AV feature, the Receive path of Queue 0 is enabled by default. All traffic is received on this channel. You can enable the Receive paths of additional queues. By enabling the Receive paths of multiple channels, you can demultiplex the received data to send the packets into separate receive channels.

To differentiate between the AV and non-AV traffic, the MAC provides a status that indicates if it is an AV packet and its corresponding VLAN Priority tag value. This status is updated in the Extended Status field of the Receive descriptor as explained in *Section 49.4.4: Receive descriptor*. All received packets with the EtherType field of 0x22F0 are detected as AV packets. The AV packets can be of the following two types:

- AV data packets

  The AV data packets are always tagged. The tagged AV data packets are received based on the programmed priority value. To specify the channel to which an AV packet with a given priority must be sent, program Bits[16:23] in the Transmit Flow Control Register of the corresponding queue.

- AV control packets

  The AV control packets can be either tagged or untagged. The untagged AV control packets are received on Queue 0 by default. To receive these packets on any other queue, you can program Bits[29:31] of the MAC_RxQ_Ctrl1 register. Similar to the AV data packets, the tagged AV control packets are received based on the programmed priority value.

In addition to the AV packets, you can receive the untagged PTP packets on any queue. By default, the PTP packets (tagged or untagged) are received on Queue 0. To receive these packets on any other queue, you need to program Bits[25:27] of the MAC_RxQ_Ctrl1 register.

49.3.5.2.3.3 Credit-based shaper algorithm

The MTL Queue Scheduler uses the credit-based shaper algorithm to arbitrate the AV traffic in all queues and the legacy Ethernet traffic in Queue 0. You can program the additional queues to use the credit-based shaper algorithm.

The following sections provide information about how you can implement the credit-based shaper algorithm:

Credit value

The credit value is accumulated every transmit clock cycle, that is, 40 ns for 100 Mbps and 8 ns for 1000 Mbps. The credit to be added or subtracted per cycle can be fractional based on the required idleSlope and sendSlope values, as described in Credit Value Per Transmit Cycle Example.

Table 1044. Credit value per transmit cycle example

Mode	Values	Description
100 Mbps	– portTransmitRate = 100 Mbps – idleSlope = 70 Mbps (assuming 70% bandwidth reserved for a higher priority traffic class) – sendSlope = 30 Mbps	– credit = 2.8 bits accumulates per cycle (40 ns) for the higher priority traffic class when best-effort packet is being transmitted. – credit = 1.2 bits drains per cycle (40 ns) when higher priority traffic class packet is being transmitted.

The DMA stores the queue traffic in the respective part of the Tx FIFO based on the slot number in the transmit descriptor (if enabled) or the bandwidth availability on the AMBA AHB application bus.

The credit for a queue builds up only when the packet is available but it cannot be transmitted because the MAC is sending a packet from another queue. The Ethernet module supports another mode in which the credit can build up in advance for a queue in which no packet is available in respective part of the FIFO. This enables sending a burst of high priority traffic in a queue as soon as the data is available. You can enable this mode with Bit 30 of the CBS Control registers of corresponding queues.

When reset, the accumulated credit parameter in the credit-based shaper algorithm is set to zero if there is positive credit, and there is no packet to transmit in a queue. The credit does not accumulate when there is no packet waiting in a queue and other queues are transmitting. When set, the accumulated credit parameter in the credit-based shaper algorithm is not reset to zero if there is positive credit and no packet to transmit in a queue. The credit accumulates even when there is no packet waiting in a queue and other queues are transmitting.

idleSlopeCredit and sendSlopeCredit values

The software must program the idleSlopeCredit and sendSlopeCredit values. The programmed values should be the credit accumulated or drained per clock cycle scaled by 1024, such as, $2.8 \times 1024 = 2867$ and $1.2 \times 1024 = 1229$. In addition, the software must program the hiCredit and loCredit values, scaled by 1024, to adjust for scaling of the idleSlopeCredit and sendSlopeCredit values. This means that if computed hiCredit and loCredit values are 12000 bits and 3036 bits respectively, the values to be programmed in the hiCredit and loCredit registers of the corresponding channel are 12000×1024 bits and two's complement of 3036×1024, respectively.

Bandwidth status

The hardware maintains the status of the actual bandwidth consumed by each higher priority queue in the CBS status registers. This enables the software to estimate the average bandwidth consumed by numerically higher traffic classes as compared to the reserved bandwidth.

The CBS status register gives the average number of bits transmitted during the previous programmed slot interval (1, 2, 4, 8, or 16 slots of 125 µs) in a queue. The status register is updated even if the credit-based shaper algorithm is not enabled for a queue. The number of slots over which the average bits transmitted per slot are computed is programmed in Bits[25:27] of the CBS control register of the respective queue. For example, if you have

programmed two slots, the average bits are computed over slot numbers 0–1, 2–3, 4–5, and so on.

The value programmed in the idleSlopeCredit register of a queue is proportional to the bandwidth reserved for the queue. The software can allocate any bandwidth that is not used by the higher priority queue to the reserved bandwidth of the lower priority queue.

A lower priority queue, which is using the credit-based shaper algorithm, cannot use the unused reserved bandwidth of any higher priority queue that is using the credit-based shaper algorithm. However, a lower priority queue, which is using the strict-priority algorithm, can use the unused reserved bandwidth of any higher priority queue that uses the credit-based shaper algorithm. For example, Queue 1 and Queue 2 use the credit-based shaper algorithm (with reserved bandwidth of 50% and 25%, respectively) and Queue 0 uses the strict-priority algorithm. If Queue 1 uses only 40% of reserved bandwidth, the remaining 10% is used by Queue 0. Queue 2 cannot exceed the reserved bandwidth of 25%.

49.3.5.2.3.4 Slot number function

When the AV feature is enabled, you can use the slot number function to schedule the data fetching from the system memory by the DMA. This feature is useful when the source AV data needs to be transmitted at specific intervals. You can program the slot number at which the DMA should fetch the data from system memory in the Transmit Descriptor Word 3 (TDES3). This 4-bit field allows the application to schedule data up to 16 slots of 125 µs each. This field is applicable only for the AV channels.

When the DMA fetches a Tx descriptor, it compares the slot number of the Tx descriptor with the internally generated reference slot interval. The slot interval is a counter that is updated every 125 µs of the IEEE 1588 system time. In addition, the slot interval counter is initialized to zero when the second's field of the system time is incremented, that is, the sub-second counter rolls over. The DMA fetches the data only if it matches the current slot or the next slot. The DMA remains in the descriptor fetch state till there is a match.

To enable the DMA to fetch the data only if it matches the current slot or the next two slots, you can program Bit 31 of the Slot Function Control and Status register of the corresponding DMA channel.

You can enable the check for slot number by setting Bit 31 of the Slot Function Control and Status register of corresponding DMA channel. When this check is not enabled, the packets are fetched immediately after the descriptor is read. In addition, Bits [12:15] indicate the value of the reference slot number in DMA.

Note: If the slot number in the descriptor is less than the reference slot number, the DMA takes it as a future slot.

49.3.5.3 Overview of time-based scheduling

Time-based scheduling feature is suitable for traffic whose periodicity and rate are predictable. This is an optional feature. To improve the quality-of-service of such traffic,

- The transmit DMA fetches the packet from the host memory for transmission at designated time. This helps the software to setup the Transmit descriptors in advance even before packet is ready/available. It reduces the overhead on the software and

avoids constant monitoring of the time and preparing descriptors just in time when the packet is targeted to be transmitted.

- The MAC transmits the packet only at the designated/pre-determined time even if the packets are fetched in advance. This helps in maintaining a constant transmission rate that can be consumed by the receiver station; therefore avoiding congestion and excessive buffering in the network.

49.3.5.3.1 Description of time-based scheduling

The time-based scheduling feature supports fetching and launching an Ethernet packet at (or after) a pre-determined time. The time-based scheduling is supported only in the following modes/configurations:

- Full duplex mode.
- Link speed is 100 Mbps or higher.
- Configurations in which time-stamping is enabled.
- EST enabled configurations. In these configurations, the ESTM mode bit setting impacts the time-based scheduling feature only when the DUT processes the GCL list.

Note: Time-based scheduling should not be enabled for the channel for which TSO feature is enabled.

The following are the definitions specific to the time-based scheduling feature:

- Launch Time
- Fetch Time
- Expiry Time

49.3.5.3.1.1 Launch time

The time beyond which MTL can schedule the packet for transmission. The launch time is specified in the Enhanced Normal Descriptor in the DMA configurations. For more details, refer to *Section 49.5.15: Programming the launch time in time-based scheduling*.

The launch time can also be specified as a Control Word for each packet in the MTL configurations.

When the launch time is specified in the DMA configuration, it is valid only for the specific frame that is scheduled for transmission. The launch time is reset after the transmission of one frame.

The following are the two formats of the launch time:

- Normal/Absolute Format
- EST/Offset Format

Normal/absolute format

In this format, the Launch time is an absolute time value at which the packet is launched for transmission. This format is supported in all configurations in which Time-Based Scheduling feature (DWC_EQOS_TBS) is enabled.

When both Time-Based scheduling (DWC_EQOS_TBS) and Enhancements to Scheduled Traffic, EST (DWC_EQOS_AV_EST) features are enabled, the launch time is interpreted in the Normal/Absolute format if the ESTM bit of the MTL_TBS_CTRL register is set to 0.

The launch time is a 32-bit value, where most-significant 8-bits represent the time in seconds and the rest 24 bits represent the time in 256 ns. The launch time is compared against the IEEE 1588 based System/PTP Time (bits[39:8]) and rolls over after 256 seconds.

The maximum value of the lower 32-bits of System Time is 999,999,999 decimal (0x3B9AC9FF) and it wraps to 0 when reaching this value (representing a full second). Therefore, the maximum value of the lower 24 bits of the Launch Time (after multiplying by 256) must be 0x3B9AC9.

As the maximum value of Launch time is 256 seconds,

- Launch Time is greater than current System Time when its value is between System Time[39:8] and System Time[39:8] + 128 sec.
- Launch Time is less than current System Time when its value is between “System Time[39:8] + 128sec” and “System Time[39:8] + 256 sec”, because this is a modulo 256 computation.

EST/Offset format

(BTR) of the GCL list provided in the GCL Slot Number (GSN). The value in the BTR is always updated to the start time of the current loop of the GCL.

This format is enabled only when both Time-Based scheduling (DWC_EQOS_TBS) and Enhancements to Scheduled Traffic, EST (DWC_EQOS_AV_EST) features are enabled. For each packet, the GSN value and the Launch Time value are specified in the Enhanced Transmit Descriptor in the DMA configurations, or as Control Word in the MTL configurations.

The launch time offset is a 32-bit value; the upper 8-bits represent the time in seconds and the rest 24 bits represent the time in 256 ns, which is added to the BTR value corresponding to GCL Slot Number. The value of the Launch Time Offset must be smaller than the value of the Cycle Time (specified in the CTR register that is implemented when EST is enabled).

If the CTR is greater than or equal to 1s, the maximum value of the lower-24 bits of Launch Time offset should be 999,999,999 decimal (0x3B9AC9FF).

In this format, the launch time is a 64-bit value, which is interpreted as,
Launch Time = Launch GSN BTR[63:0] + (Launch Time Offset[31:0] << 8), which is compared with the System Time [63:0].

GSN BTR is the Base Time value at which the Launch GSN loop started execution.

49.3.5.3.1.2 GCL Slot Number (GSN)

When Time-Based scheduling (DWC_EQOS_TBS) and Enhancements to Scheduled Traffic, EST (DWC_EQOS_AV_EST) features are enabled, a modulo 16 count of the GCL loop count is implemented and known as GSN. The count is incremented for every new GCL loop; installation of new GCL list does not impact the count. The current GCL slot number can be obtained by reading the CGSN field of the MTL_EST_Status register.

The maximum value of GSN is 15. Therefore GSN values between Current GSN (CGSN field of MTL_EST_Status register) and CGSN+8 represent current or future slots; all other GSN values are interpreted as elapsed slots or past slots. So, for the correct interpretation of time, GSN value must be between CGSN and CGSN+8, for correct interpretation of time.

49.3.5.3.1.3 Launch expiry time

In the EST mode of operation, if the LEOV field of the MTL_TBS_CTRL register is set, the launch expiry GSN offset (LEGOS field of the MTL_TBS_CTRL register) and Launch Expiry Offset (LEOS field of MTL_TBS_CTRL register) determines the maximum amount of time a frame remains eligible for launch, starting from the time the frame becomes eligible for launch.

Launch Expiry Offset = (LEGOS: LEOS)

LEGOS holds the GSN offset (multiples of CTR time) and LEOS holds maximum value of CTR (sub CTR values) in ns.

Launch Expiry offset is a 24-bit value defined in the units of 256 ns, with a maximum possible value of the smaller of 999,999,999ns or CTR-1 ns.

The Launch Expiry GSN is computed as follows:
Launch Expiry GSN = (Launch GSN + LEGOS + CCMA) where,

CCMA is the CTR Carry due to Modulo addition. This value is 1 if ((Launch Time Offset + LEOS) << 8) is equal to or greater than CTR.

Launch Expiry Time = Launch Expiry GSN BTR[63:0] + Launch Expiry Time Offset.

When LEOV is not set, Launch Expiry Time is not checked.

When LEOV is set, and

- the system time is greater than the Launch Expiry time, the frame is dropped from MTL FIFO. The frame is considered as expired.
- the launch time is smaller than the System Time and Launch Expiry Time is greater than system time, the frame is considered eligible for launch.

Note: Max value of LEGOS is 7. This implies that when LEOV is set, the frame has a maximum life time of <8 GCL loop iterations after it becomes eligible for Launch.

49.3.5.3.1.4 Fetch time

In configurations with DMA, the Fetch Time can also be indicated for each packet by the software. This is done by setting FTOV field of DMA_TBS_CTRL register.

If the FTOV filed is not set, the Fetch Time Offset is not valid and the DMA fetches packets without any time constraints.

The fetch time accounts for all possible delays in the DMA fetch operation and ensures that the frame is present in the MTL FIFO before the launch time.

Normal mode

In the Normal mode fetch time derived/calculated by reducing the time specified in the Fetch Time Offset (FTOS) field of DMA_TBS_CTRL register from the given Launch time.

Normal mode of operation, the Fetch Launch Time is computed as:

Fetch Time[39:8] = (Launch Time[39:8] - FTOS[31:8])

The Fetch time is 32-bits and is compared against System Time[39:8] to determine the Eligible for fetching the frame:

- The Fetch time is defined as “greater” than System Time if the Fetch Time is in the range of “System Time[39:8]” and “System Time[39:8] + 128 sec”. The frame is considered as not-eligible for fetch.
- The Fetch time is defined as “smaller” than the System Time if the Fetch time is in the range of “System Time[39:8] + 128 sec” and “System Time[39:8] + 256 sec”. The frame is considered as eligible for fetch.

This is a modulo 256 computation.

EST/Offset mode

In the EST/Offset mode, the Fetch GSN Offset (FGOS field of MTL_TBS_CTRL register) provides the Slot Number offset to be deducted from the Launch GSN. In this case the FTOS value should be the smaller of 999,999,999ns or CTR-1 ns.

```
If (Launch Time Offset >= FTOS):
Fetch Time Offset = ((Launch Time Offset - FTOS) * 256ns)
CBFS(CTR Borrow for Fetch Subtraction) = 0
```

```
If (Launch Time Offset < FTOS)
Fetch Time Offset = CTR + ((Launch Time Offset - FTOS) * 256ns)
CBFS (CTR Borrow for Fetch Subtraction) = 1
```

The Fetch GSN is computed as follows:

```
Fetch GSN = Launch GSN - FGOS - CBFS
Fetch Time = Fetch GSN BTR[63:0] + Fetch Time Offset
```

The frame is marked eligible for DMA fetch when the fetch time is smaller than the System Time.

Note: Max value of FGOS is 7. This implies that when FTOV is set, the frame can be fetched at a maximum of <8 GCL loop iterations before it becomes eligible for Launch.

DMA operations sequence

The sequence of operations when FTOV = 1 is as follows.

1. Fetch the first Enhanced Normal Descriptor. (FD is set).
2. If LTV is set and Fetch enabled, compute the Fetch Time based on the Launch Time. Wait for the System Time to be greater than Fetch Time
3. Read the Frame (Data) from the host memory and transfer to MTL FIFO
4. Close the Normal Descriptor
5. Fetch the next Normal Descriptor (if the previous Descriptor was not the Last)
6. Repeat steps 4 to 6, until the last descriptor of the frame (LD is set)

After the Last Descriptor of a frame, the next enhanced normal descriptor should be programmed with a new Launch Time and with LTV bit set. Otherwise, the subsequent frames will be processed without any time restrictions.

49.3.5.3.2 Control word (MTL configurations)

Time-based scheduling ensures that a Ethernet Frame is allowed to arbitrate for transmission only if the System Time is greater than the Launch Time.

In MTL configuration,

- Launch Time and GSN, use the same field that is used to hold the 64-bit timestamp value for OSTC (One Step Timestamping Correction). If the LTV bit is set and OSTC bit is not set (bit 19 of first control word), the Time Stamp field is interpreted as Launch Time. Launch Time uses the fields meant for OSTC TimeStamp[39:8] and GSN uses OSTC TimeStamp[43:40] field.
- Bit-31 of Control-Word0 is the equivalent of the LTV field, and the last two Control D-Words is used for providing the Launch Time and GST.
- The last two Control D-words is considered to the Time Stamp for OSTC, when bit-19 of Control-Word0 (OSTC) is set.

When the MTL TXFIFO Read Controller reads the first control word, it checks bit-31 to determine if the frame has a valid Launch Time. If bit-31 is set, it reads the subsequent control words to get the Launch Time.


49.3.5.3.3 Impact on transmission selection algorithm

Time-Based Scheduler does not directly influence the Transmission Selection Algorithm but has an indirect influence as it determines if a queue is eligible to participate in the scheduling.

If a frame of a specific queue has a valid Launch Time, the Time Based Scheduler ensures that the frame participates in Transmit Scheduling (TRC Scheduler) only after the Launch time has elapsed.

The gating done by Time-Base scheduler is only for the Scheduling (picking frame for Transmission). It might not alter any other characteristics and behavior of the frame. For example, the Frame waiting for the Launch time to lapse will continue to gain credits in CBS, and the CBS credits will not be lost as the frame is marked as available but not ready. Strict Priority or CBS are recommended Transmit Scheduling algorithms for the TBS implementation because, scheduling for TBS enabled queues are more predictable.

Figure 957. Time based scheduler implementation



49.3.6 VLAN and double VLAN handling

The Ethernet module supports the double VLAN tagging feature in which the MAC can process up to two VLAN tags (inner and outer). The Ethernet module supports the following:

- Insertion, replacement, or deletion of up to two VLAN tags in the Transmit path.
- Packet filtering and stripping based on any one of the two VLAN Tags in the Receive path. Stripping and providing up to two VLAN Tags in the Receive path as a part of the Receive status.
- Channel/queue based VLAN tag insertion on all transmitted packets.

49.3.6.1 VLAN processing in transmit path

Table 5-2 Double VLAN Processing Features in Tx Path5-2 describes the double VLAN processing features supported by the MAC on the Transmit side.

Table 1045. Double VLAN processing features in Tx path

Feature	Description
Support for C-VLAN and S-VLAN Tag types	The inner or outer VLAN tag can be of C-VLAN and S-VLAN type. The VLAN type is specified through the CSVL bit of MAC_VLAN_INCL and MAC_Inner_VLAN_Incl registers. The Ethernet module supports processing of any sequence of outer and inner VLAN tags. **Note:** The Ethernet module does not support the C-VLAN S-VLAN sequence. The MAC does not check whether the packet provided by the application has a valid sequence of the VLAN Tag types or the insertion or replacement operation results in invalid sequence of VLAN Tag type. Therefore, the application must provide correct sequence of VLAN Tag types and program the MAC in such a way that it results in correct sequence of VLAN Tag types in the transmitted packet. The application must ensure the following: – The inner tag should not be S-VLAN when outer C-VLAN Tag insertion is enabled. – The outer tag should not be C-VLAN when inner S-VLAN Tag insertion is enabled. – The inner tag should not be S-VLAN when outer tag should be replaced with C-VLAN. – The outer tag should not be C-VLAN when inner tag should be replaced with S-VLAN.
VLAN Tag deletion	You can enable the VLAN tag deletion for outer or inner tag through VLC field in the MAC_VLAN_INCL or MAC_Inner_VLAN_Incl register, respectively. When VLAN deletion is enabled, the MAC deletes the tag present at the corresponding position. When a packet has only one tag, it is considered as the outer tag. If inner tag deletion is enabled and the packet has only one tag, the MAC does not delete the tag.
VLAN Tag Insertion or Replacement	You can enable the VLAN tag insertion or replacement for outer or inner tag through VLC field in the MAC_VLAN_INCL or MAC_Inner_VLAN_Incl register, respectively. When VLAN tag insertion or replacement is enabled, the VLTI bit in the MAC_VLAN_INCL or MAC_Inner_VLAN_Incl register is used to determine whether the VLAN tag should be taken from the register or the Control Word.

The software can use the VLAN insertion, replacement, or deletion feature to instruct the MAC to do the following for Tx packets:

- Delete the VLAN Type and VLAN Tag fields.
- Insert or replace the VLAN Type and VLAN Tag fields. Insertion or replacement is done based on the setting of VLTI bit in the MAC_VLAN_INCL register as described in *Table 1046*.

Table 1046. VLAN insertion or replacement based on VLTI Bit

Condition	Description
VLTI bit is set	The MAC inserts or replaces the following: – VLAN Type field (C-VLAN or S-VLAN as indicated by the CSVL bit of MAC_VLAN_INCL register) – VLAN Tag field with the Content of the VT field of Transmit context descriptor of the packet.
VLTI bit is reset	The MAC inserts or replaces the following: – VLAN Type field (C-VLAN or S-VLAN as indicated by the CSVL bit of MAC_VLAN_INCL register) – VLAN Tag field with the VLT field of MAC_VLAN_INCL register

When VLAN replacement or deletion is enabled, the MAC checks if the VLAN Type field (0x8100 or 0x88a8) is present after the DA and SA fields in the Transmit packet. The replace or delete operation does not occur if the VLAN Type field is not detected in two bytes following the DA and SA fields. However, when VLAN insertion is enabled, the MAC does not check the presence of VLAN Type field in the Transmit packet and just inserts the VLAN Type and VLAN Tag fields.

You can enable the VLAN insertion, replacement, or deletion feature for all Tx packets or selective packets:

- Enabling VLAN insertion, replacement, or deletion for all packets. To enable this feature for all packets, program the VLC and VLP fields of MAC_VLAN_INCL register.
- Enabling VLAN insertion, replacement, or deletion for selective packets. To enable this feature for selective packets, Program the VTIR field of TDES2 Normal Descriptor.

49.3.6.2 VLAN processing in receive path

Table 1047 describes the features supported by the MAC on the Receive side and the corresponding bits in the MAC_VLAN_Tag register.

Table 1047. Double VLAN processing in Rx path

Feature	Description
Outer or inner VLAN tag-based filtering	The MAC can filter packets based on the outer or inner VLAN tag through the ERIVLT bit.
C-VLAN or S-VLAN tag-based filtering	The MAC can filter packets based on the C-VLAN or S-VLAN type based on the ERSVLM bit.
Outer and Inner VLAN Tag stripping	The MAC can strip the outer and inner VLAN Tags from received frame based on the EVLS and EIVLS bits.
16-bit outer and inner VLAN Tag and Type in Rx status	The MAC can provide the 16-bit outer and inner VLAN Tag and Type in the Rx status based on the EVLRXS and EIVLRXS bits, respectively.
Disabling or skipping checking of outer VLAN Tag type	The MAC can disable or skip checking of outer VLAN Tag type to match C-VLAN or S-VLAN based on the DOVLTC bit.

49.3.6.3 Queue/channel based VLAN tag insertion on Tx

Ethernet module supports channel/queue based VLAN tag insertion on all transmitted packets.

Queue/Channel specific VLAN tag registers are accessed using indirect addressing via the MAC_VLAN_INCL register. VLAN type and tag value can be independently programmed for each queue/channel.

When the CBTI field is set in the MAC_VLAN_INCL register, the VLAN tag is inserted on every packet that is transmitted from a queue/channel, with the programmed tag value taken from queue/channel specific VLAN tag register.

Refer to *Section 49.5.14: Programming sequence for queue/channel based VLAN inclusion register*.

49.3.7 Source address insertion, replacement, or deletion

Software can use the SA insertion or replacement feature to instruct the MAC to do the following for Tx packets:

- Insert the content of the MAC Address Registers in the SA field.
- Replace the content of the SA field with the content of the MAC Address Registers.

When SA insertion is enabled, the application must ensure that the packets sent to the MAC do not have the SA field. The MAC does not check whether the SA field is present in the Transmit packet and it inserts the content of MAC Address Registers in the SA field. Similarly, when SA replacement is enabled, the application must ensure that the SA field is present in the packets sent to the MAC. The MAC replaces the six bytes following the Destination Address field in the Transmit packet with the content of the MAC Address Registers.

You can enable the SA insertion or replacement feature for all Transmit packets or selective packets:

- To enable this feature for all packets, program the SARC field of the MAC_Configuration register.
- To enable this feature for selective packets, use the following method:
  Program the SA Insertion Control field (Bits[6:8] of TDES3 Normal Descriptor (Read Format)) in the first Transmit descriptor of the packet. When Bit 6 of TDES3 is set, the SA Insertion Control field indicates insertion or replacement by MAC Address1 registers. When Bit 6 of TDES3 is reset, it indicates insertion or replacement by MAC Address 0 registers.
- If both MAC_Configuration Register and TDES3 are programmed for SA insertion, then setting of MAC_Configuration register takes precedence.

If MAC Address1 Registers are not enabled, the MAC Address0 registers are used for insertion or replacement irrespective of the value of the most-significant bit of the SA Insertion Control field.

49.3.8 Packet filtering


The Ethernet module supports the following types of filtering for Rx packets:

- Source Address or Destination Address Filtering: The Address Filtering Module (AFM) checks the source address and destination address fields of each incoming packet.
- VLAN Filtering: The Ethernet module supports the VLAN tag-based and VLAN hash filtering. Handling of VLAN filter fail packets queue. Extended receive VLAN filtering and routing.
- Layer 3 and Layer 4 Filtering: Layer 3 filtering refers to source address and destination address filtering. Layer 4 filtering refers to source port and destination port filtering.

Figure 958 shows the filtering sequence for Rx packets.

The sequence shown in *Figure 958* is valid when all the filters (L2, VLAN, L3, L4) are active. If any of the Layer filters are not enabled, that filter is bypassed and the subsequent filter is applied. A packet that fails any of the filters is discarded. However, the discarded packet can be forwarded to the host based on the register control. For example, when Bit RA of MAC_Packet_Filter register is set to 1, all discarded packets are forwarded to the host but with its packet status indicating the specific filter-failure. If RA=0, Bits VTFE and IPFE of MAC_Packet_Filter register controls if the packets that fail the VLAN filter and Layer 3-4 filter should be discarded or forwarded to the host.

Figure 958. Packet filtering sequence



49.3.8.1 Source address or destination address filtering

The Address Filtering Module of the MAC checks the source address (SA) and destination address (DA) fields of each incoming packet.

49.3.8.1.1 Unicast destination address filtering

The MAC supports up to 32 MAC addresses for unicast perfect filtering. If perfect filtering is selected (HUC bit of MAC_Packet_Filter register is reset), the MAC compares all 48 bits of received unicast address with the programmed MAC address for any match. The default MacAddr0 is always enabled.

For MacAddr1 to MacAddr31 addresses, you can mask each byte during comparison with corresponding received DA byte by setting the corresponding Mask Byte Control bit in the register. This enables group address filtering for the DA.

In hash filtering mode (when HUC of MAC_Packet_Filter register bit is set), the MAC performs imperfect filtering for unicast addresses using a 64-bit Hash table. For hash filtering, the MAC uses the upper 6 bits CRC of the received destination address to index the content of the Hash table. A value of 00000 selects Bit 63 of selected register, and a value of 11111 selects Bit 0 of Hash Table register. If the corresponding bit (indicated by the 6-bit CRC) is set to 1, the unicast packet is considered to have passed the Hash filter; otherwise, the packet is considered to have failed the Hash filter.

49.3.8.1.2 Multicast destination address filtering

To program the MAC to pass all multicast packets, set the PM bit in *Section 49.2.2.3: MAC packet filter register (MAC_PACKET_FILTER)*. If the PM bit is reset, the MAC performs the filtering for multicast addresses based on the HMC bit of the MAC_Packet_Filter register.

In Perfect filtering mode, the multicast address is compared with the programmed MAC Destination Address registers (1–31). Group address filtering is also supported.

In Hash filtering mode, the MAC performs imperfect filtering using a 64-bit Hash table. The MAC uses the upper 6-bit CRC of received multicast address to index the content of the Hash table. A value of 000000 selects Bit 63 of selected register and a value of 111111 selects Bit 0 of the Hash Table register. If the corresponding bit is set to 1, the multicast packet is considered to have passed the Hash filter. Otherwise, the packet is considered to have failed the Hash filter.

49.3.8.1.3 Hash or perfect address filtering

To configure the DA filter to pass a packet when its DA matches either the Hash filter or the Perfect filter, set the HPF bit and the corresponding HUC or HMC bits in *Section 49.2.2.3: MAC packet filter register (MAC_PACKET_FILTER)*. This is applicable to both unicast and multicast packets. If the HPF bit is reset, only one of the filters (Hash or Perfect) is applied to receive packet.

49.3.8.1.4 Broadcast address filtering

The MAC does not filter any broadcast packets by default. To program the MAC to reject all broadcast packets, set the DBF bit in MAC_Packet_Filter register.

49.3.8.1.5 Unicast source address filtering

The MAC can perform perfect filtering based on the source address field of received packets. By default, the MAC compares the SA field with the values programmed in the SA registers. You can configure the MAC Address registers[1–31] to use SA instead of DA for comparison by setting Bit 1 of corresponding register.

The MAC also supports group filtering with SA. You can filter a group of addresses by masking one or more bytes of the address. The MAC drops the packets that fail the SA filter if the SAF bit is set in MAC_Packet_Filter register. Otherwise, the result of the SA filter is given as a status bit in the Receive Status word. When the SAF bit is set, the SA filter and DA filter result is ANDed to decide whether the packet needs to be forwarded. This means that the packet is dropped if either filter fails. The packet is forwarded to the application only if the packet passes both filters in-order.

49.3.8.1.6 Inverse filtering

For DA and SA filtering, you can invert the filter-match result at the final output by setting the DAIF and SAIF bits of MAC_Packet_Filter register. The DAIF bit is applicable for both Unicast and Multicast DA packets. The result of the unicast or multicast destination address filter is inverted in this mode. Similarly, when the SAIF bit is set, the result of unicast SA filter is reversed.

Table 1048 and *Table 1049* summarize the DA and SA filtering based on the type of packets received.

Table 1048. Destination address filtering

Packet type	PR	HPF	HUC	DAIF	HMC	PM	DBF	DA filter operation
Broadcast	1	X	X	X	X	X	X	Pass
	0	X	X	X	X	X	0	Pass
	0	X	X	X	X	X	1	Fail
Unicast	1	X	X	X	X	X	X	Pass all packets
	0	X	0	0	X	X	X	Pass on Perfect/Group filter match
	0	X	0	1	X	X	X	Fail on Perfect/Group filter match
	0	0	1	0	X	X	X	Pass on Hash filter match
	0	0	1	1	X	X	X	Fail on Hash filter match
	0	1	1	0	X	X	X	Pass on Hash or Perfect/Group filter match
	0	1	1	1	X	X	X	Fail on Hash or Perfect/Group filter match
Multicast	1	X	X	X	X	X	X	Pass all packets
	X	X	X	X	X	1	X	Pass all packets
	0	X	X	0	0	0	X	Pass on Perfect/Group filter match and drop Pause packets if PCF = 0x
	0	0	X	0	1	0	X	Pass on Hash filter match and drop Pause packets if PCF = 0x
	0	1	X	0	1	0	X	Pass on Hash or Perfect/Group filter match and drop Pause packets if PCF = 0x
	0	X	X	1	0	0	X	Fail on Perfect/Group filter match and drop Pause packets if PCF = 0x
	0	0	X	1	1	0	X	Fail on Hash filter match and drop Pause packets if PCF = 0x
	0	1	X	1	1	0	X	Fail on Hash or Perfect/Group filter match and drop Pause packets if PCF = 0x

Table 1049. Source address filtering

Packet type	PR	SAIF	SAF	SA filter operation
Unicast	1	X	X	Pass all packets.
	0	0	0	Pass status on Perfect or Group filter match but do not drop packets that fail
	0	1	0	Fail status on Perfect or Group filter match but do not drop packet
	0	0	1	Pass on Perfect or Group filter match and drop packets that fail
	0	1	1	Fail on Perfect or Group filter match and drop packets that fail

Note: When the RA bit of MAC_Packet_Filter register is set, all packets are forwarded to the system along with the correct result of the address filtering in the Rx Status.

49.3.8.2 VLAN filtering

The Ethernet module supports the following types of VLAN filtering:

- VLAN Tag Perfect Filtering
- VLAN Tag Hash Filtering

49.3.8.2.1 VLAN tag perfect filtering

In VLAN tag perfect filtering, the MAC compares the VLAN tag of received packet and provides the VLAN packet status to the application. Based on the programmed mode, the MAC compares the lower 12 bits or all 16 bits of received VLAN tag to determine the perfect match.

If VLAN tag perfect filtering is enabled, the MAC forwards the VLAN-tagged packets along with VLAN tag match status and drops the VLAN packets that do not match. You can also enable the inverse matching for VLAN packets by setting the VTIM bit of MAC_VLAN_Tag register. In addition, you can enable matching of S-VLAN tagged packets along with the default C-VLAN tagged packets by setting the ESVL bit of MAC_VLAN_Tag register. The VLAN packet status bit (Bit 21 of RDES0) indicates the VLAN tag match status for the matched packets.

Note: The source or destination address (if enabled) has precedence over the VLAN tag filters. This means that a packet that fails the source or destination address filter is dropped irrespective of the VLAN tag filter results.

49.3.8.2.2 VLAN tag hash filtering

The MAC provides VLAN tag hash filtering with a 16-bit Hash table. The MAC performs the VLAN hash matching based on the VTHM of the MAC_VLAN_Tag register. If the VTHM bit is set, the most significant four bits of CRC-32 of VLAN tag are used to index the content of the VLAN Hash Table register. A value of 1 in the VLAN Hash Table register, corresponding to the index, indicates that the VLAN tag of the packet matched and the packet should be forwarded. A value of 0 indicates that VLAN-tagged packet should be dropped.

The MAC also supports the inverse matching for VLAN packets. In the inverse matching mode, when the VLAN tag of a packet matches the perfect or hash filter, the packet should be dropped. If the VLAN perfect and VLAN hash match are enabled, a packet is considered

as matched if either the VLAN hash or the VLAN perfect filter matches. When inverse match is set, a packet is forwarded only when both perfect and hash filters indicate mismatch.

Table 1050 shows the different possibilities for VLAN matching and the final VLAN match status. When the RA bit of the MAC_Packet_Filter register is set, all packets are received and the VLAN match status is indicated in the VF bit of RDES2 Normal Descriptor (Write-Back Format). When the RA bit is not set and the VTFE bit is set in the MAC_Packet_Filter register, the packet is dropped if the final VLAN match status is Fail. In *Table 1050*, value *X* means that this column can have any value.

When VLAN VID is programmed to 0 in the VL field of MAC_VLAN_Tag register, all VLAN-tagged packets are considered as perfect matched but the status of the VLAN hash match depends on the VTHM and VTIM bits in MAC_VLAN_Tag register.

Table 1050. VLAN match status(1)

VID	VLAN perfect filter match result	VTHM bit	VLAN hash filter match result	VTIM bit	Final VLAN match status
VID = 0	Pass	0	X	X	Pass
	Pass	1	X	0	Pass
	Pass	1	Fail	1	Pass
	Pass	1	Pass	1	Fail
VID!= 0	Pass	X	X	0	Pass
	Fail	0	X	0	Fail
	Fail	1	Fail	0	Fail
	Fail	1	Pass	0	Pass
	Fail	0	X	1	Pass
	Pass	X	X	1	Fail
	Fail	1	Pass	1	Fail
	Fail	1	Fail	1	Pass

1. In this table, X represents any value.

Note: The 16 or 12 bits of VLAN Tag are considered for CRC-32 computation based on ETV bit in MAC_VLAN_Tag register. When ETV bit is reset, most significant four bits of CRC-32 of VLAN Tag are inverted and used to index the content of MAC_VLAN_Hash_Table register. When ETV bit is set, most significant four bits of CRC-32 of VLAN Tag are directly used to index the content of MAC_VLAN_Hash_Table register.

49.3.8.3 VLAN filter fail packets queue

When VLAN filtering is enabled, the VLAN Filter Fail Packets can be routed to a programmable Queue (VFFQ) when Bit RA = 1 or VTFE = 0 and the enable bit (VFFQE) for the queue is set.

1. RA and VTFE bits are implemented in the MAC_Packet_Filter register.
2. VFFQ and VFFQE fields are implemented in the MAC_RxQ_Ctrl4 register.

The packets that pass the VLAN filtering are routed based on the VLAN TAG priority field. The VLAN Tag priorities can be assigned to Rx Queues by programming the PSRQ field in

the corresponding MAC_RxQ_Ctrl2 and MAC_RxQ_Ctrl3 registers. The packets that fail the VLAN filter are discarded if RA = 0 or VTFE = 1. However when RA = 1 or VTFE = 0, the VLAN filter fail packets are still forwarded to the application. In such a scenario, when the VLAN Filter Fail Queue Enable (VFFQE) bit is set, the VLAN filter fail packets are forwarded to the Rx queue number programmed in the VFFQ bit. If VFFQE = 0, the Rx queue number is determined by the VLAN priority mapping as per the PSRQ fields.

The below table shows the Rx Queue routing table for Unicast tagged packets, with SA Filter enabled.

Table 1051. Rx queue routing table for unicast tagged packets

RA	VFTE	SA/DA filter results	VLAN filter result	VFFQE	Queue routing
X(1)	X	PASS	PASS	X	PSRQ
0	0	PASS	FAIL	0	PSRQ
0	0	PASS	FAIL	1	VFFQ
0	X	FAIL	X	X	DROPPED
0	1	PASS	FAIL	X	DROPPED
1	X	FAIL	X	0	UFFQ(2)/PSRQ
1	X	FAIL	X	1	UFFQ(2)/VFFQ
1	X	PASS	FAIL	0	PSRQ
1	X	PASS	FAIL	1	VFFQ

1. X: Don’t care condition.
2. When UFFQE is enabled else PSRQ.

49.3.8.4 Extended receive VLAN filtering and routing

The MAC Receiver can classify the received packets based on VLAN Tag and steer them to a specific Rx DMA channel. The MAC compares the received frame's VLAN Tag with all the enabled and relevant filters and provides a filtering result. If any of the perfect filters give a pass result and if the respective filter's DMA channel number is enabled, the frame is routed to that DMA channel.

In addition to filtering, routing can also be done. For more details about routing, refer to “Extended VLAN based DMA selection” in *Section 49.3.5.1.4.2: Dynamic (per packet) mapping*.

49.3.8.4.1 Comparison modes

For each VLAN Tag Filter, the application has the following comparison options:

- It can program the MAC to compare an outer VLAN Tag or an inner VLAN Tag with the programmed VID.
- It can choose if 12 or 16 bits of the VID field need to be compared.
- Type check can be disabled or enabled for each filter; if enabled, the application can choose if the VID comparison is for SVLAN or CVLAN type frames only.

For example, if a filter is enabled for 16-bit comparison, SVLAN Type, and Outer VLAN Tag, any single or double VLAN Tagged frames with Outer SVLAN Tags are compared with this filter, and a pass or fail result is obtained.

Note: The inner VLAN Tag comparison is applicable only if Double VLAN Tag processing is enabled through the MAC VLAN Control Register bit.

49.3.8.4.2 Filtering

When Extended RX VLAN Filtering and Routing feature is enabled, the application can enable both Perfect and Hash Filtering. The overall VLAN Filter Result is based on the perfect filter result and the Hash Filter result (if enabled). The filter result is passed to the application as part of the status bits.

Perfect Filtering is done based on the MAC_VLAN_Tag_Filter registers. For each VLAN Tag Filter, the MAC will compare the relevant VLAN Tag ID and gives a result. If any one of the VLAN Tag Filters gives a match then the frame is considered to have passed the VLAN Tag Filters. If the frame mismatches all the filters, then the frame is considered to have failed the VLAN filter. This behavior is applicable only when the Inverse Filtering is not enabled in MAC_VLAN_Tag_Ctrl Register.

If inverse Filtering is enabled and the frame has mis-matched all the relevant filters then it is considered to have passed the VLAN filter. If the frame matches any one of the relevant filters then it is considered as a fail. If none of the enabled filters can perform a comparison or if none of the filters are enabled, then the frame is bypassed to the application.

The overall filter result and the programming on the VTFE and RA bits of the MAC Filter Register determine if the frame will be dropped or forwarded to the application. If RA = 1 or VTFE = 0, it does not matter if the filter result is a pass or fail. The frame is always forwarded. If RA = 0 and VTFE = 1, only then, if the VLAN Tag Filter result is a pass does the MAC forward the frame. If the frame is forwarded to the application, then the relevant filter result is indicated through the Status bits.

49.3.8.4.3 Filter status

The Extended Receive VLAN Filtering and Routing feature provides two status bits to indicate the comparison result of the VLAN tags.

By default, the MAC indicates the VLAN Filter Status through one bit in the status – VF in RDES2. When Extended RX VLAN Filtering and Routing is enabled, two status bits are used to indicate the comparison result of VLAN tags. The Outer VLAN Tag Filter Pass and Inner VLAN Tag Filter Pass bits are defined in the following positions in various configurations. The status indicated through these bits is highly dependent on the programming as explained below.

In RDES2:

- Bit 15: Outer VLAN Tag Filter Status
- Bit 14: Inner VLAN Tag Filter Status

In ARI status: MAC Filter Status:

- Bit 15: Outer VLAN Tag Filter Status
- Bit 14: Inner VLAN Tag Filter Status

In MRI Status:

- Bit 47: Outer VLAN Tag Filter Status
- Bit 46: Inner VLAN Tag Filter Status

Outer VLAN Tag Filter Status (OTS)

- In perfect Filtering, without inverse filtering enabled, if this bit is set, it indicates that the framefs Outer VLAN tag has matched one of the VLAN tag filters.
- If this bit is reset, it indicates that the framefs Outer VLAN tag has either failed the relevant Outer VLAN tag filters or bypassed them.
- If none of the filters are enabled for Outer VLAN tag comparison, then this bit is reset.
- If Inverse Filtering is enabled and this bit is set, then the framefs VLAN tag has passed all the relevant VLAN tag filters. If it is reset, then it has failed at least one of or bypassed all the filters programmed for Outer VLAN tag comparison.
- This bit is valid for both single and double VLAN tagged frames.

Inner VLAN Tag Filter Status (ITS)

- In perfect Filtering, without inverse filtering enabled, if this bit is set, it indicates that the framefs Inner VLAN tag has matched one of the VLAN tag filters.
- If this bit is reset, it indicates that the framefs Inner VLAN tag has either failed the relevant Inner VLAN tag filters or bypassed them.
- If none of the filters are enabled for Inner VLAN tag comparison, then this bit is reset.
- If Inverse Filtering is enabled and this bit is set, then the framefs VLAN Tag has passed all the relevant VLAN tag filters. If it is reset, then it has failed at least one of or bypassed all the Filters programmed for Inner VLAN tag comparison.
- This bit is valid for only Double VLAN tagged frames, when double VLAN processing is enabled.

The application must look at the status bits and the programming to determine if the Frame has passed or failed the VLAN Filter.

Table 1052 and *Table 1053* show the possible Filter combinations and the corresponding filter results. These tables explain the scenarios when Double VLAN Processing and Hash VLAN filter are enabled in the design.

Caption for the table:

- VTIM: VLAN Tag Inverse Match Enable. Bit 17 in VLAN_Tag_Ctrl Register.
- HFO: Hash Filter enabled for Outer VLAN Tag Comparison. bit 25 and bit 27 in VLAN_Tag_Ctrl Register.
- HFI: Hash Filter enabled for Inner VLAN Tag Comparison. Bit 25 and bit 27 in VLAN_Tag_Ctrl Register.
- PFO: Perfect Filter comparison enabled for Outer VLAN Tag. Any of the MAC_VLAN_Tag_Filter Registers is enabled (bit 16 is set) and programmed for Outer VLAN Tag comparison (bit 20 is set to 0).
- PFI: Perfect Filter comparison enabled for Inner VLAN Tag. Any of the MAC_VLAN_Tag_Filter Registers is enabled (bit 16 is set) and programmed for Inner VLAN Tag comparison (bit 20 is set to 1).
- OTS: Outer VLAN Tag Filter Status.
- ITS: Inner VLAN Tag Filter Status.

Table 1052 shows the possible values of status bits (OTS and ITS) when at least one Perfect filter is enabled.

Table 1052. OTS and ITS bit values with at least one perfect filter enabled

VTIM	HFO	HFI	PFO	PFI	OTS	ITS
0	0	0	0	1	0	1/0
0	0	0	1	0	1/0	0
0	0	0	1	1	1/0	1/0
0	1	0	1	1	1/0	1/0
0	1	0	1	0	1/0	0
0	1	0	0	1	1/0	1/0
0	0	1	1	1	1/0	1/0
0	0	1	1	0	1/0	1/0
0	0	1	0	1	0	1/0
1	0	0	0	1	0	1/0
1	0	0	1	0	1/0	0
1	0	0	1	1	1/0	1/0
1	1	0	1	1	1/0	1/0
1	1	0	1	0	1/0	0
1	1	0	0	1	1/0	1/0
1	0	1	1	1	1/0	1/0
1	0	1	1	0	1/0	1/0
1	0	1	0	1	0	1/0

Table 1053 shows the possible values of status bits (OTS and ITS) when none of the perfect filters are enabled and only the VLAN Hash Filter is enabled.

Table 1053. OTS and ITS bit values with only VLAN hash filter enabled

VTIM	HFO	HFI	OTS	ITS
0	0	0	0	0
0	1	0	1/0	0
0	0	1	1/0	1/0
1	0	0	1/0	0
1	1	0	1/0	0
1	0	1	1/0	1/0

With no perfect filters enabled, any VLAN packet is considered to have bypassed the perfect filter. If Hash Filter is enabled for one of the Tags, then the respective Status bit depends on the Filter's result. The Status bits are set to 0 if VLAN Hash Filter is also not enabled.

If the value of ITS/OTS is shown as 1/0; then it indicates that the final result is dependent on the enabled relevant filter's result.

Example 1: The second row of *Table 1052* indicates that at least one Perfect Filter is enabled for Outer VLAN tag comparison and none of the filters are enabled for Inner VLAN tag comparison. Inverse VLAN Filtering is not enabled. The bit OTS is given as 1/0. If the received frame passes at least one of the enabled Outer VLAN Tag filters then the bit is set to 1. If the frame does not pass any of the enabled Outer VLAN Tag filters, then the bit is set to 0.

Example 2: Last Row of *Table 1052* indicates that Inverse Filtering is enabled, Hash Filter and at least one perfect filter is enabled for Inner VLAN Tag comparison, then if the received frame's Inner VLAN tag mismatches with both the Hash Filter and all the enabled Perfect filters, then the frame will have the ITS bit set to 1 else it is set to 0. OTS will be set to 0 as no comparison is performed.

49.3.8.4.4 Stripping

Each of the VLAN Tags has individual control over stripping. The programming options of Always strip, never strip, strip on pass and strip on fail are available. Inner or Outer VLAN Tag Stripping is based on the pass or fail results of the individual tag. If a tag is bypassed by all the relevant filters, stripping is not applicable for the tag.

- If strip on Pass is enabled for the outer VLAN Tag, then the stripping occurs only if the Outer VLAN tag has passed the relevant Filters. The Outer VLAN Tag Filter Result bit will be set.
- If strip on Fail is enabled for the outer VLAN Tag, then stripping occurs only if the Outer VLAN Tag has failed relevant filters. The Outer VLAN Tag Filter Result Bit will be reset.
- If the Outer VLAN tag of the received frame is bypassed by the entire filter (no comparison has been made), then the tag is not stripped, though the Status Bit is still 0.
- As multiple filters are enabled, it is possible that the received VLAN frame could have matched any one or more of the filters. The VLAN Tag's value is not always deterministic from the filter status bits.
- If the application strips the VLAN Tag based on the filter result, it might lose the VID. So the suggested use is, if Stripping is enabled for any of the tags, the tag can be put in the status. For this the application will have to enable the respective “VLAN Tag in Status” bit - 24 or 31 in the MAC VLAN Tag Control Register.

49.3.8.4.5 Programming guidelines for extended VLAN filtering and routing on receive

Refer to *Section 49.5.13: Programming guidelines for extended VLAN filtering and routing on Receive*.

49.3.8.5 Layer 3 and Layer 4 filtering

The Ethernet module supports Layer 3 and Layer 4 based packet filtering. The Layer 3 filtering refers to the IP Source or Destination Address filtering in the IPv4 or IPv6 packets whereas Layer 4 filtering refers to the Source or Destination Port number filtering in TCP or UDP.

The Layer 3 and Layer 4 packet filtering feature automatically enables the IPC Full Checksum Offload Engine on the Receive side. For Layer 3 or Layer 4 filtering operation, you must set the IPC bit of the MAC_Configuration register to enable the Rx Checksum Offload Engine.

When Layer 3 and Layer 4 filtering is enabled, the packets are filtered in the following way:

- Matched Packets: The MAC forwards the packets that match all enabled fields to the application along with the status. The MAC gives the matched field status only if the IPC bit of MAC_Configuration register is set and one of the following conditions is true:
  - All enabled Layer 3 and Layer 4 fields match.
  - At least one of the enabled field matches and other fields are bypassed or disabled.
- Unmatched Packets: The MAC drops the packets that do not match any of the enabled fields. You can use the inverse match feature to block or drop a packet with specific TCP or UDP over IP fields and forward all other packets. The aborted or partial packets can be dropped in the MTL Rx FIFO. If the Rx FIFO operates in the Threshold (cut-through) mode and the threshold is programmed to a small value, such that packet transfer to application starts before the failed Layer 3 and Layer 4 filter results are available, the application may receive a partial packet with appropriate abort status.
- Non-TCP or UDP IP Packets: By default, all non-TCP or UDP IP packets are bypassed from the Layer 3 and Layer 4 filters. You can optionally program the MAC to drop all non-TCP or UDP over IP packets.

Note: The source or destination address and VLAN tag filters (if enabled) have precedence over Layer 3 and Layer 4 filter. This means that a packet which fails the source or destination address or VLAN tag filter is dropped irrespective of the Layer 3 and Layer 4 filter results.

49.3.8.5.1 Layer 3 and Layer 4 filters register set

The MAC implements a set of registers for Layer 3 and Layer 4 based packet filtering. In a register set, there is a control register, such as MAC_L3_L4_Control0, to control the packet filtering. In addition, there are five address registers to program the Layer 3 and Layer 4 fields to be matched, such as:

- MAC_Layer4_Address0
- MAC_Layer3_Address0_Reg0
- MAC_Layer3_Address1_Reg0
- MAC_Layer3_Address2_Reg0
- MAC_Layer3_Address3_Reg0

49.3.8.5.2 Layer 3 filtering

The Ethernet module supports perfect matching or inverse matching for IP Source Address and Destination Address. In addition, you can match the complete IP address or mask the lower bits matching, that is, compare all bits of the address except the specified lower mask bits.

For IPv6 packets filtering, you can enable the last four data registers to contain the 128-bit IP Source Address or IP Destination Address. The IP Source Address or Destination Address should be programmed in the order defined in the IPv6 specification, that is, the first byte of the IP Source Address or Destination Address in the received packet is in the higher byte of the register and the subsequent registers follow the same order.

For IPv4 packet filtering, you can enable the second and third data registers to contain the 32-bit IP Source Address and IP Destination Address. The remaining two data registers are reserved. The IP Source Address or Destination Address should be programmed in the order defined in the IPv4 specification, that is, the first byte of IP Source Address and Destination Address in the received packet in the higher byte of the respective register.

49.3.8.5.3 Layer 4 filtering

The Ethernet module supports perfect matching or inverse matching for TCP or UDP Source and Destination Port numbers. However, you can program only one type (TCP or UDP) at a time. The first data register contains the 16-bit Source and Destination Port numbers of TCP or UDP, that is, the lower 16 bits for Source Port number and higher 16 bits for Destination Port number.

The TCP or UDP Source and Destination Port numbers should be programmed in the order defined in the TCP or UDP specification, that is, the first byte of TCP or UDP Source and Destination Port number in the received packet is in the higher byte of the register.

49.3.9 IEEE 1588 timestamps

The IEEE 1588 defines a Precision Time Protocol (PTP) which enables precise synchronization of clocks in measurement and control systems implemented with technologies such as network communication, local computing, and distributed objects. The PTP applies to systems communicating by local area networks supporting multicast messaging, including (but not limited to) Ethernet. This protocol enables heterogeneous systems that include clocks of varying inherent precision, resolution, and stability to synchronize. The protocol supports system-wide synchronization accuracy in the sub-microsecond range with minimal network and local clock computing resources.

The Ethernet module supports the IEEE 1588-2002 (version 1) and IEEE 1588-2008 (version 2). The IEEE 1588-2002 supports PTP transported over UDP/IP. The IEEE 1588-2008 supports PTP transported over Ethernet. The Ethernet module provides programmable support for both standards. It supports the following features:

- Supports both timestamp formats.
- Provides an option to take snapshot of all packets or only PTP type packets.
- Provides an option to take snapshot of only event messages.
- Provides an option to take the snapshot based on the clock type: ordinary, boundary, end-to-end transparent, and peer-to-peer transparent.
- Provides an option to select the node to be a master or slave for ordinary and boundary clock.
- Identifies the PTP message type, version, and PTP payload in packets sent directly over Ethernet and sends the status.
- Provides an option to measure sub-second time in digital or binary format.

49.3.9.1 Clock types

The Ethernet module supports the following clock types defined in the IEEE 1588-2008:

- Ordinary Clock
- Boundary Clock
- End-to-End Transparent Clock
- Peer-to-Peer Transparent Clock

49.3.9.1.1 Ordinary clock

The ordinary clock in a domain supports a single copy of the protocol. The ordinary clock has a single PTP state and a single physical port. In typical industrial automation applications, an ordinary clock is associated with an application device such as a sensor or

an actuator. In telecom applications, the ordinary clock can be associated with a timing demarcation device.

The ordinary clock can be a grandmaster or a slave clock. It supports the following features:

- Sends and receives PTP messages. The timestamp snapshot can be controlled.
- Maintains the data sets such as timestamp values.

Table 1054 shows the messages for which you can take the timestamp snapshot on the receive side for master and slave nodes.

Table 1054. Ordinary clock: PTP messages for snapshot

Master	Slave
Delay_Req	SYNC

For an ordinary clock, you can take the snapshot of either of the following PTP message types: version 1 or version 2. You cannot take the snapshots for both PTP message types. You can take the snapshot by setting the TSVER2ENA bit and selecting the snapshot mode in MAC_Timestamp_Control register.

49.3.9.1.2 Boundary clock

The boundary clock typically has several physical ports communicating with the network. The messages related to synchronization, master-slave hierarchy, and signaling terminate in the protocol engine of the boundary clock and such messages are not forwarded. The PTP message type status given by the MAC helps to identify the type of message and take appropriate action.

The boundary clock is similar to the ordinary clock except for the following features:

- The clock data sets are common to all ports of the boundary clock.
- The local clock is common to all ports of the boundary clock.

49.3.9.1.3 End-to-End transparent clock

The end-to-end transparent clock supports the end-to-end delay measurement mechanism between the slave clocks and the master clock. The end-to-end transparent clock forwards all messages like normal bridge, router, or repeater. The residence time of a PTP packet is the time taken by the PTP packet from the Ingress port to the Egress port.

The residence time of a SYNC packet inside the end-to-end transparent clock is updated in the correction field of the associated Follow_Up PTP packet before it is transmitted. Similarly, the residence time of a Delay_Req packet, inside the end-to-end transparent clock, is updated in the correction field of the associated Delay_Resp PTP packet before it is transmitted. Therefore, the snapshot needs to be taken at both Ingress and Egress ports only for the messages mentioned in the bullet points below. The snapshot is taken by setting the SNAPTYPSEL bits to ‘10’ in the MAC_Timestamp_Control register.

End to End transparent clock: PTP messages for snapshot:

- SYNC
- Delay_Req

49.3.9.1.4 Peer-to-Peer transparent clock

The peer-to-peer transparent clock differs from the end-to-end transparent clock in the way it corrects and handles the PTP timing messages. In all other aspects, it is identical to the end-to-end transparent clock.

In the peer-to-peer transparent clock, the computation of the link delay is based on an exchange of Pdelay_Req, Pdelay_Resp, and Pdelay_Resp_Follow_Up messages with the link peer. The residence time of the Pdelay_Req and the associated Pdelay_Resp packets is added and inserted into the correction field of the associated Pdely_Resp_Followup packet. Therefore, support for taking snapshot for the event messages related to Pdelay is added as mentioned in the below bullet points.

Peer-to-Peer transparent clock: PTP messages for snapshot


- SYNC
- Pdelay_Req
- Pdelay_Resp

The snapshot is taken by setting the SNAPTYPESEL bit to ‘11’ in MAC_Timestamp_Control register.

49.3.9.2 Delay Request-Response mechanism

The system or network is classified into the master and slave nodes for distributing the timing and clock information. *Figure 959*, shows the process that PTP uses for synchronizing a slave node to a master node by exchanging PTP messages.

Figure 959. Networked time synchronization



As shown, the PTP uses the following process:


1. The master broadcasts the PTP Sync messages to all its nodes. The Sync message contains the reference time information of the master. This message leaves the system of the master at t1. This time must be captured for Ethernet ports at MII.
2. The slave receives the Sync message and also captures the exact time, t2, using its timing reference.
3. The master sends a Follow_up message to the slave, which contains t1 information for later use.
4. The slave sends a Delay_Req message to the master and notes the exact time, t3, at which this packet leaves the MII interface.
5. The master receives the message, capturing the exact time t4, at which the message enters its system.
6. The master sends the t4 information to the slave in the Delay_Resp message.
7. The slave uses the four values of t1, t2, t3, and t4 to synchronize its local timing reference to the timing reference of the master.

Most of the PTP implementation is done in the software above the UDP layer. However, the hardware support is required to capture the exact time when specific PTP packets enter or leave the Ethernet port at the MII interface. This timing information must be captured and returned to the software for proper implementation of PTP with high accuracy.

49.3.9.3 Peer-to-Peer PTP Transparent Clock (P2P TC) message support

The IEEE 1588-2008 supports peer-to-peer PTP (Pdelay) message in addition to the SYNC, Delay Request, Follow-up, and Delay Response messages. *Figure 960* shows the method to calculate the propagation delay in clocks supporting peer-to-peer path correction.

Figure 960. Propagation delay calculation in clocks



As shown, the propagation delay is calculated in the following way:

1. Port 1 issues a Pdelay_Req message and generates a timestamp (t1) for the Pdelay_Req message.
2. Port 2 receives the Pdelay_Req message and generates a timestamp (t2) for this message.
3. Port 2 returns a Pdelay_Resp message and generates a timestamp (t3) for this message.

To minimize errors because of any frequency offset between the two ports, Port 2 returns the Pdelay_Resp message as quickly as possible after the receipt of the Pdelay_Req message. Port 2 returns any one of the following:

a) Difference between the timestamps t2 and t3 in the Pdelay_Resp message
b) Difference between the timestamps t2 and t3 in the Pdelay_Resp_Follow_Up message
c) Timestamps t2 and t3 in the Pdelay_Resp and Pdelay_Resp_Follow_Up messages, respectively

4. Port 1 generates a timestamp (t4) on receiving the Pdelay_Resp message.
5. Port 1 uses all four timestamps to compute the mean link delay.

49.3.9.4 Reference timing source

To get a snapshot of the time, the MAC requires a reference time in 64-bit format as defined in the IEEE 1588-2002 (80-bit format as defined in the IEEE 1588-2008).

49.3.9.4.1 Internal reference time

Ethernet module provides the following options for using the reference timing source in a node:

- External Timestamp Input

  This option takes an external 64-bit timing reference and its clock as input. The clock input is used to synchronize the timing reference to the MAC clock domain.
- Internal Reference Time (80-bit)

  This option takes only the reference clock input and uses it to internally generate the Reference time (also called the system time) and capture timestamps.

The Ethernet module provides an Internal Reference Time (80-bit). It takes the reference clock input and uses it to internally generate the Reference time (also called the system time) and capture timestamps. The timestamp has the following fields:

- UInteger48 secondsField: The seconds field is the integer portion of the timestamp in units of seconds. It is 48-bit wide. For example, 2.000000001 seconds are represented as secondsField = 0x0000_0000_0002.
- UInteger32 nanosecondsField: The nanoseconds field is the fractional portion of the timestamp in units of nanoseconds. For example, 2.000000001 nanoseconds are represented as nanoSeconds = 0x0000_0001.

The nanoseconds field supports the following two modes:

- Digital rollover mode: In this mode, the maximum value in the nanoseconds field is 0x3B9A_C9FF, that is, (10e9-1) nanoseconds.
- Binary rollover mode: In this mode, the nanoseconds field rolls over and increments the seconds field after value 0x7FFF_FFFF. Accuracy is ~0.466 ns per bit.

Note: These modes are set through TSCTRLSSR bit in MAC_Timestamp_Control register.

49.3.9.4.2 External timestamp input

The 64-bit timing reference is split into the following two 32-bit signals:

- Upper 32-bits providing the time in seconds.
- Lower 32-bits providing the time in nanoseconds.

This timing reference is used to timestamp the packets.

49.3.9.4.3 IEEE 1588 higher word register

The timestamp maintained in the MAC is 64-bit wide. The overflow to upper 16-bits of seconds register happens once in 130 years. You can read the values of the upper 16-bits of the seconds field from the CSR register.

Note: This Higher Word Register can be invoked only when the "System Time Source" is "Internal".

49.3.9.4.4 Fixed Pulse-Per-Second output

The Ethernet module supports the pulse-per-second (PPS) output that is given to indicate 1 second interval (default). You can change the frequency of the PPS output by setting the PPSCTRL0 field in the MAC_PPS_Control register.

49.3.9.4.5 Flexible Pulse-Per-Second output

The Ethernet module also provides the flexibility to program the start or stop time, width, and interval of the pulse generated on the ptp_pps_o output. The Ethernet module provides the following features with the flexible PPS output:

- Supports programming the start or stop time in terms of system time.
- Supports programming the start point of the single pulse and start and stop points of the pulse train in terms of 64-bit system time. The Target Time registers are used to program the start and stop time.
- Supports programming the stop time in advance, that is, you can program the stop time before the actual start time has elapsed.
- Supports programming the width between the rising edge and corresponding falling edge of PPS signal output in terms of number of units of sub-second increment value programmed in the MAC_Sub_Second_Increment register. You can program the width of pulse from 1 to 2^{32}-1 units of sub-second increment value.
- Supports programming the interval, between the rising edges of PPS signal, in terms of number of units of sub-second increment value. You can program the interval between pulses from 1 to 2^{32}-1 units of sub-second increment value.
- Provides the option to cancel the programmed PPS start or stop request.
- Indicates error if the start or stop time being programmed has already elapsed.

Note: The PTP Reference clock mentioned in the following sections is the clock at which the system time gets updated. When the TSCFUPDT bit of MAC_Timestamp_Control register is set to 0, this clock is similar to the clk_ptp_ref_i clock. In the Fine Correction mode, this is the clock tick at which the system time gets updated (using incr_sub_sec_reg shown in Figure 961).

49.3.9.4.5.1 PPS Start or Stop time

You can initially program the start time in the Target Time register. If required, you can again program the start or stop time but you can do it only after the earlier programmed value is synchronized to the PTP clock domain. Bit 0 of MAC_PPS*n*_Target_Time_Nanoseconds register indicates that the synchronization is complete. This enables you to program the start or stop time in advance even before the earlier stop or start time has elapsed.

To ensure proper PPS signal output, you should program advanced system time for the start or stop time. If the application programs a start or stop time that has already elapsed, the MAC sets an error status bit indicating the programming error. If enabled, the MAC also sets the Target Time Reached interrupt event. The application can cancel the start or stop request only if the corresponding start or stop time has not elapsed. If the time has elapsed, the cancel command has no effect.

49.3.9.4.5.2 PPS width and interval

The PPS width and interval are programmed in terms of granularity of system time, that is, number of the units of sub-second increment value. For example, to have a PPS pulse width of 40 ns and interval of 100 ns with PTP reference clock of 50 MHz, you should program the width and interval to values 2 and 5, respectively. You can achieve smaller granularity by using a faster PTP reference clock.

Before giving the command to trigger a pulse or pulse train on the PPS output, you should program or update the interval and width of the PPS signal output.

49.3.9.4.6 Auxiliary snapshots with external events

The auxiliary snapshot feature allows you to store a snapshot of the system time based on an external event. The event is considered to be the rising edge of the ptp_aux_ts_trig_i sideband signal.

The Ethernet module has two auxiliary snapshot inputs and depth 4 of a single common auxiliary snapshot FIFO. The snapshots taken for any input are stored in a common FIFO. The application can read the MAC_Timestamp_Status register to know the timestamp of which input is available for reading at the top of this FIFO.

The MAC stores these snapshots in a FIFO. Only 64-bits of the timestamp are stored in the FIFO. You can read the upper 16-bits of seconds from the MAC_System_Time_Higher_Word_Seconds register. When a snapshot is stored, the MAC indicates this to the application with an interrupt. The value of the snapshot is read through a FIFO register access. If the FIFO becomes full and an external trigger to take the snapshot is asserted, a snapshot trigger-missed status (ATSSTM) is set in the MAC_Timestamp_Status register. This indicates that the latest auxiliary snapshot of the timestamp is not stored in the FIFO. The latest snapshot is not written to the FIFO when it is full.

When an application reads the 64-bit timestamp from the FIFO, the space becomes available to store the next snapshot. You can clear a FIFO by setting the ATSFC bit in MAC_Auxiliary_Control register. When multiple snapshots are present in the FIFO, the count is indicated in Bits[4:6] of MAC_Timestamp_Status register.

49.3.9.4.7 System time register module

The 64-bit time is maintained in this module and updated using the input reference clock (clk_ptp_ref_i). This time is the source for taking snapshots (timestamps) of Ethernet packets being transmitted or received at the MII interface.


The system time counter can be initialized or corrected using the coarse correction method. In this method, the initial value or the offset value is written to the Timestamp Update register. For initialization, the system time counter is written with the value in the Timestamp Update register. For system time correction, the offset value is added to or subtracted from the system time.

In the fine correction method, the frequency drift of a slave clock (clk_ptp_ref_i) with respect to the master clock (as defined in IEEE 1588-2002) is corrected over a period of time instead of in one clock, as in coarse correction. This helps maintain linear time and does not introduce drastic changes (or a large jitter) in the reference time between PTP Sync message intervals. In this method, an accumulator sums up the contents of the Addend register, as shown in *Figure 961*. The arithmetic carry that the accumulator generates is used as a pulse to increment the system time counter. The accumulator and the addend are 32-bit registers. The accumulator acts as a high-precision frequency multiplier or divider.

Note: You must connect a PTP clock with a frequency higher than the frequency required for the specified accuracy.

This algorithm is shown in *Figure 961*.

Figure 961. System time update using fine method



The System Time Update logic requires a 50-MHz clock frequency to achieve 20-ns accuracy. The frequency division is the ratio of the reference clock frequency to the required clock frequency. For example, if the reference clock (clk_ptp_ref_i) is 66 MHz, this ratio is

calculated as 66 MHz / 50 MHz = 1.32. Therefore, the default addend value to be set in the register is 2^{32} / 1.32, 0xC1F07C1F.

If the reference clock drifts lower, for example, to 65 MHz, the ratio is 65 / 50, or 1.3 and the value to set in the addend register is 2^{32} / 1.30, or 0xC4EC4EC4. If the clock drifts higher, for example, to 67 MHz, the addend register must be set to 0xBF0B7672. When the clock drift is nil, the default addend value of 0xC1F07C1F (2^{32} / 1.32) must be programmed.

In 5-12, the constant value used to accumulate the sub-second register is decimal 43, which achieves an accuracy of 20 ns in the system time (in other words, it is incremented in 20 ns steps). Two different methods are used to update the System Time register depending on the configuration.

The software must calculate the drift in frequency based on the Sync messages and accordingly update the Addend register.

Initially, the slave clock is set with FreqCompensationValue0 in the Addend register. This value is as follows:

$FreqCompensationValue_0 = 2^{32}$ / FreqDivisionRatio

If MasterToSlaveDelay is initially assumed to be the same for consecutive Sync messages, the algorithm given in this section must be applied. After a few Sync cycles, frequency lock occurs. The slave clock can then determine a precise MasterToSlaveDelay value and re-synchronize with the master using the new value.

The algorithm is as follows:

- At time $MasterSyncTime_n$ the master sends the slave clock a Sync message. The slave receives this message when its local clock is $SlaveClockTime_n$ and computes $MasterClockTime_n$ as
  $MasterClockTime_n = MasterSyncTime_n + MasterToSlaveDelay_n$
- The master clock count for current Sync cycle, $MasterClockCount_n$ is
  $MasterClockCount_n = MasterClockTime_n – MasterClockTime_{n-1}$ (assuming that MasterToSlaveDelay is the same for Sync cycles n and n – 1)
- The slave clock count for current Sync cycle, $SlaveClockCount_n$ is
  $SlaveClockCount_n = SlaveClockTime_n – SlaveClockTime_{n-1}$
- The difference between master and slave clock counts for current Sync cycle, $ClockDiffCount_n$ is
  $ClockDiffCount_n = MasterClockTime_n – SlaveClockTime_n$
- The frequency-scaling factor for slave clock, $FreqScaleFactor_n$ is
  $FreqScaleFactor_n = (MasterClockCount_n + ClockDiffCount_n) / SlaveClockCount_n$
- The frequency compensation value for Addend register, $FreqCompensationValue_n$ is
  $FreqCompensationValue_n = FreqScaleFactor_n \times FreqCompensationValue_{n-1}$

In theory, this algorithm achieves lock in one Sync cycle. However, it may take several cycles, because of changing network propagation delays and operating conditions. This algorithm is self-correcting. If the slave clock is initially set to an incorrect value from the master, the algorithm corrects it at the cost of more Sync cycles.

49.3.9.5 Transmit path functions

The MAC captures a timestamp when the Start Packet Delimiter (SFD) of a packet is sent on the MII interface. The packets, for which you want to capture timestamps, can be controlled on per-packet basis. Each Transmit packet can be marked to indicate whether a timestamp should be captured for it.

The MAC does not process the transmitted packets to identify the PTP packets. You need to specify the packets for which you want to capture timestamps. You can do this by using the control bits in the Transmit descriptor. The MAC returns the timestamp to the software inside the corresponding Transmit descriptor, thus connecting the timestamp automatically to the specific PTP packet. The 64-bit timestamp information is written to the TDES0 and TDES1 fields. The TDES0 field holds the 32 least significant bits of the timestamp.

49.3.9.6 Receive path functions

The MAC can be programmed to capture the timestamp of all packets received on the MII interface or to process packets to identify the valid PTP messages. You can control the snapshot of the time to be sent to the application by using the following options of the MAC_Timestamp_Control register:

- Enable snapshot for all packets
- Enable snapshot for IEEE 1588 version 1 or version 2 timestamp
- Enable snapshot for PTP packets transmitted directly over Ethernet or UDP-IP-Ethernet
- Enable timestamp snapshot for the received packet for IPv4 or IPv6
- Enable timestamp snapshot only for EVENT messages (SYNC, DELAY_REQ, PDELAY_REQ, or PDELAY_RESP)
- Enable the node to be a master or slave and select the snapshot type

This feature controls the type of messages for which snapshots are taken.

The DMA returns the timestamp to the software inside the corresponding Receive Descriptor. The extended status, containing the timestamp message status and the IPC status, is written in normal descriptor RDES1 and the snapshot of the timestamp is written in RDES0 and RDES1 fields of context descriptor. The RDES0 field holds the 32 least significant bits of the timestamp.

Note: The Ethernet module also supports the PTP messages over VLAN packets.

49.3.9.7 Timestamp correction

According to the IEEE 1588 specification, a timestamp must be captured when the message timestamp point (leading edge of the first bit of the octet immediately following the Start Frame Delimiter octet) crosses the boundary between the node and the network. Because the reference timing source (the PTP clock ***clk_ptp_ref_i***) is different from the MAC Tx or Rx clock, the captured timestamp must be corrected for latency issues because of synchronization. In addition, latency issues between the internal snapshot point and the recommended capture point (the boundary between the node and the network), must also be corrected.

49.3.9.7.1 Ingress correction

In the Receive side the timestamp captured at the internal snapshot point is corrected for latency and synchronization by adding the correction value (Ingress Correction Value) programmed in the Ingress Correction register. The value that needs to be programmed in the ingress correction register is calculated as follows:

The timestamp correction because of synchronization is compensated by adding INGRESS_SYNC_CORR to the synchronized timestamp value as follows:

```
INGRESS_SYNC_CORR = -(2*PTP_CLK_PER)
```

The latency correction between the message timestamp point and the internal timestamp snapshot point is done by subtracting the latency value (INGRESS_LATENCY) with the captured timestamp as follows:

```
Ingress Correction = INGRESS_SYNC_CORR - INGRESS_LATENCY
```

Ingress correction is performed by programming the TSIC field in the MAC Timestamp Ingress correction register. The ingress correction is always negative and has a unit of nanoseconds. The value is represented in complement form as follows:

When TSCTRLSSR bit in MAC_Timestamp_Control register is set, this has an accuracy of 1 ns.

It is represented by setting bit 0 to 30 and bits 1:31 containing 10^9 - <ingress_correction_value> represented in binary. For example, if the required correction value is -5 ns, then the programmed value is 0xBB9A_C9FB.

When TSCTRLSSR bit in MAC_Timestamp_Control register is reset, this has an accuracy of ~0.466 ns. It is represented by setting bit 0 to 30 and bits 1:31 containing 2^31 - <ingress_correction_value> represented in binary.

49.3.9.7.2 Egress correction

In the Transmit side the timestamp captured at the internal snapshot point is corrected for latency and synchronization by adding the correction value (Egress Correction Value) programmed in the Egress Correction register. The value that needs to be programmed in the egress correction register is calculated as follows:

The timestamp correction because of synchronization is compensated by adding EGRESS_SYNC_CORR to the synchronized timestamp value as follows:

When Enable one step timestamp feature is selected,

```
EGRESS_SYNC_CORR = (1*PTP_CLK_PER + 4*TX_CLK_PER)
```

Otherwise,

```
EGRESS_SYNC_CORR = -(2*PTP_CLK_PER)
```

The egress latency correction between the recommended capture point and the internal timestamp snapshot point is done by adding the latency value (EGRESS_LATENCY) with the captured timestamp as follows:

```
Egress Correction = EGRESS_SYNC_CORR + EGRESS_LATENCY
```

Egress correction is performed by programming the TSEC field in the MAC Timestamp Egress correction register. The egress correction can be positive or negative and has a unit of nanoseconds. Negative values are represented in complement form as follows:

When TSCTRLSSR bit in MAC_Timestamp_Control register is set, this has an accuracy of 1 ns.

If the correction is positive, it is represented by setting bit 0 to 31 and bits 1:31 containing <egress_correction_value> represented in binary. The value must not exceed 0x3B9A_C9FF. If the correction is negative, it is represented by setting bit 0 to 30 and bits 1:31 containing 10^9 - <egress_correction_value> represented in binary.

For example, if the required correction value is -5 ns, then the programmed value should be 0xBB9A_C9FB

When TSCTRLSSR bit in MAC_Timestamp_Control register is reset, this has an accuracy of ~0.466 ns. If the correction is positive, it is represented by setting bit 0 to 31 and bits 1:31

containing <egress_correction_value> represented in binary. The maximum value is 0x7FFF_FFFF. If the correction is negative, it is represented by setting bit 0 to 30 and bits 1:31 containing 2^31 - <egress_correction_value> represented in binary.

49.3.9.8 Frequency range of reference timing clock

The timestamp information is transferred across asynchronous clock domains, that is, from the MAC clock domain to the application clock domain. Therefore, a minimum delay is required between two consecutive timestamp captures. This delay is 4 clock cycles of MII and 3 clock cycles of PTP clocks. If the delay between two timestamp captures is less than this delay, the MAC does not take a timestamp snapshot for the second packet.

49.3.9.8.1 Maximum PTP clock frequency

The maximum PTP clock frequency is limited by the maximum resolution of the reference time (1 ns resulting in 1 GHz) and the timing constraints achievable for logic operating on the PTP clock. In addition, the resolution or granularity of the reference time source determines the accuracy of the synchronization. Therefore, a higher PTP clock frequency gives better system performance.

49.3.9.8.2 Minimum PTP clock frequency

The minimum PTP clock frequency depends on the time required between two consecutive SFD bytes and the time taken for synchronizing the time to the MII clock domain. This relationship is given in the following equation:

Equation 33

$$\mathbf{3 \times PTP\ clock\ period + 4 \times MII\ clock\ period <= Minimum\ gap\ between\ two\ SFDs}$$

The MII clock frequency is fixed by IEEE specification. Therefore, the minimum PTP clock frequency required for proper operation depends on the operating mode and operating speed of the MAC as shown in *Table 1055*.

Note: It is recommended that you use a clock that has constant frequency, preferably a divided application clock.
When IEEE 1588 timestamp feature is enabled with internal timestamp, use a PTP clock frequency which is greater than 5 MHz. This is because the 8-bit MAC_Sub_Second_Increment register limits the minimum PTP frequency that can be used to ~4 MHz.

Table 1055. Minimum PTP clock frequency example

Mode	Minimum gap between two SFDs	Minimum PTP frequency with internal timestamp
10 Mbps full duplex	168 MII clocks (128 clocks for a 64-byte packet + 24 clocks of min IFG + 16 clocks of preamble)	5 MHz
10 Mbps half duplex	48 MII clocks (8 clocks for a JAM pattern sent just after SFD because of collision + 24 IFG + 16 preamble)	5 MHz
100 Mbps full duplex	168 MII clocks (128 clocks for a 64-byte packet + 24 clocks of min IFG + 16 clocks of preamble)	5 MHz
100 Mbps half duplex	48 MII clocks (8 clocks for a JAM pattern sent just after SFD because of collision + 24 IFG + 16 preamble)	5 MHz

49.3.9.9 PTP processing and control

Table 1056 shows the common message header for the PTP messages. This format is taken from the IEEE 1588-2008.

Table 1056. Message format defined in IEEE 1588-2008

Bits								Octets	Offset
0	1	2	3	4	5	6	7		
transportSpecific				messageType				1	0
Reserved				versionPTP				1	1
messageLength								2	2
domainNumber								1	4
Reserved								1	5
flagField								2	6
correctionField								8	8
Reserved								4	16
sourcePortIdentity								10	20
sequenceId								2	30
controlField(1)								1	32
logMessageInterval								1	33

1. ControlField is used in version 1. In version 2, messageType field is used for detecting different message types.

There are some fields in the Ethernet payload that you can use to detect the PTP packet type and control the snapshot to be taken. These fields are different for the following PTP packets:

- PTP Packets over IPv4Packets over IPv4
- PTP Frames over IPv6Frames over IPv6
- PTP Packets over EthernetPackets over Ethernet

49.3.9.9.1 PTP packets over IPv4

Table 1057 provides information about the fields that are matched to control snapshot for the PTP packets sent over UDP over IPv4 for IEEE 1588 version 1 and 2. The octet positions for the tagged packets are offset by 4. This is based on the IEEE 1588-2008, *Annex D* and the message format defined in *Table 1057*.

Table 1057. IPv4-UDP PTP packet fields required for control and status

Field matched	Octet position	Matched value	Description
MAC Packet Type	12, 13	0x0800	IPv4 datagram
IP version and Header Length	14	0x45	IP version is IPv4
Layer 4 Protocol	23	0x11	UDP
IP Multicast Address (IEEE 1588 version 1)	30, 31, 32, 33	0xE0, 0x00, 0x01, 0x81 (or 0x82 or 0x83 or 0x84)	Multicast IPv4 addresses allowed: 224.0.1.129 224.0.1.130 224.0.1.131 224.0.1.132
IP Multicast Address (IEEE 1588 version 2)	30, 31, 32, 33	0xE0, 0x00, 0x01, 0x81 (Hex) 0xE0, 0x00, 0x00, 0x6B (Hex)	PTP Primary multicast address: 224.0.1.129 PTP Pdelay multicast address: 224.0.0.107
UDP Destination Port	36, 37	0x013F, 0x0140	0x013F: PTP event message(1) 0x0140: PTP general messages
PTP Control Field (IEEE 1588 version 1)	74	0x00, 0x01, 0x02, 0x03, 0x04	0x00: SYNC 0x01: Delay_Req 0x02: Follow_Up 0x03: Delay_Resp 0x04: Management

Table 1057. IPv4-UDP PTP packet fields required for control and status (continued)

Field matched	Octet position	Matched value	Description
PTP Message Type Field (IEEE 1588 version 2)	42 (nibble)	0x0, 0x1, 0x2, 0x3, 0x8, 0x9, 0xB, 0xC, 0xD	0x0: SYNC 0x1: Delay_Req 0x2: Pdelay_Req 0x3: Pdelay_Resp 0x8: Follow_Up 0x9: Delay_Resp 0xA: Pdelay_Resp_Follow_Up 0xB: Announce 0xC: Signaling 0xD: Management
PTP Version	43 (nibble)	0x1 or 0x2	0x1: Supports PTP version 1 0x2: Supports PTP version 2

1. PTP event messages are SYNC, Delay_Req (IEEE 1588 version 1 and 2) or Pdelay_Req, Pdelay_Resp (IEEE 1588 version 2 only).

49.3.9.9.2 PTP frames over IPv6

Table 1058 provides information about the fields that are matched to control the snapshots for the PTP packets sent over UDP over IPv6 for IEEE 1588 version 1 and 2. The octet positions for the tagged packets are offset by 4. This is based on the IEEE 1588-2008, *Annex D* and the message format defined in *Table 1058*.

Table 1058. IPv6-UDP PTP packet fields required for control and status

Field matched	Octet position	Matched value	Description
MAC Packet Type	12, 13	0x86DD	IP datagram
IP Version	14 (Bits [0:3])	0x6	IP version is IPv6
Layer 4 Protocol	20(1)	0x11	UDP
PTP Multicast Address	38 – 53	FF0x:0:0:0:0:0:0:181 (Hex) FF02:0:0:0:0:0:0:6B (Hex)	PTP Primary multicast address: FF0x:0:0:0:0:0:0:0:181 (Hex) PTP Pdelay multicast address: FF02:0:0:0:0:0:0:0:6B (Hex)
UDP Destination Port	56, 57(1)	0x013F, 0x140	0x013F: PTP event message 0x0140: PTP general messages
PTP Control Field (IEEE 1588 version 1)	94(1)	0x00, 0x01, 0x02, 0x03, or 0x04	0x00: SYNC 0x01: Delay_Req 0x02: Follow_Up 0x03: Delay_Resp 0x04: Management (version1)

Table 1058. IPv6-UDP PTP packet fields required for control and status (continued)

Field matched	Octet position	Matched value	Description
PTP Message Type Field (IEEE 1588 version 2)	62[1] (nibble)	0x0, 0x1, 0x2, 0x3, 0x8, 0x9, 0xB, 0xC, or 0xD	0x0: SYNC 0x1: Delay_Req 0x2: Pdelay_Req 0x3: Pdelay_Resp 0x8: Follow_Up 0x9: Delay_Resp 0xA: Pdelay_Resp_Follow_Up 0xB: Announce 0xC: Signaling 0xD: Management
PTP Version	63 (nibble)	0x1 or 0x2	0x1: Supports PTP version 1 0x2: Supports PTP version 2

1. The Extension Header is not defined for PTP packets.

49.3.9.9.3 PTP packets over Ethernet

Table 1059 provides information about the fields that are matched to control the snapshots for the PTP packets sent over Ethernet for IEEE 1588 version 1 and 2. The octet positions for the tagged packets are offset by 4. This is based on the IEEE 1588-2008, *Annex D* and the message format defined in Table 5-12 Message Format Defined in IEEE 1588-2008n 5-12.

Table 1059. Ethernet PTP packet fields required for control and status

Field matched	Octet position	Matched value	Description
MAC Destination Multicast Address[1]	0–5	01-1B-19-00-00-00 01-80-C2-00-00-0E	All PTP messages can use any of the following multicast addresses[2]: 01-1B-19-00-00-00 01-80-C2-00-00-0E[3]
MAC Packet Type	12, 13	0x88F7	PTP Ethernet packet
PTP Control Field (IEEE 1588 version 1)	46	0x00, 0x01, 0x02, 0x03, or 0x04	0x00: SYNC 0x01: Delay_Req 0x02: Follow_Up 0x03: Delay_Resp 0x04: Management

Table 1059. Ethernet PTP packet fields required for control and status (continued)

Field matched	Octet position	Matched value	Description
PTP Message Type Field (IEEE 1588 version 2)	14 (nibble)	0x0, 0x1, 0x2, 0x3, 0x8, 0x9, 0xB, 0xC, or 0xD	0x0: SYNC 0x1: Delay_Req 0x2: Pdelay_Req 0x3: Pdelay_Resp 0x8: Follow_Up 0x9: Delay_Resp 0xA: Pdelay_Resp_Follow_Up 0xB: Announce 0xC: Signaling 0xD: Management
PTP Version	15 (nibble)	0x1 or 0x2	0x1: Supports PTP version 1 0x2: Supports PTP version 2

1. The unicast address match of destination addresses (DA), programmed in MAC address 0 to 31, is used if the TSENMACADDR bit of MAC_Timestamp_Control register is set.
2. IEEE 1588-2008, *Annex F.*
3. The MAC does not consider the PTP version 1 messages with Peer delay multicast address (01-80-C2-00-00-0E) as valid PTP messages.

49.3.9.10 One-step timestamp

The Ethernet module supports the one-step timestamp feature. When this feature is enabled, the MAC identifies the offset in the packet and inserts the timestamp received from the application at that offset.

You can enable the one-step timestamp feature for a packet by setting Bit 11 (OSTC) in ATI Control Word. The inserted timestamp consists of 80-bits, the 64-bit TSSL and TSSH received from the application and the content of higher 16 bits of Higher Timestamp Word register.

Note: The one-step timestamp feature is supported only for the PTP over Ethernet packets. It is not supported for PTP over IPv4/IPv6 packets because the timestamp insertion happens in the MAC and the IP payload checksum needs to be updated. However, the checksum computation happens in the MTL.

49.3.9.10.1 MAC transmit PTP mode

Depending upon the type of message and its mode, the MAC updates the following fields of Transmit PTP packets:

- Correction Field in the PTP header of messages
- OriginTimestamp in SYNC, Delay_Req, and Pdelay_Req messages

Table 1060 shows how the PTP mode is selected based on the settings of SNAPTYPSEL, TSMSTRENA, and TSEVNTENA bits of the *Section 49.2.2.148: Timestamp control register (MAC_TIMESTAMP_CONTROL)* and the fields that are updated for the incoming PTP

packets based on the message type in that mode, during the one-step timestamping operation.

Table 1060. MAC transmit PTP mode and one-step timestamping operation

Programming			Mode	Per packet control[1]			Messages processed on Tx
SNAPTYPSEL	TSMSTRENA	TSEVNTENA		TTSE	OSTC	TTS	
X	X	X	N/A	1	X	X	Timestamp is captured and returned to application
X	X	X	N/A	X	0	X	OST operation is not performed (PTP packet is not modified)
2'b00	X	0	End-to-end transparent	0	1	Ingress TS	Sync (correction field for residence time and Ingress Asym cor)
							Delay_Req (correction field for residence time and Egress Asym Cor)
2'b00	0	1	Ordinary or Boundary Slave	1	1	X	Delay_Req (originTimestamp field) Delay_Req (correction field for Egress Asym cor)
2'b00	1	1	Ordinary or Boundary Master	0	1	X	Sync (originTimestamp field) Sync (correction field for sub-nanosecond cor)
2’b01	X	0	End-to-End Transparent with support for peer delay mechanism	0	1	Ingress TS	Sync (correction field for residence time and Ingress Asym cor)
						Ingress TS	Pdelay_Req (correction field for residence time and Egress Asym Cor)
						Ingress TS	Pdelay_Resp (correction field for residence time and Ingress Asym Cor)
2’b01	0	1	Ordinary or Boundary Slave with support for peer delay mechanism or Peer to Peer Transparent	0	1	Ingress TS	Sync (correction field for residence time and Ingress Asym cor) (applicable only for Peer to Peer transparent clock operation)
				1	1	X	Delay_Req (originTimestamp field) Delay_Req (correction field for Egress Asym cor)
				1	1	X	Pdelay_Req (originTimestamp field) Pdelay_Req (correction field for Egress Asym Cor)
				0	1	Ingress TS for Pdelay_Req	Pdelay_Resp (correction field for turnaround time and Ingress Asym Cor)

Table 1060. MAC transmit PTP mode and one-step timestamping operation (continued)

Programming			Mode	Per packet control[1]			Messages processed on Tx
SNAPTYPSEL	TSMSTRENA	TSEVNTENA		TTSE	OSTC	TTS	
2'b01	1	1	Ordinary or Boundary Master with support for peer delay mechanism	0	1	X	Sync (originTimestamp field) Sync (correction field for sub-nanosecond cor)
				1	1	X	Pdelay_Req (originTimestamp field) Pdelay_Req (correction field for Egress Asym Cor)
				0	1	Ingress TS for Pdelay_Req	Pdelay_Resp (correction field for turnaround time and Ingress Asym Cor)
2'b10	X	X	End-to-End Transparent	0	1	Ingress TS	Sync (correction field for residence time and Ingress Asym cor)
						Ingress TS	Delay_Req (correction field for residence time and Egress Asym Cor)
2'b11	X	X	Peer-to-Peer Transparent	0	1	Ingress TS	Sync (correction field for residence time and Ingress Asym cor)
				1	1	X	Pdelay_Req (originTimestamp field) Pdelay_Req (correction field for Egress Asym Cor)
				0	1	Ingress TS for Pdelay_Req	Pdelay_Resp (correction field for turnaround time and Ingress Asym Cor)

1. The per packet control values provided here are the recommended settings used by devices in typical PTP operation, for the programmed mode.

Note: Residence time/ turnaround time is calculated as the difference between the captured timestamp (egress timestamp) and the ingress timestamp. When sub-nanosecond feature is enabled, residence time calculation includes sub-nanosecond accuracy. Clocks supporting peer delay mechanism does not use delay request or response, but it is included in OST for flexibility.

49.3.10 TCP/IP offloading features

49.3.10.1 IPv4 ARP offload

The Ethernet module supports the Address Recognition Protocol (ARP) Offload for IPv4 packets. The Ethernet module generates the ARP reply packets for appropriate ARP request packets**.** The ARP packet for IPv4 is L2 layer packet with Length/Type of 0x0806.

The ARP offloading process is as follows:

1. The MAC receiver gets an ARP request if the Target Protocol Address of request matches the IPv4 address programmed in the L3 register of the MAC.
2. The MAC generates an ARP reply packet.
3. The MAC copies the Sender Hardware Address field in the ARP request to the following fields:
   – DA field of the Ethernet packet header.
   – Target Hardware Address field of the ARP reply packet.
4. The MAC copies the Sender Protocol Address field in the ARP request to the Target Protocol Address field in the ARP reply packet.
5. The MAC places its MAC address in the following fields:
   – SA field of the Ethernet packet header.
   – Sender Hardware Address field of the ARP reply packet.
6. The MAC copies the Target Protocol Address field in the ARP request to the Sender Protocol Address field in the ARP reply packet.
7. The MAC sets the opcode field in ARP reply packet to 2 indicating ARP reply.
8. The MAC recalculates the CRC and performs padding for generated ARP reply packet.
9. The MAC transmitter sends the ARP reply.

The MAC processes only one ARP request at a time. It does not store the fields of multiple ARP requests. If the MAC receives an ARP request when it is already processing an earlier ARP request, the MAC does not generate the ARP reply for new ARP request. The MAC forwards the new ARP request packet to application with ARP Reply Not Generated (Bit 21) status bit set. However, in power-down mode, if the MAC receives an ARP request when it is already processing an earlier ARP request, the MAC drops the new ARP request.

If the Disable CRC check bit of the MAC Extension Configuration bit is set, then the MAC does not check for valid CRC of an ARP request Packet. The ARP request Packet must always have a valid CRC. It can generate an ARP response packet if the other conditions are valid.

49.3.10.2 Checksum offload engine

Communication protocols such as TCP and UDP implement checksum fields, which help determine the integrity of data transmitted over a network. The most widespread use of Ethernet is to encapsulate TCP and UDP over IP datagrams. Therefore, the MAC has a Checksum Offload Engine (COE) to support checksum calculation and insertion in the Transmit path, and error detection in the Receive path.

Note: On the transmit path the Checksum Offload Engine is present in Queue0 only.

49.3.10.2.1 Transmit checksum offload engine

The COE module supports two types of checksum calculation and insertion. The checksum engine can be controlled for each packet by setting the CIC bits (TDES3 Bits[14:15]).

Note: The checksum for TCP, UDP, or ICMP is calculated over a complete packet, and then inserted into its corresponding header field. Because of this requirement, when this function is enabled, the Tx FIFO automatically operates in the store-and-forward mode even if the Ethernet module is configured for Threshold (cut-through) mode.
You must make sure that the Tx FIFO is deep enough to store a complete packet before that packet is transferred to the MAC transmitter. The reason being that when space is not available to accept the programmed burst length of data, then the MTL Tx FIFO starts

reading to avoid dead-lock. When reading starts, the COE fails and consequently all succeeding packets may get corrupted because of improper recovery. Therefore, you must enable the checksum insertion only in the packets that are less than the following number of bytes in size: TXFIFO_SIZE – ((PBL + N) × (DATAWIDTH/8)), Where N= 5

49.3.10.2.1.1 IP header checksum engine

In IPv4 datagrams, the integrity of the header fields is indicated by the 16-bit Header Checksum field (the eleventh and twelfth bytes of the IPv4 datagram). The COE detects an IPv4 datagram when the Type field of Ethernet packet has the value 0x0800 and the Version field of IP datagram has the value 0x4. The checksum field of the input packet is ignored during calculation and replaced with the calculated value.

IPv6 headers do not have a checksum field. Therefore, the COE does not modify the IPv6 header fields.

The result of this IP header checksum calculation is indicated by the IP Header Error status bit in the Transmit status (Bit 31). This status bit is set whenever the values of the Ethernet Type field and the Version field of IP header are not consistent, or when the Ethernet packet does not have enough data, as indicated by the IP header Length field. In other words, this bit is set when an IP header error is asserted under the following circumstances:

- For IPv4 datagrams:
  - The received Ethernet type is 0x0800, but the Version field of IP header is not equal to 0x4.
  - The IPv4 Header Length field indicates a value less than 0x5 (20 bytes).
  - The total packet length is less than the value given in the IPv4 Header Length field
- For IPv6 datagrams:
  - The Ethernet type is 0x86dd but the IP header Version field is not equal to 0x6.
  - The packet ends before the IPv6 header (40 bytes) or extension header (as given in the corresponding Header Length field in an extension header) is completely received.

49.3.10.2.1.2 TCP/UDP/ICMP checksum engine

The TCP/UDP/ICMP Checksum Engine processes the IPv4 or IPv6 header (including extension headers) and determines whether the encapsulated payload is TCP, UDP, or ICMP. The checksum is calculated for the TCP, UDP, or ICMP payload and inserted into its corresponding field in the header. The Tx COE can work in the following two modes:

- The TCP, UDP, or ICMPv6 pseudo-header is not included in the checksum calculation and is assumed to be present in the Checksum field of the input packet. This engine includes the Checksum field in the checksum calculation, and then replaces the Checksum field with the final calculated checksum.
- The engine ignores the Checksum field, includes the TCP, UDP, or ICMPv6 pseudo-header data into the checksum calculation, and overwrites the checksum field with the final calculated value.

Note: For ICMP-over-IPv4 packets, the Checksum field in the ICMP packet must always be 16'h0000 in both modes, because pseudo-headers are not defined for such packets. If it does not equal 16'h0000, an incorrect checksum may be inserted into the packet.

The result of this operation is indicated by the Payload Checksum Error status bit in the Transmit Status vector (Bit 19). This engine sets the Payload Checksum Error status bit when it detects that the packet has been forwarded to the MAC Transmitter engine in the

store-and-forward mode without the end of packet (EOP) being written to the FIFO, or when the packet ends before the number of bytes indicated by the Payload Length field in the IP Header is received. When the packet is longer than the indicated payload length, the COE ignores them as stuff bytes, and no error is reported. When this engine detects the first type of error, it does not modify the TCP, UDP, or ICMP header. For the second error type, it still inserts the calculated checksum into the corresponding header field.

Table 1061 describes the functions supported by Transmit Checksum Offload engine based on the packet type. When the MAC does not insert the checksum, it is indicated as “No” in the table.

Note: You should not enable checksum insertion for IPv4 or IPv6 packets that are greater than the frame size constraint specified in Transmit Checksum Offload Engine because it may result in incorrect checksum insertion or unexpected behavior.

Table 1061. Transmit checksum offload engine functions for different packet types

Packet type	Hardware IP header checksum insertion	Hardware TCP/UDP checksum insertion
Non-IPv4 or IPv6 packet	No	No
IPv4 packet is greater than 1522 bytes (2000 bytes when IEEE 802.3ad Support for 2K Packets is enabled in MAC) but less than or equal to the frame size constraint specified in Transmit Checksum Offload Engine.	Yes	Yes
IPv6 packet is greater than 1522 bytes (2000 bytes when IEEE 802.3ad Support for 2 K Packets is enabled in MAC) but less than or equal to the frame size constraint specified in Transmit Checksum Offload Engine.	Not applicable	Yes
IPv4 with TCP, UDP, or ICMP	Yes	Yes
IPv4 packet has IP options (IP header is longer than 20 bytes)	Yes	Yes
Packet is an IPv4 fragment	Yes	No
IPv4 packet has TCP header with Options fields	Yes	Yes
IPv6 packet with the following next header fields in main or extension headers		
Hop-by-hop options (in IPv6 main header)	Not applicable	Yes
Hop-by-hop options (in IPv6 extension header)	Not applicable	No
Destinations options	Not applicable	Yes
Routing (with segment left 0)	Not applicable	No
Routing (with segment left > 0)	Not applicable	No
TCP, UDP, or ICMP	Not applicable	Yes
Authentication	Not applicable	Yes
Any other next header field in main or extension headers	Not applicable	No
IPv4 Tunnels		
IPv4 packet in an IPv4 tunnel	Yes (IPv4 tunnel header)	No
IPv6 packet in an IPv4 tunnel	Yes (IPv4 tunnel header)	No

Table 1061. Transmit checksum offload engine functions for different packet types (continued)

Packet type	Hardware IP header checksum insertion	Hardware TCP/UDP checksum insertion
IPv6 Tunnels		
IPv4 packet in an IPv6 tunnel	Not applicable	No
IPv6 packet in an IPv6 tunnel	Not applicable	No
IPv4 packet has 802.3ac tag (with C-VLAN Tag or S-VLAN Tag when enabled).	Yes	Yes
IPv6 packet has 802.3ac tag (with C-VLAN Tag or S-VLAN Tag when enabled).	Not applicable	Yes
IPv4 frames with security features (such as encapsulated security payload)	Yes	No
IPv6 frames with security features (such as encapsulated security payload)	Not applicable	No

49.3.10.2.2 Receive checksum offload engine

You can enable the Receive Checksum Offload Engine (Rx COE) by setting the IPC bit of MAC_Configuration register. When enabled, both IPv4 and IPv6 packet in the received Ethernet packets are detected and processed for data integrity. The MAC receiver identifies IPv4 or IPv6 packets by checking for value 0x0800 or 0x86DD, respectively, in the Type field of the received Ethernet packet. This identification is applicable to single VLAN-tagged packets. It is also applicable to double VLAN-tagged packets when the EDVLP bit of the MAC_VLAN_Tag register is set.

The Rx COE calculates the IPv4 header checksums and checks that they match the received IPv4 header checksums. The result of this operation (pass or fail) is sent in the receive status word. The IP Header Error bit is set for any mismatch between the indicated payload type (Ethernet Type field) and the IP header version, or when the received packet does not have enough bytes, as indicated by the Length field of the IPv4 header (or when fewer than 20 bytes are available in an IPv4 or IPv6 header).

This engine also identifies a TCP, UDP, or ICMP payload in the received IP datagrams (IPv4 or IPv6) and calculates the checksum of such payloads properly, as defined in the TCP, UDP, or ICMP specifications. This engine includes the TCP, UDP, or ICMPv6 pseudo-header bytes for checksum calculation and checks whether the received checksum field matches the calculated value. The result of this operation is given as a Payload Checksum Error bit in the receive status word. This status bit is also set if the length of the TCP, UDP, or ICMP payload does not match the expected payload length given in the IP header.

Table 1062 describes the functions supported by the Rx COE based on the packet type. When the payload of an IP packet is not processed (indicated as “No” in the table), the information (whether the checksum engine is bypassed or not) is given in the receive status, as described in *Table 1073*.

Note: The MAC does not append any payload checksum bytes to the received Ethernet packets.

Table 1062. Receive checksum offload engine functions for different packet types

Packet type	Hardware IP header checksum checking	Hardware TCP/UDP/ICMP checksum checking
Non-IPv4 or IPv6	No	No
IPv4 packet is greater than 1522 bytes (2000 bytes when IEEE 802.3ad Support for 2K Packets is enabled in the MAC)	Yes	Yes
IPv6 packet is greater than 1522 bytes (2000 bytes when IEEE 802.3ad Support for 2K Packets is enabled in the MAC)	Not applicable	Yes
IPv4 with TCP, UDP, or ICMP	Yes	Yes
IPv4 header's protocol field contains a protocol other than TCP, UDP, or ICMP	Yes	No
IPv4 packet has IP options (IP header is longer than 20 bytes)	Yes	Yes
Packet is an IPv4 fragment	Yes	No
IPv6 packet with the following next header fields in main or extension headers		
Hop-by-hop options (in IPv6 main header)	Not applicable	Yes
Hop-by-hop options (in IPv6 extension header)	Not applicable	No
Destinations options	Not applicable	Yes
Routing (with segment left 0)	Not applicable	Yes
Routing (with segment left > 0)	Not applicable	No
TCP, UDP, or ICMP	Not applicable	Yes
Any other next header field in main or extension headers	Not applicable	No
IPv4 packet has TCP header with Options fields	Yes	Yes
IPv4 Tunnels		
IPv4 packet in an IPv4 tunnel	Yes (IPv4 tunnel header)	No
IPv6 packet in an IPv4 tunnel	Yes (IPv4 tunnel header)	No
IPv6 Tunnels		
IPv4 packet in an IPv6 tunnel	Not applicable	No
IPv6 packet in an IPv6 tunnel	Not applicable	No
IPv4 packet has 802.3ac tag (with C-VLAN Tag or S-VLAN Tag when enabled).	Yes	Yes
IPv6 packet has 802.3ac tag (with C-VLAN Tag or S-VLAN Tag when enabled).	Not applicable	Yes
IPv4 frames with security features (such as encapsulated security payload)	Yes	No
IPv6 frames with security features (such as encapsulated security payload)	Not applicable	No

49.3.10.2.2.1 Splitting header on receive

Optionally, the incoming receive packet header can be split such that the header and the payload are stored in different buffers in the system memory.

Header splitting is also useful for non-IP packets such as AVB traffic which are generally multicast type. This enables the application to store the packet header of AVB streams and payload for AVTP (Audio Video Transport Protocol) packets and the DMA can process the header and payload of the received packets separately.

Table 1063 shows how DMA processes a packet depending upon its type and the value of the SPLM bit.

Table 1063. Split header support depending on the packet type

Packet type	SPLM	Description
TCP or UDP packet	00 (L3/L4 split)	The DMA writes the Ethernet header + IP header + TCP or UDP header into the header buffer.
IP packet (not TCP/UDP)		The DMA writes the Ethernet header + IP header into the header buffer.
Non-IP packet		The DMA does not split the header and payload
IP packet and non IP packet	01 (L2 split)	The DMA writes the Ethernet header based on split offset (SPLOFST) into the header buffer.
IP packet	10 (combination of L2 or L3/L4 split)	L3/L4 split
Non-IP packet		L2 split
NA	11	Reserved

Note: L3/L4 split is applicable for IP packets that are either untagged or VLAN stripped.

The IP header includes IPv4 options in case of a IPv4 packet, and IPv6 extension headers in case of IPv6 frames. The points at which the L3/L4 header is split are shown in the below figure.

Figure 962. L3/L4 header split points





Figure 963 shows the IP header split for L2. The split is based on SPLM filed which is a programmable 2-bit field of MAC_Ext_Cfg1 register. The programmable offset field allows the frames to be split at a fixed length starting from the Length/Type field, which is indicated by the SPLOFST field of the MAC_Ext_Cfg1 register. For more details, refer to *Section 49.2: Memory map and registers description*.

Figure 963. L2 header split



Refer to *Section 49.5.11: Programming guidelines for split header on Receive*.

49.3.10.3 Using the TCP/IP Segmentation Offload (TSO) engine

49.3.10.3.1 Introduction to the TSO engine


The TCP Segmentation Offload (TSO) engine is useful in offloading the TCP segmentation functions to the hardware.

It also supports UDP Segmentation Offload (USO) in which the UDP payload is segmented in the hardware. There are no sequencing/ordering controls available or updated in the segments, so it can be used in point to point applications in which out of order packets are not expected by the receiver. The description and flow of TSO mentioned in this section is same as USO, any deviation is provided as notes.

49.3.10.3.2 Description of TCP segmentation offload engine

In the TCP segmentation offload (TSO) feature, the DMA splits a large TCP packet into multiple small packets and passes these packets to the MTL as shown in *Figure 964*.


Figure 964. TCP segmentation offload overview



49.3.10.3.2.1 DMA operation with TSO feature

Figure 965 shows the TSO flow.

Figure 965. TCP segmentation offload flow



For the TSO feature, the Tx DMA operation is as follows:

1. The application sets up the Transmit descriptor (TDES0-TDES3) and sets the Own bit (TDES3[31]) after setting up the corresponding data buffer(s) with Ethernet Packet data.
2. The application increases the offset value of the Descriptor Tail pointer of the DMA Tx channel.
3. While in the Run state, the DMA fetches the next available descriptor and does one of the following:
   a) If the descriptor is a context descriptor and the context is not between the first and last descriptors of a packet, the DMA stores the context values.
   b) If the descriptor is a context descriptor and the context is between the first and last descriptors of a packet, the DMA closes the context descriptor indicating a Context Descriptor Error (TDES3[23]) and fetches the next descriptor.
   c) If the descriptor is a normal descriptor, the DMA checks for the TSE bit. If TSE bit is not set, the DMA continues with the default mode of operation or OSF operation (if enabled).
4. The DMA calculates the number of segments from the TCP payload length(TDES3[17:0]) and the MSS value.
5. The DMA goes through channel arbitration to fetch the data buffers. The DMA fetches the header and payload separately.
6. For the first segment, the DMA fetches the header from the system memory and stores it in the TSO memory (if present and when the length of header is not greater than the TSO memory size).
   If the current segmented packet is not the first segment, the DMA fetches the header from the local TSO memory if available. Otherwise, it will fetch the header buffer in system memory again, as done for the first segment. In such cases (header not available is TSO memory), the DMA will not close the first descriptor containing the header buffer until the header for last segment is fetched.
7. The required fields in the header bytes are modified/updated as per the segmentation requirements and written into the corresponding MTL TxQ.
8. The DMA then takes the payload buffer pointer, fetches the MSS number of payload bytes from the system memory and directly pushes it into the MTL TxQ. In case the buffer(s) in the descriptor do not have enough data for the MSS payload (except for the last segment), the DMA closes this descriptor.
9. The DMA jumps to Step 3 and repeats the process until the last segment is written into the TxQ.
10. The DMA closes the last descriptor and also the first descriptor (containing the header buffer when it is not stored in TSO memory) and then moves on to the next packet transfer.

The DMA repeats all these steps if more descriptors are available. When no descriptor is available, the DMA enters the suspend state.

Note: The TSO engine determines whether to perform TSO or USO operation based on the THL field (TCP Header Length) in TDES3 of first Normal Tx descriptor for the packet. The value of 2 indicates USO and any value greater than or equal to 5 indicates TSO.

The DMA repeats all these steps if more descriptors are available. When no descriptor is available, the DMA enters the suspend state.

49.3.10.3.2.2 TCP/IP header fields

While segmenting a TCP packet, the DMA automatically updates the TCP/IP header fields. *Table 1064* describes how the TCP and IP headers are updated.

Table 1064. TSO: TCP and IP header fields

Packet sequence	TCP header	IP header
First packet	– The sequence number is not updated. The value provided in the header is used. – The TCP checksum is calculated again. – If set, the FINand PSH flags are cleared.	– IPv4 Header – Total Length = MSS + TCP Header Length + IP Header Length – Identification field is not modified It is sent as per the header provided by the software – IPv4 Header Checksum is recalculated. – IPv6 Header Payload Length = MSS + TCP Header Length + IP Extension Header Length
Subsequent packets	– The sequence number is updated. The MSS value is added to the sequence number value of previous segment. – If set, the FINand PSH flags are cleared. – The TCP checksum is calculated again.	– IPv4 Header – Total Length = MSS + TCP Header Length + IP Header Length – Identification field = Previous Identification Field + 1 – IPv4 Header Checksum is recalculated – IPv6 Header Payload Length = MSS + TCP Header Length + IP Extension Header Length
Last packet	– The sequence number is updated. The MSS value is added to the sequence number value of previous segment. – If FINand PSH flags were set in original header, these flags are set. – The TCP checksum is calculated again.	– IPv4 Header – Total Length = Remaining payload + TCP Header – Identification field = Previous Identification Field + 1. – IPv4 Header Checksum is recalculated – IPv6 Header Payload Length = Remaining Payload Length + TCP Header Length + IP Extension Header Length

Note: In case of USO, the engine updates only the following fields in the IP-UDP headers:

- *Total Length, Identification Field, and Header Checksum field in IPv4 header*
- *Payload Length field in IPv6 header*
- *Length and Checksum field in UDP header*


49.3.10.3.2.3 Header and payload fields of segmented packets

After segmentation, the split packets use the same header as the parent TCP packet for header fields other than the ones described in *Table 1064*. *Figure 966* shows how the same header is used for the header fields of segmented packets.

The application must create the header in Buffer 1 of the first descriptor of the packet to be segmented and provide the header length in TDES2 of the first descriptor (FD = 1). When

the FD bit is set, the DMA reads the header from the header buffer to which the TDES0 is pointing. Buffer 2 of the first descriptor can be used for payload and TDES0 and TDES1 of subsequent descriptors. For subsequent descriptors (FD = 0), the address to which the TDES0 and TDES1 are pointing is treated as payload buffer address of the same packet.

Figure 966. Header and payload fields of segmented packets



49.3.10.3.2.4 Context descriptor sequence

You can use the context descriptor to provide the MSS value for segmentation. The application must provide the context descriptor before the normal descriptor to be used for the corresponding TCP packet. If the application wants to provide a new MSS, it must create the context descriptor in the descriptor list before the first normal descriptor of the packet to be segmented with the new MSS value. The MSS value in the context descriptor is valid only if the TCMSSV bit of TDES3 in context descriptor is set and the OSTC bit is reset.

When the application provides a context descriptor with a valid MSS value, the DMA internally stores the MSS value and uses this MSS value for all subsequent packets that have the TSO Enabled through the TSE bit of TDES3 normal descriptor.

49.3.10.3.3 Building the descriptor and the packet for the TSO feature

Set the TSE bit of TDES3 of first normal descriptor. If the TSE bit is set in TDES3 for a non TCP/IP packet, the DMA behavior is unpredictable.

The application must program the length of the TCP packet payload in TDES3[17:0] and the TCP header in TDES3[22:19]. The maximum length of TCP packet payload that can be segmented is 256 KB.

Note: The TDES3[22:19] field is used as slot number in case of AV configurations. If both TSO and AV are enabled for the same DMA Tx channel (TSE bit is set in DMA_Tx_Control_Register), then you must not enable slot checking for that DMA Tx Channel (do not set ESC bit in DMA_CH[n]_Slot_Function_Control_Status).

The header of the packet including Ethernet header, L3 header and L4 header should be provided in Buffer1 of the first normal descriptor of the TSO packet. Only buffer 1 of the first normal descriptor of a packet enabled for TSO is taken as the buffer containing the header.

The TCP payload can begin from buffer 2 of the first normal descriptor and continue to buffer1 and buffer 2 of second normal descriptor and subsequent descriptors.

The TCP payload may span across multiple buffers and multiple descriptors. The size of buffers containing the TCP payload should add up to be equal to the TCP payload length provided in TDES3[17:0] of the first normal descriptor.

The MAC always calculates and appends CRC and inserts Padding (if required) for all packets segmented by the DMA. If the TSE bit of TDES3 is enabled, the CRC PAD Control (CPC) field of TDES3 is reserved. To determine the size of a TCP packet after segmentation, the DMA uses the Maximum Segment Size (MSS) provided by the application through context descriptor. The DMA segments only those packets which have payload size greater than MSS. The application must provide the MSS by either programming the MSS value in the DMA_CH#_Control register or by providing a context descriptor. The DMA uses the last programmed value of MSS or the last MSS value provided through context (whichever is provided later).

The header length plus the MSS size (which is equal to the size of each TCP segment) should not exceed 16383 bytes otherwise the MAC transmitter truncates the packet after 16383 bytes causing a CRC error.

The header length plus MSS size plus programmed PBL value in DMA_CH#_Tx_Control register should be lesser than the Tx Queue size programmed in TQS field of MTL_TxQ#_Operation_mode register. Synopsys recommends a MSS+header equal to half the programmed Tx Queue size.

The DMA also supports segmentation of VLAN Tagged TCP/IP frames, so if the TCP packet has a VLAN Tag, then the same tag is used for all the segments irrespective of the VLAN tag type provided (C-VLAN or S-VLAN). The VLAN Tag insert/replace control bits are used for all segments.

If the Double VLAN Feature is selected, then the DMA passes both the tags for all segments irrespective of the VLAN tag types provided (C-VLAN or S-VLAN). The VLAN Tag Insert/Replace control bits for both tags is applicable for all segments.

If Double VLAN feature is not selected, then the application must not set the TSE bit in TDES3 for a TCP/IP packet with two tags. The DMA behavior in this scenario is unpredictable.

If the TSE bit is set in TDES3 for the packet and TCP header length provided is less than 5 (meaning an invalid TCP header because it is less than 20 bytes), the DMA does not perform segmentation, instead it transmits the entire packet as a single packet. In this scenario, the CRC pad control bits are forced by DMA to 2'b00 (MAC does CRC and padding) and checksum insertion control bits are forced to 2'b11 (Hardware does the checksum calculation for both header and payload).

49.3.11 Memory access in Debug mode

The Ethernet module supports the debug access to the FIFO memory. When you enable this feature, you must program the entire selected Tx memory to Tx Queue 0 and Rx memory to Rx Queue 0. In addition, the offload features such as Checksum Offload Engine and IEEE timestamp should not be enabled with this feature.

When this feature is enabled, the MAC insert the pad (if required) and computed CRC in the Transmit packet. The FIFOs operate in the store-and-forward mode.

49.3.11.1 Slave mode access

You can use this mode to send or receive a packet through a slave interface. The following sections describe how to transmit or receive a packet through a slave interface.

49.3.11.1.1 Transmitting packets through a slave interface

To write a packet to the Tx memory through a slave interface, complete the steps given in *Table 1065*.

Table 1065. Steps to write a packet to Tx memory through a slave interface

Register name	Step number and description
MTL_DBG_CTL	Select the FIFO for slave access by using the DBGMOD and FDBGEN fields.
MTL_FIFO_DEBUG_DATA	Write the Packet control word.
MTL_DBG_CTL	Complete the following: a. Set the PKTSTATE field to Control field. b. Set the FIFOSEL field to Tx FIFO. c. Set the FIFOWREN bit. d. Reset the FIFORDEN bit.
MTL_DBG_STS	Read the FIFOBUSY bit and wait till this bit is low. When this bit is low, read the LOCR field to know the number of free locations.
MTL_FIFO_DEBUG_DATA	Write the SOP, the first word of the packet data.
MTL_DBG_CTL	Complete the following steps: a. Set the PKTSTATE field to SOP. b. Set the FIFOSEL field to Tx FIFO. c. Set the FIFOWREN bit.
MTL_DBG_STS	Read the FIFOBUSY bit and wait till this bit is low. When this bit is low, read the LOCR field to know the number of free locations.
MTL_FIFO_DEBUG_DATA	Write subsequent data words.
MTL_DBG_CTL	Complete the following steps: a. Set the PKTSTATE field to Packet Data. b. Set the FIFOSEL field to Tx FIFO. c. Set the FIFOWREN bit.
MTL_DBG_STS	Read the FIFOBUSY bit and wait till this bit is low. When this bit is low, read the LOCR field (if required).
MTL_DBG_CTL and MTL_DBG_STS	Repeat Write subsequent data words. and Read the FIFOBUSY bit and wait till this bit is low. When this bit is low, read the LOCR field (if required). till the penultimate word of the packet data.
MTL_FIFO_DEBUG_DATA	Write the last data word in the FDBGDATA field.

Table 1065. Steps to write a packet to Tx memory through a slave interface (continued)

Register name	Step number and description
MTL_DBG_CTL	Complete the following steps: a. Set the PKTSTATE field to EOP. b. Set the FIFOSEL field to Tx FIFO. c. Set the FIFOWREN bit. d. Set the number of valid bytes in the field.
MTL_DBG_STS	Read the FIFOBUSY bit and wait till this bit is low. When this bit is low, read the LOCR field to know the number of free locations.

After Read the FIFOBUSY bit and wait till this bit is low. When this bit is low, read the LOCR field to know the number of free locations. in *Table 1065*, the core automatically initiates the packet transmission. The status of the packet transmission can be obtained as explained in *Table 1065*. To get the status of a Tx packet, complete the steps given in *Table 1066*.

Table 1066. Steps to get the status of a Tx packet

Register name	Step number and description
MTL_DBG_STS	Wait for the STSI interrupt bit to set.
MTL_DBG_CTL	Complete the following steps: a. Set the FIFOSEL field to Tx Status FIFO. b. Reset the FIFWREN bit. c. Set the FIFORDEN bit.
MTL_DBG_CTL	Read the FIFOBUSY bit and wait till this bit is low.
MTL_FIFO_DEBUG_DATA	Read the FDBGDATA field.

49.3.11.1.2 Receiving packets through a slave interface

To read a packet from the Rx memory through a slave interface, complete the steps given in *Table 1067*.

Table 1067. Steps to read a packet from Rx memory through a slave interface

Register name	Step number and description
MTL_DBG_CTL	Select the FIFO for slave access by using the DBGMOD and FDBGEN fields.
MTL_DBG_STS	Wait for the PKTI interrupt.
MTL_DBG_CTL	Complete the following: a. Set the FIFOSEL field to Rx FIFO. b. Reset the FIFOWREN bit. c. Set the FIFORDEN bit.
MTL_DBG_STS	Read the FIFOBUSY bit and wait till this bit is low.

Table 1067. Steps to read a packet from Rx memory through a slave interface

Register name	Step number and description
MTL_DBG_CTL	Read the PKTSTATE and fields.
MTL_FIFO_DEBUG_DATA	Read the data in the FDBGDATA field.
MTL_DBG_STS	Read the LOCR field to know the number of available locations.
MTL_DBG_STS, MTL_DBG_CTL, MTL_FIFO_DEBUG_DATA	Repeat Read the FIFOBUSY bit and wait till this bit is low. through Read the LOCR field to know the number of available locations. till the complete packet, along with the Rx status, is received. **Note:** The format of the received packet is as follows First (One or multiple words) Last Status Word (One Word. Acts as delimiter between the status and data) Frame Data Word (multiple) Last Frame Data Word (One Word. Acts as a delimited among subsequent packets on the received Queue)

49.3.11.2 Debug mode access

Debug mode enables you to do both the following operations:

- Write and Read back the Tx Queue
- Read and Write to the Tx Queue

This mode is useful for Memory BIST applications.

49.3.11.2.1 Writing to FIFO memory in debug mode

To write to FIFO memory in the debug mode, complete the steps given in *Table 1068*.

Table 1068. Steps to write to FIFO memory in debug mode

Register name	Step number and description
MTL_DBG_CTL	Select the FIFO for debug access by using the DBGMOD and FDBGEN fields.
MTL_FIFO_DEBUG_DATA	Write the data in the FDBGDATA field.
MTL_DBG_CTL	Complete the following: – Set the FIFOSEL field to Tx FIFO, Rx FIFO, or TSO FIFO. – Reset the FIFORDEN bit. – Set the FIFOWREN bit.
MTL_DBG_STS	Read the FIFOBUSY bit and wait till this bit is low. When this bit is low, read the LOCR field (if required).
MTL_DBG_CTL - MTL_DBG_STS	Repeat Complete the following: and Read the FIFOBUSY bit and wait till this bit is low. When this bit is low, read the LOCR field (if required). twice to write one complete data word in 64-bit mode.

49.3.11.2.2 Reading from FIFO memory in debug mode

To read from FIFO memory in the debug mode, complete the steps given in *Table 1069*.

Table 1069. Steps to read from FIFO memory in debug mode

Register name	Step number and description
MTL_DBG_CTL	Select the FIFO for debug access by using the DBGMOD and FDBGEN fields. Complete the following: a. Set the FIFOSEL field to Tx FIFO, Rx FIFO, or TSO FIFO. b. Reset the FIFOWEN bit. c. Set the FIFORDEN bit.
MTL_DBG_STS	Read the FIFOBUSY bit and wait till this bit is low. When this bit is low, read the LOCR field (if required).
MTL_FIFO_DEBUG_DATA	Read the data in the FDBGDATA field.
MTL_DBG_STS	Read the LOCR field (if required).
MTL_DBG_CTL, MTL_DBG_STS, MTL_FIFO_DEBUG_DATA	Repeat Complete the following: and Read the LOCR field (if required). twice to read one complete data word in 64-bit mode.

49.3.12 Loopback

The MAC supports Loopback of transmitted packets to its receiver. By default, the MAC Loopback function is disabled. You can enable this feature by programming the LM bit of the MAC_Configuration register.

You can enable loopback for all PHY interfaces. The data is always looped back on the MII interface irrespective of which PHY interface is selected. The loopback data is also passed through the corresponding interface block. The following are some guidelines for using the loopback mode:

- Enable loopback only with the full-duplex mode. In half-duplex mode, the carrier sense signal (crs) or collision (col) signal inputs get sampled which may result into issues such as packet dropping.
- If the loopback mode is enabled without connecting a PHY chip, you should externally generate the Tx and Rx clocks and provide these clocks to the MAC.
- Do not loop back big packets. Big packets may get corrupted in the loopback FIFO.
- The MAC does not process ARP or PMT packets that are looped back.

49.3.13 MAC flow control

This section describes the flow control for Transmit and Receive paths.

The Transmit Flow Control involves transmitting Pause packets in full-duplex mode and backpressure in half-duplex mode to control the flow of packets from the remote end.

In the Receive path, the Flow Control is functional only in the full-duplex mode. The MAC receiver detects or processes the Pause packets and responds to such packets by stopping the MAC transmitter.

49.3.13.1 Transmit flow control

The Transmit Flow Control involves transmitting Pause packets in full-duplex mode and backpressure in half-duplex mode to control the flow of packets from the remote end.

The Transmit Flow Control is enabled independently for each Rx queue when TFE bit is set in MAC_Q0_Tx_Flow_Ctrl /MAC_Q1_TX_Flow_Ctrl register.

The software can request the MAC to send a Pause packet or initiate backpressure by setting the FCB_BPA bit in the corresponding MAC_Q0_Tx_Flow_Ctrl /MAC_Q1_TX_Flow_Ctrl register.

The hardware can automatically trigger TX flow control based on the Rx Queue Threshold**.** The hardware flow control operation of the MAC is enabled when the EHFC bit of the corresponding MTL_RxQ*n*_Operation_Mode register is set. The flow control signal to the MAC is asserted when the fill level of the Rx queue crosses the threshold configured in the RFA field of the MTL_RxQ*n*_Operation_Mode register. This flow control signal is de-asserted when the fill-level of the queue falls below the threshold configured in the RFD field.

Table 1070, describes the flow control in the Tx path for Queue 0 based on the setting of the following bits:

- EHFC bit of the MTL_RxQ0_Operation_Mode register
- TFE bit of the MAC_Q0_Tx_Flow_Ctrl register
- DM bit of the MAC_Configuration register
- RFA field of the MTL_RxQ0_Operation_Mode register
- RFD field of the MTL_RxQ0_Operation_Mode register
- FCB_BPA bit of the MAC_Q0_Tx_Flow_Ctrl

Flow control is similar for Queue1.

Table 1070. TX MAC flow control

EHFC	TFE	DM	Description
x	0	x	The MAC transmitter does not perform the flow control or backpressure operation.
0	1	0	The MAC transmitter performs backpressure when FCB_BPA of the MAC_Q0_Tx_Flow_Ctrl register is set.
1	1	0	The MAC transmitter performs backpressure when FCB_BPA of the MAC_Q0_Tx_Flow_Ctrl register is set. In addition, the MAC TX performs backpressure when the Rx Queue level crosses the threshold set by the RFA field of the MTL_RxQ0_Operation_Mode register.
0	1	1	The MAC transmitter sends the pause packet when FCB_BPA of the MAC_Q0_Tx_Flow_Ctrl register is set.
1	1	1	The MAC transmitter sends the pause packet when FCB_BPA of MAC_Q0_Tx_Flow_Ctrl register is set. In addition, the MAC TX sends a pause packet when the Rx Queue level crosses the threshold set by the RFA field of the MTL_RxQ0_Operation_Mode register.

49.3.13.1.1 Flow control in full-duplex mode

In full-duplex mode, the Ethernet module uses IEEE 802.3x Pause packets for flow control. *Table 1071*, describes the fields of a Pause packet. When the FCB_BPA bit is set, the MAC generates and transmits a single Pause packet. If the FCB bit is set again after the Pause packet transmission is complete, the MAC sends another Pause packet irrespective of whether the pause time is complete or not. To extend the pause or terminate the pause prior to the time specified in the previously-transmitted Pause packet, the application should program the Pause Time register with appropriate value and then again set the FCB bit.

Table 1071. Pause packet fields

Field	Description
DA	Contains the special multicast address
SA	Contains the MAC address 0
Type	Contains 8808
MAC Control opcode	Contains 0001 for IEEE 802.3x Pause Control packets
PT	Contains Pause time specified in the PT field of the MAC_Q0_Tx_Flow_Ctrl /MAC_Q1_TX_Flow_Ctrl register

49.3.13.1.2 Flow control in half-duplex mode

In half-duplex mode, the MAC uses the deferral mechanism for the flow control (backpressure). When the application requests to stop receiving packets, the MAC sends a JAM pattern of 32 bytes when it senses a packet reception, provided the transmit flow control is enabled. This results in a collision and the remote station backs off. If the application requests a packet to be transmitted, it is scheduled and transmitted even when the backpressure is activated. If the backpressure is kept activated for a long time (and more than 16 consecutive collision events occur), the remote stations abort the transmission because of excessive collisions.

49.3.13.2 Receive flow control

In the Receive path, the Flow Control is functional only in the full-duplex mode. If any Pause packet is received in the half-duplex mode, the packet is considered as a normal control packet. You can enable the Pause flow control by setting the RFE bit in the MAC_Rx_Flow_Ctrl register. *Table 1072*, describes the flow control in the Rx path based on the setting of the following bits:

- RFE bit of MAC_Rx_Flow_Ctrl register
- DM bit of MAC_Configuration register

Table 1072. RX MAC flow control

RFE	DM	Description
0	x	The MAC receiver does not detect the received Pause packets.
1	0	The MAC receiver does not detect the received Pause packets but recognizes such packets as Control packets.
1	1	The MAC receiver detects or processes the Pause packets and responds to such packets by stopping the MAC transmitter.

When the RFE bit is enabled, the MAC transmitter is blocked when the 802.3x Pause packet is received.

The following list describes the Rx flow control:

1. The MAC checks the destination address of the received Pause packet for either of the following:
   – Multicast destination address: The DA matches the unique multicast address specified for the control packet (48'h0180C2000001).
   – Unicast destination address: The DA matches the content of the MAC Address Register 0 and the UP bit of MAC_Rx_Flow_Ctrl register is set.
   If the UP bit is set and the MAC processes Pause packets with unicast destination address in addition to the unique multicast address.
2. The MAC decodes the following fields of the received packet:
   – Type field: This field is checked for 16'h8808.
   – Opcode field: This field is checked for 16'h0001 (Pause packet).
   – Pause Time: The Pause time (for Pause packet) is captured to determine the time for which transmitter needs to be blocked. If the byte count of the status indicates 64 bytes and there is no CRC error, the MAC pauses the transmission of any data packet for the duration of the decoded Pause Time value multiplied by the slot time (64 byte times).
3. The MAC transfers the received control packet to the application based on the setting of the PCF field in MAC_Packet_Filter register.
4. If subsequent Pause packets are received before the earlier Pause Time expires, the MAC updates the Pause Timer with new value.

49.3.14 MAC management counters

The counters in the MAC Management Counters (MMC) module can be viewed as an extension of the register address space of the CSR module. The MMC module maintains a set of registers for gathering statistics on the received and transmitted packets. The register set includes a control register for controlling the behavior of the registers, two 32-bit registers containing interrupts generated (receive and transmit), and two 32-bit registers containing masks for the Interrupt register (receive and transmit). These registers are accessible from the Application through the CSR. Each register is 32-bit wide. The width of each MMC counter is 32-bit.

The MMC counters are free running. There is no separate enable for the counters to start. If a particular MMC counter is present, it starts counting when corresponding packet is received or transmitted. The Receive MMC counters are updated for packets that are passed by the Address Filter (AFM) block. The statistics of packets, dropped by the AFM module, are not updated unless they are runt packets of less than 6 bytes (DA bytes are not received fully). To get statistics of all packets, you should set Bit 31 in the MAC_Packet_Filter register.

The MMC module gathers statistics on encapsulated IPv4, IPv6, TCP, UDP, or ICMP payloads in received Ethernet packets.

The following definitions define the terminology.

- Transmitted packets are considered “good” if transmitted successfully. In other words, a transmitted packet is good if the packets transmission is not aborted because of any of the following errors:
  - Jabber Timeout
  - No Carrier or Loss of Carrier
  - Late Collision
  - Packet Underflow
  - Excessive Deferral
  - Excessive Collision
- Received packets are considered “good” if none of the following errors exists:
  - CRC error
  - Runt packet (shorter than 64 bytes)
  - Alignment error (in 10/100 Mbps only)
  - Length error (non-Type packet only)
  - Out of Range (non-Type packet only, longer than 1518 bytes)
  - MII_RXER Input error
- The maximum transmit frame size depends on the frame type, as follows:
  - Untagged frame maxsize = 1518
  - VLAN Frame maxsize = 1522
  - Jumbo Frame maxsize = 9018
  - JumboVLAN Frame maxsize = 9022
- The maximum receive packet size depends on the packet type and control bits (JE, S2KP, GPSLCE and EDVLP), as shown in *Table 1073*

Table 1073. Size of the maximum receive packet size

JE	S2KP	GPSLCE	EDVLP	Untagged frame maxsize in bytes	Single VLAN frame maxsize in bytes	Double VLAN frame maxsize in bytes
1	X	X	1	9018	9022	9026
0	1	X	X	2000	2000	2000
0	0	1	1	GPSL	GPSL+4	GPSL+8
0	0	0	1	1518	1522	1526
1	X	X	0	9018	9022	9022
0	0	1	0	GPSL	GPSL+4	GPSL+4
0	0	0	0	1518	1522	1522

49.3.15 Low power modes

This chapter describes the low power modes supported by the Ethernet module. It contains the following sections:

- Energy Efficient Ethernet
- Power Management

49.3.15.1 Energy Efficient Ethernet

Energy Efficient Ethernet (EEE) is an operational mode that enables the IEEE 802.3 Media Access Control (MAC) sub layer along with a family of Physical layers to operate in the Low-Power Idle (LPI) mode. The EEE operational mode supports the IEEE 802.3 MAC operation at 100 Mbps. The Ethernet module supports the IEEE 802.3az-2010 for EEE.

The LPI mode allows power saving by switching off the parts of the communication device functionality when there is no data to be transmitted and received. The systems on both sides of the link can disable some functionalities to save power during the periods of low-link utilization. The MAC controls whether the system should enter or exit the LPI mode and communicates this to the PHY.

The EEE specifies the capabilities, negotiation methods that the link partners can use to determine whether EEE is supported, and then select the set of parameters that are common to both devices.

Note: The EEE feature is not supported when the MAC is configured to use the RMII PHY interface. Even if the MAC supports multiple PHY interfaces, you should activate the EEE mode only when the MAC is operating with the MII interface.
According to the Energy Efficient Ethernet standard (IEEE 802.3az-2010), the LPI mode is supported only in the full-duplex mode. Therefore, you should not enable the LPI mode when the MAC Transmitter is configured for the half-duplex mode.

49.3.15.1.1 Transmit path functions

In the Transmit path, the software must set the LPIEN bit of the MAC_LPI_Control_Status register to indicate to the MAC to stop transmission and initiate the LPI protocol. The MAC completes the transmission in progress, generates its transmission status, and starts transmitting the LPI pattern instead of the IDLE pattern if the link status has been up continuously for a period specified in the LPI LS TIMER field of MAC_LPI_Timers_Control register. The PHY Link Status bit of the LPI Control and Status Register indicates the link status of the PHY.

Note: According to the Energy Efficient Ethernet standard (IEEE 802.3az-2010), the PHY must not stop the TxCLK clock during the LPI state in the MII (10 or 100) mode.

To make the PHY enter the LPI state, the MAC performs the following tasks:

1. De-asserts TX_EN.
2. Asserts TX_ER.
3. Sets TXD[3:0] to 0x1 (for 100 Mbps).
4. Updates the status (TLPIEN bit of MAC_LPI_Control_Status register) and generates an interrupt.

To bring the PHY out of the LPI state, that is, when the software resets the LPIEN bit, the MAC performs the following tasks:


1. Stops transmitting the LPI pattern and starts transmitting the IDLE pattern.
2. Starts the LPI TW TIMER
   The MAC cannot start the transmission until the wake-up time specified for the PHY expires. The auto-negotiated wake-up interval is programmed in the TWT field of the MAC_LPI_Timers_Control register.
3. Updates the LPI exit status (TLPIEX bit of the MAC_LPI_Control_Status register) and generates an interrupt.

Figure 967 shows the behavior of TX_EN, TX_ER, and TXD[3:0] signals during the LPI mode transitions.

Note: The MAC maintains the same state as the TX_EN, TX_ER, and TXD signals for the entire duration during which the PHY remains in the LPI state.

The MAC does not stop the TX_CLK clock. You can stop this clock (as shown in Figure 967) if your PHY supports it and when the MAC sets the sbd_tx_clk_gating_ctrl_o signal to 1. The sbd_tx_clk_gating_ctrl_o signal is asserted after 9 Tx Clock Cycles, one Pulse Synchronizer delay (BCM22), and one CSR clock cycle. The assertion of the sbd_tx_clk_gating_ctrl_o signal is dependent on the LPITCSE bit of the MAC_LPI_Control_Status Register.
If the MAC is in the Tx LPI mode and the Tx clock is stopped, the application should not write to CSR registers that are synchronized to Tx clock domain.
If the MAC is in the LPI mode and the application issues a soft reset or hard reset, the MAC transmitter comes out of the LPI mode.

Figure 967. LPI transitions (transmit)



49.3.15.1.1.1 Automated entry/exit of LPI mode in TX path

The MAC transmitter can be programmed to enter and exit LPI IDLE mode automatically based on whether it is IDLE for a specific period of time or has a packet to transfer. These modes are enabled and controlled by MAC_LPI_Control_Status register.

When LPITXA (Bit[12]) and LPITXEN (Bit[15]) of MAC_LPI_Control_Status register are set, the MAC transmitter enters LPI IDLE state when the MAC transmit path (including the MTL layers and DMA layers) are idle. The MAC transmitter will exit the LPI IDLE state and clear the LPITXEN bit as soon as any of functions in the TX path (DMA, MTL or MAC) becomes non-idle due to initiation of a packet transfer.

In addition to the above, when Bit[11] (LPIATE) is also set, the MAC transmitter will enter LPI IDLE state only if the Transmit path remains in idle state (no activity) for the time period indicated by the value in MAC_LPI_Entry_Timer. In this mode also, the MAC transmitter will exit the LPI IDLE state as soon as any of the functions becomes non-idle. However, the LPITXEN bit is not cleared but remains active so that re-entry to LPI IDLE state is possible without any software intervention when the MAC becomes idle again.

When both LPIATE and LPITXA bits are cleared, you can directly control the entry and exit of LPI IDLE state by programming the LPITXEN bit.

49.3.15.1.2 Receive path functions

In the receive path, when the PHY receives the signals from the link partner to enter into the LPI state, the PHY and MAC perform the following tasks:

1. The PHY asserts RX_ER.
2. The PHY sets RXD[7:0] to 0x01.
3. The PHY de-asserts RX_DV.
4. The MAC updates the RLPIEN bit of the MAC_LPI_Control_Status register and immediately generates an interrupt.

Note: If the LPI pattern is detected for a very short duration (that is, less than 2 cycles of Rx clock), the MAC does not enter the Rx LPI mode.
If the duration between end of the current Rx LPI pattern and start of the next Rx LPI pattern, is very short (that is, less than 2 cycles of Rx clock), then the MAC exits and again enters the Rx LPI mode. The MAC does not give the Rx LPI Exit and Entry interrupts.


The PHY maintains the same state of the RX_ER, RXD, and RX_DV signals for the entire duration during which it remains in the LPI state.

When the PHY receives signals from the link partner to exit the LPI state, the PHY and MAC perform the following tasks:

1. The PHY de-asserts RX_ER and returns to a normal inter-packet state.
2. The MAC updates the RLPIEX bit of the MAC_LPI_Control_Status register and generates an interrupt immediately. The sideband signal lpi_intr_o (synchronous to Rx clock) is also asserted.

Figure 968 shows the behavior of RX_ER, RX_DV, and RXD[3:0] signals during the LPI mode transitions.

Figure 968. LPI transitions (receive)



Note: If the RX_CLK_stoppable bit (in the PHY register written through MDIO) is asserted when the PHY is indicating LPI to the MAC, the PHY may halt the RX_CLK at any time more than 9 clock cycles after the start of the LPI state as shown in Figure 968.
If the MAC is in the LPI mode and the application issues a soft reset or hard reset, the MAC receiver comes out of the LPI mode during reset. If the LPI pattern is still received after the reset is de-asserted, the MAC receiver again enters the LPI state.
If the RX clock is stopped in the RX LPI mode, the application should not write to the CSR registers that are being synchronized to the RX clock domain.
When the PHY sends the LPI pattern, if EEE feature is enabled, the MAC automatically enters the LPI state. There is no software control to prevent the MAC from entering the LPI state.

49.3.15.1.3 LPI timers

The transmitter maintains the following two timers that are loaded with the respective values from the MAC_LPI_Timers_Control and MAC_LPI_Entry_Timer registers:

- LPI LS TIMER: The LPI LS TIMER counts, in milliseconds, the time expired since the link status is up. Software should get the PHY link status by reading the PHY register and accordingly update the PLS bit.
  This timer is cleared every time the link goes down. It starts to increment when the link is up again and continues to increment until the value of the timer becomes equal to the terminal count. Once the terminal count is reached, the timer remains at the same value as long as the link is up. The terminal count is the value programmed in Bits[6:15] of the MAC_LPI_Timers_Control register. The MII interface does not assert the LPI pattern unless the terminal count is reached. This ensures a minimum time for which no LPI pattern is asserted after a link is established with the remote station. This period is defined as 1 second in the IEEE 802.3-az-2010. The LPI LS TIMER is 10-bit wide. Therefore, the software can program up to 1023 milliseconds.
- LPI TW TIMER: The LPI TW TIMER counts, in microseconds, the time expired since the de-assertion of LPI. The terminal count should be programmed in Bit[16:31] of MAC_LPI_Timers_Control register. The terminal count of the timer is the value of resolved Transmit TW that is the auto-negotiated time after which the MAC can resume the normal transmit operation. After exiting the LPI mode, the MAC resumes its normal

operation after the TW timer reaches the terminal count.
The MAC supports the LPI TW TIMER in units of microsecond. The LPI TW TIMER is 16-bit wide. Therefore, the software can program up to 65535 µs.

- LPI AUTO ENTRY TIMER: This timer counts in steps of eight microseconds, the time for which the MAC transmit path has to remain in idle state (no activity), before the MAC Transmitter enters the LPI IDLE state and starts transmitting the LPI pattern. This timer is enabled when LPITE bit in MAC_LPI_Control_Status register is set.

49.3.15.2 Power management

The power management (PMT) block supports the reception of network (remote) wake-up packets and magic packets. The PMT block does not perform the clock gate function, but generates interrupts for remote wake-up packets and magic packets that the MAC receives.

When you enable the power-down mode in the PMT block, the MAC drops all received packets and does not forward any packet to the MTL RxFIFO or the application. The MAC comes out of the power-down mode only when a magic packet or a remote wake-up packet is received and the corresponding detection is enabled.

The PMT block is available in the receive path of MAC. You can select both types of power management packet (remote wake-up packet and magic packet). You can use the RWKPKTEN and MGKPKTEN bits of the MAC_PMT_Control_Status register to generate power management events. The application should program these bits. You can access the PMT registers in the similar manner as you access the MAC CSR registers.

Note: The magic packet feature is implemented based on the Magic Packet Technology white paper. The remote wake-up packet feature is implemented based on the Device Class Power Management Reference Specification and various implementation-specific white papers.

49.3.15.2.1 PMT block registers

The following are the PMT block registers:

- MAC_PMT_Control_Status
- MAC_RWK_Packet_Filter

49.3.15.2.2 Remote wake-up packet detection

When the MAC is in sleep mode and the remote wake-up bit is enabled in the MAC_PMT_Control_Status, the normal operation is resumed after a remote wake-up packet is received. The application writes all eight wake-up filter registers, by performing a sequential Write to address (00C4H). The application enables remote wake-up by writing 1 to the RWKPKTEN bit of the MAC_PMT_Control_Status register.

The PMT block supports 4 programmable filters that allow support of different receive packet patterns. If the incoming packet passes the address filtering of Filter Command, and if Filter CRC-16 matches the CRC of the incoming pattern, the MAC identifies the packet as a wake-up packet.

The Filter Offset determines the offset from which the packet is to be examined. The Filter Byte Mask determines which bytes of the packet must be examined. The bit 0 of Byte Mask must be set to zero.

The remote wake-up CRC block determines the CRC value that is compared with Filter CRC-16. The remote wake-up packet is checked only for length error, FCS error, dribble bit

error, MII error, and collision. In addition, the remote wake-up packet is checked to ensure that it is not a runt packet. Even if the remote wake-up packet is more than 512 bytes long, if the packet has a valid CRC value, it is considered valid. The remote wake-up packet detection is updated in the PMT Control and Status register for every remote wake-up packet received. A PMT interrupt to the application triggers a Read to the PMT Control and Status register to determine reception of a remote wake-up packet.

Note: The watchdog timeout limit for a remote wake-up frame is 2048 bytes irrespective of the value programmed in WD bit of MAC_Configuration register and PWE bit in MAC_Watchdog_Timeout register.
The value programmed in DCRCC bit of MAC_Ext_Configuration register is applicable to a remote wake-up frame only when Enable IPv4 ARP Offload is selected in the configuration.

49.3.15.2.3 Magic packet detection

The magic packet is based on a method that uses the magic packet technology from Advanced Micro Device to power up the sleeping device on the network. The MAC receives a specific packet of information, called a magic packet, addressed to the node on the network.

The MAC checks only those magic packets that are addressed to the MAC or a multicast address (including broadcast address) to determine whether these packets meet the wake-up requirements. The magic packets that pass the address filtering (unicast or multicast (including broadcast) address) are checked to determine whether they meet the remote wake-up packet data format of 6 bytes of all ones followed by a Unicast MAC Address (that matches the value in MAC Address 0) appearing 16 times.

The application enables the magic packet wake-up by writing 1 to the MGKPKTEN bit of the MAC_PMT_Control_Status register. The PMT block constantly monitors each packet addressed to the node for a specific magic packet pattern. Each packet received is checked for a 48’hFF_FF_FF_FF_FF_FF pattern following the destination and source address field. The PMT block then checks the packet for 16 repetitions of the MAC address without any breaks or interruptions. In case of a break in the 16 repetitions of the address, the PMT block again scans the 48’hFF_FF_FF_FF_FF_FF pattern in the incoming packet. The 16 repetitions can be anywhere in the packet, but must be preceded by the synchronization stream (48’hFF_FF_FF_FF_FF_FF). The device can also accept a multicast packet, as long as the 16 duplications of the MAC address are detected. If the number of repetitions of 8'hFF are more than 6, the PMT block checks for 16 repetitions of the MAC address without any breaks or interruptions, after the last 6 repetitions of 8'hFF.

If the MAC address of a node is 48'h00_11_22_33_44_55, the MAC scans for the following data sequence:

Destination Address Source Address …….. FF FF FF FF FF FF

00 11 22 33 44 55 00 11 22 33 44 55 00 11 22 33 44 55 00 11 22 33 44 55

00 11 22 33 44 55 00 11 22 33 44 55 00 11 22 33 44 55 00 11 22 33 44 55

00 11 22 33 44 55 00 11 22 33 44 55 00 11 22 33 44 55 00 11 22 33 44 55

00 11 22 33 44 55 00 11 22 33 44 55 00 11 22 33 44 55 00 11 22 33 44 55

…CRC

The Ethernet module checks the remote wake-up packet only for length error, FCS error, dribble bit error, MII error, collision. In addition, the remote wake-up packet is checked to

ensure that it is not a runt packet. Even if the remote wake-up packet is more than 512 bytes long, if the packet has a valid CRC value, the Ethernet module considers it a valid packet.

The magic packet detection is updated in the MAC_PMT_Control_Status register for the received magic packet. A PMT interrupt to the Application triggers a read to the MAC_PMT_Control_Status register to determine whether a magic packet has been received.

Note: The watchdog timeout limit for a magic packet is 2048 bytes irrespective of the value programmed in WD bit of MAC_Configuration register and PWE bit in MAC_Watchdog_Timeout register.
The value programmed in DCRCC bit of MAC_Ext_Configuration register is applicable to a magic packet only when Enable IPv4 ARP Offload is selected in the configuration.

49.3.15.2.4 System considerations during power down

The Ethernet module neither gates nor stops clocks when the power-down mode is enabled. Power saving by clock gating must be done outside the core by the application. The receive data path must be clocked with clk_rx_i during the power-down mode, because it is involved in the magic packet or remote wake-up packet detection. However, the application path clock can be gated during the power-down mode. The transmit Path clock must be gated during the power-down mode only if ARP Offload is not enabled.

The recommended power-down and wake-up sequence is as follows.

1. Disable the Transmit DMA (if applicable) and wait for any previous packet transmissions to complete. These transmissions can be detected when Transmit Interrupt [Bit 31 of the register] is received.
2. Disable the MAC transmitter and MAC receiver by clearing the appropriate bits in the MAC_Configuration register.
3. Wait until the Receive DMA empties all the packets from the Rx FIFO to system memory. You can do this by reading the appropriate bits of Debug registers in the DMA and MTL CSR space.
4. Enable Power-Down mode by appropriately configuring the PMT registers.
5. Enable the MAC Receiver and enter the Power-Down mode.
6. Gate the application and transmit clock (transmit clock must be gated only if ARP Offload is not enabled) inputs to the core (and other relevant clocks in the system) to reduce power and enter Sleep mode.
7. On receiving a valid remote wake-up packet, the Ethernet module asserts the pmt_intr_o signal and exits the Power-Down mode.
8. On receiving the interrupt, the system must enable the application and transmit clock inputs to the core.
9. Read the PMT Status register to clear the interrupt, then enable the other modules in the system and resume normal operation.

49.3.16 Interrupts

Interrupt can be generated as a result of various events in the Ethernet IP core. These events are captured in status registers and interrupt enables are provided for each source of interrupt such that the interrupt signal (interrupt) is asserted for an event only when the corresponding interrupt enable is set.

The interrupt status and corresponding enable registers are organized in a hierarchical manner so that it is easier for software to traverse and identify the source of interrupt event quickly. When interrupt is asserted, the DMA_Interrupt_Status register is first level that indicates the major blocks for the interrupt event source. This register is read-only, and it contains bits corresponding to each DMA channel (TX and RX pair), the MTL, and the MAC. The software application must then read one (or more) of the following registers corresponding to the bits that are set:

- DMA_CH*n*_STATUS register
- MTL_INTERRUPT_STATUS register
- MAC_INTERRUPT_STATUS register

The interrupt is a level signal and will get de-asserted only when all the enabled interrupt events are cleared in their respective status registers and correspondingly all the bits in the DMA_Interrupt_Status register are cleared.

49.3.16.1 DMA interrupts

The DMA_CHn_STATUS register captures all the interrupt events of that TxDMA and RxDMA channel pair. The DMA_CH*n*_Interrupt_Enable register contains the corresponding enable bits for each of the interrupt event. There are two groups of interrupts in the DMA channel namely Normal and Abnormal interrupts. They are indicated by Bits[16:17] of DMA_CHn_STATUS register respectively. The normal group is for events that happen during the normal transfer of packets (TI, RI, TBU) while the abnormal interrupt events are for error events. Interrupt events are cleared by writing 1 to the corresponding bit position. When all the enabled interrupt events are cleared (including the NIS and AIS), the interrupt source from the DMA Channel is cleared and the corresponding bit in register is also cleared.

Interrupts are not queued. If the same interrupt event occurs again before the driver responds to the previous one, no additional interrupts are generated. For example, Receive Interrupt Bit[25] of DMA_CHn_STATUS register indicates that one or more packets were transferred to the application buffer. The driver must scan all descriptors, from the last recorded position to the first one, owned by the DMA to determine how many packets are received.

An interrupt is generated only once for multiple events. The driver must scan the register for the cause of the interrupt and clear the source in the respective Status register. The interrupt is cleared only when all the bits of the DMA_Interrupt_Status register are cleared.

49.3.16.1.1 Periodic scheduling of DMA Transmit and Receive Interrupt

It is not preferable to generate interrupts for every packet transferred by DMA (RI and TI) for system throughput performance reasons. The Ethernet IP gives the flexibility to schedule the interrupt at regular intervals using two methods:

1. Set Interrupt on Completion bit in Transmit descriptor (TDES2[0]) once for every “required” number of packets to be transmitted.
2. Similarly, set the IOC (RDES3[1]) bit only at some specific intervals of Receive descriptors. This way, whenever a received packet transfer to system memory is complete and any of the descriptors used for that packet transfer has the IOC bit set, only then the RI event is generated.

In addition to above, an interrupt timer (DMA_CHn_RX_INTERRUPT_WATCHDOG_TIMER) is given for flexible control and periodic scheduling of Receive Interrupt. When this interrupt timer is programmed with a

non-zero value, it gets activated as soon as the Rx DMA completes a transfer of a received packet to system memory without asserting the Receive Interrupt because the corresponding interrupt of completion IOC bit (RDES3[1]) is not set. When this timer runs out as per the programmed value, RI bit is set and the interrupt is asserted if the corresponding RIE is enabled in DMA_CH*n*_Interrupt_Enable register. The timer is stopped and cleared before it expires, if the RI is set for a packet transfer whose descriptor's IOC was set. The timer is reactivated automatically after the next packet transfer is complete without the RI event being generated.

49.3.16.1.2 Per DMA channel Transfer Complete Interrupt

The Transmit Transfer complete interrupt (TI) and Receive Transfer complete interrupt (RI) is reflected in DMA_CHn_STATUS register. The TI bit is set whenever the Tx DMA channel closes the a descriptor in which the IOC (Interrupt On Completion - TDES2[0]) bit is set. Similarly, the RI bit is set whenever the Rx DMA channel closes the descriptor with LD bit set and in any of the descriptors used for transferring that packet, IOC (Interrupt Enable on completion - RDES3[1]) bit is set.

The common interrupt output signal is asserted for the Transfer complete interrupts only when the corresponding interrupts are enabled in DMA_CH*n*_Interrupt_Enable register.

49.3.16.2 MTL interrupts

In MTL, the interrupts are mainly related to exception events in the TxQ or RxQ in the Transmit and Receive paths respectively. The interrupt status are captured and organized in a hierarchical manner in order to identify the root cause quickly.

The MTL_INTERRUPT_STATUS register identifies the top level modules that can cause the interrupt to be asserted.

- Bits[30:31] identify 2 Queues (Tx or Rx). They are read-only bits and the application should read the corresponding MTL_Q*n*_Interrupt_Status register to identify the exact cause and set the corresponding bits to 1 to clear the interrupt event. The assertion of interrupt due to these events is enabled by the corresponding enable bits in MTL_Q*n*_Interrupt_Enable register.
- Bit[15] is made high in case the event is present in the MAC core. The application should in turn read the MTL_INTERRUPT_STATUS register to identify the cause.
- Bit[14] is related to indirect access completion events to the TxFIFO and RxFIFO memory in Debug Mode.

49.3.16.3 MAC interrupts

Interrupts can be generated from the MAC as a result of various events. These interrupt events are combined with the events in the DMA. The MAC interrupts are of level type, that is, the interrupt remains asserted (high) until it is cleared by the application or software.

The MAC_INTERRUPT_STATUS register describes the events that can cause an interrupt from the MAC. The MAC interrupts are enabled by default. Each event can be prevented from asserting the interrupt by setting the corresponding mask bits in the MAC_INTERRUPT_ENABLE register.

The interrupt register bits only indicate the block from which the event is reported. You must read the corresponding status registers and other registers to clear the interrupt. For example, when set high, Bit 26 of the MAC_INTERRUPT_STATUS register indicates that

the LPI interrupt status has changed. You must read the TLPIEN bit of MAC_LPI_Control_Status register to clear this interrupt event.

The interrupts from the MAC are combined (OR'ed) and given as the MACIS bit in the DMA_Interrupt_Status register.

49.3.16.4 LPI interrupt

The MAC generates the LPI interrupt when the Tx or Rx side enters or exits the LPI state. The interrupt mci_intr_o (interrupt in EQOS-DMA configurations) is asserted when the LPI interrupt status is set. The LPI interrupt can be cleared by reading the MAC_LPI_Control_Status register.

When the MAC exits the Rx LPI state, then in addition to the mci_intr_o (interrupt in EQOS-DMA configurations), the sideband signal lpi_intr_o (synchronous to Rx clock) is asserted. You can use the lpi_intr_o signal to trigger the external clock-gating circuitry to restore the application clock to the MAC. The lpi_intr_o signal, synchronous to the Rx clock domain, is provided so that you can stop the application clock when the MAC is in the LPI state. If you do not want to gate-off the application clock during the Rx LPI state, you can leave the lpi_intr_o signal unconnected and use the mci_intr_o (interrupt in EQOS-DMA configurations) signal to detect Rx LPI exit.

The lpi_intr_o signal is generated in the Rx clock domain. It may not be cleared immediately after the MAC_LPI_Control_Status register is read. This is because the clear signal, generated in CSR clock domain, has to cross the Rx clock domain, and then clear the interrupt source. This delay is at least four clock cycles of Rx clock and can be significant when the Ethernet module is operating in the 10 Mbps mode.

49.3.16.5 PMT interrupts

The PMT interrupt signal is asserted when a valid remote wake-up packet is received. In addition to the interrupt, the pmt_intr_o (synchronous to Rx clock) signal is asserted. The pmt_intr_o signal, synchronous to the Rx clock domain, is provided so that you can stop the application clock when the MAC is in the power-down mode.

You can use the pmt_intr_o interrupt to trigger the external clock-gating circuitry to restore the application clock and Tx clock to the MAC. If you do not want to gate-off these clocks during the power-down mode, you can leave the pmt_intr_o signal unconnected and use the interrupt to detect the MAC wake-up operation.

The pmt_intr_o signal is generated in the Rx clock domain. It is not cleared immediately when the PMT Control and Status register is read. This is because the resultant clear signal has to cross to the Rx clock domain, and then clear the interrupt source. This delay is at least four clock cycles of Rx clock and can be significant when the Ethernet module is operating in the 10 Mbps mode.

When software resets the PWRDWN bit in Remote Wake-Up Packet Detection register, the MAC comes out of the power-down mode, but this event does not generate the PMT interrupt.

49.3.16.6 Overview of interrupt for MDIO transaction completion

This is to generate an interrupt on completion of MDIO read or write transactions. The application does not need to poll the GMII Busy bit of MAC_MDIO_Address register to know the completion of MDIO commands.

49.3.16.6.1 Related registers

The following are the registers are modified for the design changes:

- MAC_INTERRUPT_STATUS
- MAC_INTERRUPT_ENABLE

49.3.17 PHY interfaces

Refer to the Device Configuration chapter for PHY interfaces configuration.

49.3.17.1 Station management agent

49.3.17.1.1 Introduction to station management agent

The application can access the PHY registers through the Station Management Agent (SMA) module. SMA is a two-wire Station Management interface (MIM).

49.3.17.1.2 Functional description of station management agent

In the ethernet module core, the gmii_mdc_o clock is derived from the APB clock, using a divider-counter. The divide factor depends on the clock range setting (CR field) in the MAC_MDIO_Address register.

Select the clock divide factor as mentioned in the description of CR field of MAC_MDIO_Address register, to meet IEEE specifications. However, if your system supports higher clock frequencies on the MIM interface, there is a provision to select a different divider.

The MDIO frame structure is as follows:

Table 1074. MDIO clause 45 frame structure

Field	Description
IDLE	The mdio line is three-state; there is no clock on gmii_mdc_o.
PREAMBLE	32 continuous bits of value 1
START	Start of packet is 2’b00
OPCODE	– 2’b00 – 2’b01 – 2’b10 – 2’b11
PHY ADDR	5-bit address select for one of 32 PHYs
DEV ADDR	5-bit address select for one of 32 devices

Table 1074. MDIO clause 45 frame structure (continued)

Field	Description
TA	Turnaround – 2'bZ0: Read and post-read increment address – 2'b10: Write and address MDIO accesses Where Z is the tri-state level
DATA/ADDRESS	16-bit value: For an address cycle (OPCODE = 2'b00), this frame contains the address of the register to be accessed on the next cycle. For the data cycle of a write frame, this field contains the data to be written to the register. For read or post-read increment address frames, this field contains the contents of the register read from the PHY. – In address and data write cycles, the ethernet module drives the MDIO line during the transfer of these 16 bits. – In read and post-read increment address cycles, the PHY drives the MDIO line during the transfer of these 16 bits.

The frame structure for Clause 22 frames is also supported. The C45E bit in the MAC_MDIO_Address register can be programmed to enable Clause 22 or Clause 45 mode of operation. The table below shows the Clause 22 frame format.

Table 1075. MDIO clause 22 frame structure

Field	Description
IDLE	The mdio line is three-state; there is no clock on gmii_mdc_o.
PREAMBLE	32 continuous bits of value 1
START	Start of packet is 2'b01
OPCODE	– 2'b01 for Write – 2'b10 for Read
PHY ADDR	5-bit address select for one of 32 PHYs
DEV ADDR	5-bit address to select the register within each MMD
TA	Turnaround – 2'bZ0: Read and post-read increment address – 2'b10: Write and address MDIO accesses Where Z is the tri-state level
DATA/ADDRESS	Any 16-bit value: – In a write operation, the ethernet module drives MDIO. – In read operation, the PHY drives MDIO.


In addition to normal read and write operations, the SMA also supports post-read increment address while operating in Clause 45 mode.

49.3.17.1.2.1 GMII/MII management write operation

After the Station Management Agent receives the PHY address and the write data from the MAC CSR module, the SMA starts a write operation to the PHY registers.

The following figure illustrates the flow for a Write operation from the SMA module to the PHY registers.

Figure 969. SMA write operation flow



When you set Bit[3:2] to 2'b01 and Bit 0 in the MAC_MDIO_Address register, the MAC CSR module transfers the PHY address, the register address in PHY, and the write data (MAC_MDIO_Data register) to the SMA to initiate a Write operation into the PHY registers. At this point, the SMA module starts a Write operation on the GMII Management Interface using the Management Packet Format specified in the GMII specifications (as per IEEE 802.3-2002, Section 22.2.4.5).

When the SMA module starts a Write operation, the write data packet is transmitted on the MDIO line. The MAC drives the MDIO line for complete duration of the packet. The Busy bit is set high until the write operation is complete. The CSR ignores the Write operations performed to the MAC_MDIO_Address register or the MAC_MDIO_Data register during this period (the Busy bit is high). When the Write operation is complete, the SMA module indicates this to the CSR, and the CSR resets the Busy bit.

The packet format for the Write operation is shown in the following figure:

Figure 970. Packet format for the write operation

IDLE	PREAMBLE	START	OPCODE	PHY ADDR	REG ADDR	TA	DATA	IDLE
Z	1111...11	01	01	AAAAA	RRRRR	10	DDD...DDD	Z

49.3.17.1.2.2 GMII/MII management read operation

After the Station Management Agent receives the PHY address and the register address in the PHY from the MAC CSR module, the SMA initiates a Read operation to the PHY registers.

The flow of a Management read operation is as follows:

1. Set Bit[3:2] to 2'b11 and Bit 0 in the MAC_MDIO_Address register.
2. The MAC CSR module transfers the PHY address and the register address in PHY to the SMA to initiate a Read operation in the PHY registers.
3. The SMA module starts a Read operation on the GMII Management Interface using the Management Packet Format specified in the GMII specifications (as per IEEE 802.3-2002, Section 22.2.4.5).
4. When the SMA module starts a Read operation on the MDIO, the CSR ignores the Write operations to the MAC_MDIO_Address or MAC_MDIO_Data register during this period (the Busy bit is high) and the transaction is completed without any error on the MCI interface.
5. When the Read operation is complete, the SMA indicates this to the CSR.
6. The CSR resets the Busy bit and updates the MAC_MDIO_Data register with the data read from the PHY.

For more information about the communication from the application to the PHYs, refer to the Reconciliation Sublayer and Media Independent Interface Specifications sections of the IEEE 802.3z, 1000BASE Ethernet.

The packet format for the Read operation is as follows:

Figure 971. Packet format for the read operation

IDLE	PREAMBLE	START	OPCODE	PHY ADDR	REG ADDR	TA	DATA	IDLE
Z	1111...11	01	01	AAAAA	RRRRR	10	DDD...DDD	Z

Note: The MAC drives the MDO on negedge of MDC so that it can be sampled on posedge with sufficient setup or hold time (half cycle of MDC). Similarly, the PHY can drive MDI on negedge so that the MAC samples it on posedge, thus providing half cycle setup or hold time.

49.3.17.1.2.3 Preamble suppression

The IEEE standard specifies 32-bit preamble (all-ones) for the MDIO frames. The ethernet module provides controls to support preamble suppression, it will transmit MDIO frames with only 1 preamble bit. The preamble suppression can be enabled by setting PSE bit of MAC_MDIO_Address register.

49.3.17.1.2.4 Trailing clocks and back to back transactions

The ethernet module drives MDC clock on the gmii_mdc_o port for duration of the MDIO frame. There is no clock driven during the idle period. The trailing clocks feature can be used if the PHY needs the MDC clock to be active for some cycles after the MDIO frame. The NTC field in MAC_MDIO_Address register allows programming of trailing clocks from 0 to 7.

The ethernet module supports Back to Back transactions which allows start of next MDIO frame even before the trailing clocks are completed for previous MDIO frame. This feature can be enabled by setting BTB bit in MAC_MDIO_Address register when trailing clocks feature is also enabled. When Back to Back transactions is enabled, the GMII Busy will be cleared immediately after MDIO frame completion allowing the software to issue next command, which will be executed by ethernet module while trailing clocks are still on for previous MDIO frame. When Back to Back transactions is not enabled, the GMII Busy will be cleared after the trailing clocks are completed for MDIO frame.


49.3.17.1.3 Interrupt for MDIO transaction completion

The application does not need to poll the GMII Busy bit of MAC_MDIO_Address register to know the completion of MDIO commands.

GMII busy bit is set to instruct the SMA to initiate a Read or Write access to the MDIO slave. After the completion of the command, the busy signal is de-asserted to indicate the completion of MDIO transaction.

A pulse generated at the falling edge of the busy signal is used to set the MDIO interrupt status bit of MAC Interrupt Status register. The interrupt is generated only if the MDIO Interrupt Enable bit of MAC Interrupt Enable bit is set.

Figure 972. MDIO interrupt timing diagram



49.3.17.2 Reduced Media Independent Interface

49.3.17.2.1 Introduction to Reduced Media Independent Interface

The Reduced Media Independent Interface (RMII) specification reduces the pin count between Ethernet PHYs and Switch ASICs (only in 10/100 mode).


The RMII block has the following characteristics:

- Supports 10 Mbps and 100 Mbps operating rates. It does not support the 1000 Mbps operation.
- Provides independent 2-bit wide Transmit and Receive paths.

49.3.17.2.1.1 Transmit bit ordering

Each nibble from the MII interface must be transmitted on the RMII interface di-bit at a time with the order of di-bit transmission shown in below figure. The lower order bits (D1 and D0) are transmitted first followed by higher order bits (D2 and D3).

Figure 973. Transmit bit ordering




49.3.17.2.1.2 RMII transmit timing diagrams

RMII transmit timing diagrams depict the various MII transmissions.

Figure 974 through *Figure 977* show MII-to-RMII transaction timing.


The figure below shows the start of MII transmission and the following RMII transmission in 100-Mbps mode.

Figure 974. Start of MII and RMII transmission in 100-Mbps mode




The figure below shows the end of packet transmission for MII and RMII in 100-Mbps mode.

Figure 975. End of MII and RMII transmission in 100-Mbps mode




The figure below shows the start of MII transmission and the following RMII transmission in 10-Mbps mode.

Figure 976. Start of MII and RMII transmission in 10-Mbps mode



The figure below shows the end of MII transmission and RMII transmission in 10-Mbps mode.


Figure 977. End of MII and RMII transmission in 10-Mpbs mode



49.3.17.2.1.3 Receive bit ordering

Each nibble is transmitted to the MII interface from the di-bit received from the RMII interface in the nibble transmission order shown in the below figure. The lower order bits (D0 and D1) are received first, followed by the higher order bits (D2 and D3).

Figure 978. Receive bit ordering



49.3.18 Safety

To make an IP better suited for applications in the automotive space, functional safety has been considered throughout the IP development process. ISO 26262 addresses functional safety and requires the hardware components to be analyzed with respect to their ability to detect and/or control the effects of random hardware faults. Random hardware faults can occur at any point in time during the life-cycle of the hardware component. They can take the form of permanent faults, or transient faults, and require safety mechanisms to be in place to ensure that severe consequences do not occur as a result of those faults.

The module includes the internal safety mechanisms which assist in detecting and handling random hardware faults. These complement the mechanisms already defined in the module protocol. The automotive safety features are targeted to improve the reliability and reduce

the time taken to detect faults in the controller. The module supports the following features for automotive safety:

- Error Correction Code (ECC) Protection for all Memories
- On-Chip Data Path Parity Protection
- FSM Parity and Timeout Protection
- AHB Master Interface Timeout Protection

49.3.18.1 Error Correction Code (ECC) Protection for Memories

49.3.18.1.1 Overview

Error Correction Code (ECC) protects all local memories of the module. ECC can correct single-bit error and detect double-bit error.

At the write interface, ECC check bits are computed on the contents of the data bus and respective write address. These ECC check bits are appended with the data that is written to the memory.

At the read interface, ECC check bits are recomputed on the content of the read data and the respective read address. This recomputed ECC is compared with the ECC check bits received from memory. When an ECC correctable error is detected over the range of the address bit position, it is treated as an uncorrectable error. This is because data might have been read from a different location.

49.3.18.1.2 Diagnostic Support for the Error Management

The following statistics are provided for monitoring the error behavior on each of the memory blocks.

- Error status provided to management
  - A separate status for correctable, uncorrectable, and address mismatch is specified in the MTL_ECC_Interrupt_Status register.
  - Memory locations at which correctable and uncorrectable errors are detected is specified in the MTL_ECC_Err_Addr_Status register. In addition, a control bit (MEEAO field of MTL_ECC_Control register) decides, whether the first erred memory address is reported or the latest erred memory address is reported.
  - MTL_ECC_Err_Cntr_Status register has separate counters to count the number of correctable and uncorrectable errors.
- Interrupts provided to management
  - Separate interrupts are generated for correctable and uncorrectable errors.
  - sbd_sfty_ue_intr_o interrupt is generated when uncorrectable errors are detected and these errors cannot be masked.
  - sbd_sfty_ce_intr_o interrupt is generated when correctable errors are detected and the corresponding interrupt enable bits are set.
  - To find the root cause of the error, read the DMA/MTL_Safety_Interrupt_Status and DMA/MTL_ECC_Interrupt_Status registers.
  - To clear the interrupt, write 1 in the respective interrupt status bit in DMA/MTL_ECC_Interrupt_Status registers.
- The status/counters/interrupts are generated per memory.
- MTL Tx and Rx memory is logically divided into multiple queues. But, ECC diagnostics (status/counter/interrupts) are common to all queues.

49.3.18.1.3 Handling the Uncorrectable Errors

Recovery from an uncorrectable error is based on the memory block and the operating mode of Ethernet module.

49.3.18.1.3.1 MTL Tx memory

If an uncorrectable error is detected, the packet is terminated with a forcible EOF. A CRC error is introduced by MAC for the transmitted packet, and the remaining packets in the FIFO are flushed and flush status (Bit 13) is indicated to the application in the TDES3 write-back descriptor belonging to that queue.

When an uncorrectable error is detected and reported by asserting the safety uncorrectable interrupt, reset the module to ensure proper functionality.

49.3.18.1.3.2 MTL Rx memory

When an uncorrectable error is detected, reset the module to ensure proper functionality.

49.3.18.1.3.3 MTL EST memory

This section is applicable only if the module configuration supports EST feature.

When an uncorrectable error is detected in the MTL EST memory, the module follows this sequence of actions for recovery:

1. The module disables the EST feature by resetting the EEST bit of MTL_EST_Control register. It sets all the gates to open state, generates an interrupt, and sets the status in the MTL_ECC_Interrupt_status register. This allows the software to reprogram the correct value in the EST memory.
2. The location of the uncorrected error in the EST memory is available in the ESTUEA/ESTCEA field of the MTL_EST_ECC_Err_Addr_Status register.

49.3.18.1.3.4 MTL Rx Parser memory

This section is applicable only if the module configuration supports FRP feature.

When an uncorrectable error is detected in the MTL Rx Parser memory, an error indication is provided to the Rx Parser block. The parser halts the parsing of the corresponding packet and all subsequent packets are accepted and marked as 'Parsing Incomplete (RXPI)' in the packet status of descriptor.

49.3.18.1.4 ECC Error Injection Capabilities

The module supports error injection capabilities for each memory as a static configuration. The position where the errors are injected in the data word is random. For each memory, 3 control bits are provided to inject errors. The 3 bits are:

- A single bit to enable error injection.
- Two bits to indicate the type of error to be injected:
  - 00: 1 bit error
  - 01: 2 bit error
  - 10: 3 bit error
  - 11: 1 bit error in address field

The control bit descriptions for:

- Tx/Rx FIFO memory are specified in the MTL_DBG_CTL register.
- EST memory are specified in the MTL_EST_GCL_Control register. Applicable only if the module configuration has EST feature enabled.
- RX parser memory are specified in the MTL_RXP_Indirect_Acc_Control_Status register.
- Applicable only if the module configuration has EST feature enabled.

While using debug mode for ECC error injection:

- There should be no traffic.
- When multiple CSR writes are required for writing single data word into the memory, the application should ensure that all the CSR writes corresponding to one memory write maintains the same value for the error injection control word.

49.3.18.2 On-Chip Data Path Parity Protection

49.3.18.2.1 Overview

This feature provides parity protection for Transmit and Receive data paths, where feasible. For every byte of data, one bit parity is generated.

At the transmit side, the data from the host memory is protected with parity until it is written into the MTL Tx FIFO.

At the receive side, data from the MTL Rx FIFO read side is protected with parity until it is sent to the host.

By default, even parity generation/detection is enabled. You can program to select odd parity generation/detection (OPE bit of MTL_DPP_Control register). It is recommended to keep the default value that is even parity.

Module does not support parity protection for data paths in MAC and MTI/MRI interface side in MTL. This is because data manipulation and offloading is performed on the data.

49.3.18.2.2 Transmit Datapath Parity Protection

The transmit DMA fetches the data packet and descriptors from the host memory through the AHB Master interface. The descriptors are consumed in the transmit DMA.

When the TSO feature is enabled, the transmit DMA modifies some of the header fields of the packet for segmentation. So the header data from TSO controller and the control data from the data transmit module are multiplexed with data from host memory and sent on the ATI interface, to MTL.


When the TSO feature is not enabled, the fetched packet is transferred by the transmit DMA to the MTL TXFIFO after aligning/concatenating the fetched data (when necessary) into different burst transfers. The transmit DMA also generates and pushes the “control words” for each packet in the same data path before the start of a packet.

In the MTL, when TX Checksum Offload Engine is enabled, the data packet is stored/written into the TXFIFO memory. The calculated checksums and the generated control signals are also written into the TXFIFO memory. Therefore, the input data from the ATI interface along with the internally generated checksum control word are multiplexed and then written into the MTL TX FIFO.

Transmit status received from MAC is written into a FIFO and sent to the DMA where it is updated along with the descriptor write-back status and then written to the host memory.

Figure below describes the locations of parity generators and checkers in the transmit data path:

Figure 979. Transmit Datapath Parity Protection



The following are the locations of the parity generators and checkers in the transmit data path:

- Parity is generated on the input data port, PG1.
- A parity check is performed on the input parity data received from the application interface, PC1, and the respective error status is specified in the ATPES field of MAC_DPP_FSM_Interrupt_status register. This check identifies if the fault is internal or external to Ethernet module.
- A parity is generated on the control data received from the data transmit module, PG2.
- When TCP segmentation is enabled, parity is generated on the modified header data provided by the DMA TSO controller, PG3.
- When TCP segmentation is enabled, parity check is performed on the feedback header data, PC2, which is originally generated from the DMA TSO controller. The respective parity error is reported in the TPES field of MAC_DPP_FSM_Interrupt_status register.
- As the read descriptor data is consumed in both data transmit and data receive modules, parity check is performed on this data, PC3. The respective parity error is reported in RDPES field of MAC_DPP_FSM_Interrupt_status register.
- Parity is generated on the modified Tx write-back status which is generated from DMA data unit, PG4.
- When the checksum offloading is enabled parity is generated on the checksum data generated in MTL, PG5.
- Parity check is performed at the transmit write controller in MTL, PC4 before writing the data to TX FIFO. The parity generation is terminated at this checker because the ECC protection for memories feature protects the external memory paths. The respective


parity error status is reported in MPES field of MAC_DPP_FSM_Interrupt_status register.

- If transmit Status drop disabled in MTL, parity is generated on the status received from MAC, PG6
- If transmit Status drop is disabled in MTL, parity check is performed on the Tx Status which is transferred on ATI interface, PC5. The respective parity error status is reported in MTSPES bit of MAC_DPP_FSM_Interrupt_Status register.

49.3.18.2.3 Receive Data Path Parity Protection

On the receive side, the data packet and status from the MTL Rx FIFO are sent to DMA where it is multiplexed with the descriptor write-back status from the data transmit/receive module, before transferring to the host.

Figure 980. Receive Datapath Parity Protection



The following are the locations of parity generators and checkers in the receive data path:

- Parity is generated on the MTL Rx FIFO read data, PG7 after ECC correction.
- Parity is generated on the DMA Rx write-back descriptor status after the update by the DMA data unit, PG8.
- Parity check is performed on the output data of AHB Master interface, PC6 and the respective parity error status is reported in the ARPES field of MAC_DPP_FSM_Interrupt_Status register.

49.3.18.2.4 Parity Error Injection

Each parity generator supports a control to inject parity error. When enabled, the parity of the first valid data at the generators are flipped. Application must set the appropriate bit in the MTL_DPP_Control register; after the respective parity bit is flipped the hardware clears the same. After the generator inserts error in the generated parity data, the subsequent parity checker should detect the mismatch and report the error status in the MAC_DPP_FSM_Interrupt_Status register.

For example, to insert an error in the input data at parity generator PG1, the sequence of operations are as follows:

1. Application sets the IPEID bit of MTL_DPP_Control register.
2. The parity generator PG1 inserts an error in the parity bits generated for the first valid data.
3. After the error is inserted, IPEID field of the MTL_DPP_Control register is reset.

As the data traverses through multiple paths, the subsequent checkers PC3 or PC4 in this example detects the parity mismatch and reports the error status in MAC_DPP_FSM_Interrupt_Status register and generates the sbd_sfty_ue_intr_o interrupt.

49.3.18.2.5 Interrupt for Parity Error

Ethernet module generates an interrupt, sbd_sfty_ue_intr_o to indicate to the application if any parity error is detected. Appropriate status is indicated in DMA/MTL_Safety_Interrupt_Status and MAC_DPP_FSM_Interrupt_Status registers. All the parity errors reported by the different checkers are logged in the MAC_DPP_FSM_Interrupt_Status register.

49.3.18.3 FSM Parity and Timeout Protection

The FSM protection feature supports FSM parity and FSM time out protection.

49.3.18.3.1 FSM State Parity Protection

The module implements one-hot encoding scheme for holding the state register. Odd parity is implemented on all the FSM state register bits. Parity is monitored for every clock, after the reset is de-asserted. When a bit flips due to transient errors or permanent faults, the erroneous FSM is set to its default state and an uncorrectable error is indicated.

When the FSM state parity protection is enabled, by setting PRTYEN field of MAC_FSM_Control Register, the FSM state error is indicated by setting the FSMPES field of the MAC_DPP_FSM_Interrupt_Status register. Also, the Safety Interrupt (sbd_sfty_ue_intr_o) is asserted when an FSM Error is detected.

Error Injection mode is also supported for FSM parity error check. Program the Error Injection enable for the respective clock domain denoted by [23:16] bits of MAC_FSM_Control register.

The FSM Parity error is classified as non-recoverable error and software intervention (IP reset) is required to recover from the error state.


49.3.18.3.2 FSM Timeout Protection

The FSM Timeout feature provides a mechanism to ensure that all FSMs in the module can complete a transaction and return to a known completion state (IDLE or any other state that indicates completion of a transaction/transfer) within the programmed timeout value.

Program the TMR field of MAC_FSM_ACT_Timer register with a value that indicates the number of APB cycles required to generate a 1 microsecond tic. This microsecond tic is internally used to generate the programmed timeout duration. Two timeout tics (normal mode timeout and large mode timeouts) are generated to provide flexibility to choose one per clock domain, by using the bits [31:24] of MAC_FSM_Control Register. Supported values for Timeout duration are 1µs, 1.024ms, 16.384ms, 65.5536ms, 262.144ms, 1048.576ms (~1sec), 4194.304ms (~4s), 8.388s, 16.777s, and 33.554s which is based on

the programmable bits NTMRMD and LTMRMD fields of MAC_FSM_ACT_Timer register. Interface timeouts are based on the normal mode tic generation; only the FSM timeouts depend on either normal or large tick selection.

Figure 981. FSM Timeout Timing diagram



In *Figure 981*, the timer ticks are generated based on the programmable timeout value. The timer ticks are synchronized and made available in all the clock domains that have the FSMs.

At every timer tick, all the FSMs are monitored for being in active state (non-IDLE state, which indicates the FSM is actively processing transactions or hand-shakes) and an FSM active flag bit is set. The active flag bit is implemented for every FSM that is monitored for timeout. When the FSM reaches an IDLE or transaction completion state, the active flag bit of that FSM is reset. At the subsequent timer tick, all the FSMs' active flag bits are monitored and any flag that is set indicates a timeout for that FSM. This process of setting the flag and checking at subsequent timer tick is repeated at every tick.

Timeout Error Injection per clock domain is enabled by programming [15:8] fields of MAC_FSM_Control register. When Timeout error injection enable is set for a clock domain, the FSMs in that clock domain automatically timeout and generate an interrupt even without traffic. As error injection is a debug mode, TMR value need not indicate 1us, but can be programmed to a smaller value at which debug mode ticks are needed. FSM Timeout and Parity Error Injection modes can be used for testing at key-on/key-off.

The FSM timeout status is specified in the [15:8] field of MAC_DPP_FSM_Interrupt_Status register as per the respective clock domains. One FSM timeout status bit is made available per clock domain. The safety interrupt (sbd_sfty_ue_intr_o) is asserted when the timeout error is set for any of the clock domains.

The module does not attempt to recover from a FSM timeout condition and relies on the application to take the corrective action (resetting the module).

49.3.18.4 AHB Master Interface Timeout Protection

This feature provides timeout protection to the AHB Master Interface request. The timeout is triggered when AHB master interface initiates SEQ, NON-SEQ and BUSY transfers on HTRANS[1:0]; and HREADY is not asserted by Slave within the programmed time (TMR field of MAC_FSM_ACT_Timer) the timeout is triggered.

The Timeout status for the AHB master interface is set in the MSTTES field of the MAC_DPP_FSM_Interrupt_Status register.

The hardware does not attempt to recover from AHB Master Interface hangs and relies on software to take appropriate corrective action.

The Safety interrupt (sbd_sfty_ue_intr_o) is asserted when AHB Master Interface timeout status is set.

49.4 Descriptors

49.4.1 Overview

The DMA in the Ethernet subsystem transfers data based on a linked list of descriptors. The application creates the descriptors in the system memory. The Ethernet module supports the following two types of descriptors:

- Normal Descriptor: Normal descriptors are used for packet data and to provide control information applicable to the packets to be transmitted
- Context Descriptor: Context descriptors are used to provide control information applicable to the packet to be transmitted


Each normal descriptor contains two buffers and two address pointers. These buffers enable the adapter port to be compatible with various types of memory management schemes.

Note: There is no limit for number of descriptors that can be used for a single packet.

49.4.2 Descriptor structure

The Ethernet module supports the ring structure for DMA descriptor.

Figure 982. Descriptor ring structure



In Ring structure, descriptors are separated by the DWord number programmed in the DSL field of the DMA_CH*n*_Control register. The application needs to program the total ring length, that is, the total number of descriptors in ring span in the following registers of a DMA channel:

- Transmit Descriptor Ring Length Register (DMA_CH*n*_TxDesc_Ring_Length)
- Receive Descriptor Ring Length Register (DMA_CH*n*_RxDesc_Ring_Length)

The Descriptor Tail Pointer Register contains the pointer to the descriptor address (*N*). The base address and the current descriptor pointer decide the address of the current descriptor that the DMA can process. The descriptors up to one location less than the one indicated by the descriptor tail pointer (*N* – 1) are owned by the DMA. The DMA continues to process the descriptors until the following condition occurs:


```
Current Descriptor Pointer == Descriptor Tail Pointer;
```

The DMA goes into the Suspend mode when this condition occurs. The application must perform a write to the Descriptor Tail pointer register and update the tail pointer so that the following condition is true:

```
Current Descriptor Pointer < Descriptor Tail Pointer;
```

The DMA automatically wraps around the base address when the end of ring is reached, as shown in *Figure 983*.

Figure 983. DMA descriptor ring




For descriptors owned by the application, the OWN bit of DES3 is reset to 0. For descriptors owned by the DMA, the OWN bit is set to 1. If the application has only one descriptor in the beginning, the application sets the last descriptor address (tail pointer) to Descriptor Base Address + 1. The DMA processes the first descriptor and then waits for the application to advance the tail pointer.

49.4.2.1 Descriptor structure for split header support

Ethernet module supports splitting the incoming receive packet header such that the header and the payload are stored in different buffers in the system memory. For more details about splitting header on receive packets, refer to *Section 49.3.10.2.2.1: Splitting header on receive*.


The figure below shows the descriptor structure without the Split Header feature.

Figure 984. Descriptors without split header feature



The figure below shows the descriptor structure with the Split Header feature.

Figure 985. Descriptors with split header feature



The DMA writes the header of the received packet by using the header address to which the RDES0 in the first descriptor is pointing (FD bit of RDES3 is set). The DMA writes the payload of the received packet into the buffer address to which the RDES2 is pointing. For subsequent descriptors (FD is set to 0), the address to which RDES0 (Header address) is pointing is not used. The payload is written only to buffers to which the RDES2 (payload address) is pointing.

The DMA writes the header length in RDES2 of the first receive descriptor (RDES3[2] (FD Bit) is set) for the packet. The packet length is written in RDES3 of the last receive descriptor (RDES3[3] (LD Bit) set). The buffer length for the payload is set by the driver through the RBSZ field in the corresponding DMA Channel Register 2 (Receive Control Register). The DMA fills receive buffers fully in all except the last descriptor.

The header length is taken to be the value based on the bits programmed in the MAC Extended Configuration Register HDSMS field (Bits [9:11]).

49.4.2.2 Descriptor endianness

The descriptor addresses must be aligned to configured bus width (DWord for 64-bit bus). The data bus can be configured for either little-endian or big-endian format.

Figure 986 shows the normal Receive and Transmit descriptors for 64-bit data bus when the endian mode of data bus is little-endian or big-endian and the endian mode of descriptors is reverse-endian.

Figure 986. Rx/Tx descriptors in same-Endian mode for 64-Bit, Little-Endian data bus





Figure 986 and *Figure 987* show the normal Receive and Transmit descriptors for 64-bit data bus when the endian mode of data bus is big-endian and the endian mode of descriptors is reverse-endian. In 64-bit big-endian data bus systems, when the descriptors are configured for reverse endianness, the order of the descriptor subset is reversed from the default (7-3 Rx/Tx Descriptors in Same-Endian Mode for 64-Bit, Little-Endian Data Bus). For example, Bits[63:32] are DES0 while Bits[31:0] are DES1.

Figure 987. Rx/Tx descriptors in reverse-Endian mode for 64-Bit, Big-Endian data bus




49.4.3 Transmit descriptor

The DMA in the Ethernet module requires at least one descriptor for a transmit packet. In addition to two buffers, two byte-count buffers, and two address pointers, the transmit descriptor has control fields which can be used to control the MAC operation on per-transmit packet basis. The Transmit Normal descriptor has the following two formats: Read format and Write-Back format.

49.4.3.1 Transmit normal descriptor (Read format)

Figure 988 shows the Read format for a Transmit normal descriptor.

Figure 988. Transmit descriptor Read format



49.4.3.1.1 TDES0 normal descriptor (Read format)

Table 1076. TDES0 normal descriptor (Read format)

Field	Description
0:31 BUF1AP	Buffer 1 Address Pointer or TSO Header Address Pointer These bits indicate the physical address of Buffer 1. These bits indicate the TSO Header Address pointer when the following bits are set: – TSE bit of TDES3 – FD bit of TDES3

49.4.3.1.2 TDES1 normal descriptor (Read format)

Table 1077. TDES1 normal descriptor (Read format)

Field	Description
0:31 BUF2AP	Buffer 2 Address Pointer This bit indicates the physical address of Buffer 2 when a descriptor ring structure is used. There is no limitation for the buffer address alignment.

49.4.3.1.3 TDES2 normal descriptor (Read format)

Figure 989. TDES2 normal descriptor (Read format)

0	1	2:15	16:17	18:31
IOC	TTSE	B2L	VTIR	HL or B1L

Table 1078. TDES2 normal descriptor (Read format)

Field	Description
0 IOC	Interrupt on Completion This bit sets the TI bit in the DMA_CHn_STATUS register after the present packet has been transmitted.
1 TTSE	Transmit Timestamp Enable This bit enables the IEEE1588 time stamping for Transmit packet referenced by the descriptor.
2:15 B2L	Buffer 2 Length The driver sets this field. When set, this field indicates Buffer 2 length.
16:17 VTIR	VLAN Tag Insertion or Replacement These bits request the MAC to perform VLAN tagging or untagging before transmitting the packets. The application must set the CRC Pad Control bits appropriately when VLAN Tag Insertion, Replacement, or Deletion is enabled for the packet. The following list describes the values of these bits: 00 Do not add a VLAN tag. 01 Remove the VLAN tag from the packets before transmission. This option should be used only with the VLAN packets. 10 Insert a VLAN tag with the tag value programmed in the MAC_VLAN_INCL register or context descriptor. 11 Replace the VLAN tag in packets with the tag value programmed in the MAC_VLAN_INCL register or context descriptor. This option should be used only with the VLAN packets.
18:31 HL or B1L	Header Length or Buffer 1 Length For Header length only bits [9:0] are taken. The size 13:0 is applicable only when interpreting buffer 1 length. If the TCP Segmentation Offload feature is enabled through the TSE bit of TDES3, this field is equal to the header length. When the TSE bit is set in TDES3, the header length includes the length in bytes from Ethernet Source address till the end of the TCP header. The maximum header length supported for TSO feature is 1023 bytes. The maximum header length supported for TSO feature is 1023 bytes. If the TCP Segmentation Offload feature is not enabled, this field is equal to Buffer 1 length.

49.4.3.1.4 TDES3 normal descriptor (Read format)

Figure 990. TDES3 normal descriptor (Read format)

0	1	2	3	4:5	6:8	9:12	13	14:15	16	17:31
OWN	CTXT	FD	LD	CPC	SAIC	SLOTNUM/THL	TSE	CIC/TPL	TPL	FL/TPL

Table 1079. TDES3 normal descriptor (Read format)

Field	Description
0 OWN	Own Bit When this bit is set, it indicates that the DMA owns the descriptor. When this bit is reset, it indicates that the application owns the descriptor. The DMA clears this bit after it completes the transfer of data given in the associated buffer(s).
1 CTXT	Context Type This bit should be set to 1'b0 for normal descriptor.
2 FD	First Descriptor When this bit is set, it indicates that the buffer contains the first segment of a packet.
3 LD	Last Descriptor When this bit is set, it indicates that the buffer contains the last segment of the packet. When this bit is set, the B1L or B2L field should have a non-zero value.
4:5 CPC	CRC Pad Control This field controls the CRC and Pad Insertion for Tx packet. This field is valid only when the first descriptor bit (TDES3[2]) is set. The following list describes the values of Bits[4:5]: 00 CRC and Pad Insertion - The MAC appends the cyclic redundancy check (CRC) at the end of the transmitted packet of length greater than or equal to 60 bytes. The MAC automatically appends padding and CRC to a packet with length less than 60 bytes. 01 CRC Insertion (Disable Pad Insertion) - The MAC appends the CRC at the end of the transmitted packet but it does not append padding. The application should ensure that the padding bytes are present in the packet being transferred from the Transmit Buffer, that is, the packet being transferred from the Transmit Buffer is of length greater than or equal to 60 bytes. 10 Disable CRC Insertion - The MAC does not append the CRC at the end of the transmitted packet. The application should ensure that the padding and CRC bytes are present in the packet being transferred from the Transmit Buffer. 11 CRC Replacement - The MAC replaces the last four bytes of the transmitted packet with recalculated CRC bytes. The application should ensure that the padding and CRC bytes are present in the packet being transferred from the Transmit Buffer. This field is valid only for the first descriptor. *Note: When the TSE bit is set, the MAC ignores this field because the CRC and pad insertion is always done for segmentation.*

Table 1079. TDES3 normal descriptor (Read format) (continued)

Field	Description
6:8 SAIC	SA Insertion Control These bits request the MAC to add or replace the Source Address field in the Ethernet packet with the value given in the MAC Address 0 register. The application must set the CRC Pad Control bits appropriately when SA Insertion Control is enabled for the packet. Bit 6 specifies the MAC Address Register (1 or 0) value that is used for Source Address insertion or replacement. The following list describes the values of Bits[7:8]: 00 Do not include the source address 01 Include or insert the source address. For reliable transmission, the application must provide frames without source addresses. 10 Replace the source address. For reliable transmission, the application must provide frames with source addresses. 11 Reserved This field is valid only for the first descriptor and when the First Segment control bit (TDES3 [29]) is set.
9:12 SLOTNUM or THL	SLOTNUM: Slot Number Control Bits in AV Mode These bits indicate the slot interval in which the data should be fetched from the corresponding buffers addressed by TDES0 or TDES1. When the Transmit descriptor is fetched, the DMA compares the slot number value in this field with the slot interval maintained in the RSN field DMA_CH*n*_Slot_Function_Control_Status. It fetches the data from the buffers only if a value matches. These bits are valid only for the AV channels. THL: TCP/UDP Header Length If the TSE bit is set, this field contains the length of the TCP/UDP header. The minimum value of this field must be 5 for TCP header. The value must be equal to 2 for UDP header. This field is valid only for the first descriptor.
13 TSE	TCP Segmentation Enable When this bit is set, the DMA performs the TCP/UDP segmentation or UDP fragmentation for a packet depending on the TSE_MODE[1:0] bit of the DMA_CH*n*_Tx_Control Register. This bit is valid only if the FD bit is set.
14:15 CIC or TPL	Checksum Insertion Control or TCP Payload Length These bits control the checksum calculation and insertion. The following list describes the bit encoding: 00 Checksum Insertion Disabled. 01 Only IP header checksum calculation and insertion are enabled. 10 IP header checksum and payload checksum calculation and insertion are enabled, but pseudo-header checksum is not calculated in hardware. 11 IP Header checksum and payload checksum calculation and insertion are enabled, and pseudo-header checksum is calculated in hardware. This field is valid when TSE bit is reset. When the TSE bit is set, this field contains the upper bits [17:16] of the TCP Payload. This allows the TCP/UDP packet length field to be spanned across TDES3[17:0] to provide 256 KB packet length support. This field is valid only for the first descriptor.


Table 1079. TDES3 normal descriptor (Read format) (continued)

Field	Description
16 TPL	Reserved or TCP Payload Length When the TSE bit is reset, this bit is reserved. When the TSE bit is set, this is Bit 15 of the TCP payload length [17:0].
17:31 FL or TPL	Frame Length or TCP Payload Length This field is equal to the length of the packet to be transmitted in bytes. When the TSE bit is not set, this field is equal to the total length of the packet to be transmitted: Ethernet Header Length + TCP /IP Header Length – Preamble Length – SFD Length + Ethernet Payload Length When the TSE bit is set, this field is equal to the lower 15 bits of the TCP payload length in case of segmentation. In case of segmentation, this length does not include Ethernet header or TCP/UDP/IP header length.

49.4.3.1.5 Transmit normal descriptor (Write-Back format)

The write-back format is applicable only for the last descriptor of the corresponding packet. The LD bit (TDES3[3]) is set in the descriptor where the DMA writes back the status and timestamp information for the corresponding Transmit packet.

Figure 991. Transmit descriptor Write-Back format



49.4.3.1.6 TDES0 normal descriptor (Write-Back format)

This format is only applicable to the last descriptor of a packet.

Table 1080. TDES0 normal descriptor (Write-Back format)

Field	Description
0:31 TTSL	Transmit Packet Timestamp Low The DMA updates this field with least significant 32 bits of the timestamp captured for the corresponding Transmit packet. The DMA writes the timestamp only if TTSE bit of TDES2 is set in the first descriptor of the packet. This field has the timestamp only if the Last Segment bit (LS) in the descriptor is set and the Timestamp status (TTSS) bit is set.

49.4.3.1.7 TDES1 normal descriptor (Write-Back format)

This format is only applicable to the last descriptor of a packet.

Table 1081. TDES1 normal descriptor (Write-Back format)

Field	Description
0:31 TTSH	Transmit Packet Timestamp High The DMA updates this field with the most significant 32 bits of the timestamp captured for corresponding Receive packet. The DMA writes the timestamp only if the TTSE bit of TDES2 is set in the first descriptor of the packet. This field has the timestamp only if the Last Segment bit (LS) in the descriptor is set and Timestamp status (TTSS) bit is set.

49.4.3.1.8 TDES2 normal descriptor (Write-Back format)

This format is applicable only to the last descriptor of a packet.

Table 1082. TDES2 normal descriptor (Write-Back format)

Field	Description
0:31	Reserved

49.4.3.1.9 TDES3 normal descriptor (Write-Back format)

This format is applicable only to the last descriptor of a packet.

Figure 992. TDES3 normal descriptor (Write-Back format)

0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
OWN	CTXT	FD	LD	Reserved				DE	Reserved					TTSS	Reserved
16	**17**	**18**	**19**	**20**	**21**	**22**	**23**	**24**	**25**	**26**	**27**	**28**	**29**	**30**	**31**
ES	JT	FF	PCE	LoC	NC	LC	EC	CC				ED	UF	DB	IHE

Table 1083. TDES3 normal descriptor (Write-Back format)

Field	Description
0 OWN	Own Bit When this bit is set, it indicates that the Ethernet module DMA owns the descriptor. The DMA clears this bit when it completes the packet transmission. After the write-back is complete, this bit is set to 'b0.
1 CTXT	Context Type This bit should be set to 'b0 for Normal descriptor.
2 FD	First Descriptor This bit indicates that the buffer contains the first segment of a packet.
3 LD	Last Descriptor This bit is set 'b1 for last descriptor of a packet. The DMA writes the status fields only in the last descriptor of the packet.
8 DE	Descriptor Error When this bit is set, it indicates that the descriptor content is incorrect. The DMA sets this bit during write-back while closing the descriptor. Descriptor Errors can be: – Incorrect sequence from the context descriptor. For example, a location after the first descriptor for a packet. – All 1s – CTXT, LD, and FD bits set to 1 **Note:** When Descriptor Error occurs due to All 1s or CTXT, LD, and FD bits set to 1, the Transmit DMA closes the transmit descriptor with DE and LD bits set to 1. When IOC bit in TDES2 of corresponding first descriptor is set to 1, Transmit DMA will set the TI bit in the DMA_CH#_Status register **Note:** Based on CTXT, LD, and FD bits of the transmit descriptor, the subsequent descriptor might be considered as the First Descriptor (even if FD bit is not set) and partial packet is sent.
14 TTSS	Tx Timestamp Status This status bit indicates that a timestamp has been captured for the corresponding transmit packet. When this bit is set, TDES2 and TDES3 have timestamp values that were captured for the Transmit packet. This field is valid only when the Last Segment control bit (TDES3 [3]) in a descriptor is set. This bit is valid only when IEEE1588 timestamping feature is enabled; otherwise, it is reserved.
16 ES	Error Summary This bit indicates the logical OR of the following bits: TDES3[31]: IP Header Error TDES3[17]: Jabber Timeout TDES3[18]: Packet Flush TDES3[19]: Payload Checksum Error TDES3[20]: Loss of Carrier TDES3[21]: No Carrier TDES3[22]: Late Collision TDES3[23]: Excessive Collision TDES3[28]: Excessive Deferral TDES3[29]: Underflow Error

Table 1083. TDES3 normal descriptor (Write-Back format) (continued)

Field	Description
17 JT	Jabber Timeout This bit indicates that the MAC transmitter has experienced a jabber time-out. This bit is set only when the JD bit of the MAC_Configuration register is not set.
18 FF	Packet Flushed This bit indicates that the DMA or MTL flushed the packet because of a software flush command given by the CPU.
19 PCE	Payload Checksum Error This bit indicates that the Checksum Offload engine had a failure and did not insert any checksum into the encapsulated TCP, UDP, or ICMP payload. This failure can be either because of insufficient bytes, as indicated by the Payload Length field of the IP Header or the MTL starting to forward the packet to the MAC transmitter in Store-and-Forward mode without the checksum having been calculated yet. This second error condition only occurs when the Transmit FIFO depth is less than the length of the Ethernet packet being transmitted to avoid deadlock, the MTL starts forwarding the packet when the FIFO is full, even in the store-and-forward mode. This error can also occur when Bus Error is detected during packet transfer. When the Full Checksum Offload engine is not enabled, this bit is reserved.
20 LoC	Loss of Carrier This bit indicates that Loss of Carrier occurred during packet transmission (that is, the MII_CRS signal was inactive for one or more transmit clock periods during packet transmission). This is valid only for the packets transmitted without collision and when the MAC operates in the half-duplex mode.
21 NC	No Carrier This bit indicates that the carrier sense signal form the PHY was not asserted during transmission.
22 LC	Late Collision This bit indicates that packet transmission was aborted because a collision occurred after the collision window (64 byte times including Preamble in MII mode). This bit is not valid if Underflow Error is set.
23 EC	Excessive Collision This bit indicates that the transmission was aborted after 16 successive collisions while attempting to transmit the current packet. If the DR bit is set in the MAC_Configuration register, this bit is set after first collision and the transmission of the packet is aborted.
24:27 CC	Collision Count This 4-bit counter value indicates the number of collisions occurred before the packet was transmitted. The count is not valid when the EC bit is set.
28 ED	Excessive Deferral This bit indicates that the transmission ended because of excessive deferral of over 24288 bit times (155680 bits times in 1000 Mbps mode or Jumbo Packet enabled mode) if DC bit is set in the MAC_Configuration register. When TBS is enabled in full duplex mode and this bit is set, it indicates that the frame has been dropped after the expiry time has reached.

Table 1083. TDES3 normal descriptor (Write-Back format) (continued)


Field	Description
29 UF	Underflow Error This bit indicates that the MAC aborted the packet because the data arrived late from the system memory. The underflow error can occur because of either of the following conditions: The DMA encountered an empty Transmit Buffer while transmitting the packet The application filled the MTL Tx FIFO slower than the MAC transmit rate The transmission process enters the suspended state and sets the underflow bit corresponding to a queue in the MTL_INTERRUPT_STATUS register.
30 DB	Deferred Bit This bit indicates that the MAC deferred before transmitting because of presence of carrier. This bit is valid only in the half-duplex mode.
31 IHE	IP Header Error When IP Header Error is set, this bit indicates that the Checksum Offload engine detected an IP header error. This bit is valid only when Tx Checksum Offload is enabled. Otherwise, it is reserved. If COE detects an IP header error, it still inserts an IPv4 header checksum if the Ethernet Type field indicates an IPv4 payload. In full duplex mode, when EST/Qbv is enabled and this bit is set, it indicates the frame drop status due to Frame Size error or Schedule Error.

49.4.3.1.10 Transmit context descriptor

The Transmit Context descriptor can be provided any time before a packet descriptor. The context is valid for the current packet and subsequent packets. The context descriptor is used to provide the timestamps for one-step timestamp correction, VLAN Tag ID for VLAN insertion feature, and SA insertion bit for SA insertion. Write back is done on a context descriptor only to reset the OWN bit.

Note: The VLAN Tag IDs and MSS values, provided by the application in a context descriptor with their corresponding Valid bits set, are stored internally by the DMA.
When the outer or inner VLAN tag is provided with the Valid bit set, the DMA always passes the last valid VLAN tag to the MTL. The application cannot invalidate the valid VLAN tag stored by the DMA. The VLAN tag is inserted or replaced based on the control inputs provided for the packet.
The Inner VLAN Tag Control input is used only for the next packet that immediately follows the context descriptor. The application must provide a context descriptor before the normal descriptor of each packet for which the DMA should use the inner VLAN Tag control input.

Figure 993. Transmit context descriptor format



49.4.3.1.11 TDES0 context descriptor

Table 1084. TDES0 context descriptor

Field	Description
0:31 TTSL	Transmit Packet Timestamp Low For one-step correction, the driver can provide the lower 32 bits of timestamp in this descriptor word. The DMA uses this value as the low word for doing one-step timestamp correction. This field is valid only if the OSTC and TCMSSV bits of TDES3 context descriptor are set.

49.4.3.1.12 TDES1 context descriptor

Table 1085. TDES1 context descriptor

Field	Description
0:31 TTSH	Transmit Packet Timestamp High For one-step correction, the driver can provide the upper 32 bits of timestamp in this descriptor. The DMA uses this value as the high word for doing one-step timestamp correction. This field is valid only if the OSTC and TCMSSV bits of TDES3 context descriptor are set.

49.4.3.1.13 TDES2 context descriptor

Table 1086. TDES2 context descriptor

Field	Description
0:15 IVT	Inner VLAN Tag When the IVLTV bit of TDES3 context descriptor is set and the TCMSSV and OSTC bits of TDES3 context descriptor are reset, TDES2[0:15] contains the inner VLAN Tag to be inserted in the subsequent Transmit packets.
16:17	Reserved
18:31 MSS	Maximum Segment Size When the Enable TCP Segmentation Offloading for TCP/IP Packets option is selected, the driver can provide maximum segment size in this field. This segment size is used while segmenting the TCP/IP payload. This field is valid only if the TCMSSV bit of TDES3 context descriptor is set and the OSTC bit of the TDES3 context descriptor is reset.

49.4.3.1.14 TDES3 context descriptor

Figure 994. TDES3 context descriptor

0	1	2:3	4	5	6:7	8	9:13	14	15	16:31
OWN	CTXT	Reserved	OSTC	TCMSSV	Reserved	DE	Reserved	IVLTV	VLTV	VT

Table 1087. TDES3 context descriptor

Field	Description
0 OWN	Own Bit When this bit is set, it indicates that the Ethernet module DMA owns the descriptor. When this bit is reset, it indicates that the application owns the descriptor. The DMA clears this bit when either of the following conditions is true: The DMA completes the packet reception. The buffers associated with the descriptor are full.
1 CTXT	Context Type This bit should be set to 1'b1 for Context descriptor.
2:3	Reserved
4 OSTC	One-Step Timestamp Correction Enable When this bit is set, the DMA performs a one-step timestamp correction with reference to the timestamp values provided in TDES0 and TDES1.
5 TCMSSV	One-Step Timestamp Correction Input When this bit and the OSTC bit are set, it indicates that the Timestamp Correction input provided in TDES0 and TDES1 is valid. When the OSTC bit is reset and this bit and the TSE bit of TDES3 are set in subsequent normal descriptor, it indicates that the MSS input in TDES2 is valid.

Table 1087. TDES3 context descriptor (continued)

Field	Description
6:7	Reserved
8 DE	Descriptor Error When this bit is set, it indicates that the descriptor content is incorrect. The DMA sets this bit during write-back while closing the context descriptor. Descriptor Errors can be: – Incorrect sequence from the context descriptor. For example, a location before the first descriptor for a packet. – All 1s. – CD, LD, and FD bits set to 1. **Note:** When Descriptor Error occurs due to All 1s or CTXT, LD, and FD bits set to 1, the Transmit DMA closes the transmit descriptor with DE and LD bits set to 1. When IOC bit in TDES2 of corresponding first descriptor is set to 1, Transmit DMA will set the TI bit in the DMA_CHn_STATUS register **Note:** Based on CTXT, LD, and FD bits of the transmit descriptor, the subsequent descriptor might be considered as the First Descriptor (even if FD bit is not set) and partial packet is sent.
9:11	Reserved
12:13 IVTIR	Inner VLAN Tag Insert or Replace When this bit is set, these bits request the MAC to perform Inner VLAN tagging or untagging before transmitting the packets. If the packet is modified for VLAN tags, the MAC automatically recalculates and replaces the CRC bytes. The following list describes the values of these bits: 00 Do not add the inner VLAN tag. 01 Remove the inner VLAN tag from the packets before transmission. This option should be used only with the VLAN frames. 10 Insert an inner VLAN tag with the tag value programmed in the MAC_VLAN_INCL register or context descriptor. 11 Replace the inner VLAN tag in packets with the tag value programmed in the MAC_Inner_VLAN_Incl register or context descriptor. This option should be used only with the VLAN frames.
14 IVLTV	Inner VLAN Tag Valid When this bit is set, it indicates that the IVT field of TDES2 is valid.
15 VLTV	VLAN Tag Valid When this bit is set, it indicates that the VT field of TDES3 is valid.
16:13 VT	VLAN Tag This field contains the VLAN Tag to be inserted or replaced in the packet. This field is used as VLAN Tag only when the VLTI bit of the MAC_VLAN_INCL register is reset.

49.4.4 Receive descriptor

The DMA in the Ethernet module attempts to read a descriptor only if the Tail Pointer is different from the Base Pointer or current pointer. It is recommended to have a descriptor ring with a length that can accommodate at least two complete packets received by the MAC. Otherwise, the performance of the DMA is impacted greatly because of the unavailability of the descriptors. In such situations, the RxFIFO in MTL becomes full and starts dropping packets.

The following Receive descriptors are present:


- Normal
- Context descriptors

All RX descriptors are prepared by the software and given to the DMA as “Normal” Descriptors with the content as shown in *Section 49.4.4.1: Receive normal descriptor (Read format)*. The DMA reads this descriptor and after transferring a received packet (or part of) to the buffers indicated by the descriptor, the Rx DMA will close the descriptor with the corresponding packet status. The format of this status is given in the *Section 49.4.4.2: Receive normal descriptor (Write-Back format)*.

For some packets, the normal descriptor bits are not enough to write the complete status. For such packets, the RX DMA will write the extended status to the next descriptor (without processing or using the Buffers Pointers embedded in that descriptor). The format and content of this descriptor write back is described in *Section 49.4.4.3: Receive context descriptor*.

49.4.4.1 Receive normal descriptor (Read format)

Figure 995. Receive normal descriptor (Read format)



Note: In the Receive Descriptor (Read format), if the Buffer Address field is all 0s, the Ethernet module does not transfer data to that buffer and skips to the next buffer or next descriptor.

49.4.4.1.1 RDES0 normal descriptor (Read format)

Table 1088. RDES0 normal descriptor (Read format)

Field	Description
0:31 BUF1AP	Header or Buffer 1 Address Pointer When the SPH bit of Control register of a channel is reset, these bits indicate the physical address of Buffer 1. When the SPH bit is set, these bits indicate the physical address of Header Buffer where the Rx DMA writes the L2/L3/L4 header bytes of the received packet. The application can program a byte-aligned address for this buffer which means that the LS bits of this field can be non-zero. However, while transferring the start of packet, the DMA performs a Write operation with RDES0[30:31] (or RDES0[29:31]/[28:0] in case of 64-/128-bit configuration) as zero. However, the packet data is shifted as per actual offset as given by buffer address pointer. If the address pointer points to a buffer where the middle or last part of the packet is stored, the DMA ignores the offset address and writes to the full location as indicated by the data-width.

49.4.4.1.2 RDES1 normal descriptor (Read format)

Table 1089. RDES1 normal descriptor (Read format)

Field	Description
0:31	This field is reserved.

49.4.4.1.3 RDES2 normal descriptor (Read format)

Table 1090. RDES2 normal descriptor (Read format)

Field	Description
0:31 BUF2AP	Buffer 2 Address Pointer These bits indicate the physical address of Buffer 2. When the SPH bit of the DMA_CH#_Control register is set, the buffer address pointer must be bus width-aligned, that is, RDES2[28:31, 29:31, or 30:31] = 0 corresponding to 128, 64, or 32 bus width. LSBs are ignored internally. When the SPH bit of the DMA_CH#_Control register is reset, there is no limitations on the RDES2 value. However, the RxDMA uses the LS Bits of the pointer address only while transferring the start bytes of a packet. If the BUF2AP is giving the address of a buffer in which the middle or last part of a packet is stored, the DMA ignores BUF2AP[28:31, 29:31, or 30:31] (corresponding to 128- or 64- or 32-bit data-bus) and writes to the complete location.

49.4.4.1.4 RDES3 normal descriptor (Read format)

Figure 996. RDES3 normal descriptor (Read format)


0	1	2:5	6	7	8:31
OWN	IOC	Reserved	BUF2V	BUF1V	Reserved

Table 1091. RDES3 normal descriptor (Read format)

Field	Description
0 OWN	Own Bit When this bit is set, it indicates that the Ethernet module DMA owns the descriptor. When this bit is reset, it indicates that the application owns the descriptor. The DMA clears this bit when either of the following conditions is true: The DMA completes the packet reception The buffers associated with the descriptor are full
1 IOC	Interrupt Enabled on Completion When this bit is set, an interrupt is issued to the application when the DMA closes this descriptor.
2:5	Reserved
6 BUF2V	Buffer 2 Address Valid When this bit is set, it indicates to the DMA that the buffer 2 address specified in RDES2 is Valid. The application must set this bit so that the DMA can use the address, to which the Buffer 2 address in RDES2 is pointing, to write received packet data.
7 BUF1V	Buffer 1 Address Valid When set, this indicates to the DMA that the buffer 1 address specified in RDES1 is valid. The application must set this value if the address pointed to by Buffer 1 address in RDES1 can be used by the DMA to write received packet data.
8:31	Reserved

49.4.4.2 Receive normal descriptor (Write-Back format)

Figure 997. Receive normal descriptor (Write-Back format)



49.4.4.2.1 RDES0 normal descriptor (Write-Back format)

Figure 998. RDES0 normal descriptor (Write-Back format)



0:15	16:31
IVT	OVT


Table 1092. RDES0 normal descriptor (Write-Back format)

Field	Description
0:15 IVT	Inner VLAN Tag This field contains the Inner VLAN tag of the received packet if the RS0V bit of RDES3 is set. This is valid only when Double VLAN tag processing and VLAN tag stripping are enabled.
16:31 OVT	Outer VLAN Tag This field contains the Outer VLAN tag of the received packet if the RS0V bit of RDES3 is set.

49.4.4.2.2 RDES1 normal descriptor (Write-Back format)

The status fields in write-back format are valid only for the last descriptor (RDES3[28] is set).

Figure 999. RDES1 normal descriptor (Write-Back format)



0:15	16	17	18	19	20:23	24	25	26	27	28	29:31
OPC	TD	TSA	PV	PFT	PMT	IPCE	IPCB	IPV6	IPV4	IPHE	PT

Table 1093. RDES1 normal descriptor (Write-Back format)

Field	Description
0:15 OPC	OAM Sub-Type Code, or MAC Control Packet opcode OAM Sub-Type Code If bits[13:15] of RDES3 are set to 111, this field contains the OAM sub-type and code fields. MAC Control Packet opcode If bits[13:15] of RDES3 are set to 110, this field contains the MAC Control packet opcode field.
16 TD	Timestamp Dropped This bit indicates that the timestamp was captured for this packet but it got dropped in the MTL Rx FIFO because of overflow. This bit is available only when you select the Timestamp feature. Otherwise, this bit is reserved.

Table 1093. RDES1 normal descriptor (Write-Back format) (continued)

Field	Description
17 TSA	Timestamp Available When Timestamp is present, this bit indicates that the timestamp value is available in a context descriptor word 2 (RDES2) and word 1(RDES1). This is valid only when the Last Descriptor bit (RDES3 [3]) is set. The context descriptor is written in the next descriptor just after the last normal descriptor for a packet.
18 PV	PTP Version This bit indicates that the received PTP message has the IEEE 1588 version 2 format. When this bit is reset, it indicates the IEEE 1588 version 1 format. This bit is available only when you select the Timestamp feature. Otherwise, this bit is reserved.
19 PFT	PTP Packet Type This bit indicates that the PTP message is sent directly over Ethernet. This bit is available only when you select the Timestamp feature. Otherwise, this bit is reserved.
20:23 PMT	PTP Message Type These bits are encoded to give the type of the message received: 0000 No PTP message received 0001 SYNC (all clock types) 0010 Follow_Up (all clock types) 0011 Delay_Req (all clock types) 0100 Delay_Resp (all clock types) 0101 Pdelay_Req (in peer-to-peer transparent clock) 0110 Pdelay_Resp (in peer-to-peer transparent clock) 0111 Pdelay_Resp_Follow_Up (in peer-to-peer transparent clock) 1000 Announce 1001 Management 1010 Signaling 1011–1110 Reserved 1111 PTP packet with Reserved message type These bits are available only when you select the Timestamp feature.
24 IPCE	IP Payload Error When this bit is set, it indicates either of the following: The 16-bit IP payload checksum (that is, the TCP, UDP, or ICMP checksum) calculated by the MAC does not match the corresponding checksum field in the received segment. The TCP, UDP, or ICMP segment length does not match the payload length value in the IP Header field. The TCP, UDP, or ICMP segment length is less than minimum allowed segment length for TCP, UDP, or ICMP. Bit 16 (ES) of RDES3 is not set when this bit is set.
25 IPCB	IP Checksum Bypassed This bit indicates that the checksum offload engine is bypassed.
26 IPV6	IPv6 header Present This bit indicates that an IPV6 header is detected.
27 IPV4	IPV4 Header Present This bit indicates that an IPV4 header is detected.

Table 1093. RDES1 normal descriptor (Write-Back format) (continued)

Field	Description
28 IPHE	IP Header Error When this bit is set, it indicates either of the following: The 16-bit IPv4 header checksum calculated by the MAC does not match the received checksum bytes. The IP datagram version is not consistent with the Ethernet Type value. Ethernet packet does not have the expected number of IP header bytes. This bit is valid when either bit 26 or bit 27 is set.
29:31 PT	Payload Type These bits indicate the type of payload encapsulated in the IP datagram processed by the Receive Checksum Offload Engine (COE): 000 Unknown type or IP/AV payload not processed 001 UDP 010 TCP 011 ICMP 110 AV Tagged Data Packet 111 AV Tagged Control Packet 101 AV Untagged Control Packet 100 IGMP if IPV4 Header Present bit is set else data center bridging (DCB) link layer discovery protocol (LLDP) Control Packet If the COE does not process the payload of an IP datagram because there is an IP header error or fragmented IP, it sets these bits to 000.

49.4.4.2.3 RDES2 normal descriptor (Write-Back format)

Figure 1000. RDES2 normal descriptor (Write-Back format)

0:2	3	4	5:12	13	14	15	16	17	18:20	21	22:31
L3L4FM	L4FM	L3FM	MADRM	HF	DAF	SAF	OTS	ITS	Reserved	ARPNR	HL

Table 1094. RDES2 normal descriptor (Write-Back format)

Field	Description
0:2 L3L4FM	Layer 3 and Layer 4 Filter Number Matched These bits indicate the number of the Layer 3 and Layer 4 Filter that matched the received packet: 000 Filter 0 This field is valid only when Bit 3 or Bit 4 is set high. When more than one filter matches, these bits give the number of lowest filter. **Note:** This status is not available when Flexible RX Parser is enabled.
3 L4FM	Layer 4 Filter Match When this bit is set, it indicates that the received packet matches one of the enabled Layer 4 Port Number fields. This status is given only when one of the following conditions is true: Layer 3 fields are not enabled and all enabled Layer 4 fields match All enabled Layer 3 and Layer 4 filter fields match When more than one filter matches, this bit gives the layer 4 filter status of filter indicated by Bits[0:2]. **Note:** This status is not available when Flexible RX Parser is enabled.
4 L3FM	Layer 3 Filter Match When this bit is set, it indicates that the received packet matches one of the enabled Layer 3 IP Address fields. This status is given only when one of the following conditions is true: All enabled Layer 3 fields match and all enabled Layer 4 fields are bypassed. All enabled filter fields match. When more than one filter matches, this bit gives the layer 3 filter status of filter indicated by Bits[0:2]. **Note:** This status is not available when Flexible RX Parser is enabled.
5:12 MADRM	MAC Address Match or Hash Value When the HF bit is reset, this field contains the MAC address register number that matched the Destination address of the received packet. This field is valid only if the DAF bit is reset. When the HF bit is set, this field contains the hash value computed by the MAC. A packet passes the hash filter when the bit corresponding to the hash value is set in the hash filter register. **Note:** This status is not available when Flexible RX Parser is enabled.
13 HF	Hash Filter Status When this bit is set, it indicates that the packet passed the MAC address hash filter. Bits[5:12] indicate the hash value. **Note:** This status is not available when Flexible RX Parser is enabled.
14 DAF	Destination Address Filter Fail When this bit is set, it indicates that the packet failed the DA Filter in the MAC.
15 SAF	SA Address Filter Fail When this bit is set, it indicates that the packet failed the SA Filter in the MAC.
16 OTS	Outer VLAN Tag Filter Status (OTS) This bit is valid for both Single and Double VLAN Tagged frames.
17 ITS	Inner VLAN Tag Filter Status (ITS) This bit is valid only for Double VLAN Tagged frames.

Table 1094. RDES2 normal descriptor (Write-Back format) (continued)

Field	Description
18:20	Reserved
21 ARPNR	ARP Reply Not Generated When this bit is set, it indicates that the MAC did not generate the ARP Reply for received ARP Request packet. This bit is set when the MAC is busy transmitting ARP reply to earlier ARP request (only one ARP request is processed at a time).
22:31HL	L3/L4 Header Length This field contains the length of the header of the packet split by the MAC at L3 or L4 header boundary as identified by the MAC receiver. This field is valid only when the first descriptor bit is set (FD = 1). The header data is written to the Buffer 1 address of corresponding descriptor. If header length is zero, this field is not valid. It implies that the MAC did not identify and split the header.

49.4.4.2.4 RDES3 normal descriptor (Write-Back format)

Figure 1001. RDES3 normal descriptor (Write-Back format)

0	1	2	3	4	5	6	7	8	9	10	11	12	13:15	16	17:31
OWN	CTXT	FD	LD	RS2V	RS1V	RS0V	CE	GP	RWT	OE	RE	DE	LT	ES	PL

Table 1095. RDES3 normal descriptor (Write-Back format)

Field	Description
0 OWN	Own Bit When this bit is set, it indicates that the Ethernet module DMA owns the descriptor. When this bit is reset, it indicates that the application owns the descriptor. The DMA clears this bit when either of the following conditions is true: The DMA completes the packet reception. The buffers associated with the descriptor are full.
1 CTXT	Receive Context Descriptor When this bit is set, it indicates that the current descriptor is a context type descriptor. The DMA writes 1'b0 to this bit for normal receive descriptor. When CTXT and FD bits are used together, {CTXT, FD} 00 Intermediate Descriptor 01 First Descriptor 10 Reserved 11 Descriptor Error (due to all 1s) **Note:** When Descriptor Error occurs, the Receive DMA closes the receive descriptor indicating Descriptor Error. This receive descriptor is skipped and the buffer addresses are not used to write the packet data Receive DMA will set the CDE bit in DMA_CH#_Status register but not the RI bit even when IOC is set, as this is not marked as last receive descriptor for the packet. The subsequent valid receive descriptor is used to write the packet data.

Table 1095. RDES3 normal descriptor (Write-Back format) (continued)

Field	Description
2 FD	First Descriptor When this bit is set, it indicates that this descriptor contains the first buffer of the packet. If the size of the first buffer is 0, the second buffer contains the beginning of the packet. If the size of the second buffer is also 0, the next descriptor contains the beginning of the packet.
3 LD	Last Descriptor When this bit is set, it indicates that the buffers to which this descriptor is pointing are the last buffers of the packet.
4 RS2V	Receive Status RDES2 Valid When this bit is set, it indicates that the status in RDES2 is valid and it is written by the DMA. This bit is valid only when the LD bit of RDES3 is set.
5 RS1V	Receive Status RDES1 Valid When this bit is set, it indicates that the status in RDES1 is valid and it is written by the DMA. This bit is valid only when the LD bit of RDES3 is set.
6 RS0V	Receive Status RDES0 Valid When this bit is set, it indicates that the status in RDES0 is valid and it is written by the DMA. This bit is valid only when the LD bit of RDES3 is set.
7 CE	CRC Error When this bit is set, it indicates that a Cyclic Redundancy Check (CRC) Error occurred on the received packet. This field is valid only when the LD bit of RDES3 is set.
8 GP	Giant Packet When this bit is set, it indicates that the packet length exceeds the specified maximum Ethernet size of 1518, 1522, or 2000 bytes (9018 or 9022 bytes if jumbo packet enable is set). **Note:** Giant packet indicates only the packet length. It does not cause any packet truncation.
9 RWT	Receive Watchdog Timeout When this bit is set, it indicates that the Receive Watchdog Timer has expired while receiving the current packet. The current packet is truncated after watchdog timeout.
10 OE	Overflow Error When this bit is set, it indicates that the received packet is damaged because of buffer overflow in Rx FIFO. **Note:** This bit is set only when the DMA transfers a partial packet to the application. This happens only when the Rx FIFO is operating in the threshold mode. In the store-and-forward mode, all partial packets are dropped completely in Rx FIFO.
11 RE	Receive Error When this bit is set, it indicates that the MII_RXER signal is asserted while the MII_RX_DV signal is asserted during packet reception. This error also includes carrier extension error in the MII and half-duplex mode. Error can be of less or no extension, or error (rxd!= 0f) during extension.
12 DE	Dribble Bit Error When this bit is set, it indicates that the received packet has a non-integer multiple of bytes (odd nibbles). This bit is valid only in the MII Mode.


Table 1095. RDES3 normal descriptor (Write-Back format) (continued)

Field	Description
13:15 LT	Length/Type Field This field indicates if the packet received is a length packet or a type packet. The encoding of the 3 bits is as follows: 000 The packet is a length packet 001 The packet is a type packet. 011 The packet is a ARP Request packet type 100 The packet is a type packet with VLAN Tag 101 The packet is a type packet with Double VLAN Tag 110 The packet is a MAC Control packet type 111 The packet is a OAM packet type 010 Reserved
16 ES	Error Summary When this bit is set, it indicates the logical OR of the following bits: RDES3[7]: CRC Error RDES3[12]: Dribble Error RDES3[11]: Receive Error RDES3[9]: Watchdog Timeout RDES3[10]: Overflow Error RDES3[8]: Giant Packet This field is valid only when the LD bit of RDES3 is set.
17:31 PL	Packet Length These bits indicate the byte length of the received packet that was transferred to system memory (including CRC). This field is valid when the LD bit of RDES3 is set and Overflow Error bits are reset. The packet length also includes the two bytes appended to the Ethernet packet when IP checksum calculation is enabled and the received packet is not a MAC control packet. This field is valid when the LD bit of RDES3 is set. When the Last Descriptor and Error Summary bits are not set, this field indicates the accumulated number of bytes that have been transferred for the current packet.

49.4.4.3 Receive context descriptor

This descriptor is read-only for the application. Only DMA can write to this descriptor. The context descriptor provides information about the extended status related to the last received packet. The Bit 1 of RDES3 indicates the context type descriptor.

Figure 1002. Receive context descriptor



49.4.4.3.1 RDES0 context descriptor

Table 1096. RDES0 context descriptor

Field	Description
0:31 RTSL	Receive Packet Timestamp Low The DMA updates this field with least significant 32 bits of the timestamp captured for corresponding Receive packet. When this field and the RTSH field of RDES1 show all-ones value, the timestamp must be considered as corrupt.

49.4.4.3.2 RDES1 context descriptor

Table 1097. RDES1 context descriptor

Field	Description
0:31 RTSH	Receive Packet Timestamp High The DMA updates this field with most significant 32 bits of the timestamp captured for corresponding receive packet. When this field and the RTSL field of RDES0 show all-ones value, the timestamp must be considered as corrupt.

49.4.4.3.3 RDES2 context descriptor

Table 1098. RDES2 context descriptor

Field	Description
0:31	Reserved

49.4.4.3.4 RDES3 context descriptor

Figure 1003. RDES3 context descriptor

0	1	2	3:31
OWN	CTXT	DE	Reserved

Table 1099. RDES3 context descriptor

Field	Description
0 OWN	Own Bit When this bit is set, it indicates that the DMA owns the descriptor. When this bit is reset, it indicates that the application owns the descriptor. The DMA clears this bit when either of the following conditions is true: The DMA completes the packet reception. The buffers associated with the descriptor are full.
1 CTXT	Receive Context Descriptor When this bit is set, it indicates that the current descriptor is a context descriptor. The DMA writes 1'b1 to this bit for context descriptor. DMA writes 2fb11 to indicate a descriptor error due to all 1s. When CTXT and DE bits are used together, {CTXT, DE} 00 Reserved 01 Reserved 10 Context Descriptor 11 Descriptor Error **Note:** When Descriptor Error occurs, the Receive DMA closes the receive descriptor indicating Descriptor Error. This receive descriptor is skipped and the buffer addresses are not used to write the packet data Receive DMA will set the CDE bit in DMA_CH#_Status register but not the RI bit even when IOC is set, as this is not marked as last receive descriptor for the packet. The subsequent valid receive descriptor is used to write the packet data.
2 DE	Descriptor Error Refer to the CTXT bit description for details of using the DE bit along with CTXT bit.
3:31	Reserved

49.4.5 Enhanced descriptor for time-based scheduling


The time-based scheduling feature needs Enhanced Descriptors (that are 32 Bytes) to be enabled on all the DMA channels that intend to use the feature (by setting the EDSE bit of DMA_CH*n*_TX_Control register).

The structure of 32-byte descriptor for the context and the normal descriptor in Read and Write formats are described in the following sections.

49.4.5.1 Enhanced context descriptor (Read, 32-bit mode)


The first 16 bytes of the enhanced context descriptor (ETDESC4 to ETDESC7) are reserved and must be zeros. The fields present in last bytes of the descriptor (TDESC0 to TDESC3) are same as the context descriptor (TDESC0 to TDESC3) in 16 byte format.

Figure 1004. Enhanced context descriptor - Read



49.4.5.2 Enhanced context descriptor (Write, 32-bit mode)

Figure 1005. Enhanced context descriptor - Write



49.4.5.3 Enhanced Normal descriptor - Read (32-bit mode)

The fields present in the first 16 bytes of the Enhanced Descriptor format of normal descriptor are as follows:

- LTV


  Launch Time Valid indicates the Launch Time (LT) and GSN fields present in the descriptor are valid.

  The LTV must be set only if the FD bit of the descriptor is not.
- GSN

  This field indicates the GCL slot number associated with the packet.
- Launch Time (LT)


  This field indicates the Launch Time associated with the packet.

Figure 1006. Enhanced normal descriptor - Read (32-bit mode)



49.4.5.4 Enhanced normal descriptor (Write, 32-bit mode)

Figure 1007. Enhanced normal descriptor Write (32-bit mode)



Note: All the enhanced descriptor examples, assumes a 32-bit data width configuration. However, the same definitions are valid in 64- and 128-bit configurations.

In both the write back formats, no modifications can be done to the extended 16 bytes. The rest of the 16 bytes (TDESC0 to TDESC3) are written back as per the previous 16 bytes Descriptor format.

Fetch time when enabled overrides the AV slot function.

When TSO is enabled, the Launch and Fetch times are applicable to first segment that is transferred, all subsequent segments do not have any time restrictions.

When an unaligned new GCL list (with a different CTR) is installed it is recommended not to have traffic during the installation of the new list. Any traffic during the switching of the lists might have unpredictable behavior regarding Fetch, Launch, and Launch expiry as the CTR and BTR values get updated while the frame is being processed.

49.5 Programming guidelines

This section provides the instructions for initializing the DMA or MAC registers in the proper sequence.

49.5.1 Initializing DMA

Complete the following steps to initialize the DMA:

1. Provide a software reset. This resets all of the MAC internal registers and logic (bit 31 of *DMA mode register (DMA_MODE)*).
2. Wait for the completion of the reset process (poll bit 31 of the *DMA mode register (DMA_MODE)*, which is only cleared after the reset operation is completed).
3. Program the following fields to initialize the *DMA system bus mode register (DMA_SYSBUS_MODE)*:
   a) AAL
   b) Fixed burst or undefined burst
   c) Burst mode values for AHB bus interface
4. Create a descriptor list for transmit and receive. In addition, ensure that the receive descriptors are owned by DMA (set bit 0 of descriptor TDES3/RDES3).

Note: Descriptor address from start to end of the ring should not cross the 4 GB boundary.

5. Program the Transmit and Receive Ring length registers (DMA_CH*n*_TxDesc_Ring_Length and DMA_CH*n*_RxDesc_Ring_Length). The ring length programmed must be at least 4.
6. Initialize receive and transmit descriptor list address with the base address of the transmit and receive descriptor (DMA_CH*n*_TxDesc_List_Address, DMA_CH*n*_RxDesc_List_Address). Also, program transmit and receive tail pointer registers indicating to the DMA about the available descriptors (DMA_CH*n*_TxDesc_Tail_Pointer and DMA_CH*n*_RxDesc_Tail_Pointer).
7. Program the settings of the following registers for the parameters such as maximum burst-length (PBL) initiated by DMA, descriptor skip lengths, OSP in case of TxDMA, RBSZ in case of RxDMA, and so on:
   a) DMA_CH*n*_TX_Control
   b) DMA_CH*n*_TX_Control
   c) DMA_CH*n*_TX_Control
8. Enable the interrupts by programming the DMA_CH*n*_Interrupt_Enable register.
9. Start the Receive and Transmit DMAs by setting SR (bit 31) of the DMA_CH*n*_RX_Control and ST (bit 31) of the DMA_CH*n*_TX_Control register.
10. Repeat steps *4* to *9* for all the Tx DMA and Rx DMA channels selected in the hardware.

49.5.2 Initializing MTL registers

Complete the following steps to initialize the MTL registers:

1. Program the Tx Scheduling (SCHALG) and Receive Arbitration Algorithm (RAA) fields in MTL_Operation_Mode to initialize the MTL operation for multiple Tx and Rx queues.
2. Program the Receive Queue to DMA mapping in the MTL_RxQ_DMA_Map0 register.

3. Program the following fields to initialize the mode of operation in the MTL_TxQ0_Operation_Mode register:
   a) Transmit Store And Forward (TSF) or Transmit Threshold Control (TTC) in case of threshold mode.
   b) Transmit Queue Enable (TXQEN) to value 2‘b10 to enable Transmit Queue0.
   c) Transmit Queue Size (TQS).
4. Program the following fields to initialize the mode of operation in the MTL_RxQ0_Operation_Mode register:
   a) Receive Store and Forward (RSF) or RTC in case of Threshold mode.
   b) Flow Control Activation and De-activation thresholds for MTL Receive FIFO (RFA and RFD).
   c) Error Packet and undersized good Packet forwarding enable (FEP and FUP)
   d) Receive Queue Size (RQS).
5. Repeat previous two steps for the second MTL Tx and Rx queue.

49.5.3 Initializing MAC

The following MAC Initialization operations can be performed after DMA initialization. If the MAC initialization is completed before the DMA is configured, enable the MAC receiver (last step in the following sequence) only after the DMA is active. Otherwise, received frames fill the Rx FIFO and overflow.

1. Provide the MAC address registers: MAC_Address0_High and MAC_Address0_Low. For more than one MAC address program the MAC addresses appropriately.
2. Program the following fields to set the appropriate filters for the incoming frames in the MAC_Packet_Filter register:
   a) Receive All
   b) Promiscuous mode
   c) Hash or Perfect Filter
   d) Unicast, multicast, broadcast, and control frames filter settings
3. Program the following fields for proper flow control in the MAC_Q0_Tx_Flow_Ctrl register:
   a) Pause time and other Pause frame control bits
   b) Transmit Flow control bits
   c) Flow Control Busy
4. Program the MAC_INTERRUPT_ENABLE register, as required.
5. Program the appropriate fields in the MAC_Configuration register. For ex: Inter-packet gap while transmission and jabber disable.
6. Set bit 31 and 30 in MAC_Configuration registers to start the MAC transmitter and receiver.

49.5.3.1 For normal operation

Complete the following steps:

1. For normal transmit and receive interrupts, read the interrupt status. Then, poll the descriptors, reading the status of the descriptor owned by the Host (either transmit or receive).
2. Set appropriate values for the descriptors, ensuring that transmit and receive descriptors are owned by the DMA to resume the transmission and reception of data.
3. If the descriptors are not owned by the DMA (or no descriptor is available), the DMA goes into SUSPEND state. The transmission or reception can be resumed by freeing the descriptors and writing the descriptor tail pointer to Tx/Rx tail pointer register.
   a) DMA_CH*n*_TxDesc_Tail_Pointer
   b) DMA_CH*n*_RxDesc_Tail_Pointer
4. The values of the current host transmitter or receiver descriptor address pointer can be read for the debug process.
   a) DMA_CH*n*_Current_App_TxDesc
   b) DMA_CH*n*_Current_App_RxDesc
5. The values of the current host transmit buffer address pointer and receive buffer address pointer can be read for the debug process.
   a) DMA_CH*n*_Current_App_TxBuffer
   b) DMA_CH*n*_Current_App_RxBuffer

49.5.3.2 For stopping and starting transmission

Complete the following steps to pause the transmission for some time.

Note: The steps are provided for Channel 0.

1. Disable the transmit DMA (if applicable) by clearing Bit 31 (ST) of the DMA_CH*n*_TX_Control register.
2. Wait for any previous frame transmissions to complete. You can check this by reading the appropriate bits of the MTL_TxQ0_Debug register (TRCSTS is not 01 and TXQSTS=0).
3. Disable the MAC transmitter and MAC receiver by clearing Bit 31 (RE) and Bit 30(TE) of the MAC_Configuration register.
4. Disable the receive DMA (if applicable), after making sure that the data in the Rx FIFO is transferred to the system memory (by reading the appropriate bits of the MTL_RxQ0_Debug register, PRXQ=0 and RXQSTS=00).
5. Make sure that both Tx Queue and Rx Queue are empty (TXQSTS is 0 in the MTL_TxQ0_Debug register and RXQSTS is 0 in the MTL_RxQ0_Debug register).
6. To restart the operation, first start the DMAs, and then enable the MAC transmitter and receiver.

Note: Do not change the configuration (such as duplex mode, speed, port, or loop back) when the MAC is actively transmitting or receiving. The Software should change these parameters only when the MAC transmitter and receiver are not active.
Similarly the DMA related configuration should not be changed when Transmit and Receive DMA are in active.

49.5.3.3 Programming guidelines for switching to new descriptor list in RxDMA

Switching to a new descriptor list is different in the Rx DMA compared to the Tx DMA. Switching to a new descriptor list is permitted when the RxDMA is in SUSPEND state, as clarified by the following points:

- Generally, RxDMA prepares the descriptors in advance.
- If the RxDMA goes to SUSPEND due to descriptors not being available, a major failure occurs (software is not able to free the filled-up descriptors/buffers). If this issue is not rectified immediately, frames will be lost because of an RxFIFO Overflow. Therefore, the software is allowed to create a new descriptor list and program the RxDMA to start using it immediately, without going into STOP state.

49.5.4 Programming guidelines for multi-channel multi-queuing

Following are the steps for Transmit:

1. Program the Transmit queue size in the TQS field of MTL_TxQ*n*_Operation_Mode register. Based on the value programmed in TQS field, the size of the queue is determined. In the Transmit operation, the number of channels is equal to the number of the queues. Due to this reason, the Channel to Queue mapping is fixed.
2. Enable ST bit of DMA_CH*n*_TX_Control register and corresponding TXQEN in MTL_TxQ*n*_Operation_Mode register.
3. The scheduling method need to be programmed in SCHALG of the MTL_Operation_Mode register.
4. In case of CBS algorithm in AVB queues, the following registers also needs to be programmed as required:
   a) MTL_TxQ*n*_ETS_Control
   b) MTL_TxQ*n*_SendSlopeCredit
   c) MTL_TxQ*n*_HiCredit
   d) MTL_TxQ*n*_LoCredit

Following are the steps for Receive:

1. Program the Receive queue size in the RQS field of MTL_RxQ*n*_Operation_Mode Register. Based on the value programmed in RQS field, the size of the queue is determined.
2. Enable the Receive Queues 0 to 1 in the fields RXQ0EN to RXQ1EN in MAC_RxQ_Ctrl0 Register for AV. In DMA configurations, SR bit of statically or dynamically mapped DMA_CH*n*_RX_Control Register and corresponding RXQ*n*_EN in MAC_RxQ_Ctrl0 Register needs to be enabled.
3. The MAC routes the Rx packets to the Rx Queues based on following packet types:
   a) AV PTP Packets: Based on the programming of AVPTPQ in MAC_RxQ_Ctrl1 Register.
   b) AV Untagged Control packets: Based on the programming of AVCPQ in MAC_RxQ_Ctrl1 register.
   c) VLAN Tag Priority field in VLAN Tagged packets: Program PSRQ1-0 of the MAC_RxQ_Ctrl2 register for the routing of tagged packets based on the USP (user Priority) field of the received packets to the Rx Queues 0 to 1.
   d) The AV tagged control and data packets are also routed based on PSRQ field of the MAC_RxQ_Ctrl2 register.

4. If multiple RX DMA channels are enabled, the following programming should be done for proper arbitration and mapping:
   a) Program the RAA field of MTL_Operation_Mode register to select the arbitration algorithm to decide which RxQ is read out from the RxFIFO memory.
   b) Program the MTL_RxQ*n*_Control to decide the weights and the packet arbitration for each RxQ.
   c) If static mapping is programmed in MTL_RxQ_DMA_Map0 register (RXQ*n*DADMACH is reset to 0), bits RXQx2DMA and others need to be programmed to select the channel for which each queue is mapped.
   d) Set RXQ*n*DADMACH bit in MTL_RxQ_DMA_Map0 Register to select dynamic mapping of packets in each RxQueue.
   e) In dynamic channel mapping, the routing of a packet to a specific RxDMA channel is decided by the value of DCS field in the lowest MAC Address Register.

Note: The priorities set in PSRQ1-0 should be unique.

49.5.4.1 Programming guidelines for recovering from DMA channel failure

When the DMA channel issues a bus error, follow these steps to recover from the failure.

49.5.4.1.1 Recovering from the receive DMA channel failure

Follow these steps if you get bus error in the Receive DMA channel:

1. Set the RPF bit to 1. This flushes all the packets one after the other.
   This step is optional. However, setting this bit prevents HOL (head-of-line) blocking in the Rx queues when packets sent to the RXDMA are stopped due to bus error.
2. Re-program the specific Registers of the DMA channel.
3. Start the DMA channel.

49.5.4.1.2 Recovering from the transmit DMA channel failure

1. Stop the specific DMA channel, even if it is in active state.
2. Flush the corresponding MTL queue.
3. Re-program the specific Registers of the DMA channel.
4. Start the DMA channel.

49.5.5 Programming guidelines for MII link state transitions

The following steps are to be performed when the link is down but the Transmit and Receive clocks are running:

Note: The steps are provided for Channel 0.

1. Disable the Transmit DMA (if applicable) by clearing Bit 31 (ST) of DMA_CH*n*_TX_Control register.
2. Disable the MAC receiver by clearing Bit 29 (RE) of the MAC_Configuration register
3. Wait for any previous frame transmissions to complete. You can check this by reading the appropriate bits of MTL_TxQ0_Debug register (TRCSTS is not 01).
   -or-
   Flush the Tx FIFO for faster empty operation.
4. Disable the MAC transmitter by clearing Bit 30 (TE) of the MAC_Configuration register.

5. Make sure that both Tx Queue and Rx Queue are empty (TXQSTS is 0 in the MTL_TxQ0_Debug register and RXQSTS is 0 in the MTL_RxQ0_Debug register).
6. After the link is up, read the PHY registers to know the latest configuration and accordingly program the MAC registers.
7. Restart the operation by starting the Tx DMA, and then enabling the MAC Transmitter and Receiver.

You do not need to disable the Rx DMA. As the Receiver is disabled, the FIFO does not get any data in the Rx FIFO.

Do the following steps when the link is down and the Transmit and Receive clocks are stopped:

Note: The steps are provided for Channel 0.

1. Disable the MAC Transmitter and Receiver by clearing bits RE and TE of MAC_Configuration register. This will not take effect immediately as the clocks are absent.
2. Wait till the link is up and the clocks are restored.
3. Wait for the completion of the transfer of any partial frame if any at time of stopping of Transmit/Receive clock. This can be checked by reading the MAC_Debug Register (should be all-zero). Some old packets may still remain in the TXFIFO as the MAC Transmitter is stopped.
4. Read the PHY registers to know the latest operating mode and accordingly program the MAC registers.
5. Restart the MAC Transmitter and Receiver by setting RE and TE bits.

49.5.6 Programming guidelines for IEEE 1588 timestamping

49.5.6.1 Initialization guideline for system time generation

The timestamp feature is enabled by setting Bit 31 of the MAC_Timestamp_Control register. However, it is essential that the timestamp counter should be initialized after this bit is set. Complete the following steps during for initialization:

1. Mask the Timestamp Trigger interrupt by clearing the bit 15 of MAC_INTERRUPT_ENABLE register.
2. Set Bit 31 of MAC_Timestamp_Control register to enable timestamping.
3. Program MAC_Sub_Second_Increment Register based on the PTP clock frequency.
4. If you are using the Fine Correction approach, program MAC_Timestamp_Addend and set Bit 26 of MAC_Timestamp_Control register.
5. Poll the MAC_Timestamp_Control register until Bit 26 is cleared.
6. Program Bit 30 of MAC_Timestamp_Control register to select the Fine Update method (if required).
7. Program MAC_System_Time_Seconds_Update Register and MAC_System_Time_Nanoseconds_Update Register with the appropriate time value.
8. Set Bit 29 in MAC_Timestamp_Control register.
   The timestamp counter starts operation as soon as it is initialized with the value written in the Timestamp Update registers.

If one-step timestamping is enabled:

a) To enable one-step timestamping, program Bit 4 of the TDES Context Descriptor.

b) Program registers MAC_Timestamp_Ingress_Asym_Corr and MAC_Timestamp_Egress_Asym_Corr to update the correction field in PDelay_Req PTP messages.

9. Enable the MAC receiver and transmitter for proper timestamping.

Note: If timestamp operation is disabled by clearing Bit 31 of MAC_Timestamp_Control Register, you need to repeat all these steps to restart the timestamp operation.

49.5.6.2 System time correction

To synchronize or update the system time in one process (coarse correction method), complete the following steps:

1. Set the offset (positive or negative) in the Timestamp Update registers (MAC_System_Time_Seconds_Update and MAC_System_Time_Nanoseconds_Update).
2. Set Bit 28 (TSUPDT) of the MAC_Timestamp_Control Register.
   The value in the Timestamp Update registers is added to or subtracted from the system time when the TSUPDT bit is cleared.

To synchronize or update the system time to reduce system-time jitter (fine correction method), complete the following steps:

1. With the help of the algorithm explained in System Time Register Module, calculate the rate by which you want to make the system time increments slower or faster.
2. Update the MAC_Timestamp_Addend with the new value and set Bit 26 of the MAC_Timestamp_Control register.
3. Wait for the time for which you want the new value of the Addend register to be active. You can do this by enabling the Timestamp Trigger interrupt after the system time reaches the target value.
4. Program the required target time in the MAC_PPS0_Target_Time_Seconds register and the MAC_PPS0_Target_Time_Nanoseconds register.
5. Enable the Timestamp interrupt in bit 19 of MAC_INTERRUPT_ENABLE register.
6. Set bit 27 in Register MAC_Timestamp_Control.
7. When this trigger causes an interrupt, read MAC_INTERRUPT_STATUS register.
8. Reprogram MAC_Timestamp_Addend register with the old value and set bit 26 again.

49.5.7 Programming guidelines for AV feature

Complete the following steps to initialize the DMA for AV feature:

1. Provide a software reset to reset all QOS internal registers and logic (bit 31 in DMA_Mode register).
2. Wait for the completion of the reset process. Poll bit 31 of the DMA_Mode register, which is cleared only after the reset operation is completed.
3. Program the fields to initialize the DMA register by setting the values in DMA_Mode register.
4. Create a proper descriptor list for transmit and receive. In addition, ensure that the DMA owns the Transmit and Receive descriptors. When OSF mode is used, at least two TX descriptors are required.

5. Make sure that your software creates three or more different transmit or receive descriptors in the list before reusing any of the descriptors.
6. Program the Transmit and Receive Ring length registers. The ring length programmed must be at least 4. Then initialize receive and transmit descriptor list address with the base address of transmit and receive descriptor. Finally program the Transmit and Receive tail pointer registers indicating to the DMA about the available descriptors:
   a) DMA_CH*n*_TxDesc_Ring_Length
   b) DMA_CH*n*_RxDesc_Ring_Length
   c) DMA_CH*n*_TxDesc_List_Address
   d) DMA_CH*n*_RxDesc_List_Address
   e) DMA_CH*n*_TxDesc_Tail_Pointer
   f) DMA_CHn_RxDesc_Tail_Pointer
7. Program the following fields to initialize the mode of operation in the MTL_TxQ1_Operation_Mode register:
   a) Transmit Store And Forward (TSF)
   b) Transmit Threshold Control (TTC)
   c) Transmit Queue Enable (TXQEN) to value 2‘b10 to enable Transmit Queue0
   d) Transmit Queue Size (TQS)
8. Enable the interrupts by programming the DMA_CH*n*_Interrupt_Enable register.
9. Repeat steps *4* through *9* for all additional channels of AV feature.
10. Program the CBS control register, idleSlope, sendSlope, hiCredit, and loCredit registers of the AV Queues.
11. Start the Receive and Transmit DMA by setting bit 31 of the DMA_CH*n*_TX_Control register and bit 31 of the DMA_CH*n*_RX_Control register.

49.5.7.1 Enabling slot number checking

The slot number check feature is used to specify the intervals at which the DMA Channels mapped to AV Queues fetches the frames from the AHB system bus. This feature is useful for a uniform and periodic transfer of the AV traffic from the host memory. The feature is available only when you enable time-stamping and program the MAC_Sub_Second_Increment register. Complete the following steps to enable the slot number checking:

Note: These steps should be completed after Step 10 and before Step 11 of Section 49.5.7: Programming guidelines for AV feature.

1. Enable time-stamping by following the steps described in *Section 49.5.6.1: Initialization guideline for system time generation*.
2. Make sure that the SLOTNUM field (bits 9:12) of TDES3 Normal Descriptor (Read Format) contains a valid slot number. You can read the current reference slot number from the DMA_CH*n*_Slot_Function_Control_Status.
3. Set Bit 31 (ESC) of the Slot Function Control and Status register of a channel to enable the slot number checking.

49.5.7.2 Enabling average bits per slot reporting

The CBS Status register of the additional AV channels provides information about the average bits that are transmitted in a slot. The software can asynchronously read this

register to retrieve information about the average bits transmitted per slot. Complete the following steps to enable average bits per slot reporting:

1. Enable time-stamping by following the steps described in *Section 49.5.6.1: Initialization guideline for system time generation*.
2. Program Bits [25:27], SLC, of the MTL_TxQ*n*_ETS_Control register of a channel with number of slots over which the average transmitted bits per slot need to be computed.
3. Enable Bit 22 (ABPSSIE) of the MTL_Q*n*_Interrupt_Control_Status register of a channel to generate the average bits per slot interrupt.
4. Read Bits [15:31], ABS, from the MTL_TxQ*n*_ETS_Status register of a channel on each interrupt.

Note: The software can read the ABS bits in polling mode even if the ABPSIE bit is not enabled. When high, bit 30 (ABPSIS) of the MTL_TxQn_ETS_Status register indicates that a new value is updated in the ABS field.

The frequency of this interrupt depends on the value programmed in the Step 2. For example, when you program value 0 in the SLC field, the interrupt is generated at every 125 microsecond.
When not required, you can disable this interrupt to stop the interrupt flooding.

49.5.8 Programming guidelines for energy efficient ethernet

49.5.8.1 Entering and exiting the Tx LPI mode

For entering and exiting the Tx LPI Mode, complete the following steps:

1. Read the PHY register through the MDIO interface, check if the remote end has the EEE capability, and then negotiate the timer values.
2. Program the PHY registers through the MDIO interface (including the RX_CLK_stoppable bit that indicates to the PHY whether to stop Rx clock in LPI mode).
3. Program Bits[6:15] and Bits[16:31] in MAC_LPI_Timers_Control register.
4. Read the link status of the PHY chip by using the MDIO interface and update Bit 14 of MAC_LPI_Control_Status accordingly. This update should be done whenever the link status in the PHY chip changes.
5. Program the MAC_1US_Tic_Counter as per the frequency of the clock used for accessing the CSR slave port.
6. Program the MAC_LPI_Entry_Timer register (LPIET) with the IDLE time for which the MAC should wait before entering the LPI state on its own.
7. Set LPIET and LPITXA (bit[11:12]) of MAC_LPI_Control_Status register to enable the auto-entry into LPI and auto-exit of MAC from LPI state.
8. Set Bit 15 of MAC_LPI_Control_Status register to make the MAC Transmitter enter the LPI state.
   The MAC enters the LPI mode after completing all scheduled packets and remains IDLE for the time indicated by LPIET. It sets the TLPIEN (bit[31]) after entry to LPI state.
9. When a packet is scheduled for transmission (when the TxDMA comes out of IDLE state or when a packet is presented at ATI or MTI interface), the MAC Transmitter exits

LPI state automatically. It waits for TWT time before setting the TLPIEX interrupt status bit and then resume the packet transmission.

10. MAC Transmitter re-enters LPI state if it remains IDLE for LPIET time and sets the TLPIEN bit and the entry-exit cycle continues.
11. Reset LPITXEN in case the application wants to over-ride the auto-entry/exit modes and make the MAC Transmitter exit the LPI state directly.

Note: To make the MAC enter the LPI state only after it completes the transmission of all queued frames in the Tx FIFO, you should set Bit 12 in MAC_LPI_Control_Status register.
To switch off the MII Transmit Clock during the LPI state, use the sbd_tx_clk_gating_ctrl_o signal for gating the clock input.
To switch off the CSR clock or power to the rest of the system during the LPI state, you should wait for the TLPIEN interrupt of MAC_LPI_Control_Status register to be generated. Restore the clocks before performing step 6 when you want to come out of the LPI state.

49.5.8.2 Gating off the CSR clock in the LPI mode

You can gate off the CSR clock to save the power when the MAC is in the Low-Power Idle (LPI) mode.

49.5.8.3 Gating off the CSR clock in the Rx LPI mode

The following operations are performed when the MAC receives the LPI pattern from the PHY.

1. The MAC RX enters the LPI mode and the Rx LPI entry interrupt status [RLPIEN] interrupt of MAC_LPI_Control_Status register is set.
2. The interrupt pin is asserted. The interrupt is cleared when the host reads the MAC_LPI_Control_Status register.

After the interrupt is asserted and the MAC Tx is also in the LPI mode, you can gate-off the CSR clock. If the MAC TX is not in the LPI mode when you gate off the CSR clock, the events on the MAC transmitter do not get reported or updated in the CSR.

For restoring the CSR clock, wait for the LPI exit indication from the PHY after which the MAC asserts the LPI exit interrupt on lpi_intr_o (synchronous to clk_rx_i). The lpi_intr_o interrupt is cleared when MAC_LPI_Control_Status register is read.

49.5.8.4 Gating off the CSR clock in the Tx LPI mode

The following operations are performed when Bit 15 (LPIEN) of MAC_LPI_Control_Status register is set:

1. The Transmit LPI Entry interrupt (TLPIEN bit of MAC_LPI_Control_Status register) is set.
2. The interrupt pin is asserted. The interrupt is cleared when the host reads the MAC_LPI_Control_Status register.

After the interrupt is asserted and the MAC RX is also in the LPI mode, you can gate off the CSR clock. If the MAC RX is not in the LPI mode when you gate off the CSR clock, the events on the MAC receiver do not get reported or updated in the CSR.

For restoring the CSR clock, switch on the CSR clock when the MAC has to come out of the TX LPI mode. After the CSR clock is resumed, reset Bit 15 (LPIEN) of MAC_LPI_Control_Status register to bring the MAC out of the LPI mode.

49.5.9 Programming guidelines for flexible Pulse-Per-Second (PPS) output

49.5.9.1 Generating single pulse on PPS

1. Program 11 or 10 (for interrupt) in Bits [25:26], TRGTMODSEL, of the MAC_PPS_Control register. This instructs the MAC to use the Target Time registers (MAC_PPS0_Target_Time_Seconds and MAC_PPS0_Target_Time_Nanoseconds) for start time of PPS signal output.
2. Program the start time value in the Target Time registers (MAC_PPS0_Target_Time_Seconds and MAC_PPS0_Target_Time_Nanoseconds).
3. Program the width of the PPS signal output in MAC_PPS0_Width Register.
4. Program Bits [28:31], PPSCMD, of MAC_PPS_Control to 0001. This instructs the MAC to generate single pulse on the PPS signal output at the time programmed in the Target Time registers.

When the PPSCMD is executed (PPSCMD bits = 0), you can cancel the pulse generation by giving the Cancel Start Command (PPSCMD=0011) before the programmed start time elapses. You can also program the behavior of the next pulse in advance. To program the next pulse:

1. Program the start time for the next pulse in the Target Time registers. This time should be more than the time at which the falling edge occurs for the previous pulse.
2. Program the width of the next PPS signal output in MAC_PPS0_Width.
3. Program Bits [28:3], PPSCMD, of MAC_PPS_Control to generate a single pulse after the time at which the previous pulse is de-asserted. This instructs the MAC to generate single pulse on the PPS signal output, at the time programmed in Target Time registers.

If you give this command before the previous pulse becomes low, then the new command overwrites the previous command and the QOS may generate only 1 extended pulse.

49.5.9.2 Generating a pulse train on PPS

1. Program 11 or 10 (for interrupt) in Bits [25:26], TRGTMODSEL, of MAC_PPS_Control register. This instructs the MAC to use the Target Time registers (MAC_PPS0_Target_Time_Seconds and MAC_PPS0_Target_Time_Nanoseconds) for start time of the PPS signal output.
2. Program the start time value in the Target Time registers (MAC_PPS0_Target_Time_Seconds and MAC_PPS0_Target_Time_Nanoseconds).
3. Program the interval value between the train of pulses on the PPS signal output in MAC_PPS0_Interval Register.
4. Program the width of the PPS signal output in MAC_PPS0_Width Register.
5. Program Bits[28:3], PPSCMD, of MAC_PPS_Control Register to 0010. This instructs the MAC to generate train of pulses on the PPS signal output with start time programmed in Target Time registers.

By default, the PPS pulse train is free-running unless stopped by ‘STOP Pulse train at time’ or ‘STOP Pulse Train immediately’ commands

6. Program the stop value in the Target Time registers. Ensure that Bit 0 (TSTRBUSY) of MAC_PPS0_Target_Time_Nanoseconds Register is reset before programming the Target Time registers again.
7. Program the PPSCMD field (bit [28:31]) of MAC_PPS_Control to 0100. This stops the train of pulses on PPS signal output after the programmed stop time specified in Step *6* elapses.

You can stop the pulse train at any time by programming 0101 in the PPSCMD field. Similarly, you can cancel the Stop Pulse train command (given in Step 7) by programming 0110 in the PPSCMD field before the time (programmed in Step 6) elapses. You can cancel the pulse train generation by programming 0011 in the PPSCMD field before the programmed start time (in Step 2) elapses.

49.5.9.3 Generating an Interrupt without affecting the PPS

The Bits [25:26], TRGTMODSEL, of the MAC_PPS_Control Register enable you to program the Target Time registers (MAC_PPS0_Target_Time_Seconds and MAC_PPS0_Target_Time_Nanoseconds) to do any one of the following:

- Generate only interrupts
- Generate interrupts and the PPS start and stop time
- Generate only PPS start and stop time

To program the Target Time registers to generate only interrupt event:

1. Program 00 (for interrupt) in Bits [25:26], TRGTMODSEL, of MAC_PPS_Control register. This instructs the MAC to use the Target Time registers for target time interrupt.
2. Program a target time value in the Target Time registers. This instructs the MAC to generate an interrupt when the target time elapses.
   If Bits [25:26], TRGTMODSEL, are changed (for example, to control the PPS), then the interrupt generation is over-written with the new mode and new programmed Target Time register value.

49.5.10 Programming guidelines for TSO

The TCP Segmentation Offload (TSO) engine is used to offload the TCP segmentation functions to the hardware. To program the TSO, set the TSE bit to enable TCP packet segmentation, and program descriptor fields to enable TSO for the current packet.

Complete the following steps to program TSO:

1. Program the TSE bit of corresponding DMA_CH[n]_Tx_Control register to enable TCP packet segmentation in that DMA.
2. In addition to the normal transfer descriptor setting, the following descriptor fields must be programmed to enable TSO for the current packet:
   a) Enable TSE in Bit 18 of TDES3.
   b) Program the length of the un-segmented TCP/IP packet payload in bits [17:0] of TDES3 and the TCP header in bits [22:19] of TDES3.
   c) Program the maximum size of the segment in MSS of DMA_CH[n]_Control register or MSS in the context descriptor.

If MSS field is programmed in both DMA_CH[n]_Control register and in the context descriptor, the latest software programmed sequence is considered.

3. The header of the unsegmented TCP/IP packet should be in Buffer 1 of the first descriptor and this buffer must not hold any payload bytes. The payload is allocated to Buffer 2 and the buffers of the subsequent descriptors.

Note: If TSE is enabled in TDES3 for a non-TCP-IP packet, the result is unpredictable.

49.5.11 Programming guidelines for split header on Receive

Split Header support is an optional feature that you can enable by selecting the Enable Split Header Feature option and by setting the SPH bit in the DMA_CH#_Control register. The DMA can process the header and payload of received packets separately.

When split header support is enabled, the buffer 1 (RDES0) of the descriptors is used only for the header. Therefore the DMA writes the header of the received packet in buffer 1 when FD bit of RDES3 is set. The payload of the received packet is directed to the buffer2 (RDES2).

For subsequent descriptors (FD is set to 0), buffer1 is not used and the payload is written only to buffer 2. When the host enables split header structure by setting the SPH Bit[24] of register DMA_CH[n]_Control_register, the host must ensure that Buffer1 is always valid in all descriptors by creating Buffer1 and indicating this by setting Bit[24] (BUF1V) of RDES3 for all descriptors.

49.5.12 Programming guidelines for VLAN filtering on Receive

1. Program MAC_VLAN_Tag Register for the following bit to select the filtering method:
   a) ETV: Enable 12-Bit VLAN Tag Comparison or 16-bit VLAN Tag comparison. VTHM: VLAN Tag Hash Table Match Enable.
   b) ERIVLT: Enable inner VLAN Tag or outer VLAN Tag (to enable the inner or outer VLAN Tag filtering, Double VLAN Processing should enabled by setting EDVLP).
   c) ERSVLM: Enable Receive S-VLAN Match or C-VLAN match (for S-VLAN processing to be enabled, set ESVL).
   d) DOVLTC: Ignores VLAN Type for Tag Match.
   e) VTIM: to enable VLAN Tag Inverse Match instead of the normal VLAN Tag matching.
2. Program VL of MAC_VLAN_Tag register for the 12-bit or 16-bit VLAN tag.
3. If Hash filtering of VLAN tag is enabled, program MAC_VLAN_Hash_Table Register. The upper four bits of the calculated CRC are used to index the contents of the VLAN Hash table. For example, a hash value of 4b'1000 selects Bit 8 of the VLAN Hash table.

49.5.13 Programming guidelines for extended VLAN filtering and routing on Receive

For the indirect access of the per VLAN Tag registers, follow these steps:

- Write
  - Write the required data into the MAC VLAN Tag Data register.
  - Program the VLAN Tag Control Register's OFS field with the required Filter Register's offset and command type to the CT field. For a write command, set this bit to 0.
  - Write 1 to the OB field and wait till the OB bit is reset to do the next write. This will guarantee that the appropriate VLAN Tag Filter Register has been programmed.
- Read
  - Program the VLAN Tag Control Register's OFS Field with the required register's offset and command type to the CT field. For a read command, set this bit to 1.
  - Write 1 to the OB field and wait till the OB bit is reset. The appropriate VLAN Tag Filter register's value is available in the MAC VLAN Tag Data Register.

49.5.14 Programming sequence for queue/channel based VLAN inclusion register

To program the queue/channel-based VLAN inclusion register, complete the following steps:

Note: Indirect VLAN include registers are not accessed while setting the CBTI bit.

1. Set the CBTI bit of MAC_VLAN_INCL register to 1, to enable queue/channel based VLAN Tag insertion on all transmitted packets. This bit must be set before any indirect access to the queue/channel specific MAC_VLAN_INCLn register.
2. Program the VLAN Tag and VLAN Type to be inserted in packets from a particular queue/channel in VLT and CSVL fields of MAC_VLAN_INCL register; corresponding offset address in ADDR field (0 for queue/channel 0, 1 for queue/channel 1, and so on) must be set. Set the RDWR bit to 0 to indicate write access. The write to byte 0 (byte 3 in Big Endian mode) of MAC_VLAN_INCL register initiates access to indirect access MAC_VLAN_INCLn register.
3. The BUSY bit of MAC_VLAN_INCL register is set by ethernet module to indicate the progress of access to indirect access MAC_VLAN_INCLn register. On completion of the access, the BUSY bit is cleared.
   The application must not attempt subsequent access to MAC_VLAN_INCL *n* register when the BUSY bit is 1.
4. Repeat step 2 and step 3 to program VLAN Tag and VLAN Type to be inserted in packets from the remaining queues/channels. The application must ensure that the required VLAN Tag and VLAN Type for all the queues/channels are programmed; otherwise unintended VLAN Tag and VLAN Type might be inserted.

49.5.15 Programming the launch time in time-based scheduling

The launch time is programmed in the Enhanced Normal Tx Descriptors in DMA configurations and is driven as a control word in MTL configurations as follows:

The OSTC and Launch Time features are mutually exclusive and should not be used together; in case of a conflict (if OSTC = LTV = 1 in MTL configuration), priority is given to OSTC and the Launch Time is ignored.

In DMA configuration, if a context descriptor is received with a valid OSTC values immediately before receiving a first normal descriptor with LTV bit set, then the LTV is ignored.

49.5.16 Programming guidelines for ECC protection for memories

Programming guidelines for the ECC protection for memories:

- Enable the ECC feature for the respective memory by setting the appropriate bit in MTL_ECC_Control register.
- A correctable interrupt (sbd_sfty_ce_intr_o) or an uncorrectable interrupt (sbd_sfty_ue_intr_o) are generated to indicate to the application if any correctable/uncorrectable/address errors are detected. Appropriate status is indicated in the DMA/MTL_ECC_Interrupt_Status register.
- Debug mode is provided for each memory to specify errors.

Note: Enable the ECC feature before the traffic is online (or after the reset). Otherwise false interrupts might be triggered.

49.5.16.1 Programming guidelines for ECC hardware error injection (debug mode)

Follow these steps for ECC Hardware Error Injection:

- Enable the ECC error injection feature for MTL TX/RX and DMA TSO, by setting the appropriate bit in the MTL_DBG_CTL register. For more details about accessing memory in debug mode, refer to Accessing Memory In Slave/Debug Mode.
- Enable the ECC error injection feature for the EST memory by setting the appropriate bit in the EST_GCL_Control register.
- Enable the ECC error injection for RX Parser memory by setting the appropriate bit in the MTL_RXP_ Indirect_Acc_Control_Status register. To access Rx Parser memory in debug mode, disable the Rx Parser feature by setting the FRPE bit of MTL_Opeartion_Mode register to 0.
- Where multiple CSR writes are required, for writing single data word into the memory, the application should ensure that all the CSR writes corresponding to one memory write should have the same value for the error injection control word.

49.5.17 Programming guidelines for On-Chip datapath parity protection

Follow these steps for on-chip datapath parity protection:

- Set the EDPP bit of MTL_DPP_Control register to enable the generation of parity and detection of parity Mismatch on datapath. An odd parity generation/detection can be enabled by setting the OPE bit of MTL_DPP_control register else by default even parity generation/detection will be active.
- An uncorrectable interrupt (sbd_sfty_ue_intr_o) is generated ti indicate to the application if any parity Mismatches are detected and the appropriate status will be indicated in DMA/MTL_Safety_Interrupt_ status and MAC_DPP_FSM_Interrupt_Status register.
- Debug mode is supported for each parity generator, to insert error. For details of how to insert errors, refer to Parity Error Injection.

Note: To avoid false safety interrupts, enable the datapath parity protection before the start of Rx or Tx traffic.

49.5.18 Programming guidelines for FSM parity and timeout

Follow these steps to program the FSM parity and timeout:

- Set the PRTYEN and TMOUTEN fields of MAC_FSM_Control register to enable the FSM parity and timeout feature respectively.
- For parity error detection, force the FSMs to enter into a state with even number of 1s and wait for the safety uncorrectable interrupt to be set with FSMPES of MAC_DPP_FSM_Interrupt_Status.
- For Error Injection mode in FSM parity, select the appropriate clock domain for which parity error injection should be set using the [23:16] bits of MAC_FSM_Control register. Wait for the safety uncorrectable interrupt to be set with FSMPES of MAC_DPP_FSM_Interrupt_Status.
- For FSM Timeouts, program the large and normal mode values indicated by LTMRMD and NTMRMD of MAC_FSM_ACT_Timer register.
- Select large or normal mode tic generation per clock domain by using the [31:24] bits of MAC_FSM_Control Register.
- Set the TMR field of the MAC_ACT_Timer field with the appropriate number of CSR clock cycles used to generate 1us tic.
- Force the FSM in a particular clock domain to be in an active state for Timeout duration (for example, T-2T). Check for the safety interrupt and the status bit for the corresponding clock domain getting set in [15:8] bits of MAC_DPP_FSM_Interrupt_Status register.
- For Error Injection mode in FSM timeout, select the appropriate clock domain for which timeout error injection must be set using the [15:8] bits of MAC_FSM_Control register. Wait for the safety uncorrectable interrupt along with the corresponding error status set in MAC_DPP_FSM_Interrupt_Status.
- For application /CSR interface timeout, only normal mode tic generation is used. Based on the timeouts of configured interface, appropriate fields (MSTTES, SLVTES) of MAC_DPP_FSM_interrupt_ Status is set along with the safety interrupt.

50 Ethernet 10 Mbps/100 Mbps/1000M bps

50.1 Overview

The Ethernet module enables a host to transmit and receive data over the Ethernet in compliance with the IEEE 802.3-2015. *Figure 1008* shows a block diagram of the Ethernet module.

As shown in *Figure 1008*, the Ethernet module uses a 64-bit AMBA High-Performance Bus (AHB) on the application side. The AHB interface transfers the data to and from system memory through AHB master interface. One AHB master interface is connected to all DMA channels. The DMA arbiter helps in arbitration of all the paths (Transmit and Receive) in all channels.


As shown in *Figure 1008*, the Ethernet module uses a 32-bit APB interface to program the Control and Status registers (CSR). Each channel has a separate set of Control and Status registers (CSR) for managing the Transmit and Receive functions, descriptor handling, and interrupt handling.

The Transmit FIFO (Tx FIFO) buffers the data transferred from the application to the Ethernet module. Similarly, the Receive FIFO (Rx FIFO) stores the Ethernet frames received from the line until they can be transferred to the application. These are asynchronous FIFOs because they also transfer the data between the application clock and the MAC line clocks. Tx memory and Rx memory are one-ported RAM of 68-bit width for 64 data bus widths. The extra bits are used for storing the byte-enable information.

For multiple queues, all Tx queue share the Tx FIFO memory and all Rx queue share the Rx FIFO memory. The application can program the size of the FIFO memory allocated to each Tx or Rx queue. The Ethernet module provides a direct read or write access to the FIFO memories in Debug mode.

The Ethernet module can be programmed to use one of the multiple PHY interfaces.

Figure 1008. Module block diagram



50.1.1 Ethernet module features

For Ethernet features, refer to the Ethernet Configuration section of the Device Configuration chapter.

50.2 Memory map and registers description

This section provides a detailed description of all registers accessible in this module.

50.2.1 Memory map

Table 1100. Ethernet memory map

Address offset (hex)	Register	Location
0x0000	MAC Configuration register (MAC_CONFIGURATION)	*Section 50.2.2.1*
0x0004	MAC Extended Configuration register (MAC_EXT_CONFIGURATION)	*Section 50.2.2.2*
0x0008	MAC Packet Filter register (MAC_PACKET_FILTER)	*Section 50.2.2.3*
0x000C	MAC Watchdog Timeout register (MAC_WATCHDOG_TIMEOUT)	*Section 50.2.2.4*
0x0010	MAC Hash Table register 0 (MAC_HASH_TABLE_REG0)	*Section 50.2.2.5*
0x0014	MAC Hash Table register 1 (MAC_HASH_TABLE_REG1)	*Section 50.2.2.6*
0x0018–0x004F	Reserved	
0x0050	MAC VLAN Tag Control register (MAC_VLAN_TAG_CTRL)	*Section 50.2.2.7*
0x0054	MAC VLAN Tag Data register (MAC_VLAN_TAG_DATA)	*Section 50.2.2.8*
0x0054	MAC VLAN Tag Filter n register (MAC_VLAN_TAG_FILTERn) for n = 0 to 15	*Section 50.2.2.9*
0x0058	MAC VLAN Hash Table register (MAC_VLAN_HASH_TABLE)	*Section 50.2.2.10*
0x0060	MAC VLAN Tag Inclusion register (MAC_VLAN_INCL)	*Section 50.2.2.11*
0x0060	MAC VLAN Tag Inclusion register n (MAC_VLAN_INCLn) for n = 0 to 2	*Section 50.2.2.12*
0x0064	MAC Inner VLAN Tag Inclusion register (MAC_INNER_VLAN_INCL)	*Section 50.2.2.13*
0x0070	MAC Q0 TX Flow Control register (MAC_Q0_TX_FLOW_CTRL)	*Section 50.2.2.14*
0x0090	MAC Receive Flow Control register (MAC_RX_FLOW_CTRL)	*Section 50.2.2.15*
0x0094	MAC Receive Queue Control 4 register (MAC_RXQ_CTRL4)	*Section 50.2.2.16*
0x0098–0x009F	Reserved	
0x00A0	MAC Receive Queue Control 0 register (MAC_RXQ_CTRL0)	*Section 50.2.2.17*
0x00A4	MAC Receive Queue Control 1 register (MAC_RXQ_CTRL1)	*Section 50.2.2.18*
0x00A8	MAC Receive Queue Control 2 register (MAC_RXQ_CTRL2)	*Section 50.2.2.19*
0x00AC–0x00AF	Reserved	
0x00B0	MAC Interrupt Status register (MAC_INTERRUPT_STATUS)	*Section 50.2.2.20*
0x00B4	MAC Interrupt Enable register (MAC_INTERRUPT_ENABLE)	*Section 50.2.2.21*
0x00B8	MAC Receive Transmit Status register (MAC_RX_TX_STATUS)	*Section 50.2.2.22*
0x00BC–0x00BF	Reserved	
0x00C0	MAC PMT Control and Status register (MAC_PMT_CONTROL_STATUS)	*Section 50.2.2.23*
0x00C4	Wake-up Packet Filter registers	*Section 50.2.2.24*
0x00C8–0x00CF	Reserved	
0x00D0	MAC LPI Control and Status register (MAC_LPI_CONTROL_STATUS)	*Section 50.2.2.25*
0x00D4	MAC LPI Timers Control register (MAC_LPI_TIMERS_CONTROL)	*Section 50.2.2.26*
0x00D8	MAC LPI Entry Timer register (MAC_LPI_ENTRY_TIMER)	*Section 50.2.2.27*

Table 1100. Ethernet memory map (continued)

Address offset (hex)	Register	Location
0x00DC	MAC 1US Tic Counter register (MAC_1US_TIC_COUNTER)	*Section 50.2.2.28*
0x00E0–0x00F7	Reserved	
0x00F8	MAC PHYIF Control Status register (MAC_PHYIF_CONTROL_STATUS)	*Section 50.2.2.29*
0x00FC–0x010F	Reserved	
0x0110	MAC Version register (MAC_VERSION)	*Section 50.2.2.30*
0x0114	MAC Debug register (MAC_DEBUG)	*Section 50.2.2.31*
0x0118–0x011B	Reserved	
0x011C	MAC Hardware Feature0 register (MAC_HW_FEATURE0)	*Section 50.2.2.32*
0x0120	MAC Hardware Feature1 register (MAC_HW_FEATURE1)	*Section 50.2.2.33*
0x0124	MAC Hardware Feature2 register (MAC_HW_FEATURE2)	*Section 50.2.2.34*
0x0128	MAC Hardware Feature3 register (MAC_HW_FEATURE3)	*Section 50.2.2.35*
0x012C–0x013F	Reserved	
0x0140	MAC Data Path Parity FSM interrupt status register (MAC_DPP_FSM_INTERRUPT_STATUS)	*Section 50.2.2.36*
0x0144–0x0147	Reserved	
0x0148	MAC FSM control register (MAC_FSM_CONTROL)	*Section 50.2.2.37*
0x014C	MAC FSM ACT register (MAC_FSM_ACT_TIMER)	*Section 50.2.2.38*
0x0150–0x01FF	Reserved	
0x0200	MAC MDIO Address register (MAC_MDIO_ADDRESS)	*Section 50.2.2.39*
0x0204	MAC MDIO Data register (MAC_MDIO_DATA)	*Section 50.2.2.40*
0x0208	MAC GPIO Control register (MAC_GPIO_CONTROL)	*Section 50.2.2.41*
0x020C	MAC GPIO Status register (MAC_GPIO_STATUS)	*Section 50.2.2.42*
0x0210	MAC ARP Address register (MAC_ARP_ADDRESS)	*Section 50.2.2.43*
0x0214–0x022C	Reserved	
0x0230	MAC CSR SW Control register (MAC_CSR_SW_CTRL)	*Section 50.2.2.44*
0x0234	MAC FPE Control STS register (MAC_FPE_CTRL_STS)	*Section 50.2.2.45*
0x0238	MAC_Ext_Cfg1 register (MAC_EXT_CFG1)	*Section 50.2.2.46*
0x023C–0x023F	Reserved	
0x0240	MAC Presentation Time in Nanoseconds register (MAC_PRESN_TIME_NS)	*Section 50.2.2.47*
0x0244	MAC Presentation Time Update register (MAC_PRESN_TIME_UPDT)	*Section 50.2.2.48*
0x0248–0x02FF	Reserved	
0x0300	MAC Address 0 High register (MAC_ADDRESS0_HIGH)	*Section 50.2.2.49*
0x0304	MAC Address 0 Low register (MAC_ADDRESS0_LOW)	*Section 50.2.2.50*

Table 1100. Ethernet memory map (continued)

Address offset (hex)	Register	Location
(for *n* = 1 to 31)		
0x0300 + *n**0x8	MAC Address *n* High register (MAC_ADDRESS*n*_HIGH)	*Section 50.2.2.51*
0x0304 + *n**0x8	MAC Address *n* Low register (MAC_ADDRESS*n*_LOW)	*Section 50.2.2.52*
0x0400–0x06FF	Reserved	
0x0700	MMC Control register (MMC_CONTROL)	*Section 50.2.2.53*
0x0704	MMC Receive Interrupt register (MMC_RX_INTERRUPT)	*Section 50.2.2.54*
0x0708	MMC Tx Interrupt register (MMC_TX_INTERRUPT)	*Section 50.2.2.55*
0x070C	MMC Rx Interrupt mask register (MMC_RX_INTERRUPT_MASK)	*Section 50.2.2.56*
0x0710	MMC Tx Interrupt Mask register (MMC_TX_INTERRUPT_MASK)	*Section 50.2.2.57*
0x0714	Transmit Octet Count Good Bad register (TX_OCTET_COUNT_GOOD_BAD)	*Section 50.2.2.58*
0x0718	Transmit Packet Count Good Bad register (TX_PACKET_COUNT_GOOD_BAD)	*Section 50.2.2.59*
0x071C	Transmit Broadcast Packets Good register (TX_BROADCAST_PACKETS_GOOD)	*Section 50.2.2.60*
0x0720	Transmit Multicast Packets Good register (TX_MULTICAST_PACKETS_GOOD)	*Section 50.2.2.61*
0x0724	Transmit 64Octets Packets Good Bad register (TX_64OCTETS_PACKETS_GOOD_BAD)	*Section 50.2.2.62*
0x0728	Transmit 65to127Octets Packets Good Bad register (TX_65TO127OCTETS_PACKETS_GOOD_BAD)	*Section 50.2.2.63*
0x072C	Transmit 128To255Octets Packets Good Bad register (TX_128TO255OCTETS_PACKETS_GOOD_BAD)	*Section 50.2.2.64*
0x0730	Transmit 256To511Octets Packets Good Bad register (TX_256TO511OCTETS_PACKETS_GOOD_BAD)	*Section 50.2.2.65*
0x0734	Transmit 512To1023Octets Packets Good Bad register (TX_512TO1023OCTETS_PACKETS_GOOD_BAD)	*Section 50.2.2.66*
0x0738	Transmit 1024ToMaxOctets Packets Good Bad register (TX_1024TOMAXOCTETS_PACKETS_GOOD_BAD)	*Section 50.2.2.67*
0x073C	Transmit Unicast Packets Good Bad register (TX_UNICAST_PACKETS_GOOD_BAD)	*Section 50.2.2.68*
0x0740	Transmit Multicast Packets Good Bad register (TX_MULTICAST_PACKETS_GOOD_BAD)	*Section 50.2.2.69*
0x0744	Transmit Broadcast Packets Good Bad register (TX_BROADCAST_PACKETS_GOOD_BAD)	*Section 50.2.2.70*
0x0748	Transmit Underflow Error Packets register (TX_UNDERFLOW_ERROR_PACKETS)	*Section 50.2.2.71*
0x074C–0x0763	Reserved	
0x0764	Transmit Octet Count Good register (TX_OCTET_COUNT_GOOD)	*Section 50.2.2.72*

Table 1100. Ethernet memory map (continued)

Address offset (hex)	Register	Location
0x0768	Transmit Packet Count Good register (TX_PACKET_COUNT_GOOD)	*Section 50.2.2.73*
0x076C–0x0769	Reserved	
0x0770	Transmit Pause Packets register (TX_PAUSE_PACKETS)	*Section 50.2.2.74*
0x0774	Transmit VLAN Packets Good register (TX_VLAN_PACKETS_GOOD)	*Section 50.2.2.75*
0x0778	Transmit OSize Packets Good register (TX_OSIZE_PACKETS_GOOD)	*Section 50.2.2.76*
0x077C–0x077F	Reserved	
0x0780	Receive Packets Count Good Bad register (RX_PACKETS_COUNT_GOOD_BAD)	*Section 50.2.2.77*
0x0784	Receive Octet Count Good Bad register (RX_OCTET_COUNT_GOOD_BAD)	*Section 50.2.2.78*
0x0788	Receive Octet Count Good register (RX_OCTET_COUNT_GOOD)	*Section 50.2.2.79*
0x078C	Receive Broadcast Packets Good register (RX_BROADCAST_PACKETS_GOOD)	*Section 50.2.2.80*
0x0790	Receive Multicast Packets Good register (RX_MULTICAST_PACKETS_GOOD)	*Section 50.2.2.81*
0x0794	Receive CRC Error Packets register (RX_CRC_ERROR_PACKETS)	*Section 50.2.2.82*
0x0798	Receive Alignment Error Packets register (RX_ALIGNMENT_ERROR_PACKETS)	*Section 50.2.2.83*
0x079C	Receive Runt Error Packets register (RX_RUNT_ERROR_PACKETS)	*Section 50.2.2.84*
0x07A0	Receive Jabber Error Packets register (RX_JABBER_ERROR_PACKETS)	*Section 50.2.2.85*
0x07A4	Receive Undersize Packets Good register (RX_UNDERSIZE_PACKETS_GOOD)	*Section 50.2.2.86*
0x07A8	Receive Oversize Packets Good register (RX_OVERSIZE_PACKETS_GOOD)	*Section 50.2.2.87*
0x07AC	Receive 64Octets Packets Good Bad register (RX_64OCTETS_PACKETS_GOOD_BAD)	*Section 50.2.2.88*
0x07B0	Receive 65To127Octets Packets Good Bad register (RX_65TO127OCTETS_PACKETS_GOOD_BAD)	*Section 50.2.2.89*
0x07B4	Receive 128To255Octets Packets Good Bad register (RX_128TO255OCTETS_PACKETS_GOOD_BAD)	*Section 50.2.2.90*
0x07B8	Receive 256To511Octets Packets Good Bad register (RX_256TO511OCTETS_PACKETS_GOOD_BAD)	*Section 50.2.2.91*
0x07BC	Receive 512To1023Octets Packets Good Bad register (RX_512TO1023OCTETS_PACKETS_GOOD_BAD)	*Section 50.2.2.92*
0x07C0	Receive 1024ToMax Octets Packets Good bad register (RX_1024TOMAXOCTETS_PACKETS_GOOD_BAD)	*Section 50.2.2.93*
0x07C4	Receive Unicast Packets Good register (RX_UNICAST_PACKETS_GOOD)	*Section 50.2.2.94*

Table 1100. Ethernet memory map (continued)

Address offset (hex)	Register	Location
0x07C8	Receive Length Error Packets register (RX_LENGTH_ERROR_PACKETS)	*Section 50.2.2.95*
0x07CC	Receive Out Of Range Type Packets register (RX_OUT_OF_RANGE_TYPE_PACKETS)	*Section 50.2.2.96*
0x07D0	Receive Pause Packets register (RX_PAUSE_PACKETS)	*Section 50.2.2.97*
0x07D4	Receive FIFO Overflow Packets register (RX_FIFO_OVERFLOW_PACKETS)	*Section 50.2.2.98*
0x07D8	Receive VLAN Packets Good Bad register (RX_VLAN_PACKETS_GOOD_BAD)	*Section 50.2.2.99*
0x07DC	Receive Watchdog Error Packets register (RX_WATCHDOG_ERROR_PACKETS)	*Section 50.2.2.100*
0x07E0	Receive Error Packets register (RX_RECEIVE_ERROR_PACKETS)	*Section 50.2.2.101*
0x07E4	Receive Control Packets Good register (RX_CONTROL_PACKETS_GOOD)	*Section 50.2.2.102*
0x07E8–0x07EB	Reserved	
0x07EC	Transmit LPI USEC Counter register (TX_LPI_USEC_CNTR)	*Section 50.2.2.103*
0x07F0	Transmit LPI Transaction Counter register (TX_LPI_TRAN_CNTR)	*Section 50.2.2.104*
0x07F4	Receive LPI USEC Counter register (RX_LPI_USEC_CNTR)	*Section 50.2.2.105*
0x07F8	Receive LPI Transaction Counter register (RX_LPI_TRAN_CNTR)	*Section 50.2.2.106*
0x07FC–0x07FF	Reserved	
0x0800	MMC IPC Receive Interrupt Mask register (MMC_IPC_RX_INTERRUPT_MASK)	*Section 50.2.2.107*
0x0804–0x0807	Reserved	
0x0808	MMC IPC Receive Interrupt register (MMC_IPC_RX_INTERRUPT)	*Section 50.2.2.108*
0x080C–0x080F	Reserved	
0x0810	Receive IPv4 Good Packets register (RXIPV4_GOOD_PACKETS)	*Section 50.2.2.109*
0x0814	Receive IPv4 Header Error Packets (RXIPV4_HEADER_ERROR_PACKETS)	*Section 50.2.2.110*
0x0818	Receive IPv4 No Payload Packets register (RXIPV4_NO_PAYLOAD_PACKETS)	*Section 50.2.2.111*
0x081C	Receive IPv4 Fragmented Packets register (RXIPV4_FRAGMENTED_PACKETS)	*Section 50.2.2.112*
0x0820	Receive IPv4 UDP Checksum Disabled Packets register (RXIPV4_UDP_CHECKSUM_DISABLED_PACKETS)	*Section 50.2.2.113*
0x0824	Receive IPv6 Good Packets register (RXIPV6_GOOD_PACKETS)	*Section 50.2.2.114*
0x0828	Receive IPv6 Header Error Packets register (RXIPV6_HEADER_ERROR_PACKETS)	*Section 50.2.2.115*
0x082C	Receive IPv6 Payload Packets register (RXIPV6_NO_PAYLOAD_PACKETS)	*Section 50.2.2.116*

Table 1100. Ethernet memory map (continued)

Address offset (hex)	Register	Location
0x0830	Receive UDP Good Packets register (RXUDP_GOOD_PACKETS)	*Section 50.2.2.117*
0x0834	Receive UDP Error Packets register (RXUDP_ERROR_PACKETS)	*Section 50.2.2.118*
0x0838	Receive TCP Good Packets register (RXTCP_GOOD_PACKETS)	*Section 50.2.2.119*
0x083C	Receive TCP Error Packets register (RXTCP_ERROR_PACKETS)	*Section 50.2.2.120*
0x0840	Receive ICMP Good Packets register (RXICMP_GOOD_PACKETS)	*Section 50.2.2.121*
0x0844	Receive ICMP Error Packets register (RXICMP_ERROR_PACKETS)	*Section 50.2.2.122*
0x0848–0x084F	Reserved	
0x0850	Receive IPv4 Good Octets register (RXIPV4_GOOD_OCTETS)	*Section 50.2.2.123*
0x0854	Receive IPv4 Header Error Octets register (RXIPV4_HEADER_ERROR_OCTETS)	*Section 50.2.2.124*
0x0858	Receive IPv4 No Payload Octets register (RXIPV4_NO_PAYLOAD_OCTETS)	*Section 50.2.2.125*
0x085C	Receive IPv4 Fragmented Octets register (RXIPV4_FRAGMENTED_OCTETS)	*Section 50.2.2.126*
0x0860	Receive IPv4 UDP Checksum Disable Octets register (RXIPV4_UDP_CHECKSUM_DISABLE_OCTETS)	*Section 50.2.2.127*
0x0864	Receive IPv6 Good Octets register (RXIPV6_GOOD_OCTETS)	*Section 50.2.2.128*
0x0868	Receive Header Error Octets register (RXIPV6_HEADER_ERROR_OCTETS)	*Section 50.2.2.129*
0x086C	Receive IPv6 No Payload Octets register (RXIPV6_NO_PAYLOAD_OCTETS)	*Section 50.2.2.130*
0x0870	Receive UDP Good Octets register (RXUDP_GOOD_OCTETS)	*Section 50.2.2.131*
0x0874	Receive UDP Error Octets register (RXUDP_ERROR_OCTETS)	*Section 50.2.2.132*
0x0878	Receive TCP Good Octets register (RXTCP_GOOD_OCTETS)	*Section 50.2.2.133*
0x087C	Receive TCP Error Octets register (RXTCP_ERROR_OCTETS)	*Section 50.2.2.134*
0x0880	Receive ICMP Good Octets register (RXICMP_GOOD_OCTETS)	*Section 50.2.2.135*
0x0884	Receive ICMP Error Octets register (RXICMP_ERROR_OCTETS)	*Section 50.2.2.136*
0x0888–0x089F	Reserved	
0x08A0	MMC FPE Tx Interrupt register (MMC_FPE_Tx_Interrupt)	*Section 50.2.2.137*
0x08A4	MMC FPE Tx Interrupt Mask register (MMC_FPE_Tx_Interrupt_Mask)	*Section 50.2.2.138*
0x08A8	MMC Tx FPE Fragment Counter register (MMC_Tx_FPE_Fragment_Cntr)	*Section 50.2.2.139*
0x08AC	MMC Tx Hold Request Counter register (MMC_Tx_Hold_Req_Cntr)	*Section 50.2.2.140*
0x08B0–0x08BF	Reserved	
0x08C0	MMC FPE Rx Interrupt register (MMC_FPE_Rx_Interrupt)	*Section 50.2.2.141*
0x08C4	MMC FPE Rx Interrupt Mask register (MMC_FPE_Rx_Interrupt_Mask)	*Section 50.2.2.142*

Table 1100. Ethernet memory map (continued)

Address offset (hex)	Register	Location
0x08C8	MMC Rx Packet Assembly Error Counter register (MMC_Rx_Packet_Assembly_Err_Cntr)	*Section 50.2.2.143*
0x08CC	MMC Rx Packet SMD Error Counter register (MMC_Rx_Packet_SMD_Err_Cntr)	*Section 50.2.2.144*
0x08D0	MMC Rx Packet Assembly OK Counter register (MMC_Rx_Packet_Assembly_OK_Cntr)	*Section 50.2.2.145*
0x08D4	MMC Rx FPE Fragment Counter register (MMC_Rx_FPE_Fragment_Cntr)	*Section 50.2.2.146*
0x08D8–0x08FF	Reserved	
0x0900	Layer 3 and Layer 4 Control 0 register (MAC_L3_L4_CONTROL0)	*Section 50.2.2.147*
0x0904	Layer 4 Address 0 register (MAC_LAYER4_ADDRESS0)	*Section 50.2.2.148*
0x0908–0x090F	Reserved	
0x0910	Layer 3 Address 0 Register 0 (MAC_LAYER3_ADDR0_REG0)	*Section 50.2.2.149*
0x0914	Layer3 Address 1 Register 0 (MAC_LAYER3_ADDR1_REG0)	*Section 50.2.2.150*
0x0918	Layer3 Address 2 Register 0 (MAC_LAYER3_ADDR2_REG0)	*Section 50.2.2.151*
0x091C	Layer3 Address 3 Register 0 (MAC_LAYER3_ADDR3_REG0)	*Section 50.2.2.152*
0x0920–0x0AFF	Reserved	
0x0B00	MAC Timestamp Control register (MAC_TIMESTAMP_CONTROL)	*Section 50.2.2.153*
0x0B04	MAC Sub Second Increment register (MAC_SUB_SECOND_INCREMENT)	*Section 50.2.2.154*
0x0B08	MAC System Time Seconds register (MAC_SYSTEM_TIME_SECONDS)	*Section 50.2.2.155*
0x0B0C	MAC System Time Nanoseconds register (MAC_SYSTEM_TIME_NANOSECONDS)	*Section 50.2.2.156*
0x0B10	MAC System Time Seconds Update register (MAC_SYSTEM_TIME_SECONDS_UPDATE)	*Section 50.2.2.157*
0x0B14	MAC System Time Nanoseconds Update register (MAC_SYSTEM_TIME_NANOSECONDS_UPDATE)	*Section 50.2.2.158*
0x0B18	MAC Timestamp Addend register (MAC_TIMESTAMP_ADDEND)	*Section 50.2.2.159*
0x0B1C	MAC System Time Higher Word Seconds register (MAC_SYSTEM_TIME_HIGHER_WORD_SECONDS)	*Section 50.2.2.160*
0x0B20	MAC Timestamp Status register (MAC_TIMESTAMP_STATUS)	*Section 50.2.2.161*
0x0B24–0x0B2F	Reserved	
0x0B30	MAC Transmit Timestamp Status Nanoseconds register (MAC_TX_TIMESTAMP_STATUS_NANOSECONDS)	*Section 50.2.2.162*
0x0B34	MAC Tx Transmit Timestamp Status Seconds register (MAC_TX_TIMESTAMP_STATUS_SECONDS)	*Section 50.2.2.163*
0x0B38–0x0B3F	Reserved	
0x0B40	MAC Auxiliary Control register (MAC_AUXILIARY_CONTROL)	*Section 50.2.2.164*

Table 1100. Ethernet memory map (continued)

Address offset (hex)	Register	Location
0x0B44–0x0B47	Reserved	
0x0B48	MAC Auxiliary Timestamp Nanoseconds register (MAC_AUXILIARY_TIMESTAMP_NANOSECONDS)	Section 50.2.2.165
0x0B4C	MAC Auxiliary Timestamp Seconds register (MAC_AUXILIARY_TIMESTAMP_SECONDS)	Section 50.2.2.166
0x0B50	MAC Timestamp Ingress Asymmetry Correction register (MAC_TIMESTAMP_INGRESS_ASYM_CORR)	Section 50.2.2.167
0x0B54	MAC Timestamp Egress Asymmetry Correction register (MAC_TIMESTAMP_EGRESS_ASYM_CORR)	Section 50.2.2.168
0x0B58	MAC Timestamp Ingress Correction Nanosecond register (MAC_TIMESTAMP_INGRESS_CORR_NANOSECOND)	Section 50.2.2.169
0x0B5C	MAC Timestamp Egress Correction Nanosecond register (MAC_TIMESTAMP_EGRESS_CORR_NANOSECOND)	Section 50.2.2.170
0x0B60–0x0B67	Reserved	
0x0B68	MAC Timestamp ingress latency register (MAC_TIMESTAMP_INGRESS_LATENCY)	Section 50.2.2.171
0x0B6C	MAC timestamp egress latency register (MAC_TIMESTAMP_EGRESS_LATENCY)	Section 50.2.2.172
0x0B70	MAC_PPS_Control PPS Control register (MAC_PPS_CONTROL)	Section 50.2.2.173
0x0B74–0x0B7F	Reserved	
0x0B80	MAC PPS0 Target Time Seconds register (MAC_PPS0_TARGET_TIME_SECONDS)	Section 50.2.2.174
0x0B84	MAC PPS0 Target Time Nanoseconds register (MAC_PPS0_TARGET_TIME_NANOSECONDS)	Section 50.2.2.175
0x0B88	MAC PPS0 Interval register (MAC_PPS0_INTERVAL)	Section 50.2.2.176
0x0B8C	MAC PPS0 Width register (MAC_PPS0_WIDTH)	Section 50.2.2.177
0x0B90–0x0BFF	Reserved	
MTL registers		
0x0C00	MTL Operation mode register (MTL_OPERATION_MODE)	Section 50.2.2.178
0x0C04–0x0C07	Reserved	
0x0C08	MTL Debug Access Control register (MTL_DBG_CTL)	Section 50.2.2.179
0x0C0C	MTL Debug Status register (MTL_DBG_STS)	Section 50.2.2.180
0x0C10	MTL FIFO Debug Data register (MTL_FIFO_DEBUG_DATA)	Section 50.2.2.181
0x0C14–0x0C1F	Reserved	
0x0C20	MTL Interrupt Status register (MTL_INTERRUPT_STATUS)	Section 50.2.2.182
0x0C24–0xC2F	Reserved	
0x0C30	MTL Receive Queue and DMA Channel Mapping 0 register (MTL_RXQ_DMA_MAP0)	Section 50.2.2.183

Table 1100. Ethernet memory map (continued)

Address offset (hex)	Register	Location
0x0C34–0x0C3F	Reserved	
0x0C40	MTL Time Based Scheduling Control register (MTL_TBS_CTRL)	*Section 50.2.2.184*
0x0C44–0x0C4F	Reserved	
0x0C50	MTL Enhancements to Scheduled Transmission Control register (MTL_EST_CONTROL)	*Section 50.2.2.185*
0x0C54–0x0C57	Reserved	
0x0C58	MTL Enhancements to Scheduled Transmission Status register (MTL_EST_Status)	*Section 50.2.2.186*
0x0C5C–0x0C5F	Reserved	
0x0C60	MTL Enhancements to Scheduled Transmission Schedule Error register (MTL_EST_Sch_Error)	*Section 50.2.2.187*
0x0C64	MTL Enhancements to Scheduled Transmission Frame Size Error register (MTL_EST_Frm_Size_Error)	*Section 50.2.2.188*
0x0C68	MTL Enhancements to Scheduled Transmission Frame Size Capture register (MTL_EST_Frm_Size_Capture)	*Section 50.2.2.189*
0x0C6C–0x0C6F	Reserved	
0x0C70	MTL Enhancements to Scheduled Transmission Interrupt Enable register (MTL_EST_Intr_Enable)	*Section 50.2.2.190*
0x0C74–0x0C7F	Reserved	
0x0C80	MTL Enhancements to Scheduled Transmission GCL Control register (MTL_EST_GCL_Control)	*Section 50.2.2.191*
0x0C84	MTL Enhancements to Scheduled Transmission Gate Control Data register (MTL_EST_GCL_Data)	*Section 50.2.2.192*
0x0C8C–0x0C8F	Reserved	
0x0C90	MTL FPE Control STS register (MTL_FPE_CTRL_STS)	*Section 50.2.2.193*
0x0C94	MTL FPE Advance register (MTL_FPE_Advance)	*Section 50.2.2.194*
0x0C98–0x0C9F	Reserved	
0x0CA0	MTL RXP Control Status register (MTL_RXP_Control_Status)	*Section 50.2.2.195*
0x0CA4	MTL RXP Interrupt Control Status register (MTL_RXP_Interrupt_Control_Status)	*Section 50.2.2.196*
0x0CA8	MTL RXP Drop Count register (MTL_RXP_Drop_Cnt)	*Section 50.2.2.197*
0x0CAC	MTL RXP Error Count register (MTL_RXP_Error_Cnt)	*Section 50.2.2.198*
0x0CB0	MTL RXP Indirect Access Control Status register (MTL_RXP_Indirect_Acc_Control_Status)	*Section 50.2.2.199*
0x0CB4	MTL RXP Indirect Access Data register (MTL_RXP_Indirect_Acc_Data)	*Section 50.2.2.200*
0x0CB8–0x0CBF	Reserved	
0x0CC0	MTL ECC Control register (MTL_ECC_Control)	*Section 50.2.2.201*
0x0CC4	MTL Safety Interrupt Status register (MTL_Safety_Interrupt_Status)	*Section 50.2.2.202*

Table 1100. Ethernet memory map (continued)

Address offset (hex)	Register	Location
0x0CC8	MTL ECC Interrupt Enable register (MTL_ECC_Interrupt_Enable)	*Section 50.2.2.203*
0x0CCC	MTL ECC Interrupt Status register (MTL_ECC_Interrupt_Status)	*Section 50.2.2.204*
0x0CD0	MTL ECC Error Status Rctl register (MTL_ECC_Err_Sts_Rctl)	*Section 50.2.2.205*
0x0CD4	MTL ECC Error Address Status register (MTL_ECC_Err_Addr_Status)	*Section 50.2.2.206*
0x0CD8	MTL ECC Error Counter Status register (MTL_ECC_Err_Cntr_Status)	*Section 50.2.2.207*
0x0CDC–0x0CDF	Reserved	
0x0CE0	MTL Data Parity Protection Control register (MTL_DPP_Control)	*Section 50.2.2.208*
0x0CE4–0x0CFF	Reserved	
MTL_Q0 registers		
0x0D00	MTL Queue 0 Transmit Operation Mode register (MTL_TXQ0_OPERATION_MODE)	*Section 50.2.2.209*
0x0D04	MTL Queue 0 Underflow Counter register (MTL_TXQ0_UNDERFLOW)	*Section 50.2.2.210*
0x0D08	MTL Queue 0 Transmit Debug register (MTL_TXQ0_DEBUG)	*Section 50.2.2.211*
0x0D0C–0x0D13	Reserved	
0x0D14	MTL Queue 0 ETS Status register (MTL_TXQ0_ETS_STATUS)	*Section 50.2.2.212*
0x0D18	MTL Queue 0 Quantum or Weights register (MTL_TXQ0_QUANTUM_WEIGHT)	*Section 50.2.2.213*
0x0D1C–0x0D2B	Reserved	
0x0D2C	MTL Interrupt Control Status register (MTL_Q0_INTERRUPT_CONTROL_STATUS)	*Section 50.2.2.214*
0x0D30	MTL Queue 0 Receive Operation Mode register (MTL_RXQ0_OPERATION_MODE)	*Section 50.2.2.215*
0x0D34	MTL Queue 0 Missed Packet and Overflow Counter register (MTL_RXQ0_MISSED_PACKET_OVERFLOW_CNT)	*Section 50.2.2.216*
0x0D38	MTL Queue 0 Receive Debug register (MTL_RXQ0_DEBUG)	*Section 50.2.2.217*
0x0D3C	MTL Queue Receive Control register (MTL_RXQ0_CONTROL)	*Section 50.2.2.218*
MTL_Q*n* registers (for *n* = 1 to 2)		
0x0D00 + *n**0x40	MTL Transmit Q*n* Operation Mode register (MTL_TXQ*n*_OPERATION_MODE)	*Section 50.2.2.219*
0x0D04 + *n**0x40	MTL Transmit Q*n* Underflow register (MTL_TXQ*n*_UNDERFLOW)	*Section 50.2.2.220*
0x0D08 + *n**0x40	MTL Transmit Q*n* Debug register (MTL_TXQ*n*_DEBUG)	*Section 50.2.2.221*
0x0D0C + *n**0x40 –0x0D0F + *n**0x40	Reserved	
0x0D10 + *n**0x40	MTL Transmit Q*n* ETS Control register (MTL_TXQ*n*_ETS_CONTROL)	*Section 50.2.2.222*
0x0D14 + *n**0x40	MTL Transmit Q*n* ETS Status register (MTL_TXQ*n*_ETS_STATUS)	*Section 50.2.2.223*

Table 1100. Ethernet memory map (continued)

Address offset (hex)	Register	Location
0x0D18 + *n**0x40	MTL Transmit Q*n* Quantum Weight register (MTL_TXQ*n*_QUANTUM_WEIGHT)	*Section 50.2.2.224*
0x0D1C + *n**0x40	MTL Transmit Q*n* Send Slope Credit register (MTL_TXQ*n*_SENDSPLOPECREDIT)	*Section 50.2.2.225*
0x0D20 + *n**0x40	MTL Transmit Q*n* High Credit register (MTL_TXQ*n*_HICREDIT)	*Section 50.2.2.226*
0x0D24 + *n**0x40	MTL Transmit Q*n* Low Credit register (MTL_TXQ*n*_LOCREDIT)	*Section 50.2.2.227*
0x0D28 + *n**0x40–0x0D2B + *n**0x40	Reserved	
0x0D2C + *n**0x40	MTL Q*n* Interrupt Control Status register (MTL_Q*n*_INTERRUPT_CONTROL_STATUS)	*Section 50.2.2.228*
0x0D30 + *n**0x40	MTL Receive Q*n* Operation Mode register (MTL_RXQ*n*_OPERATION_MODE)	*Section 50.2.2.229*
0x0D34 + *n**0x40	MTL Receive Q*n* Missed Packet and Overflow Counter register (MTL_RXQ*n*_MISSED_PACKET_OVERFLOW_CNT)	*Section 50.2.2.230*
0x0D38 + *n**0x40	MTL Receive Q*n* Debug register (MTL_RXQ*n*_DEBUG)	*Section 50.2.2.231*
0x0D3C + *n**0x40	MTL Receive Q*n* Control register (MTL_RXQ*n*_CONTROL)	*Section 50.2.2.232*
0x0DC0–0x0FFF	Reserved	
DMA registers		
0x1000	DMA_Mode register (DMA_MODE)	*Section 50.2.2.233*
0x1004	DMA System Bus Mode register (DMA_SYSBUS_MODE)	*Section 50.2.2.234*
0x1008	DMA Interrupt Status register (DMA_INTERRUPT_STATUS)	*Section 50.2.2.235*
0x100C	DMA Debug Status 0 register (DMA_DEBUG_STATUS0)	*Section 50.2.2.236*
0x1010–0x104F	Reserved	
0x1050	DMA TBS Control register (DMA_TBS_CTRL)	*Section 50.2.2.237*
0x1054–0x107F	Reserved	
0x1080	DMA safety interrupt status register (DMA_SAFETY_INTERRUPT_STATUS)	*Section 50.2.2.238*
0x1084–0x10FF	Reserved	
DMA_CHn registers		
0x1100	DMA Channel 0 Control register (DMA_CH0_CONTROL)	*Section 50.2.2.239*
0x1100 + *n**0x80	DMA Channel *n* Control register (DMA_CH*n*_CONTROL) for n=1 to2	*Section 50.2.2.240*
0x1104 + *n**0x80	DMA Channel *n* Transmit Control register (DMA_CH*n*_TX_CONTROL) (for n = 0 to2)	*Section 50.2.2.241*
0x1108 + *n**0x80	DMA Channel *n* Receive Control register (DMA_CH*n*_RX_CONTROL) (for n = 0 to2)	*Section 50.2.2.242*

Table 1100. Ethernet memory map (continued)

Address offset (hex)	Register	Location
0x110C + *n**0x80 – 0x1113 + *n**0x80	Reserved	
0x1114 + *n**0x80	DMA Channel *n* Transmit Descriptor List Address register (DMA_CH*n*_TXDESC_LIST_ADDRESS) (for n = 0 to2)	*Section 50.2.2.243*
0x1118 + *n**0x80 – 0x111B + *n**0x80	Reserved	
0x111C + *n**0x80	DMA Channel *n* Receive Descriptor List Address register (DMA_CH*n*_RXDESC_LIST_ADDRESS) (for n = 0 to2)	*Section 50.2.2.244*
0x1120 + *n**0x80	DMA Channel *n* Transmit Descriptor Tail Pointer register (DMA_CH*n*_TXDESC_TAIL_POINTER) (for n = 0 to2)	*Section 50.2.2.245*
0x1124 + *n**0x80 – 0x1127 + *n**0x80	Reserved	
0x1128 + *n**0x80	DMA Channel *n* Receive Descriptor Tail Pointer (DMA_CH*n*_RXDESC_TAIL_POINTER) (for n = 0 to2)	*Section 50.2.2.246*
0x112C + *n**0x80	DMA Channel *n* Transmit Descriptor Ring Length register (DMA_CH*n*_TXDESC_RING_LENGTH) (for n = 0 to2)	*Section 50.2.2.247*
0x1130 + *n**0x80	DMA Channel *n* Receive Descriptor Ring Length register (DMA_CH*n*_RXDESC_RING_LENGTH) (for n = 0 to2)	*Section 50.2.2.248*
0x1134 + *n**0x80	DMA Channel *n* Interrupt Enable register (DMA_CH*n*_INTERRUPT_ENABLE) (for n = 0 to2)	*Section 50.2.2.249*
0x1138 + *n**0x80	DMA Channel *n* Receive Interrupt Watchdog Timer register (DMA_CH*n*_Rx_INTERRUPT_WATCHDOG_TIMER) (for n = 0 to2)	*Section 50.2.2.250*
0x113C + *n**0x80	DMA Channel *n* Slot Function Control Status register (DMA_CH*n*_SLOT_FUNCTION_CONTROL_STATUS) (for n = 0 to2)	*Section 50.2.2.251*
0x1140 + *n**0x80 – 0x1143 + *n**0x80	Reserved	
0x1144 + *n**0x80	DMA Channel *n* Current Application Transmit Descriptor register (DMA_CH*n*_CURRENT_APP_TXDESC) (for n = 0 to2)	*Section 50.2.2.252*
0x1148 + *n**0x80 – 0x114B + *n**0x80	Reserved	
0x114C + *n**0x80	DMA Channel *n* Current Application Transmit Descriptor register (DMA_CH*n*_CURRENT_APP_RXDESC) (for n = 0 to2)	*Section 50.2.2.253*
0x1150 + *n**0x80 – 0x1153 + *n**0x80	Reserved	
0x1154 + *n**0x80	DMA Channel *n* Current Application Transmit Buffer register (DMA_CH*n*_CURRENT_APP_TXBUFFER) (for n = 0 to2)	*Section 50.2.2.254*
0x1158 + *n**0x80 – 0x115B + *n**0x80	Reserved	
0x115C + *n**0x80	DMA Channel *n* Current Application Receive Buffer register (DMA_CH*n*_CURRENT_APP_RXBUFFER) (for n = 0 to2)	*Section 50.2.2.255*
0x1160 + *n**0x80	DMA Channel *n* Status register (DMA_CHn_STATUS) (for n = 0 to2)	*Section 50.2.2.256*

Table 1100. Ethernet memory map (continued)

Address offset (hex)	Register	Location
0x1164 + *n**0x80	DMA Channel *n* Miss Frame Counter register (DMA_CH*n*_MISS_FRAME_CNT) (for n = 0 to2)	*Section 50.2.2.257*
0x1168 + *n**0x80	DMA Channel *n* RXP Accept Counter register (DMA_CHn_RXP_ACCEPT_CNT) (for n = 0 to2)	*Section 50.2.2.258*
0x116C + *n**0x80	DMA Channel *n* RX Early Receive Interrupt Counter register (DMA_CHn_RX_ERI_CNT) (for n = 0 to2)	*Section 50.2.2.259*
0x1170 + *n**0x80– 0x117F + *n**0x80	Reserved	

50.2.2 Registers definition

50.2.2.1 MAC configuration register (MAC_CONFIGURATION)

The MAC configuration register establishes the operating mode of the MAC.

Offset 0x0000 Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	ARPEN	SARC			IPC	IPG			GPSLCE	S2KP	CST	ACS	WD	0	JD	JE
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	PS	FES	DM	LM	ECRSFD	0	0	0	0	0	0	0	PRELEN		TE	RE
W																
Reset	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1009. MAC configuration register (MAC_CONFIGURATION)

Table 1101. MAC_CONFIGURATION field descriptions

Field	Description
0 ARPEN	ARP Offload Enable When this bit is set, the MAC can recognize an incoming ARP request packet and schedules the ARP packet for transmission. It forwards the ARP packet to the application and also indicate the events in the RxStatus. When this bit is reset, the receiver does not recognize any ARP packet and indicates them as Type frame in the RxStatus.
1:3 SARC	Source Address Insertion or Replacement Control This field controls the source address insertion or replacement for all transmitted packets. Bit 1 specifies which MAC Address register (0 or 1) is used for source address insertion or replacement based on the values of Bits[2:3]: 0x If TDES3[SAIC] = 3'b000 then the application provides the correct SA field else insertion logic will work according to the setting of TDES3[SAIC]. 10 If Bit 1 is set to 0, the MAC inserts the content of the MAC Address 0 registers (MAC registers 192 and 193) in the SA field of all transmitted packets. If Bit 1 is set to 1 and the Enable MAC Address Register 1 option is selected while configuring the core, the MAC inserts the content of the MAC Address 1 registers (MAC registers 194 and 195) in the SA field of all transmitted packets. 11 If Bit 1 is set to 0, the MAC replaces the content of the MAC Address 0 registers (MAC registers 192 and 193) in the SA field of all transmitted packets. If Bit 1 is set to 1 and the MAC Address Register 1 is enabled, the MAC replaces the content of the MAC Address 1 registers (MAC registers 194 and 195) in the SA field of all transmitted packets. **Note:** Changes to this field take effect only on the start of a packet. If you write to this register field when a packet is being transmitted, only the subsequent packet can use the updated value, that is, the current packet does not use the updated value.
4 IPC	Checksum Offload When set, this bit enables the IPv4 header checksum checking and IPv4 or IPv6 TCP, UDP, or ICMP payload checksum checking. When this bit is reset, the COE function in the receiver is disabled. Always set this bit when Layer 3 and Layer 4 Packet Filter is enabled or Split Header is enabled.

Table 1101. MAC_CONFIGURATION field descriptions (continued)

Field	Description
5:7 IPG	Inter-Packet Gap These bits control the minimum IPG between packets during transmission. This range of minimum IPG is valid in full-duplex mode. In the half-duplex mode, the minimum IPG can be configured only for 64-bit times (IPG = 100). Lower values are not considered. When a JAM pattern is being transmitted because of backpressure activation, the MAC does not consider the minimum IPG. The above function (IPG less than 96 bit times) is valid only when EIPGEN bit in MAC_Ext_Configuration register is reset. When EIPGEN is set, then the minimum IPG (greater than 96 bit times) is controlled as per the description given in EIPG field in MAC_Ext_Configuration register. Values: 0x0 (IPG96): 96 bit times IPG 0x1 (IPG88): 88 bit times IPG 0x2 (IPG80): 80 bit times IPG 0x3 (IPG72): 72 bit times IPG 0x4 (IPG64): 64 bit times IPG 0x5 (IPG56): 56 bit times IPG 0x6 (IPG48): 48 bit times IPG 0x7 (IPG40): 40 bit times IPG
8 GPSLCE	Giant Packet Size Limit Control Enable When this bit is set, the MAC considers the value in GPSL field in MAC_Ext_Configuration register to declare a received packet as Giant packet. This field must be programmed to more than 1518 bytes. Otherwise, the MAC considers 1518 bytes as giant packet limit. When this bit is reset, the MAC considers a received packet as Giant packet when its size is greater than 1518 bytes (1522 bytes for tagged packet). The watchdog timeout limit, Jumbo Packet Enable and 2K Packet Enable have higher precedence over this bit, that is the MAC considers a received packet as Giant packet when its size is greater than 9018 bytes (9022 bytes for tagged packet) with Jumbo Packet Enabled and greater than 2000 bytes with 2K Packet Enabled. The watchdog timeout, if enabled, terminates the received packet when watchdog limit is reached. Therefore, the programmed giant packet limit should be less than the watchdog limit to get the giant packet status.
9 S2KP	IEEE 802.3 as Support for 2K Packets When this bit is set, the MAC considers all packets with up to 2000 bytes length as normal packets. When the JE bit is not set, the MAC considers all received packets of size more than 2K bytes as Giant packets. When this bit is reset and the JE bit is not set, the MAC considers all received packets of size more than 1518 bytes (1522 bytes for tagged) as giant packets. For more information about how the setting of this bit and the JE bit impact the Giant packet status, refer to Giant Packet Status based on S2KP and JE Bits. **Note:** When the JE bit is set, setting this bit has no effect on the giant packet status.

Table 1101. MAC_CONFIGURATION field descriptions (continued)

Field	Description
10 CST	CRC stripping for Type packets When this bit is set, the last four bytes (FCS) of all packets of Ether type (type field greater than 1536) are stripped and dropped before forwarding the packet to the application. This function is not valid when the IP Checksum Engine (Type 1) is enabled in the MAC receiver. This function is valid when Type 2 Checksum Offload Engine is enabled. **Note:** For information about how the settings of the ACS bit and this bit impact the packet length, refer to *Table 1102*.
11 ACS	Automatic Pad or CRC Stripping When this bit is set, the MAC strips the Pad or FCS field on the incoming packets only if the value of the length field is less than 1536 bytes. All received packets with length field greater than or equal to 1536 bytes are passed to the application without stripping the Pad or FCS field. When this bit is reset, the MAC passes all incoming packets to the application, without any modification. For more details refer to *Table 1102*. **Note:** For information about how the settings of CST bit and this bit impact the packet length, refer to *Table 1102*.
12 WD	Watchdog Disable When this bit is set, the MAC disables the watchdog timer on the receiver. The MAC can receive packets of up to 16383 bytes. When this bit is reset, the MAC does not allow more than 2048 bytes (10240 if JE is set high) of the packet being received. The MAC cuts off any bytes received after 2048 bytes.
14 JD	Jabber Disable When this bit is set, the MAC disables the jabber timer on the transmitter. The MAC can transfer packets of up to 16383 bytes. When this bit is reset, if the application sends more than 2048 bytes of data (10240 if JE is set high) during transmission, the MAC does not send rest of the bytes in that packet.
15 JE	Jumbo Packet Enable When this bit is set, the MAC allows jumbo packets of 9018 bytes (9022 bytes for VLAN tagged packets) without reporting a giant packet error in the Rx packet status.
16 PS	Port Select 0 For 1000 Mbps operations 1 For 10 or 100 Mbps operations
17 FES	Speed This bit selects the speed in the 10/100 Mbps mode: 0 10 Mbps when PS bit is 1 and 1 Gbps when PS bit is 0 1 100 Mbps when PS bit is 1
18 DM	Duplex Mode When this bit is set, the MAC operates in the full-duplex mode in which it can transmit and receive simultaneously. The module supports full duplex only. Hence, this bit is always “1”.
19 LM	Loopback Mode When this bit is set, the MAC operates in the loopback mode at MII. The MII Rx clock input (clk_rx_i) is required for the loopback to work properly. This is because the Tx clock is not internally looped back.

Table 1101. MAC_CONFIGURATION field descriptions (continued)

Field	Description
20 ECRSFD	Enable Carrier Sense Before Transmission in Full-Duplex Mode When this bit is set, the MAC transmitter checks the CRS signal before packet transmission in the full-duplex mode. The MAC starts the transmission only when the CRS signal is low. When this bit is reset, the MAC transmitter ignores the status of the CRS signal.
28:29 PRELEN	Preamble Length for Transmit packets These bits control the number of preamble bytes that are added to the beginning of every Tx packet. The preamble reduction occurs only when the MAC is operating in the full-duplex mode. 00 7 bytes of preamble 01 5 bytes of preamble 10 3 bytes of preamble 11 Reserved
30 TE	Transmitter Enable When this bit is set, the Tx state machine of the MAC is enabled for transmission on the selected interface. When this bit is reset, the MAC Tx state machine is disabled after it completes the transmission of the current packet. The Tx state machine does not transmit any more packets.
31 RE	Receiver Enable When this bit is set, the Rx state machine of the MAC is enabled for receiving packets from the selected interface. When this bit is reset, the MAC Rx state machine is disabled after it completes the reception of the current packet. The Rx state machine does not receive any more packets from the selected interface.

Table 1102. Packet length based on the CST and ACS bits

Receive checksum offload engine	Receive packet length	CST	ACS	FCS stripping done
IPCKSUM_EN = 0 and IPC_FULL_OFFLOAD = 0 or IPCKSUM_EN = 1 and IPC_FULL_OFFLOAD = 1	< 1536	x	0	No
		x	1	Yes (for Ethernet packets)
	>= 1536	0	x	No
		1	x	Yes (for Type packets)
IPCKSUM_EN = 1 and IPC_FULL_OFFLOAD = 0	< 1536	x	0	No
		x	1	Yes (for Ethernet packets)
	>= 1536	x	x	No

50.2.2.2 MAC extended configuration register (MAC_EXT_CONFIGURATION)

The MAC extended configuration register establishes the operating mode of the MAC.

Offset 0x0004 Access: User Read/Write




Figure 1010. MAC_ext_configuration register (MAC_EXT_CONFIGURATION)

Table 1103. MAC_EXT_CONFIGURATION field descriptions

Field	Description
2:6 EIPG	Extended Inter-Packet Gap The value in this field is applicable when the EIPGEN bit is set. This field (as Most Significant bits), along with IPG field in MAC_Configuration register, gives the minimum IPG greater than 96 bit times in steps of 8 bit times: {EIPG, IPG} 8'h00 - 104 bit times 8'h01 - 112 bit times 8'h02 - 120 bit times ---------- 8'hFF - 2144 bit times
7 EIPGEN	Extended Inter-Packet Gap Enable When this bit is set, the MAC interprets EIPG field and IPG field in MAC_Configuration register together as minimum IPG greater than 96 bit times in steps of 8 bit times. When this bit is reset, the MAC ignores EIPG field and interprets IPG field in MAC_Configuration register as minimum IPG less than or equal to 96 bit times in steps of 8 bit times. **Note:** The extended Inter-Packet Gap feature must be enabled when operating in Full-Duplex mode only. There may be undesirable effects on back-pressure function and frame transmission if it is enabled in Half-Duplex mode.
9:11 HDSMS	Maximum Size for Splitting the Header Data These bits indicate the maximum header size allowed for splitting the header data in the received packet: The following values are valid only: 000 64 bytes 001 128 bytes 010 256 bytes 011 512 bytes 100 1024 bytes

Table 1103. MAC_EXT_CONFIGURATION field descriptions (continued)

Field	Description
12 PDC	Packet Duplication Control When this bit is set, the received packet with Multicast/Broadcast Destination address is routed to multiple Receive DMA Channels. The Receive DMA Channels is identified by the DCS field of MAC_Address *n*_High register corresponding to the MAC Address register that matches the Multicast/Broadcast Destination address in the received packet. The DCS field is interpreted to be a one-hot value, each bit corresponding to the Receive DMA Channel. When this bit is reset, the received packet is routed to single Receive DMA Channel. The Receive DMA Channel is identified by the DCS field of MAC_Address *n*_High register corresponding to the MAC Address register that matches the Destination address in the received packet. The DCS field is interpreted as a binary value.
13 USP	Unicast Slow Protocol Packet Detect When this bit is set, the MAC detects the Slow Protocol packets with unicast address of the station specified in the MAC_Address0_High and MAC_Address0_Low registers. The MAC also detects the Slow Protocol packets with the Slow Protocols multicast address (01-80-C2-00-00-02). When this bit is reset, the MAC detects only Slow Protocol packets with the Slow Protocol multicast address specified in the IEEE 802.3-2008, Section 5.
14 SPEN	Slow Protocol Detection Enable When this bit is set, MAC processes the Slow Protocol packets (Ether Type 0x8809) and provides the Rx status. The MAC discards the Slow Protocol packets with invalid sub-types. When this bit is reset, the MAC forwards all error-free Slow Protocol packets to the application. The MAC considers such packets as normal Type packets.
15 DCRCC	Disable CRC Checking for Received Packets When this bit is set, the MAC receiver does not check the CRC field in the received packets. When this bit is reset, the MAC receiver always checks the CRC field in the received packets.
18:31 GPSL	Giant Packet Size Limit If the received packet size is greater than the value programmed in this field in units of bytes, the MAC declares the received packet as Giant packet. The value programmed in this field must be greater than or equal to 1518 bytes. Any other programmed value is considered as 1518 bytes. For VLAN tagged packets, the MAC adds 4 bytes to the programmed value. When the Enable Double VLAN Processing option is selected, the MAC adds 8 bytes to the programmed value for double VLAN tagged packets. The value in this field is applicable when the GPSLCE bit is set in MAC_Configuration register.

50.2.2.3 MAC packet filter register (MAC_PACKET_FILTER)

The MAC packet filter register contains the filter controls for receiving packets. Some of the controls from this register go to the address check block of the MAC which performs the first level of address filtering. The second level of filtering is performed on the incoming packet based on other controls such as Pass Bad Packets and Pass Control Packets.

Offset 0x0008 Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	RA	0	0	0	0	0	0	0	0	0	DNTU	IPFE	0	0	0	VTFE
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	HPF	SAF	SAIF	PCF		DBF	PM	DAIF	HMC	HUC	PR
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1011. MAC packet filter register (MAC_PACKET_FILTER)

Table 1104. MAC_PACKET_FILTER field descriptions

Field	Description
0 RA	Receive All When this bit is set, the MAC Receiver module passes all received packets to the application, irrespective of whether they pass the address filter or not. The result of the SA or DA filtering is updated (pass or fail) in the corresponding bit in the Rx Status Word. When this bit is reset, the Receiver module passes only those packets to the application that pass the SA or DA address filter.
10 DNTU	Drop Non-TCP/UDP over IP Packets When this bit is set, the MAC drops the non-TCP or UDP over IP packets. The MAC forward only those packets that are processed by the Layer 4 filter. When this bit is reset, the MAC forwards all non-TCP or UDP over IP packets.
11 IPFE	Layer 3 and Layer 4 Filter Enable When this bit is set, the MAC drops packets that do not match the enabled Layer 3 and Layer 4 filters. If Layer 3 or Layer 4 filters are not enabled for matching, this bit does not have any effect. When this bit is reset, the MAC forwards all packets irrespective of the match status of the Layer 3 and Layer 4 fields.
15 VTFE	VLAN Tag Filter Enable When this bit is set, the MAC drops the VLAN tagged packets that do not match the VLAN Tag. When this bit is reset, the MAC forwards all packets irrespective of the match status of the VLAN Tag.
21 HPF	Hash or Perfect Filter When this bit is set, the address filter passes a packet if it matches either the perfect filtering or hash filtering as set by the HMC or HUC bit. When this bit is reset and the HUC or HMC bit is set, the packet is passed only if it matches the Hash filter.

Table 1104. MAC_PACKET_FILTER field descriptions (continued)

Field	Description
22 SAF	Source Address Filter Enable When this bit is set, the MAC compares the SA field of the received packets with the values programmed in the enabled SA registers. If the comparison fails, the MAC drops the packet. When this bit is reset, the MAC forwards the received packet to the application with updated SAF bit of the Rx Status depending on the SA address comparison. **Note:** According to the IEEE specification, Bit 47 of the SA is reserved. However, in the Ethernet module, the MAC compares all 48 bits. The software driver should take this into consideration while programming the MAC address registers for SA.
23 SAIF	SA Inverse Filtering When this bit is set, the Address Check block operates in the inverse filtering mode for SA address comparison. If the SA of a packet matches the values programmed in the SA registers, it is marked as failing the SA Address filter. When this bit is reset, if the SA of a packet does not match the values programmed in the SA registers, it is marked as failing the SA Address filter.
24:25 PCF	Pass Control Packets These bits control the forwarding of all control packets (including unicast and multicast Pause packets). 00 The MAC filters all control packets from reaching the application. 01 The MAC forwards all control packets except Pause packets to the application even if they fail the Address filter. 10 The MAC forwards all control packets to the application even if they fail the Address filter. 11 The MAC forwards the control packets that pass the Address filter.
26 DBF	Disable Broadcast Packets When this bit is set, the AFM module blocks all incoming broadcast packets. In addition, it overrides all other filter settings. When this bit is reset, the AFM module passes all received broadcast packets.
27 PM	Pass All Multicast When this bit is set, it indicates that all received packets with a multicast destination address (first bit in the destination address field is '1') are passed. When this bit is reset, filtering of multicast packet depends on HMC bit.
28 DAIF	DA Inverse Filtering When this bit is set, the Address Check block operates in inverse filtering mode for the DA address comparison for both unicast and multicast packets. When this bit is reset, normal filtering of packets is performed.
29 HMC	Hash Multicast When this bit is set, the MAC performs the destination address filtering of received multicast packets according to the hash table. When this bit is reset, the MAC performs the perfect destination address filtering for multicast packets, that is, it compares the DA field with the values programmed in DA registers.

Table 1104. MAC_PACKET_FILTER field descriptions (continued)

Field	Description
30 HUC	Hash Unicast When this bit is set, the MAC performs the destination address filtering of unicast packets according to the hash table. When this bit is reset, the MAC performs a perfect destination address filtering for unicast packets, that is, it compares the DA field with the values programmed in DA registers.
31 PR	Promiscuous Mode When this bit is set, the Address Filtering module passes all incoming packets irrespective of the destination or source address. The SA or DA Filter Fails status bits of the Rx Status Word are always cleared when PR is set.

50.2.2.4 MAC Watchdog Timeout register (MAC_WATCHDOG_TIMEOUT)

The Watchdog Timeout register controls the watchdog timeout for received packets.

Offset 0x000C — Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	PWE	0	0	0	0	WTO			
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1012. MAC Watchdog Timeout register (MAC_WATCHDOG_TIMEOUT)

Table 1105. MAC_WATCHDOG_TIMEOUT field descriptions

Field	Description
23 PWE	Programmable Watchdog Enable When this bit is set and the WD bit of the MAC_Configuration register is reset, the WTO field is used as watchdog timeout for a received packet. When this bit is cleared, the watchdog timeout for a received packet is controlled by setting of WD and JE bits in MAC_Configuration register.
28:31 WTO	Watchdog Timeout When the PWE bit is set and the WD bit of the MAC_Configuration register is reset, this field is used as watchdog timeout for a received packet. If the length of a received packet exceeds the value of this field, such packet is terminated and declared as an error packet. Encoding is as follows: 0x0: 2 KB 0x1: 3 KB 0x2: 4 KB 0x3: 5 KB ... 0xC: 14 KB 0xD: 15 KB 0xE: 16383 Bytes 0xF: Reserved **Note:** When the PWE bit is set, the value in this field should be more than 1522 (0x05F2). Otherwise, the IEEE 802.3-specified valid tagged packets are declared as error packets and then dropped.

50.2.2.5 MAC Hash table register 0 (MAC_HASH_TABLE_REG0)

The Hash table register 0 contains the first 32 bits of the hash table.

The Hash table is used for group address filtering. For hash filtering, the content of the destination address in the incoming packet is passed through the CRC logic and the upper six (seven in 128-bit Hash or eight in 256-bit Hash) bits of the CRC register are used to index the content of the Hash table. The most significant bits determines the register to be used (Hash Table Register X), and the least significant five bits determine the bit within the register. For example, a hash value of 6'b100000 (in 64-bit Hash) selects Bit 0 of the Hash Table Register 1.

The hash value of the destination address is calculated in the following way:

- Calculate the 32-bit CRC for the DA (refer to IEEE 802.3, Section 3.2.8 for the steps to calculate CRC32).
- Perform bitwise reversal for the value obtained in Step 1.
- Take the upper 6 (or 7 or 8) bits from the value obtained in Step 2.

If the corresponding bit value of the register is 1'b1, the packet is accepted. Otherwise, it is rejected. If the PM bit is set in MAC_Packet_Filter, all multicast packets are accepted regardless of the multicast hash values.

If the Hash Table register is configured to be double-synchronized to the MII clock domain, the synchronization is triggered only when Bits[31:24] (in little-endian mode) or Bits[7:0] (in big-endian mode) of the Hash Table Register X registers are written.

If double-synchronization is enabled, consecutive writes to this register should be performed after at least four clock cycles in the destination clock domain.




Figure 1013. MAC Hash Table Reg0 register (MAC_HASH_TABLE_REG0)

Table 1106. MAC_HASH_TABLE_REG0 field descriptions

Field	Description
0:31 HT31T0	This field contains the first 32 bits [0:31] of the MAC Hash table.

50.2.2.6 MAC Hash Table register 1 (MAC_HASH_TABLE_REG1)

The Hash table register 1 contains the second 32 bits of the hash table.

The Hash table is used for group address filtering. For hash filtering, the content of the destination address in the incoming packet is passed through the CRC logic and the upper six (seven in 128-bit Hash or eight in 256-bit Hash) bits of the CRC register are used to index the content of the Hash table. The most significant bits determines the register to be used (Hash Table Register X), and the least significant five bits determine the bit within the register. For example, a hash value of 6'b100000 (in 64-bit Hash) selects Bit 0 of the Hash Table Register 1.

The hash value of the destination address is calculated in the following way:

- Calculate the 32-bit CRC for the DA (refer to IEEE 802.3, Section 3.2.8 for the steps to calculate CRC32).
- Perform bitwise reversal for the value obtained in Step 1.
- Take the upper 6 (or 7 or 8) bits from the value obtained in Step 2.

If the corresponding bit value of the register is 1'b1, the packet is accepted. Otherwise, it is rejected. If the PM bit is set in MAC_Packet_Filter, all multicast packets are accepted regardless of the multicast hash values.

If the Hash Table register is configured to be double-synchronized to the MII clock domain, the synchronization is triggered only when Bits[31:24] (in little-endian mode) or Bits[7:0] (in big-endian mode) of the Hash Table Register X registers are written.

If double-synchronization is enabled, consecutive writes to this register should be performed after at least four clock cycles in the destination clock domain.




Figure 1014. MAC Hash table Reg1 register (MAC_HASH_TABLE_REG1)

Table 1107. MAC_HASH_TABLE_REG1 field descriptions

Field	Description
0:31 HT63T32	This field contains the second 32 bits [31:0] of the MAC Hash table.

50.2.2.7 MAC VLAN tag control register (MAC_VLAN_TAG_CTRL)

This register is the redefined format of the MAC VLAN Tag register. It is used for indirect addressing. It contains the address offset, command type and Busy Bit for CSR access of the Per VLAN Tag registers.




Figure 1015. MAC VLAN tag control register (MAC_VLAN_TAG_CTRL)

Table 1108. MAC_VLAN_TAG_CTRL field descriptions

Field	Description
0 EIVLRXS	Enable Inner VLAN Tag in Rx Status When this bit is set, the MAC provides the inner VLAN Tag in the Rx status. When this bit is reset, the MAC does not provide the inner VLAN Tag in Rx status.
2:3 EIVLS	Enable Inner VLAN Tag Stripping on Receive This field indicates the stripping operation on inner VLAN Tag in received packet: 00 Do not strip 01 Strip if VLAN filter passes 10 Strip if VLAN filter fails 11 Always strip
4 ERIVLT	Enable Inner VLAN Tag When this bit and the EDVLP field are set, the MAC receiver enables operation on the inner VLAN Tag (if present). When this bit is reset, the MAC receiver enables operation on the outer VLAN Tag (if present). The ERSVLM bit determines which VLAN type is enabled for filtering or matching.
5 EDVLP	Enable Double VLAN Processing When this bit is set, the MAC enables processing of up to two VLAN Tags on Tx and Rx (if present). When this bit is reset, the MAC enables processing of up to one VLAN Tag on Tx and Rx (if present).
6 VTHM	VLAN Tag Hash Table Match Enable When this bit is set, the most significant four bits of CRC of VLAN Tag (ones-complement of most significant four bits of CRC of VLAN Tag when ETV bit is reset) are used to index the content of the MAC_VLAN_Hash_Table register. A value of 1 in the VLAN Hash Table register, corresponding to the index, indicates that the packet matched the VLAN hash table. When the ETV bit is set, the CRC of the 12-bit VLAN Identifier (VID) is used for comparison. When the ETV bit is reset, the ones-complement of the CRC of the 16-bit VLAN tag is used for comparison. When this bit is reset, the VLAN Hash Match operation is not performed.
7 EVLRXS	Enable VLAN Tag in Rx status When this bit is set, MAC provides the outer VLAN Tag in the Rx status. When this bit is reset, the MAC does not provide the outer VLAN Tag in Rx status.
9:10 EVLS	Enable VLAN Tag Stripping on Receive This field indicates the stripping operation on the outer VLAN Tag in received packet: 00 Do not strip 01 Strip if VLAN filter passes 10 Strip if VLAN filter fails 11 Always strip
13 ESVL	Enable S-VLAN When this bit is set, the MAC transmitter and receiver consider the S-VLAN packets (Type = 0x88A8) as valid VLAN tagged packets.
14 VTIM	VLAN Tag Inverse Match Enable When this bit is set, this bit enables the VLAN Tag inverse matching. The packets without matching VLAN Tag are marked as matched. When reset, this bit enables the VLAN Tag perfect matching. The packets with matched VLAN Tag are marked as matched.

Table 1108. MAC_VLAN_TAG_CTRL field descriptions (continued)

Field	Description
25:29 OFS	Offset This field holds the address offset of the MAC VLAN Tag Filter Register which the application is trying to access. The width of the field depends on the number of MAC VLAN Tag Registers enabled.
30 CT	Command Type This bit indicates if the current register access is a read or a write. When set, it indicates a read operation. When reset, it indicates a write operation.
31 OB	Operation Busy This bit is set along with a read or write command for initiating the indirect access to per VLAN Tag Filter register. This bit is reset when the read or write command to per VLAN Tag Filter indirect access register is complete. The next indirect register access can be initiated only after this bit is reset. During a write operation, the bit is reset only after the data has been written into the Per VLAN Tag register. During a read operation, the data should be read from the MAC_VLAN_Tag_Data register only after this bit is reset.

50.2.2.8 MAC VLAN tag data register (MAC_VLAN_TAG_DATA)

This register holds the read/write data for Indirect Access of the Per VLAN tag registers.

During the read access, this field contains valid read data only after the OB bit is reset. During the write access, this field should be valid prior to setting the OB bit in the MAC_VLAN_TAG_CTRL register.

Offset 0x0054 Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	DMACHN		DMACHEN				ERIVLT	ERSVLM	DOVLTC	ETV	VEN
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	VID															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1016. MAC VLAN tag data register (MAC_VLAN_TAG_DATA)

Table 1109. MAC_VLAN_TAG_DATA field descriptions

Field	Description
5:6 DMACHN	DMA Channel Number The DMA Channel number to which the VLAN Tagged Frame is to be routed if it passes this VLAN Tag Filter is programmed in this field. If the Routing based on VLAN Tag Filter is not necessary, this field need not be programmed.
7 DMACHEN	DMA Channel Number Enable This bit is the Enable for the DMA Channel Number value programmed in the field DMACH. When this bit is reset, the Routing does not occur based on VLAN Filter result. The frame is routed based on DA Based DMA Channel Routing.
11 ERIVLT	Enable Inner VLAN Tag Comparison This bit is valid only when VLAN Tag Enable of the Filter is set. When this bit and the EDVLP field are set, the MAC receiver enables operation on the inner VLAN Tag (if present). When this bit is reset, the MAC receiver enables operation on the outer VLAN Tag (if present).
12 ERSVLM	Enable S-VLAN Match for received Frames This bit is valid only when VLAN Tag Enable of the Filter is set. When this bit is set, the MAC receiver enables filtering or matching for S-VLAN (Type = 0x88A8) packets. When this bit is reset, the MAC receiver enables filtering or matching for C-VLAN (Type = 0x8100) packets.
13 DOVLTC	Disable VLAN Type Comparison This bit is valid only when VLAN Tag Enable of the Filter is set. When this bit is set, the MAC does not check whether the VLAN Tag specified by the Enable Inner VLAN Tag Comparison bit is of type S-VLAN or C-VLAN. When this bit is reset, the MAC filters or matches the VLAN Tag specified by the Enable Inner VLAN Tag Comparison bit only when VLAN Tag type is similar to the one specified by the Enable S-VLAN Match for received Frames bit.
14 ETV	12bits or 16bits VLAN comparison This bit is valid only when VEN of the Filter is set. When this bit is set, a 12-bit VLAN identifier is used for comparing and filtering instead of the complete 16-bit VLAN tag. Bits [11:0] of VLAN tag are compared with the corresponding field in the received VLAN-tagged packet.
15 VEN	VLAN Tag Enable This bit is used to enable or disable the VLAN Tag. When this bit is set, the MAC compares the VLAN Tag of received packet with the VLAN Tag ID. When this bit is reset, no comparison is performed irrespective of the programming of the other fields.
16:31 VID	VLAN Tag ID This field holds the VLAN Tag value which is used by the MAC for perfect comparison. It is valid when VLAN Tag Enable is set.

50.2.2.9 MAC VLAN tag filter register *n* (MAC_VLAN_TAG_FILTER*n*)

Offset 0x0054 (n = 0 to 15) Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	DMACHN		DMACHEN	0	0	0	ERIVLT	ERSVLM	DOVLTC	ETV	VEN
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	VID															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1017. MAC VLAN tag filter register *n* (MAC_VLAN_TAG_FILTER*n*)

Table 1110. MAC_VLAN_TAG_FILTERn field descriptions

Field	Description
5:6 DMACHN	DMA Channel Number The DMA Channel number to which the VLAN Tagged Frame is to be routed if it passes this VLAN Tag Filter is programmed in this field. If the Routing based on VLAN Tag Filter is not necessary, this field needs not be programmed.
7 DMACHEN	DMA Channel Number Enable This bit is the Enable for the DMA Channel Number value programmed in the field DMACH. When this bit is reset, the Routing does not occur based on VLAN Filter result. The frame is routed based on DA Based DMA Channel Routing.
11 ERIVLT	Enable Inner VLAN Tag Comparison This bit is valid only when VLAN Tag Enable of the Filter is set. When this bit and the EDVLP field are set, the MAC receiver enables operation on the inner VLAN Tag (if present). When this bit is reset, the MAC receiver enables operation on the outer VLAN Tag (if present).
12 ERSVLM	Enable S-VLAN Match for received Frames This bit is valid only when VLAN Tag Enable of the Filter is set. When this bit is set, the MAC receiver enables filtering or matching for S-VLAN (Type = 0x88A8) packets. When this bit is reset, the MAC receiver enables filtering or matching for C-VLAN (Type = 0x8100) packets.
13 DOVLTC	Disable VLAN Type Comparison This bit is valid only when VLAN Tag Enable of the Filter is set. When this bit is set, the MAC does not check whether the VLAN Tag specified by the Enable Inner VLAN Tag Comparison bit is of type S-VLAN or C-VLAN. When this bit is reset, the MAC filters or matches the VLAN Tag specified by the Enable Inner VLAN Tag Comparison bit only when VLAN Tag type is similar to the one specified by the Enable S-VLAN Match for received Frames bit.

Table 1110. MAC_VLAN_TAG_FILTERn field descriptions (continued)

Field	Description
14 ETV	12bits or 16bits VLAN comparison This bit is valid only when VEN of the Filter is set. When this bit is set, a 12-bit VLAN identifier is used for comparing and filtering instead of the complete 16-bit VLAN tag. Bits [11:0] of VLAN tag are compared with the corresponding field in the received VLAN-tagged packet.
15 VEN	VLAN Tag Enable This bit is used to enable or disable the VLAN Tag. When this bit is set, the MAC compares the VLAN Tag of received packet with the VLAN Tag ID. When this bit is reset, no comparison is performed irrespective of the programming of the other fields.
16:31 VID	VLAN Tag ID This field holds the VLAN Tag value which is used by the MAC for perfect comparison. It is valid when VLAN Tag Enable is set.

50.2.2.10 MAC VLAN hash table register (MAC_VLAN_HASH_TABLE)

When the VTHM bit of MAC_VLAN_Tag register is set, the 16-bit VLAN Hash Table register is used for group address filtering based on the VLAN tag. For hash filtering, the content of the 16-bit VLAN tag or 12-bit VLAN ID (based on the ETV bit of MAC_VLAN_Tag Register) in the incoming packet is passed through the CRC logic. The upper four bits of the calculated CRC are used to index the contents of the VLAN Hash table. For example, a hash value of 4’b1000 selects Bit 8 of the VLAN Hash table.

The hash value of the destination address is calculated in the following way:

- Calculate the 32-bit CRC for the VLAN tag or ID (For steps to calculate CRC32, refer to Section 3.2.8 of IEEE 802.3 - 2008).
- Perform bitwise reversal for the value obtained in step 1.
- Take the upper four bits from the value obtained in step 2.

If the VLAN hash Table register is configured to be double-synchronized to the MII clock domain, the synchronization is triggered only when Bits[15:8] (in little-endian mode) or Bits[7:0] (in big-endian mode) of this register are written.

- If double-synchronization is enabled, consecutive writes to this register should be performed after at least four clock cycles in the destination clock domain.

Offset 0x0058 Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	VLHT															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1018. MAC VLAN_hash_table register (MAC_VLAN_HASH_TABLE)

Table 1111. MAC_VLAN_HASH_TABLE field descriptions

Field	Description
16:31 VLHT	VLAN Hash Table This field contains the 16-bit VLAN Hash Table.

50.2.2.11 MAC VLAN tag inclusion register (MAC_VLAN_INCL)

The VLAN tag inclusion or replacement register contains the VLAN tag for insertion or replacement in the transmit packets. It also contains the VLAN tag insertion controls.

Offset 0x0060 Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	BUSY	RDWR	0	0	0	0	ADDR		0	0	CBTI	VLTI	CSVL	VLP	VLC	
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	VLT															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1019. MAC VLAN tag inclusion register (MAC_VLAN_INCL)

Table 1112. MAC_VLAN_INCL field descriptions

Field	Description
0 BUSY	Busy This bit indicates the status of the read/write operation of indirect access to the queue/channel specific VLAN inclusion register. For write operation write to a register is complete when this bit is reset. For read operation the read data is valid when the bit is reset. The application must make sure that this bit is reset before attempting subsequent access to this register.
1 RDWR	Read write control This bit controls the read or write operation for indirectly accessing the queue/channel specific VLAN Inclusion register. When set indicates write operation and when reset indicates read operation. This does not have any effect when CBTI is reset.
6:7 ADDR	Address This field selects one of the queue/channel specific VLAN Inclusion register for read/write access. This does not have any effect when CBTI is reset.
10 CBTI	Channel based tag insertion When this bit is set, outer VLAN tag is inserted for every packets transmitted by the MAC. The tag value is taken from the queue/channel specific VLAN tag register. The VLTI, VLP, VLC, and VLT fields of this register are ignored when this bit is set. When this bit is set, a write operation to byte 3 of this register initiates the read/write access to the indirect register. When reset, outer VLAN operation is based on the setting of VLTI, VLP, VLC and VLT fields of this register.
11 VLTI	VLAN Tag Input When this bit is set, it indicates that the VLAN tag to be inserted or replaced in Tx packet to be taken from the Tx descriptor.
12 CSVL	C-VLAN or S-VLAN When this bit is set, S-VLAN type (0x88A8) is inserted or replaced in the 13th and 14th bytes of transmitted packets. When this bit is reset, C-VLAN type (0x8100) is inserted or replaced in the 13th and 14th bytes of transmitted packets.
13 VLP	VLAN Priority Control When this bit is set, the control bits[17:16] are used for VLAN deletion, insertion, or replacement. When this bit is reset, the mti_vlan_ctrl_i control input is used and bits[17:16] are ignored.

Table 1112. MAC_VLAN_INCL field descriptions (continued)

Field	Description
14:15 VLC	VLAN Tag Control in Transmit Packets – 2'b00: No VLAN tag deletion, insertion, or replacement – 2'b01: VLAN tag deletion The MAC removes the VLAN type (bytes 13 and 14) and VLAN tag (bytes 15 and 16) of all transmitted packets with VLAN tags. – 2'b10: VLAN tag insertion The MAC inserts VLT in bytes 15 and 16 of the packet after inserting the Type value (0x8100 or 0x88a8) in bytes 13 and 14. This operation is performed on all transmitted packets, irrespective of whether they already have a VLAN tag. – 2'b11: VLAN tag replacement The MAC replaces VLT in bytes 15 and 16 of all VLAN-type transmitted packets (Bytes 13 and 14 are 0x8100 or 0x88a8). **Note:** Changes to this field take effect only on the start of a packet. If you write this register field when a packet is being transmitted, only the subsequent packet can use the updated value, that is, the current packet does not use the updated value.
16:31 VLT	VLAN Tag for Transmit Packets This field contains the value of the VLAN tag to be inserted or replaced. The value must only be changed when the transmit lines are inactive or during the initialization phase. Bits[16:18] are the User Priority field, Bit 19 is the CFI/DEI field, and Bits[20:31] are the VID field in the VLAN tag. The following list describes the bits of this field: – Bits[16:18] User Priority – Bit 19 Canonical Format Indicator (CFI) or Drop Eligible Indicator (DEI) – Bits[20:31] VLAN Identifier (VID) field of VLAN tag

50.2.2.12 MAC VLAN tag inclusion register *n* (MAC_VLAN_INCL*n*)

The Tx Queue VLAN tag inclusion register contains the VLAN tag for insertion in the transmit packets from Tx Queue *n*. It also contains the VLAN tag insertion controls.

Offset 0x0060 (n = 0 to 2) Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	CSVL	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	VLT															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1020. MAC VLAN tag Inclusion register *n* (MAC_VLAN_INCL*n*)

Table 1113. MAC_VLAN_INCLn field descriptions

Field	Description
12 CSVL	C-VLAN or S-VLAN When this bit is set, S-VLAN type (0x88A8) is inserted in the 13th and 14th bytes of transmitted packets. When this bit is reset, C-VLAN type (0x8100) is inserted in the 13th and 14th bytes of transmitted packets.
16:31 VLT	VLAN Tag for Transmit Packets This field contains the value of the VLAN tag to be inserted. The value must only be changed when the transmit lines are inactive or during the initialization phase. Bits[16:18] are the User Priority field, Bit 19 is the CFI/DEI field, and Bits[20:31] are the VID field in the VLAN tag. The following list describes the bits of this field: – Bits[16:18] User Priority – Bit 19 Canonical Format Indicator (CFI) or Drop Eligible Indicator (DEI) – Bits[20:31] VLAN Identifier (VID) field of VLAN tag

50.2.2.13 MAC Inner VLAN tag inclusion register (MAC_INNER_VLAN_INCL)

The Inner VLAN Tag Inclusion or Replacement register contains the inner VLAN tag to be inserted or replaced in the Transmit packet. It also contains the inner VLAN tag insertion controls.

Offset 0x0064 Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	VLTI	CSVL	VLP	VLC	
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	VLT															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1021. MAC Inner VLAN tag inclusion register (MAC_INNER_VLAN_INCL)

Table 1114. MAC_INNER_VLAN_INCL field descriptions

Field	Description
11 VLTI	VLAN Tag Input When this bit is set, it indicates that the VLAN tag to be inserted or replaced in Tx packet should be taken from the Tx descriptor.
12 CSVL	C-VLAN or S-VLAN When this bit is set, S-VLAN type (0x88A8) is inserted or replaced in the 13th and 14th bytes of transmitted packets. When this bit is reset, C-VLAN type (0x8100) is inserted or replaced in the 13th and 14th bytes of transmitted packets.

Table 1114. MAC_INNER_VLAN_INCL field descriptions (continued)

Field	Description
13 VLP	VLAN Priority Control When this bit is set, the VLC field is used for VLAN deletion, insertion, or replacement. When this bit is reset, the VLC field is ignored.
14:15 VLC	VLAN Tag Control in Transmit Packets 00 No VLAN tag deletion, insertion, or replacement 01 VLAN tag deletion. The MAC removes the VLAN type (bytes 17 and 18) and VLAN tag (bytes 19 and 20) of all transmitted packets with VLAN tags. 10 VLAN tag insertion. The MAC inserts VLT in bytes 19 and 20 of the packet after inserting the Type value (0x8100 or 0x88a8) in bytes 17 and 18. This operation is performed on all transmitted packets, irrespective of whether they already have a VLAN tag. 11 VLAN tag replacement. The MAC replaces VLT in bytes 19 and 20 of all VLAN-type transmitted packets (Bytes 17 and 18 are 0x8100 or 0x88a8). **Note:** Changes to this field take effect only on the start of a packet. If you write this register field when a packet is being transmitted, only the subsequent packet can use the updated value, that is, the current packet does not use the updated value.
16:31 VLT	VLAN Tag for Transmit Packets This field contains the value of the VLAN tag to be inserted or replaced. The value must only be changed when the transmit lines are inactive or during the initialization phase. Bits[16:18] are the User Priority field, Bit 19 is the CFI/DEI field, and Bits[20:31] are the VID field in the VLAN tag. The following list describes the bits of this field: – Bits[16:18] User Priority – Bit 19 Canonical Format Indicator (CFI) or Drop Eligible Indicator (DEI) – Bits[20:31] VLAN Identifier (VID) field of VLAN tag

50.2.2.14 MAC Q0 TX flow control register (MAC_Q0_TX_FLOW_CTRL)

The Flow control register controls the generation and reception of the control (Pause command) packets by the Flow control module of the MAC. A Write to a register with the Busy bit set to 1 triggers the Flow Control block to generate a Pause packet. The fields of the control packet are selected as specified in the 802.3x specification, and the Pause Time value from this register is used in the Pause Time field of the control packet. The Busy bit remains set until the control packet is transferred onto the cable. The application must make sure that the Busy bit is cleared before writing to the register.

Offset 0x0070 Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	PT															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	DZPQ	PLT			0	0	TFE	FCB_BPA
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1022. MAC Q0 TX flow control register (MAC_Q0_TX_FLOW_CTRL)

Table 1115. MAC_Q0_TX_FLOW_CTRL field descriptions

Field	Description
0:15 PT	Pause Time This field holds the value to be used in the Pause Time field in the Tx control packet. If the Pause Time bits are configured to be double-synchronized to the MII clock domain, consecutive writes to this register should be performed only after at least four clock cycles in the destination clock domain.
24 DZPQ	Disable Zero-Quanta Pause When this bit is set, it disables the automatic generation of the zero-quanta Pause packets on de-assertion of the flow-control signal from the FIFO layer (MTL or external sideband flow control signal sbd_flowctrl_i or mti_flowctrl_i). When this bit is reset, normal operation with automatic zero-quanta Pause packet generation is enabled.
25:27 PLT	Pause Low Threshold This field configures the threshold of the Pause timer at which the input flow control signal mti_flowctrl_i (or sbd_flowctrl_i) is checked for automatic retransmission of the Pause packet. The threshold values should be always less than the Pause Time configured in Bits[0:15]. For example, if PT = 100H (256 slot times), and PLT = 001, a second Pause packet is automatically transmitted if the mti_flowctrl_i signal is asserted at 228 (256-28) slot times after the first Pause packet is transmitted. The following list provides the threshold values for different values: 000 Pause Time minus 4 Slot Times (PT -4 slot times) 001 Pause Time minus 28 Slot Times (PT -28 slot times) 010 Pause Time minus 36 Slot Times (PT -36 slot times) 011 Pause Time minus 144 Slot Times (PT -144 slot times) 100 Pause Time minus 256 Slot Times (PT -256 slot times) 101 Pause Time minus 512 Slot Times (PT -512 slot times) 110 Reserved 111 Reserved The slot time is defined as the time taken to transmit 512 bits (64 bytes) on the MII interface. This (approximate) computation is based on the packet size (64, 1518, 2000, 9018, 16384, or 32768) + 2 Pause Packet Size + IPG in Slot Times.

Table 1115. MAC_Q0_TX_FLOW_CTRL field descriptions (continued)

Field	Description
30 TFE	Transmit Flow Control Enable Full-Duplex Mode: In the full-duplex mode, when this bit is set, the MAC enables the flow control operation to Tx Pause packets. When this bit is reset, the flow control operation in the MAC is disabled, and the MAC does not transmit any Pause packets. Half-Duplex Mode: In the half-duplex mode, when this bit is set, the MAC enables the backpressure operation. When this bit is reset, the backpressure feature is disabled.
31 FCB_BPA	Flow Control Busy or Backpressure Activate This bit initiates a Pause packet in the full-duplex mode and activates the backpressure function in the half-duplex mode if the TFE bit is set. Full-Duplex Mode: In the full-duplex mode, this bit should be read as 1'b0 before writing to this register. To initiate a Pause packet, the application must set this bit to 1'b1. During Control packet transfer, this bit continues to be set to indicate that a packet transmission is in progress. When Pause packet transmission is complete, the MAC resets this bit to 1'b0. You should not write to this register until this bit is cleared. Half-Duplex Mode: When this bit is set (and TFE bit is set) in the half-duplex mode, the MAC asserts the backpressure. During backpressure, when the MAC receives a new packet, the transmitter starts sending a JAM pattern resulting in a collision. Access restriction applies. Setting 1 sets. Self-cleared. Setting 0 has no effect.

50.2.2.15 MAC receive flow control register (MAC_RX_FLOW_CTRL)

The Receive flow control register controls the pausing of MAC Transmit based on the received Pause packet.

Offset 0x0090 Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	UP	RFE
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1023. MAC receive flow control register (MAC_RX_FLOW_CTRL)

Table 1116. MAC_RX_FLOW_CTRL field descriptions

Field	Description
30 UP	Unicast Pause Packet Detect A pause packet is processed when it has the unique multicast address specified in the IEEE 802.3. When this bit is set, the MAC can also detect Pause packets with unicast address of the station. This unicast address should be as specified in MAC_Address0_High and MAC_Address0_Low. When this bit is reset, the MAC only detects Pause packets with unique multicast address. **Note:** The MAC does not process a Pause packet if the multicast address is different from the unique multicast address. This is also applicable to the received PFC packet when the Priority Flow Control (PFC) is enabled. The unique multicast address (0x01_80_C2_00_00_01) is as specified in IEEE 802.1 Qbb-2011.
31 RFE	Receive Flow Control Enable When this bit is set and the MAC is operating in full-duplex mode, the MAC decodes the received Pause packet and disables its transmitter for a specified (Pause) time. When this bit is reset or the MAC is operating in half-duplex mode, the decode function of the Pause packet is disabled. When PFC is enabled, flow control is enabled for PFC packets. The MAC decodes the received PFC packet and disables the Transmit queue, with matching priorities, for a duration of received Pause time.

50.2.2.16 MAC Receive queue control 4 register (MAC_RXQ_CTRL4)

The Receive queue control 4 register controls the routing of unicast and multicast packets that fail the destination or source address filter to the Rx queues.

Offset 0x0094 Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	VFFQ		VFFQE
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	MFFQ		MFFQE	0	0	0	0	0	UFFQ		UFFQE
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1024. MAC receive queue control 4 register (MAC_RXQ_CTRL4)

Table 1117. MAC_RXQ_CTRL4 field descriptions

Field	Description
13:14 VFFQ	VLAN Tag Filter Fail Packets Queue This field holds the Rx queue number to which the tagged packets failing the Destination or Source Address filter (and UFFQE/MFFQE not enabled) or failing the VLAN tag filter must be routed to. This field is valid only when the VFFQE bit is set.
15 VFFQE	VLAN Tag Filter Fail Packets Queuing Enable When this bit is set, the tagged packets which fail the Destination or Source address filter or fail the VLAN tag filter, are routed to the Rx Queue Number programmed in the VFFQ. When this bit is reset, the tagged packets which fail the Destination or Source address filter or fail the VLAN tag filter are routed based on other routing options. This bit is valid only when the RA bit of the MAC_Packet_Filter register is set.
21:22 MFFQ	Multicast Address Filter Fail Packets Queue This field holds the Rx queue number to which the Multicast packets failing the Destination or Source Address filter are routed to. This field is valid only when the MFFQE bit is set.
23 MFFQE	Multicast Address Filter Fail Packets Queuing Enable When this bit is set, the Multicast packets which fail the Destination or Source address filter is routed to the Rx Queue Number programmed in the MFFQ. When this bit is reset, the Multicast packets which fail the Destination or Source address filter is routed based on other routing options. This bit is valid only when the RA bit of the MAC_Packet_Filter register is set.
29:30 UFFQ	Unicast Address Filter Fail Packets Queue This field holds the Rx queue number to which the Unicast packets failing the Destination or Source Address filter are routed to. This field is valid only when the UFFQE bit is set.
31 UFFQE	Unicast Address Filter Fail Packets Queuing Enable When this bit is set, the Unicast packets which fail the Destination or Source address filter is routed to the Rx Queue Number programmed in the UFFQ. When this bit is reset, the Unicast packets which fail the Destination or Source address filter is routed based on other routing options. This bit is valid only when the RA bit of the MAC_Packet_Filter register is set.

50.2.2.17 MAC Receive queue control 0 register (MAC_RXQ_CTRL0)

The Receive queue control 0 register controls the queue management in the MAC Receiver.

Offset 0x00A0 Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	RXQ2EN		RXQ1EN		RXQ0EN	
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1025. MAC Receive queue control 0 register (MAC_RXQ_CTRL0)

Table 1118. MAC_RXQ_CTRL0 field descriptions

Field	Description
26:27 RXQ2EN	Receive Queue 2 Enable This field indicates whether Rx Queue 2 is enabled for audio video (AV) 00 Not enabled 01 Queue 1 enabled for AV 10 Queue 1 enabled for generic 11 Reserved
28:29 RXQ1EN	Receive Queue 1 Enable This field indicates whether Rx Queue 1 is enabled for audio video (AV) 00 Not enabled 01 Queue 1 enabled for AV 10 Queue 1 enabled for generic 11 Reserved
30:31 RXQ0EN	Receive Queue 0 Enable This field indicates whether Rx Queue 0 is enabled for audio video (AV) 00 Not enabled 01 Queue 0 enabled for AV 10 Queue 0 enabled for generic 11 Reserved

50.2.2.18 MAC Receive queue control 1 register (MAC_RXQ_CTRL1)

The Receive queue control 1 register controls the routing of multicast, broadcast, AV, and untagged packets to the Rx queues.

Offset 0x00A4 Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	FPRQ			TPQC		TACPQE	MCBCQEN	0	MCBCQ		
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	UPQ			0	0	0	0	0	PTPQ			0	AVCPQ		
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1026. MAC Receive queue control 1 register (MAC_RXQ_CTRL1)

Table 1119. MAC_RXQ_CTRL1 field descriptions

Field	Description
5:7 FPRQ	Frame Preemption Residue Queue This field holds the Rx queue number to which the residual preemption frames must be forwarded. Preemption frames that are tagged and pass the SA/DA/VLAN filtering are routed based on PSRQ and all other frames are treated as residual frames and is routed to the queue number mentioned in this field. The Queue-0 is used as a default queue for express frames, so this field cannot be programmed to a value 0.
8:9 TPQC	Tagged PTP over Ethernet Packets Queuing Control This field controls the routing of the VLAN Tagged PTPoE packets. 00 VLAN Tagged PTPoE packets are routed as generic VLAN Tagged packet (based on PSRQ for only non-AV enabled Rx Queues). 01 VLAN Tagged PTPoE packets are routed to Rx Queue specified by PTPQ field (That Rx Queue can be enabled for AV or non-AV traffic). 10 VLAN Tagged PTPoE packets are routed to only AV enabled Rx Queues based on PSRQ. 11 Reserved
10 TACPQE	Tagged AV Control Packets Queuing Enable When set, the MAC routes the received Tagged AV Control packets to the Rx queue specified by AVCPQ field. When reset, the MAC routes the received Tagged AV Control packets based on the tag priority matching the PSRQ fields in MAC_RxQ_Ctrl2 and MAC_RxQ_Ctrl3 registers.
11 MCBCQEN	Multicast and Broadcast Queue Enable This bit specifies that Multicast or Broadcast packets routing to the Rx Queue is enabled and the Multicast or Broadcast packets must be routed to Rx Queue specified in MCBCQ field.
13:15 MCBCQ	Multicast and Broadcast Queue This field specifies the Rx Queue onto which Multicast or Broadcast Packets are routed. Any Rx Queue enabled for Generic/AV traffic can be used to route the Multicast or Broadcast Packets. 000 Rx Queue 0 001 Rx Queue 1 010 Rx Queue 2 others: Reserved
17:19 UPQ	Untagged Packet Queue This field indicates the Rx Queue to which Untagged Packets are to be routed. Any Rx Queue enabled for Generic/AV traffic can be used to route the Untagged Packets. 000 Rx Queue 0 001 Rx Queue 1 010 Rx Queue 2 others: Reserved

Table 1119. MAC_RXQ_CTRL1 field descriptions (continued)

Field	Description
25:27 PTPQ	AV PTP Packets Queue This field specifies the Rx queue on which the PTP packets sent over the Ethernet payload (not over IPv4 or IPv6) are routed. 000 Rx Queue 0 001 Rx Queue 1 010 Rx Queue 2 others: Reserved When the AV8021ASMEN bit of MAC_Timestamp_Control register is set, only untagged PTP over Ethernet packets are routed on an Rx queue.
29:31 AVCPQ	AV Untagged Control Packets Queue This field specifies the Receive queue on which the received AV tagged and untagged control packets are routed: 000 Rx Queue 0 001 Rx Queue 1 010 Rx Queue 2 others: Reserved The AV tagged (when TACPQE bit is set) and untagged control packets are routed to Receive queue specified by this field.

50.2.2.19 MAC Receive queue control 2 register (MAC_RXQ_CTRL2)

This register controls the routing of tagged packets based on the USP (user Priority) field of the received packets to the RxQueues 0 to 1.

Offset 0x00A8 Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	PSRQ2							
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	PSRQ1								PSRQ0							
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1027. MAC Receive queue control 2 register (MAC_RXQ_CTRL2)

Table 1120. MAC_RXQ_CTRL2 field descriptions

Field	Description
8:15 PSRQ2	Priorities Selected in the Receive Queue 2 This field decides the priorities assigned to Rx Queue 2. All packets with priorities that match the values set in this field are routed to Rx Queue 2. For example, if PSRQ2[1, 0] are set, packets with USP field equal to 1 or 0 are routed to Rx Queue 2. The software must ensure that the content of this field is mutually exclusive to the PSRQ fields for other queues, that is, the same priority is not mapped to multiple Rx queues. When the DCB feature is selected, this field also determines the priorities to be included in the PFC packet sent to remote station when Rx Queue 2 crosses the flow control threshold settings.
16:23 PSRQ1	Priorities Selected in the Receive Queue 1 This field decides the priorities assigned to Rx Queue 1. All packets with priorities that match the values set in this field are routed to Rx Queue 1. For example, if PSRQ1[4] is set, packets with USP field equal to 4 are routed to Rx Queue 1. The software must ensure that the content of this field is mutually exclusive to the PSRQ fields for other queues, that is, the same priority is not mapped to multiple Rx queues.
24:31 PSRQ0	Priorities Selected in the Receive Queue 0 This field decides the priorities assigned to Rx Queue 0. All packets with priorities that match the values set in this field are routed to Rx Queue 0. For example, if PSRQ0[5] is set, packets with USP field equal to 5 are routed to Rx Queue 0. The software must ensure that the content of this field is mutually exclusive to the PSRQ fields for other queues, that is, the same priority is not mapped to multiple Rx queues. Value After Reset: 0x0

50.2.2.20 MAC Interrupt status register (MAC_INTERRUPT_STATUS)

The Interrupt status register contains the status of interrupts.

Offset 0x00B0 Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	MFRIS	MFTIS	MDIOIS	FPEIS	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	RXSTSIS	TXSTSIS	TSIS	MMCRXIPIS	MMCTXIS	MMCRXIS	MMCIS	0	0	LPIIS	PMTIS	PHYIS	0	0	RGSMIIIS
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1028. MAC Interrupt status register (MAC_INTERRUPT_STATUS)

Table 1121. MAC_INTERRUPT_STATUS field descriptions

Field	Description
11 MFRIS	MMC FPE Receive Interrupt Status This bit is set high when an interrupt is generated in the MMC FPE Receive Interrupt Register. This bit is cleared when all bits in this interrupt register are cleared. This bit is valid only when you select the Enable MAC Management Counters (MMC) option along with FPE support.
12 MFTIS	MMC FPE Transmit Interrupt Status This bit is set high when an interrupt is generated in the MMC FPE Transmit Interrupt Register. This bit is cleared when all bits in this interrupt register are cleared. This bit is valid only when you select the Enable MAC Management Counters (MMC) option along with FPE support.
13 MDIOIS	MDIO Interrupt Status This bit indicates an interrupt event after the completion of MDIO operation. To reset this bit, the application has to read this bit/Write 1 to this bit when RCWE bit of MAC_CSR_SW_Ctrl register is set. Access restriction applies. Clears on read (or write of 1 when RCWE bit in MAC_CSR_SW_Ctrl register is set). Self-set to 1 on internal event.
14 FPEIS	Frame Preemption Interrupt Status This bit indicates an interrupt event during the operation of Frame Preemption (Bits[19:16] of MAC_FPE_CTRL_STS register is set). To reset this bit, the application must clear the event in MAC_FPE_CTRL_STS that has caused the Interrupt.
17 RXSTSIS	Receive Status Interrupt This bit indicates the status of received packets. This bit is set when the RWT bit is set in the MAC_Rx_Tx_Status register. This bit is cleared when the corresponding interrupt source bit is read (or corresponding interrupt source bit is written to 1 when RCWE bit of MAC_CSR_SW_Ctrl register is set) in the MAC_Rx_Tx_Status register.
18 TXSTSIS	Transmit Status Interrupt This bit indicates the status of transmitted packets. This bit is set when any of the following bits is set in the MAC_Rx_Tx_Status register: – Excessive Collision (EXCOL) – Late Collision (LCOL) – Excessive Deferral (EXDEF) – Loss of Carrier (LCARR) – No Carrier (NCARR) – Jabber Timeout (TJT) This bit is cleared when the corresponding interrupt source bit is read (or corresponding interrupt source bit is written to 1 when RWCERCWE bit of MAC_CSR_SW_Ctrl register is set) in the MAC_Rx_Tx_Status register.

Table 1121. MAC_INTERRUPT_STATUS field descriptions (continued)

Field	Description
19 TSIS	Timestamp Interrupt Status This bit is set when any of the following conditions is true: – The system time value is equal to or exceeds the value specified in the Target Time High and Low registers. – There is an overflow in the Seconds register. – The Target Time Error occurred, that is, programmed target time already elapsed. – When the auxiliary snapshot trigger is asserted. – When drop transmit status is enabled in MTL, this bit is set when the captured transmit timestamp is updated in the MAC_TxTimestamp_Status_Nanoseconds and Mac_TxTimestamp_Status_Seconds registers. This bit is cleared when the corresponding interrupt source bit is read (or corresponding interrupt source bit is written to 1 when RWCERCWE bit of MAC_CSR_SW_Ctrl register is set) in the MAC_Timestamp_Status register.
20 MMCRXIPIS	MMC Receive Checksum Offload Interrupt Status This bit is set high when an interrupt is generated in the MMC Receive Checksum Offload Interrupt Register. This bit is cleared when all bits in this interrupt register are cleared.
21 MMCTXIS	MMC Transmit Interrupt Status This bit is set high when an interrupt is generated in the MMC Transmit Interrupt Register. This bit is cleared when all bits in this interrupt register are cleared.
22 MMCRXIS	MMC Receive Interrupt Status This bit is set high when an interrupt is generated in the MMC Receive Interrupt Register. This bit is cleared when all bits in this interrupt register are cleared.
23 MMCIS	MMC Interrupt Status This bit is set high when Bit 20, Bit 21, or Bit 22 is set high. This bit is cleared only when all these bits are low.
26 LPIIS	LPI Interrupt Status This bit is set for any LPI state entry or exit in the MAC Transmitter or Receiver. This bit is cleared when the TLPIEN bit of MAC_LPI_Control_Status register is read (or corresponding interrupt source bit of MAC_LPI_Control_Status register is written to 1 when RWCERCWE bit of MAC_CSR_SW_Ctrl register is set).
27 PMTIS	PMT Interrupt Status This bit is set when a Magic packet or Wake-on-LAN packet is received in the power-down mode (RWKPRCVD and MGKPRCVD bits in MAC_PMT_Control_Status register). This bit is cleared when Bits [25:26] are cleared because of a Read operation to the MAC_PMT_Control_Status register (or corresponding interrupt source bit is written to 1 when RCWE bit of MAC_CSR_SW_Ctrl register is set).

Table 1121. MAC_INTERRUPT_STATUS field descriptions (continued)

Field	Description
28 PHYIS	PHY Interrupt This bit is set when rising edge is detected on the phy_intr_i input. This bit is cleared when this register is read (or this bit is written to 1 when RCWE bit of MAC_CSR_SW_Ctrl register is set).
31 RGSMIIIS	RGMII or SMII Interrupt Status This bit is set because of any change in value of the Link Status of RGMII or SMII interface (LNKSTS bit in MAC_PHYIF_Control_Status register). This bit is cleared when the MAC_PHYIF_Control_Status register is read (or LNKSTS bit of MAC_PHYIF_Control_Status register is written to 1 when RCWE bit of MAC_CSR_SW_Ctrl register is set). This bit is valid only when you select the optional RGMII or SMII PHY interface.

50.2.2.21 MAC Interrupt enable register (MAC_INTERRUPT_ENABLE)

The Interrupt enable register contains the masks for generating the interrupts.

Offset 0x00B4 Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	MDIOIE	FPEIE	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	RXSTSIE	TXSTSIE	TSIE	0	0	0	0	0	0	LPIIE	PMTIE	PHYIE	0	0	RGSMIIIE
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1029. MAC Interrupt enable register (MAC_INTERRUPT_ENABLE)

Table 1122. MAC_INTERRUPT_ENABLE field descriptions

Field	Description
13 MDIOIE	MDIO Interrupt Enable When this bit is set, it enables the assertion of the interrupt when MDIOIS field is set in the MAC_INTERRUPT_STATUS register.
14 FPEIE	Frame Preemption Interrupt Enable When this bit is set, it enables the assertion of the interrupt when FPEIS field is set in the MAC_INTERRUPT_STATUS register.
17 RXSTSIE	Receive Status Interrupt Enable When this bit is set, it enables the assertion of the interrupt signal because of the setting of RXSTSIS bit in the MAC_INTERRUPT_STATUS register.
18 TXSTSIE	Transmit Status Interrupt Enable When this bit is set, it enables the assertion of the interrupt signal because of the setting of TXSTSIS bit in the MAC_INTERRUPT_STATUS register.

Table 1122. MAC_INTERRUPT_ENABLE field descriptions (continued)

Field	Description
19 TSIE	Timestamp Interrupt Enable When this bit is set, it enables the assertion of the interrupt signal because of the setting of TSIS bit in MAC_INTERRUPT_STATUS register.
26 LPIIE	LPI Interrupt Enable When this bit is set, it enables the assertion of the interrupt signal because of the setting of LPIIS bit in MAC_INTERRUPT_STATUS register.
27 PMTIE	PMT Interrupt Enable When this bit is set, it enables the assertion of the interrupt signal because of the setting of PMTIS bit in MAC_INTERRUPT_STATUS register.
28 PHYIE	PHY Interrupt Enable When this bit is set, it enables the assertion of the interrupt signal because of the setting of PHYIS bit in MAC_INTERRUPT_STATUS register.
31 RGSMIIIE	RGMII or SMII Interrupt Enable When this bit is set, it enables the assertion of the interrupt signal because of the setting of RGSMIIIS bit in MAC_INTERRUPT_STATUS register.

50.2.2.22 MAC Receive transmit status register (MAC_RX_TX_STATUS)

The Receive transmit status register contains the Receive and Transmit Error status.

Offset 0x00B8 Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	RWT	0	0	0	0	0	0	0	TJT
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1030. MAC Receive transmit status register (MAC_RX_TX_STATUS)

Table 1123. MAC_RX_TX_STATUS field descriptions

Field	Description
23 RWT	Receive Watchdog Timeout This bit is set when a packet with length greater than 2048 bytes is received (10240 bytes when Jumbo Packet mode is enabled) and the WD bit is reset in the MAC_Configuration register. This bit is set when a packet with length greater than 16383 bytes is received and the WD bit is set in the MAC_Configuration register. Access restriction applies. Clears on read (or write of 1 when RCWE bit in MAC_CSR_SW_Ctrl register is set). Self-set to 1 on internal event.
31 TJT	Transmit Jabber Timeout This bit indicates that the Transmit Jabber Timer expired which happens when the packet size exceeds 2048 bytes (10240 bytes when the Jumbo packet is enabled) and JD bit is reset in the MAC_Configuration register. This bit is set when the packet size exceeds 16383 bytes and the JD bit is set in the MAC_Configuration register. Access restriction applies. Clears on read (or write of 1 when RCWE bit in MAC_CSR_SW_Ctrl register is set). Self-set to 1 on internal event.

50.2.2.23 MAC PMT control and status register (MAC_PMT_CONTROL_STATUS)

This register captures the remote wakeup control and status.

Offset 0x00C0 Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	RWKFILTRST	0	0			RWKPTR			0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	RWKPFE	GLBLUCAST	0	0	RWKPRCVD	MGKPRCVD	0	0	RWKPKTEN	MGKPKTEN	PWRDWN
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1031. MAC PMT control and status register (MAC_PMT_CONTROL_STATUS)

Table 1124. MAC_PMT_CONTROL_STATUS field descriptions

Field	Description
0 RWKFILTRST	Remote Wake-Up Packet Filter Register Pointer Reset When this bit is set, the remote wake-up packet filter register pointer is reset to 3'b000. It is automatically cleared after 1 clock cycle. Access restriction applies. Setting 1 sets. Self-cleared. Setting 0 has no effect.
3:7 RWKPTR	Remote Wake-up FIFO Pointer This field gives the current value (0 to 31) of the Remote Wake-up Packet Filter register pointer. When the value of this pointer is equal to 31, the contents of the Remote Wake-up Packet Filter Register are transferred to the clk_rx_i domain when a Write occurs to that register.
21 RWKPFE	Remote Wake-up Packet Forwarding Enable When this bit is set along with RWKPKTEN, the MAC receiver drops all received frames until it receives the expected Wake-up frame. All frames after that event including the received wake-up frame are forwarded to application. This bit is then self-cleared on receiving the wake-up packet. The application can also clear this bit before the expected wake-up frame is received. In such cases, the MAC reverts to the default behavior where packets received are forwarded to the application. This bit must only be set when RWKPKTEN is set high and PWRDWN is set low. The setting of this bit has no effect when PWRDWN is set high. **Note:** If Magic Packet Enable and Wake-Up Frame Enable are both set along with setting of this bit and Magic Packet is received prior to wake-up frame, this bit is self-cleared on receiving Magic Packet, the received Magic packet is dropped, and all frames after received Magic Packet are forwarded to application. Access restriction applies. Setting 1 sets. Self-cleared. Setting 0 has no effect.
22 GLBLUCAST	Global Unicast When this bit set, any unicast packet filtered by the MAC (DAF) address recognition is detected as a remote wake-up packet.
25 RWKPRCVD	Remote Wake-Up Packet Received When this bit is set, it indicates that the power management event is generated because of the reception of a remote wake-up packet. This bit is cleared when this register is read. Access restriction applies. Clears on read (or write of 1 when RCWE bit in MAC_CSR_SW_Ctrl register is set). Self-set to 1 on internal event.
26 MGKPRCVD	Magic Packet Received When this bit is set, it indicates that the power management event is generated because of the reception of a magic packet. This bit is cleared when this register is read. Access restriction applies. Clears on read (or write of 1 when RCWE bit in MAC_CSR_SW_Ctrl register is set). Self-set to 1 on internal event.
29 RWKPKTEN	Remote Wake-Up Packet Enable When this bit is set, a power management event is generated when the MAC receives a remote wake-up packet.

Table 1124. MAC_PMT_CONTROL_STATUS field descriptions (continued)

Field	Description
30 MGKPKTEN	Magic Packet Enable When this bit is set, a power management event is generated when the MAC receives a magic packet.
31 PWRDWN	Power Down When this bit is set, the MAC receiver drops all received packets until it receives the expected magic packet or remote wake-up packet. This bit is then self-cleared and the power-down mode is disabled. The software can clear this bit before the expected magic packet or remote wake-up packet is received. The packets received by the MAC after this bit is cleared are forwarded to the application. This bit must only be set when the Magic Packet Enable, Global Unicast, or Remote Wake-Up Packet Enable bit is set high. You can gate-off the CSR clock during the power-down mode. However, when the CSR clock is gated-off, you cannot perform any read or write operations on this register. Therefore, the Software cannot clear this bit. Access restriction applies. Setting 1 sets. Self-cleared. Setting 0 has no effect.

50.2.2.24 Wake-up packet filter registers

The wkuppktfilter_reg register at address 0x00C4 loads the Wake-up packet filter register.

To load values in a Wake-up Packet Filter register, the entire register (wkuppktfilter_reg) must be written. The wkuppktfilter_reg register is loaded by sequentially loading the eight register values in address (0x00C4) for wkuppktfilter_reg0, wkuppktfilter_reg1, …, wkuppktfilter_reg7, respectively. The wkuppktfilter_reg register is read in a similar way.

The Ethernet module updates the wkuppktfilter_reg register current pointer value in Bits[5:7] of MAC_PMT_Control_Status register.

- Filter i Byte Mask: The filter i byte mask register defines the bytes of the packet that are examined by filter i (0, 1, 2, 3) to determine whether or not a packet is a wake-up packet.
  - The MSB (bit 0) must be zero.
  - Bit j[1:31] is the byte mask.
  - If Bit j (byte number) of the byte mask is set, the CRC block processes the Filter i Offset + j of the incoming packet; otherwise Filter i Offset + j is ignored.
- Filter i Command: The 4-bit filter i command controls the filter i operation.
  - Bit 28 specifies the address type, defining the destination address type of the pattern. When the bit is set, the pattern applies to only multicast packets; when the bit is reset, the pattern applies only to unicast packet.
  - Bit 29 (Inverse Mode), when set, reverses the logic of the CRC16 hash function signal, to reject a packet with matching CRC_16 value.
  - Bit 29, along with Bit 30, allows a MAC to reject a subset of remote wake-up packets by creating filter logic such as “Pattern 1 AND NOT Pattern 2".
  - Bit 30 (And_Previous) implements the Boolean logic. When set, the result of the current entry is logically ANDed with the result of the previous filter. This AND logic allows a filter pattern longer than 32 bytes by splitting the mask among two, three,

or four filters. This depends on the number of filters that have the And_Previous bit set.

– Bit 31 is the enable for filter i. If Bit 31 is not set, filter i is disabled.

- Filter i Offset: This filter i offset register defines the offset (within the packet) from which the filter i examines the packets.
  – This 8-bit pattern-offset is the offset for the filter i first byte to be examined.
  – The minimum allowed offset is 12, which refers to the 13th byte of the packet.
  – The offset value 0 refers to the first byte of the packet.
- Filter i CRC-16: This filter i CRC-16 register contains the CRC_16 value calculated from the pattern and also the byte mask programmed to the wake-up filter register block.
  – The 16-bit CRC calculation uses the following polynomial:
  $G(x) = x^{16} + x^{15} + x^2 + 1$
  Each mask, used in the hash function calculation, is compared with a 16-bit value associated with that mask. Each filter has the following:
  – 32-bit Mask: Each bit in this mask corresponds to one byte in the detected packet. If the bit is 1', the corresponding byte is taken into the CRC16 calculation.
  – 8-bit Offset Pointer: Specifies the byte to start the CRC16 computation.

The pointer and the mask are used together to locate the bytes to be used in the CRC16 calculations.

Note: If you are accessing these registers in byte or half-word mode, the internal counter to access the appropriate wkuppktfilter_reg is incremented when CPU accesses Lane 3 (or Lane 0 in big-endian mode).

When any Register content is being transferred to a different clock domain after a write operation, there should not be any further writes to the same location until the first write is updated. Otherwise, the second write operation does not get updated to the destination clock domain. Therefore, the delay between two writes to the same register location should be at least 4 cycles of the destination clock (PHY receive clock, PHY transmit clock, or PTP clock).

50.2.2.24.1 Notes on And_Previous bit setting

The And_Previous bit setting is applicable within a set of 4 filters.

- Setting of And_Previous bit of filter that is not enabled has no effect. In other words, setting And_Previous bit of lowest number filter in the set of 4 filters has no effect. For example, setting of And_Previous bit of Filter 0 has no effect.
- If And_Previous bit is set for filter to form AND chained filter, the AND chain breaks at the point any filter is not enabled. For example:

  If Filter 2 And_Previous bit is set (bit 1 of Filter 2 command is set) but Filter 1 is not enabled (bit 0 of in Filter 1 command is reset), then only Filter 2 result is considered. If Filter 2 And_Previous bit is set (bit 1 of Filter 2 command is set), Filter 3 And_Previous bit is set (bit 1 of Filter 3 command is set), but Filter 1 is not enabled (bit 0 of in Filter 1 command is reset), then only Filter 2 result ANDed with Filter 3 result is considered.

  If Filter 2 And_Previous bit is set (bit 1 of Filter 2 command is set), Filter 3 And_Previous bit is set (bit 1 of Filter 3 command is set), but Filter 2 is not enabled (bit 0 of in Filter 2 command is reset), then since setting of Filter 2 And_Previous bit has no effect only Filter 1 result ORed with Filter 3 result is considered. If filters chained by And_Previous bit setting have complementary programming, then a frame may never

pass the AND chained filter. For example, if Filter 2 And_Previous bit is set (bit 1 of Filter 2 command is set), Filter 1 Address_Type bit is set (bit 3 of Filter 1 command is set) indicating multicast detection and Filter 2 Address_Type bit is reset (bit 3 of Filter 2 command is reset) indicating unicast detection or vice versa, a remote wakeup frame does not pass the AND chained filter as a remote wakeup frame cannot be of both unicast and multicast address type.

Figure 1032. Remote wake-up packet filter register

wkuppktfilter_reg0	Filter 0 Byte Mask							
wkuppktfilter_reg1	Filter 1 Byte Mask							
wkuppktfilter_reg2	Filter 2 Byte Mask							
wkuppktfilter_reg3	Filter 3 Byte Mask							
wkuppktfilter_reg4	RSVD	Filter 3 Command	RSVD	Filter 2 Command	RSVD	Filter 1 Command	RSVD	Filter 0 Command
wkuppktfilter_reg5	Filter 3 Offset		Filter 2 Offset		Filter 1 Offset		Filter 0 Offset	
wkuppktfilter_reg6	Filter 1 CRC - 16				Filter 0 CRC - 16			
wkuppktfilter_reg7	Filter 3 CRC - 16				Filter 2 CRC - 16			

50.2.2.24.2 MAC RWK packet filter register (MAC_RWK_PACKET_FILTER)

Offset 0x00C4 Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	WKUPFRMFTR															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	WKUPFRMFTR															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1033. MAC RWK packet filter register (MAC_RWK_PACKET_FILTER)

Table 1125. MAC_RWK_PACKET_FILTER field descriptions

Field	Description
0:31 WKUPFRMFTR	RWK Packet Filter This field contains the various controls of RWK Packet filter.

50.2.2.24.3 Wakeup filter0 byte mask register (RWK_FILTER0_BYTE_MASK)

Corresponds to registers wkuppktfilter_reg0 described in *Figure 1032*.




Figure 1034. Wakeup filter0 byte mask register (RWK_FILTER0_BYTE_MASK)

Table 1126. RWK_FILTER0_BYTE_MASK field descriptions

Field	Description
0:31 Filter0_Byte_Mask	Filter${i} 32-bit Mask Each bit in this mask corresponds to one byte in the detected packet. If the bit is 1', the corresponding byte is taken into the CRC16 calculation.

50.2.2.24.4 Wakeup filter 1 byte mask register (RWK_FILTER1_BYTE_MASK)

Corresponds to registers wkuppktfilter_reg1 described in *Figure 1032*.




Figure 1035. Wakeup filter 1 byte mask register (RWK_FILTER1_BYTE_MASK)

Table 1127. RWK_FILTER1_BYTE_MASK field descriptions

Field	Description
0:31 Filter1_Byte_Mask	Filter${i} 32-bit Mask Each bit in this mask corresponds to one byte in the detected packet. If the bit is 1', the corresponding byte is taken into the CRC16 calculation.

50.2.2.24.5 Wakeup filter 2 byte mask register (RWK_FILTER2_BYTE_MASK)

Corresponds to registers wkuppktfilter_reg2 described in *Figure 1032*.

Offset 0x00C4 Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	Filter2_Byte_Mask															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	Filter2_Byte_Mask															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1036. Wakeup filter 2 byte mask register (RWK_FILTER2_BYTE_MASK)

Table 1128. RWK_FILTER2_BYTE_MASK field descriptions

Field	Description
0:31 Filter2_Byte_Mask	Filter${i} 32-bit Mask Each bit in this mask corresponds to one byte in the detected packet. If the bit is 1', the corresponding byte is taken into the CRC16 calculation.

50.2.2.24.6 Wakeup filter 3 byte mask register (RWK_FILTER3_BYTE_MASK)

Corresponds to registers wkuppktfilter_reg3 described in *Figure 1032*.

Offset 0x00C4 Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	Filter3_Byte_Mask															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	Filter3_Byte_Mask															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1037. Wakeup filter 3 byte mask register (RWK_FILTER3_BYTE_MASK)

Table 1129. RWK_FILTER3_BYTE_MASK field descriptions

Field	Description
0:31 Filter3_Byte_Mask	Filter${i} 32-bit Mask Each bit in this mask corresponds to one byte in the detected packet. If the bit is 1', the corresponding byte is taken into the CRC16 calculation.

50.2.2.24.7 Wakeup filter 0123 command register (RWK_FILTER0123_COMMAND)

Corresponds to registers wkuppktfilter_reg4 described in *Figure 1032*.

Offset 0x00C4 Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	Filter3_Command				0	0	0	0	Filter2_Command			
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	Filter1_Command				0	0	0	0	Filter0_Command			
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1038. Wakeup filter 0123 command register (RWK_FILTER0123_COMMAND)

Table 1130. RWK_FILTER0123_COMMAND field descriptions

Field	Description
4:7 Filter3_Command	Filter${l} Command The 4-bit filter command controls the filter operation. – Bit 3 specifies the address type, defining the destination address type of the pattern. When the bit is set, the pattern applies to only multicast packets; when the bit is reset, the pattern applies only to unicast packet. – Bit 2 (Inverse Mode), when set, reverses the logic of the CRC16 hash function signal, to reject a packet with matching CRC_16 value. – Bit 2, along with Bit 1, allows a MAC to reject a subset of remote wake-up packets by creating filter logic such as “Pattern 1 AND NOT Pattern 2". – Bit 1 (And_Previous) implements the Boolean logic. When set, the result of the current entry is logically ANDed with the result of the previous filter. This AND logic allows a filter pattern longer than 32 bytes by splitting the mask among two, three, or four filters. This depends on the number of filters that have the And_Previous bit set. – Bit 0 is the enable for filter. If Bit 0 is not set, filter is disabled.
12:15 Filter2_Command	Filter${k} Command The 4-bit filter command controls the filter operation. – Bit 3 specifies the address type, defining the destination address type of the pattern. When the bit is set, the pattern applies to only multicast packets; when the bit is reset, the pattern applies only to unicast packet. – Bit 2 (Inverse Mode), when set, reverses the logic of the CRC16 hash function signal, to reject a packet with matching CRC_16 value. – Bit 2, along with Bit 1, allows a MAC to reject a subset of remote wake-up packets by creating filter logic such as “Pattern 1 AND NOT Pattern 2". – Bit 1 (And_Previous) implements the Boolean logic. When set, the result of the current entry is logically ANDed with the result of the previous filter. This AND logic allows a filter pattern longer than 32 bytes by splitting the mask among two, three, or four filters. This depends on the number of filters that have the And_Previous bit set. – Bit 0 is the enable for filter. If Bit 0 is not set, filter is disabled.

Table 1130. RWK_FILTER0123_COMMAND field descriptions (continued)

Field	Description
20:23 Filter1_Command	Filter${j} Command The 4-bit filter command controls the filter operation. – Bit 3 specifies the address type, defining the destination address type of the pattern. When the bit is set, the pattern applies to only multicast packets; when the bit is reset, the pattern applies only to unicast packet. – Bit 2 (Inverse Mode), when set, reverses the logic of the CRC16 hash function signal, to reject a packet with matching CRC_16 value. – Bit 2, along with Bit 1, allows a MAC to reject a subset of remote wake-up packets by creating filter logic such as “Pattern 1 AND NOT Pattern 2". – Bit 1 (And_Previous) implements the Boolean logic. When set, the result of the current entry is logically ANDed with the result of the previous filter. This AND logic allows a filter pattern longer than 32 bytes by splitting the mask among two, three, or four filters. This depends on the number of filters that have the And_Previous bit set. – Bit 0 is the enable for filter. If Bit 0 is not set, filter is disabled.
28:31 Filter0_Command	Filter${i} Command The 4-bit filter command controls the filter operation. – Bit 3 specifies the address type, defining the destination address type of the pattern. When the bit is set, the pattern applies to only multicast packets; when the bit is reset, the pattern applies only to unicast packet. – Bit 2 (Inverse Mode), when set, reverses the logic of the CRC16 hash function signal, to reject a packet with matching CRC_16 value. – Bit 2, along with Bit 1, allows a MAC to reject a subset of remote wake-up packets by creating filter logic such as “Pattern 1 AND NOT Pattern 2". – Bit 1 (And_Previous) implements the Boolean logic. When set, the result of the current entry is logically ANDed with the result of the previous filter. This AND logic allows a filter pattern longer than 32 bytes by splitting the mask among two, three, or four filters. This depends on the number of filters that have the And_Previous bit set. – Bit 0 is the enable for filter. If Bit 0 is not set, filter is disabled.

50.2.2.24.8 Wakeup filter 0123 offset register (RWK_FILTER0123_OFFSET)

Corresponds to registers wkuppktfilter_reg5 described in *Figure 1032*.

Offset 0x00C4 Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	Filter3_Offset								Filter2_Offset							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	Filter1_Offset								Filter0_Offset							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1039. Wakeup filter 0123 offset register (RWK_FILTER0123_OFFSET)

Table 1131. RWK_FILTER0123_OFFSET field descriptions

Field	Description
0:7 Filter3_Offset	Filter${l} Offset This filter offset defines the offset (within the packet) from which the filter examines the packets. – This 8-bit pattern-offset is the offset for the filter first byte to be examined. – The minimum allowed offset is 12, which refers to the 13th byte of the packet. – The offset value 0 refers to the first byte of the packet.
8:15 Filter2_Offset	Filter${k} Offset This filter offset defines the offset (within the packet) from which the filter examines the packets. – This 8-bit pattern-offset is the offset for the filter first byte to be examined. – The minimum allowed offset is 12, which refers to the 13th byte of the packet. – The offset value 0 refers to the first byte of the packet.
16:23 Filter1_Offset	Filter${j} Offset This filter offset defines the offset (within the packet) from which the filter examines the packets. – This 8-bit pattern-offset is the offset for the filter first byte to be examined. – The minimum allowed offset is 12, which refers to the 13th byte of the packet. – The offset value 0 refers to the first byte of the packet.
24:31 Filter0_Offset	Filter${i} Offset This filter offset defines the offset (within the packet) from which the filter examines the packets. – This 8-bit pattern-offset is the offset for the filter first byte to be examined. – The minimum allowed offset is 12, which refers to the 13th byte of the packet. – The offset value 0 refers to the first byte of the packet.

50.2.2.24.9 Wakeup filter 01 CRC register (RWK_FILTER01_CRC)

Corresponds to registers wkuppktfilter_reg6 described in *Figure 1032*.

Offset 0x00C4 Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	Filter1_CRC															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	Filter0_CRC															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1040. Wakeup filter 01 CRC register (RWK_FILTER01_CRC)

Table 1132. RWK_FILTER01_CRC field descriptions

Field	Description
0:15 Filter1_CRC	Filter${j} CRC-16 This filter CRC-16 contains the CRC_16 value of the pattern. – The 16-bit CRC calculation uses the following polynomial: G(x) = x^16 + x^15 + x^2 + 1
16:31 Filter0_CRC	Filter${i} CRC-16 This filter CRC-16 contains the CRC_16 value of the pattern. – The 16-bit CRC calculation uses the following polynomial: G(x) = x^16 + x^15 + x^2 + 1

50.2.2.24.10 Wakeup filter 23 CRC register (RWK_FILTER23_CRC)

Corresponds to registers wkuppktfilter_reg7 described in *Figure 1032*.

Offset 0x00C4 Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	Filter3_CRC															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	Filter2_CRC															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1041. Wakeup filter 23 CRC register (RWK_FILTER23_CRC)

Table 1133. RWK_FILTER23_CRC field descriptions

Field	Description
0:15 Filter3_CRC	Refer to the description of *Section 50.2.2.24*.
16:31 Filter2_CRC	Refer to the description of *Section 50.2.2.24*.

50.2.2.25 MAC LPI control and status register (MAC_LPI_CONTROL_STATUS)

The LPI control and status register controls the LPI functions and provides the LPI interrupt status. The status bits are cleared when this register is read.

Offset 0x00D0 Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	LPITCSE	LPIATE	LPITXA	PLSEN	PLS	LPIEN
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	RLPIST	TLPIST	0	0	0	0	RLPIEX	RLPIEN	TLPIEX	TLPIEN
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1042. MAC LPI control and status register (MAC_LPI_CONTROL_STATUS)

Table 1134. MAC_LPI_CONTROL_STATUS field descriptions

Field	Description
10 LPITCSE	LPI Tx Clock Stop Enable When this bit is set, the MAC asserts sbd_tx_clk_gating_ctrl_o signal high after it enters Tx LPI mode to indicate that the Tx clock to MAC can be stopped. When this bit is reset, the MAC does not assert sbd_tx_clk_gating_ctrl_o signal high after it enters Tx LPI mode. If RGMII Interface is selected, the Tx clock is required for transmitting the LPI pattern. The Tx Clock cannot be gated and so the LPITCSE bit cannot be programmed. 0 LPI Tx Clock Stop is disabled 1 LPI Tx Clock Stop is enabled
11 LPIATE	LPI Timer Enable This bit controls the automatic entry of the MAC Transmitter into and exit out of the LPI state. When LPITE, LPITXA and LPITXEN bits are set, the MAC Transmitter enters LPI state only when the complete MAC TX data path is IDLE for a period indicated by the MAC_LPI_Entry_Timer register. After entering LPI state, if the data path becomes non-IDLE (due to a new packet being accepted for transmission), the Transmitter exits LPI state but does not clear LPITXEN bit. This enables the re-entry into LPI state when it is IDLE again. When LPITE is 0, the LPI Auto timer is disabled and MAC Transmitter enters LPI state based on the settings of LPITXA and LPITXEN bit descriptions. 0 LPI Timer is disabled 1 LPI Timer is enabled
12 LPITXA	LPI Tx Automate This bit controls the behavior of the MAC when it is entering or coming out of the LPI mode on the Transmit side. If the LPITXA and LPIEN bits are set to 1, the MAC enters the LPI mode only after all outstanding packets (in the core) and pending packets (in the application interface) have been transmitted. The MAC comes out of the LPI mode when the application sends any packet for transmission or the application issues a Tx FIFO Flush command. In addition, the MAC automatically clears the LPIEN bit when it exits the LPI state. If Tx FIFO Flush is set in the FTQ bit of the MTL_TxQ0_Operation_Mode register, when the MAC is in the LPI mode, it exits the LPI mode. When this bit is 0, the LPIEN bit directly controls behavior of the MAC when it is entering or coming out of the LPI mode. 0 LPI Tx Automate is disabled 1 LPI Tx Automate is enabled
13 PLSEN	PHY Link Status Enable This bit enables the link status received on the RGMII, SGMII, or SMII Receive paths to be used for activating the LPI LS TIMER. When this bit is set, the MAC uses the link-status bits of the MAC_PHYIF_Control_Status register and the PLS bit for the LPI LS Timer trigger. When this bit is reset, the MAC ignores the link-status bits of the MAC_PHYIF_Control_Status register and takes only the PLS bit. 0 PHY Link Status is disabled 1 PHY Link Status is enabled

Table 1134. MAC_LPI_CONTROL_STATUS field descriptions (continued)

Field	Description
14 PLS	PHY Link Status This bit indicates the link status of the PHY. The MAC Transmitter asserts the LPI pattern only when the link status is up (OKAY) at least for the time indicated by the LPI LS TIMER. When this bit is set, the link is considered to be okay (UP) and when this bit is reset, the link is considered to be down. Software should get the PHY link status by reading the PHY register and accordingly update the PLS bit. 0 Link is down 1 Link is okay
15 LPIEN	LPI Enable When this bit is set, it instructs the MAC Transmitter to enter the LPI state. When this bit is reset, it instructs the MAC to exit the LPI state and resume normal transmission. This bit is cleared when the LPITXA bit is set and the MAC exits the LPI state because of the arrival of a new packet for transmission. 0 LPI state is disabled 1 LPI state is enabled
22 RLPIST	Receive LPI State When this bit is set, it indicates that the MAC is receiving the LPI pattern on the MII interface. 0 Receive LPI state not detected 1 Receive LPI state detected
23 TLPIST	Transmit LPI State When this bit is set, it indicates that the MAC is transmitting the LPI pattern on the MII interface. 0 Transmit LPI state not detected 1 Transmit LPI state detected
28 RLPIEX	Receive LPI Exit When this bit is set, it indicates that the MAC Receiver has stopped receiving the LPI pattern on the MII interface, exited the LPI state, and resumed the normal reception. This bit is cleared by a read into this register (or this bit is written to 1 when RCWE bit in MAC_CSR_SW_Ctrl register is set). **Note:** This bit may not be set if the MAC stops receiving the LPI pattern for a very short duration, such as, less than three clock cycles of CSR clock. 0 Receive LPI exit not detected 1 Receive LPI exit detected
29 RLPIEN	Receive LPI Entry When this bit is set, it indicates that the MAC Receiver has received an LPI pattern and entered the LPI state. This bit is cleared by a read into this register (or this bit is written to 1 when RCWE bit in MAC_CSR_SW_Ctrl register is set). **Note:** This bit may not be set if the MAC stops receiving the LPI pattern for a very short duration, such as, less than three clock cycles of CSR clock. 0 Receive LPI entry not detected 1 Receive LPI entry detected

Table 1134. MAC_LPI_CONTROL_STATUS field descriptions (continued)

Field	Description
30 TLPIEX	Transmit LPI Exit When this bit is set, it indicates that the MAC transmitter exited the LPI state after the application cleared the LPIEN bit and the LPI TW Timer has expired. This bit is cleared by a read into this register (or this bit is written to 1 when RCWE bit in MAC_CSR_SW_Ctrl register is set). 0 Transmit LPI exit not detected 1 Transmit LPI exit detected
31 TLPIEN	Transmit LPI Entry When this bit is set, it indicates that the MAC Transmitter has entered the LPI state because of the setting of the LPIEN bit. This bit is cleared by a read into this register (or this bit is written to 1 when RCWE bit in MAC_CSR_SW_Ctrl register is set). 0 Transmit LPI entry not detected 1 Transmit LPI entry detected

50.2.2.26 MAC LPI timers control register (MAC_LPI_TIMERS_CONTROL)

The LPI timers control register controls the timeout values in the LPI states. It specifies the time for which the MAC transmits the LPI pattern and also the time for which the MAC waits before resuming the normal transmission.

Offset 0x00D4 Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	LST									
W																
Reset	0	0	0	0	0	0	1	1	1	1	1	0	1	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	TWT															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1043. MAC LPI timers control register (MAC_LPI_TIMERS_CONTROL)

Table 1135. MAC_LPI_TIMERS_CONTROL field descriptions

Field	Description
6:15 LST	LPI LS TIMER This field specifies the minimum time (in milliseconds) for which the link status from the PHY should be up (OKAY) before the LPI pattern can be transmitted to the PHY. The MAC does not transmit the LPI pattern even when the LPIEN bit is set unless the LPI LS Timer reaches the programmed terminal count. The default value of the LPI LS Timer is 1000 (1 sec) as defined in the IEEE standard.
16:31 TWT	LPI TW TIMER This field specifies the minimum time (in microseconds) for which the MAC waits after it stops transmitting the LPI pattern to the PHY and before it resumes the normal transmission. The TLPIEX status bit is set after the expiry of this timer.

50.2.2.27 MAC LPI entry timer register (MAC_LPI_ENTRY_TIMER)

This register controls the Tx LPI entry timer. This counter is enabled only when bit[11](LPITE) bit of MAC_LPI_Control_Status is set to 1.

Offset 0x00D8 Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	LPIET			
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	LPIET													0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1044. MAC LPI entry timer register (MAC_LPI_ENTRY_TIMER)

Table 1136. MAC_LPI_ENTRY_TIMER field descriptions

Field	Description
12:28 LPIET	LPI Entry Timer This field specifies the time in microseconds the MAC will wait to enter LPI mode, after it has transmitted all the frames. This field is valid and used only when LPITE and LPITXA are set to 1. Bits [29:31] are read-only so that the granularity of this timer is in steps of 8 micro-seconds.

50.2.2.28 MAC 1US Tic counter register (MAC_1US_TIC_COUNTER)

This register controls the generation of the reference time (1 microsecond tic) for all the LPI timers. This timer has to be programmed by the software initially.

Offset 0x00DC Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	TIC_1US_CNTR											
W																
Reset	0	0	0	0	0	0	0	0	0	1	1	0	0	0	1	1

Figure 1045. MAC 1US Tic counter register (MAC_1US_TIC_COUNTER)

Table 1137. MAC_1US_TIC_COUNTER field descriptions

Field	Description
20:31 TIC_1US_CNTR	1US TIC Counter The application must program this counter so that the number of clock cycles of CSR clock is 1us. (Subtract 1 from the value before programming). For example if the CSR clock is 100 MHz then this field needs to be programmed to value 100 - 1 = 99 (which is 0x63). This is required to generate the 1US events that are used to update some of the EEE related counters.

50.2.2.29 MAC PHYIF Control Status register (MAC_PHYIF_CONTROL_STATUS)

The PHY Interface Control and Status register indicates the status signals received by the SGMII, RGMII, or SMII interface (selected at reset) from the PHY. This register is optional.

Offset 0x00F8 Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	LNKSTS	LNKSPEED		LNKMOD
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	LUD	TC
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1046. MAC PHYIF control status register (MAC_PHYIF_CONTROL_STATUS)

Table 1138. MAC_PHYIF_CONTROL_STATUS field descriptions

Field	Description
12 LNKSTS	Link Status This bit indicates whether the link is up (1'b1) or down (1'b0).
13:14 LNKSPEED	Link Speed This bit indicates the current speed of the link: 00 2.5 MHz 01 25 MHz 10 125 MHz Bit 2 is reserved when the MAC is configured for the SMII PHY interface.
15 LNKMOD	Link Mode This bit indicates the current mode of operation of the link: 0 Half-duplex mode 1 Full-duplex mode

Table 1138. MAC_PHYIF_CONTROL_STATUS field descriptions (continued)

Field	Description
30 LUD	Link Up or Down This bit indicates whether the link is up or down during transmission of configuration in the RGMII interface: 0 Link Down 1 Link Up
31 TC	Transmit Configuration in RGMII When set, this bit enables the transmission of duplex mode, link speed, and link up or down information to the PHY in the RGMII port. When this bit is reset, no such information is driven to the PHY.

50.2.2.30 MAC Version register (MAC_VERSION)

The version register identifies the version of the Ethernet module.

Offset 0x0110 Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	USERVER								VENDORVER							
W																
Reset	0	0	1	1	0	0	0	1	0	1	0	1	0	0	0	1

Figure 1047. MAC Version register (MAC_VERSION)

Table 1139. MAC_VERSION field descriptions

Field	Description
16:23 USERVER	User IP Version Number
24:31 VENDORVER	Vendor IP Version Number

50.2.2.31 MAC Debug register (MAC_DEBUG)

The Debug register provides the debug status of various MAC blocks.

Offset 0x0114 Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	TFCSTS		TPESTS
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	RFCFCSTS		RPESTS
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1048. MAC Debug register (MAC_DEBUG)

Table 1140. MAC_DEBUG field descriptions

Field	Description
13:14 TFCSTS	MAC Transmit Packet Controller Status This field indicates the state of the MAC Transmit Packet Controller module: 00 Idle state 01 Waiting for one of the following: Status of the previous packet OR IPG or backoff period to be over 10 Generating and transmitting a Pause control packet (in full-duplex mode) 11 Transferring input packet for transmission
15 TPESTS	MAC MII Transmit Protocol Engine Status When this bit is set, it indicates that the MAC MII transmit protocol engine is actively transmitting data, and it is not in the Idle state.
29:30 RFCFCSTS	MAC Receive Packet Controller FIFO Status When this bit is set, this field indicates the active state of the small FIFO Read and Write controllers of the MAC Receive Packet Controller module.
31 RPESTS	MAC MII Receive Protocol Engine Status When this bit is set, it indicates that the MAC MII receive protocol engine is actively receiving data, and it is not in the Idle state.

50.2.2.32 MAC Hardware feature 0 register (MAC_HW_FEATURE0)

This register indicates the presence of the optional features or functions of the Ethernet module. The software driver can use this register to dynamically enable or disable the programs related to the optional blocks.

Offset 0x011C Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	ACTPHYSEL			SAVLANINS	TSSTSSEL		0	0	ADDMAC ADRSEL					0	RXCOESEL
W																
Reset	0	0	0	0	1	1	1	0	0	1	1	1	1	1	0	1

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	TXCOESEL	EEESEL	TSSEL	0	0	ARPOFFSEL	MMCSEL	MGKSEL	RWKSEL	SMASEL	VLHASH	0	HDSEL	GMIISEL	MIISEL
W																
Reset	0	1	1	1	0	0	1	1	1	1	1	1	0	0	1	1

Figure 1049. MAC Hardware feature 0 register (MAC_HW_FEATURE0)

Table 1141. MAC_HW_FEATURE0 field descriptions

Field	Description
1:3 ACTPHYSEL	Active PHY Selected When you have multiple PHY interfaces in your configuration, this field indicates the sampled value of phy_intf_sel_i during reset de-assertion: 000 MII 001 RGMII 100 RMII All Others Reserved
4 SAVLANINS	Source Address or VLAN Insertion Enable
5:6 TSSTSSEL	Timestamp System Time Source This bit indicates the source of the Timestamp system time: 11 Both internal and external source of Timestamp
9:13 ADDMACADRSEL	MAC Addresses 1-31 Selected This bit is set to 1 when the Additional 1-31 MAC Address Registers are present.
15 RXCOESEL	Receive Checksum Offload present This bit is set to 1 when the Receive TCP/IP Checksum Check is present.
17 TXCOESEL	Transmit Checksum Offload present
18 EEESEL	Energy Efficient Ethernet present
19 TSSEL	IEEE 1588-2008 Timestamp present

Table 1141. MAC_HW_FEATURE0 field descriptions (continued)

Field	Description
22 ARPOFFSEL	ARP Offload present
23 MMCSEL	RMON Module Present
24 MGKSEL	PMT Magic Packet present
25 RWKSEL	PMT Remote Wake-up Packet Enable
26 SMASEL	SMA (MDIO) Interface present
27 VLHASH	VLAN Hash Filter selection
29 HDSEL	Half-duplex support selection 0 Not selected 1 Selected
30 GMIISEL	1000 Mbps Support This bit is set to 1 when 1000 Mbps is selected as the mode of operation.
31 MIISEL	10 or 100 Mbps Support

50.2.2.33 MAC Hardware feature 1 register (MAC_HW_FEATURE1)

This register indicates the presence of the optional features or functions of the Ethernet module. The software driver can use this register to dynamically enable or disable the programs related to the optional blocks.

Offset 0x0120 Access: User Read-only




Figure 1050. MAC Hardware feature 1 register (MAC_HW_FEATURE1)

Table 1142. MAC_HW_FEATURE1 field descriptions

Field	Description
1:4 L3L4FNUM	Total number of L3 or L4 Filters This field indicates the total number of L3 or L4 filters: 0001 1 L3 or L4 Filter
6:7 HASHTBLSZ	Hash Table Size This field indicates the size of the hash table: 01 64-bit hash table
11 AVSEL	AV Feature Enabled This bit is set to 1 when the Enable Audio Video Bridging is present.
12 DBGMEMA	DMA Debug Registers Enabled This bit is set to 1 when the Debug Mode is present.
13 TSOEN	TCP Segmentation Offload Enable This bit is set to 1 when the Enable TCP Segmentation Offloading for TCP/IP. Packets option is selected.
14 SPHEN	Split Header Feature Enable This bit is set to 1 when the Enable Split Header Structure option is selected.
16:17 ADDR64	Address Width This field indicates the configured address width: 00 32-bit address width
18 ADVTHWORD	IEEE 1588 High Word Register Enable This bit is set to 1 when the Add IEEE 1588 Higher Word Register option is selected.

Table 1142. MAC_HW_FEATURE1 field descriptions (continued)

Field	Description
20 OSTEN	One-Step Timestamping Enable This bit is set to 1 when the Enable One-Step Timestamp feature is selected.
21:25 TXFIFOSIZE	MTL Transmit FIFO Size This field contains the configured value of MTL Tx FIFO in bytes expressed as Log to base 2 minus 7, that is, Log2(TXFIFO_SIZE) -7: 00111 16384 bytes
26 SPRAM	Single Port RAM Enable This bit is set to 1 when the Use single port RAM feature is selected.
27:31 RXFIFOSIZE	MTL Receive FIFO Size This field contains the configured value of MTL Rx FIFO in bytes expressed as Log to base 2 minus 7, that is, Log2(RXFIFO_SIZE) -7: 00111 16384 bytes

50.2.2.34 MAC Hardware feature 2 register (MAC_HW_FEATURE2)

This register indicates the presence of the optional features or functions of the Ethernet module. The software driver can use this register to dynamically enable or disable the programs related to the optional blocks.

Offset 0x0124 Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	AUXSNAPNUM			0	PPSOUTNUM			0	0	TXCHCNT				0	0
W																
Reset	0	0	1	0	0	0	0	1	0	0	0	0	1	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	RXCHCNT				0	0	TXQCNT				0	0	RXQCNT			
W																
Reset	0	0	1	0	0	0	0	0	1	0	0	0	0	0	1	0

Figure 1051. MAC Hardware feature 2 register (MAC_HW_FEATURE2)

Table 1143. MAC_HW_FEATURE2 field descriptions

Field	Description
1:3 AUXSNAPNUM	Number of Auxiliary Snapshot Inputs This field indicates the number of auxiliary snapshot inputs: 010 2 auxiliary inputs others Reserved
5:7 PPSOUTNUM	Number of PPS Outputs This field indicates the number of PPS outputs: 001 1 PPS output others Reserved

Table 1143. MAC_HW_FEATURE2 field descriptions (continued)

Field	Description
10:13 TXCHCNT	Number of DMA Transmit Channels This field indicates the number of DMA Transmit channels: 0001 2 DMA Tx Channels 0010 3 DMA Tx Channels
16:19 RXCHCNT	Number of DMA Receive Channels This field indicates the number of DMA Receive channels: 0001 2 DMA Rx Channels 0010 3 DMA Rx Channels
22:25 TXQCNT	Number of MTL Transmit Queues This field indicates the number of MTL Transmit queues: 0001 2 MTL Tx Queues 0010 3 MTL Tx Queues
28:31 RXQCNT	Number of MTL Receive Queues This field indicates the number of MTL Receive queues: 0001 2 MTL Rx Queues 0010 3 MTL Rx Queues

50.2.2.35 MAC Hardware feature 3 register (MAC_HW_FEATURE3)

This register indicates the presence of fourth set the optional features or functions of the ethernet module. The software driver can use this register to dynamically enable or disable the programs related to the optional blocks.

Offset 0x0128 Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	ASP		TBSSEL	FPESEL	0	0	0	0	ESTWID		ESTDEP			ESTSEL
W																
Reset	0	0	1	1	1	1	0	0	0	0	1	0	0	1	0	1

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	FRPES		FRPBS		FRPSEL	PDUPSEL	0	0	0	DVLAN	CBTISEL	0	NRVF		
W																
Reset	0	1	0	0	1	1	1	0	0	0	1	1	0	0	1	1

Figure 1052. MAC Hardware feature 3 register (MAC_HW_FEATURE3)

Table 1144. MAC_HW_FEATURE3 field descriptions

Field	Description
2:3 ASP	Automotive Safety Package Automotive Safety Feature enabled. 11 Time Based Scheduling Enable feature is selected.
4 TBSSEL	Time Based Scheduling Enable This bit is set to 1 when the Time Based Scheduling feature is selected. 0 Time Based Scheduling Enable feature is not selected. 1 Time Based Scheduling Enable feature is selected.
5 FPESEL	Frame Preemption Enable This bit is set to 1 when the Enable Frame preemption feature is selected. 0 Frame Preemption Enable feature is not selected. 1 Frame Preemption Enable feature is selected.
10:11 ESTWID	Width of the Time Interval field in the Gate Control List This field indicates the width of the Configured Time Interval Field. 0x0 Width not configured 0x1 16 0x2 20 0x3 24
12:14 ESTDEP	Depth of the Gate Control List This field indicates the depth of Gate Control list expressed as Log2(DWC_EQOS_EST_DEP) - 5 0x0 No Depth configured 0x1 64 0x2 128 0x3 256 0x4 512 0x5 1024 Others are reserved.
15 ESTSEL	Enhancements to Scheduling Traffic Enable This bit is set to 1 when the Enable Enhancements to Scheduling Traffic feature is selected. 0 Enable Enhancements to Scheduling Traffic feature is not selected. 1 Enable Enhancements to Scheduling Traffic feature is selected.
17:18 FRPES	Flexible Receive Parser table Entries Size This field indicates the Max Number of Parser Entries supported by Flexible Receive Parser. 0x2 256 Entries
19:20 FRPBS	Flexible Receive Parser Buffer Size Flexible Receive Parser Buffer size This field indicates the supported Max Number of bytes of the packet data to be Parsed by Flexible Receive Parser. 0x1 128 Bytes
21 FRPSEL	Flexible Receive Parser Selected Module supports Flexible Receive Parser feature. 1 FRP supported

Table 1144. MAC_HW_FEATURE3 field descriptions (continued)

Field	Description
22 PDUPSEL	Broadcast/Multicast Packet Duplication This bit is set to 1 when the Broadcast/Multicast Packet Duplication feature is selected.
26 DVLAN	Double VLAN feature 0 Disable 1 Enable
27 CBTISEL	Queue/Channel based VLAN tag insertion on Tx Enable This bit is set to 1 when the Enable Queue/Channel based VLAN tag insertion on Tx feature is selected.
29:31 NRVF	Number of Extended VLAN Tag Filters Enabled This field indicates the Number of Extended VLAN Tag Filters selected: 011 16 Extended Rx VLAN Filters

50.2.2.36 MAC Data Path Parity FSM interrupt status register (MAC_DPP_FSM_INTERRUPT_STATUS)

This register contains the status of automotive safety related data path parity errors, interface timeout errors, FSM state parity errors and FSM state timeout errors.

Offset 0x0140 Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	FSMPES	0	0	0	0	0	0	0	MSTTES
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	PTES	ATES	CTES	RTES	TTES	0	0	ARPES	MTSPES	MPES	RDPES	TPES	ATPES
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1053. MAC Data Path Parity FSM interrupt status register (MAC_DPP_FSM_INTERRUPT_STATUS)

Table 1145. MAC_DPP_FSM_INTERRUPT_STATUS field descriptions

Field	Description
7 FSMPES	FSM State Parity Error Status This field when set indicates one of the FSMs State registers has a parity error detected. 0 FSM State Parity Error Status not detected 1 FSM State Parity Error Status detected
15 MSTTES	Master Read/Write Timeout Error Status This field when set indicates that an Application/CSR Timeout has occurred on the master (AXI/AHB/ARI/ATI) interface. 0 Master Read/Write Timeout Error Status not detected 1 Master Read/Write Timeout Error Status detected
19 PTES	PTP FSM Timeout Error Status This field when set indicates that one of the PTP FSM Timeout has occurred. 0 PTP FSM Timeout Error Status not detected 1 PTP FSM Timeout Error Status detected
20 ATES	APP FSM Timeout Error Status This field when set indicates that one of the APP FSM Timeout has occurred. 0 APP FSM Timeout Error Status not detected 1 APP FSM Timeout Error Status detected
21 CTES	CSR FSM Timeout Error Status This field when set indicates that one of the CSR FSM Timeout has occurred. 0 CSR FSM Timeout Error Status not detected 1 CSR FSM Timeout Error Status detected
22 RTES	Rx FSM Timeout Error Status This field when set indicates that one of the Rx FSM Timeout has occurred. 0 Rx FSM Timeout Error Status not detected 1 Rx FSM Timeout Error Status detected
23 TTES	Tx FSM Timeout Error Status This field when set indicates that one of the Tx FSM Timeout has occurred. 0 Tx FSM Timeout Error Status not detected 1 Tx FSM Timeout Error Status detected
26 ARPES	Application Receive interface data path Parity Error Status This bit when set indicates that a parity error is detected at following checkers based on the system configuration as described below: AHB parity checker (PC6 as shown in *Figure 1319: Receive Datapath Parity Protection*) at AHB master interface. 0 Application Receive interface data path Parity Error Status not detected 1 Application Receive interface data path Parity Error Status detected
27 MTSPES	MTL TX Status data path Parity checker Error Status This field when set indicates that, parity error is detected on the MTL TX Status data on ati interface (or at PC5 as shown in *Figure 1318: Transmit Datapath Parity Protection*). 0 MTL TX Status data path Parity checker Error Status not detected 1 MTL TX Status data path Parity checker Error Status detected

Table 1145. MAC_DPP_FSM_INTERRUPT_STATUS field descriptions (continued)

Field	Description
28 MPES	MTL data path Parity checker Error Status This bit when set indicates that a parity error is detected at the MTL transmit write controller parity checker (or at PC4 as shown in *Figure 1318: Transmit Datapath Parity Protection*). 0 MTL data path Parity checker Error Status not detected 1 MTL data path Parity checker Error Status detected
29 RDPES	Read Descriptor Parity checker Error Status This bit when set indicates that a parity error is detected at the DMA Read descriptor parity checker (or at PC3 as shown in *Figure 1318: Transmit Datapath Parity Protection*). 0 Read Descriptor Parity checker Error Status not detected 1 Read Descriptor Parity checker Error Status detected
30 TPES	TSO data path Parity checker Error Status This bit when set indicates that a parity error is detected at the DMA TSO parity checker (or at PC2 as shown in *Figure 1318: Transmit Datapath Parity Protection*). 0 TSO data path Parity checker Error Status not detected 1 TSO data path Parity checker Error Status detected
31 ATPES	Application Transmit Interface Parity checker Error Status This bit when set indicates that a parity error is detected on the AHB Master read data parity checker. This bit when set indicates that a parity error is detected on the interface port parity checker. Following are the checkers located based on the system configuration: AHB parity checker (PC1 as shown in *Figure 1318: Transmit Datapath Parity Protection*) at AHB master interface. 0 Application Transmit Interface Parity checker Error Status not detected 1 Application Transmit Interface Parity checker Error Status detected

50.2.2.37 MAC FSM control register (MAC_FSM_CONTROL)

This register is used to control the FSM State parity and timeout error injection in Debug mode.

Offset 0x0148 Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	PLGRNML	ALGRNML	CLGRNML	RLGRNML	TLGRNML	0	0	0	PPEIN	APEIN	CPEIN	RPEIN	TPEIN
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	PTEIN	ATEIN	CTEIN	RTEIN	TTEIN	0	0	0	0	0	0	PRTYEN	TMOUTEN
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1054. MAC FSM control register (MAC_FSM_CONTROL)

Table 1146. MAC_FSM_CONTROL field descriptions

Field	Description
3 PLGRNML	PTP Large/Normal Mode Select This field when set indicates that large mode tic generation is used for PTP domain, else normal mode tic generation is used. 0 Normal mode tic generation is used for PTP domain 1 Large mode tic generation is used for PTP domain
4 ALGRNML	APP Large/Normal Mode Select This field when set indicates that large mode tic generation is used for APP domain, else normal mode tic generation is used. 0 Normal mode tic generation is used for APP domain 1 Large mode tic generation is used for APP domain
5 CLGRNML	CSR Large/Normal Mode Select This field when set indicates that large mode tic generation is used for CSR domain, else normal mode tic generation is used. 0 Normal mode tic generation is used for CSR domain 1 Large mode tic generation is used for CSR domain
6 RLGRNML	Rx Large/Normal Mode Select This field when set indicates that large mode tic generation is used for Rx domain, else normal mode tic generation is used. 0 Normal mode tic generation is used for Rx domain 1 Large mode tic generation is used for Rx domain
7 TLGRNML	Tx Large/Normal Mode Select This field when set indicates that large mode tic generation is used for Tx domain, else normal mode tic generation is used. 0 Normal mode tic generation is used for Tx domain 1 Large mode tic generation is used for Tx domain

Table 1146. MAC_FSM_CONTROL field descriptions (continued)

Field	Description
11 PPEIN	PTP FSM Parity Error Injection This field when set indicates that Error Injection for PTP FSM Parity is enabled. 0 PTP FSM Parity Error Injection is disabled 1 PTP FSM Parity Error Injection is enabled
12 APEIN	APP FSM Parity Error Injection This field when set indicates that Error Injection for APP FSM Parity is enabled. 0 APP FSM Parity Error Injection is disabled 1 APP FSM Parity Error Injection is enabled
13 CPEIN	CSR FSM Parity Error Injection This field when set indicates that Error Injection for CSR Parity is enabled. 0 CSR FSM Parity Error Injection is disabled 1 CSR FSM Parity Error Injection is enabled
14 RPEIN	Rx FSM Parity Error Injection This field when set indicates that Error Injection for RX FSM Parity is enabled. 0 Rx FSM Parity Error Injection is disabled 1 Rx FSM Parity Error Injection is enabled
15 TPEIN	Tx FSM Parity Error Injection This field when set indicates that Error Injection for TX FSM Parity is enabled. 0 Tx FSM Parity Error Injection is disabled 1 Tx FSM Parity Error Injection is enabled
19 PTEIN	PTP FSM Timeout Error Injection This field when set indicates that Error Injection for PTP FSM timeout is enabled. 0 PTP FSM Timeout Error Injection is disabled 1 PTP FSM Timeout Error Injection is enabled
20 ATEIN	APP FSM Timeout Error Injection This field when set indicates that Error Injection for APP FSM timeout is enabled. 0 APP FSM Timeout Error Injection is disabled 1 APP FSM Timeout Error Injection is enabled
21 CTEIN	CSR FSM Timeout Error Injection This field when set indicates that Error Injection for CSR timeout is enabled. 0 CSR FSM Timeout Error Injection is disabled 1 CSR FSM Timeout Error Injection is enabled
22 RTEIN	Rx FSM Timeout Error Injection This field when set indicates that Error Injection for RX FSM timeout is enabled. 0 Rx FSM Timeout Error Injection is disabled 1 Rx FSM Timeout Error Injection is enabled
23 TTEIN	Tx FSM Timeout Error Injection This field when set indicates that Error Injection for TX FSM timeout is enabled. 0 Tx FSM Timeout Error Injection is disabled 1 Tx FSM Timeout Error Injection is enabled

Table 1146. MAC_FSM_CONTROL field descriptions (continued)

Field	Description
30 PRTYEN	FSM Parity Enable This bit when set indicates that the FSM parity feature is enabled. 0 FSM Parity feature is disabled 1 FSM Parity feature is enabled
31 TMOUTEN	FSM Timeout Enable This bit when set indicates that the FSM timeout feature is enabled. 0 FSM timeout feature is disabled 1 FSM timeout feature is enabled

50.2.2.38 MAC FSM ACT register (MAC_FSM_ACT_TIMER)

This register is used to select the FSM and Interface Timeout values.

Offset 0x014C Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	LTMRMD				NTMRMD			
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	TMR									
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1055. MAC FSM ACT register (MAC_FSM_ACT_TIMER)

Table 1147. MAC_FSM_ACT_TIMER field descriptions

Field	Description
8:11 LTMRMD	Large Mode Timeout value This field provides the mode value to be used for large mode FSM and other interface time outs. The timeout duration based on the mode value is given below: 0x0 Timer disabled 0x1 1us 0x2 1.024 ms 0x3 16.384 ms 0x4 65.536 ms 0x5 262.144 ms 0x6 1.048 sec 0x7 4.194 sec 0x8 16.777 sec 0x9 33.554 sec 0xA 67.108 sec 0xB Reserved
12:15 NTMRMD	Normal Mode Timeout Value This field provides the value to be used for normal mode FSM and other interface time outs. The timeout duration based on the mode value is given below: 0x0 Timer disabled 0x1 1us 0x2 1.024 ms 0x3 16.384 ms 0x4 65.536 ms 0x5 262.144 ms 0x6 1.048 sec 0x7 4.194 sec 0x8 16.777 sec 0x9 33.554 sec 0xA 67.108 sec 0xB Reserved
22:31 TMR	1us Timer Tick This field indicates the number of CSR clocks required to generate 1us tic.

50.2.2.39 MAC MDIO address register (MAC_MDIO_ADDRESS)

The MDIO Address register controls the management cycles to external PHY through a management interface.

Offset 0x0200 Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	PSE	BTB	PA						RDA			
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	NTC			CR				0	0	0	SKAP	GOC		C45E	GB
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1056. MAC MDIO address register (MAC_MDIO_ADDRESS)

Table 1148. MAC_MDIO_ADDRESS field description

Field	Description
4 PSE	Preamble Suppression Enable When this bit is set, the SMA will suppress the 32-bit preamble and transmit MDIO frames with only 1 preamble bit. When this bit is 0, the MDIO frame always has 32 bits of preamble as defined in the IEEE specifications.
5 BTB	Back to Back transactions When this bit is set and the NTC has value greater than 0, then the MAC will inform the completion of a read or write command at the end of frame transfer (before the trailing clocks are transmitted). The software can thus initiate the next command which will be executed immediately irrespective of the number trailing clocks generated for the previous frame. When this bit is reset, then the read/write command completion (GB is cleared) only after the trailing clocks are generated. In this mode, it is ensured that the NTC is always generated after each frame. This bit must not be set when NTC=0.
6:10 PA	Physical Layer Address This field indicates which Clause 22 PHY devices (out of 32 devices) the MAC is accessing. This field indicates which Clause 45 capable PHYs (out of 32 PHYs) the MAC is accessing.
11:15 RDA	Register/Device Address These bits select the PHY register in selected Clause 22 PHY device. These bits select the Device (MMD) in selected Clause 45 capable PHY.
17:19 NTC	Number of Training Clocks This field controls the number of trailing clock cycles generated on sma_mdc_o (MDC) after the end of transmission of MDIO frame. The valid values can be from 0 to 7. Programming the value to 3'h3 indicates that there are additional three clock cycles on the MDC line after the end of MDIO frame transfer.

Table 1148. MAC_MDIO_ADDRESS field description (continued)

Field	Description
20:23 CR	CSR Clock Range The CSR Clock Range selection determines the frequency of the MDC clock according to the CSR clock frequency used in your design: 0000 CSR clock = 60-100 MHz; MDC clock = CSR clock/42 0001 CSR clock = 100-150 MHz; MDC clock = CSR clock/62 0010 CSR clock = 20-35 MHz; MDC clock = CSR clock/16 0011 CSR clock = 35-60 MHz; MDC clock = CSR clock/26 0100 CSR clock = 150-250 MHz; MDC clock = CSR clock/102 0101 CSR clock = 250-300 MHz; MDC clock = CSR clock/124 0110 CSR clock = 300-500 MHz; MDC clock = CSR clock/204 0111 CSR clock = 500-800 MHz; MDC clock = CSR clock/324 The suggested range of CSR clock frequency applicable for each value (when Bit 20 = 0) ensures that the MDC clock is approximately between 1.0 MHz to 2.5 MHz frequency range. When Bit 20 is set, you can achieve a higher frequency of the MDC clock than the frequency limit of 2.5 MHz (specified in the IEEE 802.3) and program a clock divider of lower value. For example, when CSR clock is of 100 MHz frequency and you program these bits as 1010, the resultant MDC clock is of 12.5 MHz which is above the range specified in IEEE 802.3. Program the following values only if the interfacing chips support faster MDC clocks: 1000 CSR clock/4 1001 CSR clock/6 1010 CSR clock/8 1011 CSR clock/10 1100 CSR clock/12 1101 CSR clock/14 1110 CSR clock/16 1111 CSR clock/18
27 SKAP	Skip Address Packet When this bit is set, the SMA does not send the address packets before read, write, or post-read increment address packets. This bit is valid only when C45E is set.
28:29 GOC	PHY SMA interface Operation Command This field indicates the operation command to the PHY: 00 Reserved 01 Write 10 Post Read Increment Address for Clause 45 PHY 11 Read When Clause 22 PHY is enabled, only Write (01) and Read (11) commands are valid.

Table 1148. MAC_MDIO_ADDRESS field description (continued)

Field	Description
30 C45E	Clause 45 PHY Enable When this bit is set, Clause 45 capable PHY is connected to MDIO. When this bit is reset, Clause 22 capable PHY is connected to MDIO.
31 GB	PHY SMA interface Busy The application sets this bit to instruct the SMA to initiate a Read or Write access to the MDIO slave. The MAC clears this bit after the MDIO frame transfer is completed. Hence the software must not write or change any of the fields in MAC_MDIO_Address and MAC_MDIO_Data registers as long as this bit is set. For write transfers, the application must first write 16-bit data in the GDI field (and also RA field when C45E is set) in MAC_MDIO_Data register before setting this bit. When C45E is set, it should also write into the RA field of MAC_MDIO_Data register before initiating a read transfer. When a read transfer is completed (GB=0), the data read from the PHY register is valid in the GD field of the MAC_MDIO_Data register. Even if the addressed PHY is not present, there is no change in the functionality of this bit. Access restriction applies. Setting 1 sets. Self-cleared. Setting 0 has no effect.

50.2.2.40 MAC MDIO data register (MAC_MDIO_DATA)

The MDIO Data register stores the Write data to be written to the PHY register located at the address specified in MAC_MDIO_Address. This register also stores the Read data from the PHY register located at the address specified by MDIO Address register.




Figure 1057. MAC MDIO data register (MAC_MDIO_DATA)

Table 1149. MAC_MDIO_DATA field descriptions

Field	Description
0:15 RA	Register Address This field is valid only when C45E is set. It contains the Register Address in the PHY to which the MDIO frame is intended for.
16:31 GD	PHY management Data This field contains the 16-bit data value read from the PHY after a Management Read operation or the 16-bit data value to be written to the PHY.

50.2.2.41 MAC GPIO control register (MAC_GPIO_CONTROL)

The GPIO control register controls the GPIO.

Offset 0x0208 Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	GPIT															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	GPIE			
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1058. MAC GPIO control register (MAC_GPIO_CONTROL)

Table 1150. MAC_GPIO_CONTROL field descriptions

Field	Description
0:15 GPIT	GPI Type When this bit is set, it indicates that the corresponding GPIS bit in MAC_GPIO_Status register is of latched-low (LL) type. When this bit is reset, it indicates that the corresponding GPIS is of latched-high (LH) type. The number of bits available in this field depends on the GP Input Signal Width option. Other bits are not used (reserved and always reset).
28:31 GPIE	GPI Interrupt Enable When this bit is set and the programmed event (LL or LH) occurs on the corresponding GPIS bit of MAC_GPIO_Status register, the GPIIS bit of DMA_Interrupt_Status register is set and an interrupt is generated on the mci_intr_o or sbd_intr_o signal. The GPIIS bit is cleared when the application reads the Bits[7:0] of MAC_GPIO_Status register. When this bit is reset, the GPIIS bit is not set when any event occurs on the corresponding GPIS bits.

50.2.2.42 MAC GPIO status register (MAC_GPIO_STATUS)

The General Purpose IO register provides the control to drive the following: up to 16 bits of output ports (GPO) and status of up to 16 input ports (GPIS).




Figure 1059. MAC GPIO status register (MAC_GPIO_STATUS)

Table 1151. MAC_GPIO_STATUS field descriptions

Field	Description
0:15 GPO	General Purpose Output When this bit is set, it directly drives the gpo_o output ports. When this bit is reset, it does not directly drive the gpo_o output ports.
16:31 GPIS	General Purpose Input Status This field gives the status of the signals connected to the gpi_i port. This field is of the following types based on the setting of the corresponding GPIT field of MAC_GPIO_Control register: Latched-low (LL): this field is cleared when the corresponding gpi_i input becomes low. This field remains low until the application reads this field after which this field reflects the current value of gpi_i input. Latched-high (LH): this field is set when the corresponding gpi_i input becomes high. This field remains high until the application reads this field after which this field reflects the current value of gpi_i input.

50.2.2.43 MAC ARP address register (MAC_ARP_ADDRESS)

The ARP address register contains the IPv4 Destination Address of the MAC.




Figure 1060. MAC ARP address register (MAC_ARP_ADDRESS)

Table 1152. MAC_ARP_ADDRESS field descriptions

Field	Description
0:31 ARPPA	ARP Protocol Address This field contains the IPv4 Destination Address of the MAC. This address is used for perfect match with the Protocol Address of Target field in the received ARP packet.

50.2.2.44 MAC CSR SW control register (MAC_CSR_SW_CTRL)

This register contains software programmable controls for changing the CSR access response and status bits clearing.

Offset 0x0230 Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	RCWE
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1061. MAC CSR SW control register (MAC_CSR_SW_CTRL)

Table 1153. MAC_CSR_SW_CTRL field descriptions

Field	Description
31 RCWE	Register Clear on Write 1 Enable When this bit is set, the access mode of some register fields changes to Clear on Write 1, the application needs to set that respective bit to 1 to clear it. When this bit is reset, the access mode of these register fields remain as Clear on Read.

50.2.2.45 MAC FPE control STS register (MAC_FPE_CTRL_STS)

This register controls the operation of Frame Preemption.

Offset 0x0234 Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	TRSP	TVER	RRSP	RVER
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	S1_SET_0	SRSP	SVER	EFPE
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1062. MAC FPE control STS register (MAC_FPE_CTRL_STS)

Table 1154. MAC_FPE_CTRL_STS field descriptions

Field	Description
12 TRSP	Transmitted Respond Frame Set when a Respond mPacket is transmitted (triggered by setting SRSP field). An interrupt can be generated for this event if FPEIE bit of MAC_INTERRUPT_ENABLE is set. Access restriction applies. Clears on read (or write of 1 when RCWE bit in MAC_CSR_SW_Ctrl register is set). Self-set to 1 on internal event.
13 TVER	Transmitted Verify Frame Set when a Verify mPacket is transmitted (triggered by setting SVER field). An interrupt can be generated for this event if FPEIE bit of MAC_INTERRUPT_ENABLE is set. Access restriction applies. Clears on read (or write of 1 when RCWE bit in MAC_CSR_SW_Ctrl register is set). Self-set to 1 on internal event.
14 RRSP	Received Respond Frame Set when a Respond mPacket is received. An interrupt can be generated for this event if FPEIE bit of MAC_INTERRUPT_ENABLE is set. Access restriction applies. Clears on read (or write of 1 when RCWE bit in MAC_CSR_SW_Ctrl register is set). Self-set to 1 on internal event.
15 RVER	Received Verify Frame Set when a Verify mPacket is received. An interrupt can be generated for this event if FPEIE bit of MAC_INTERRUPT_ENABLE is set. Access restriction applies. Clears on read (or write of 1 when RCWE bit in MAC_CSR_SW_Ctrl register is set). Self-set to 1 on internal event.
28 S1_SET_0	Synopsys Reserved, Must be set to “0”. This field is reserved for Synopsys Internal use, and must always be set to “0” unless instructed by Synopsys. Setting to “1” might cause unexpected behavior in the IP.
29 SRSP	Send Respond mPacket When set indicates hardware to send a Respond mPacket. Reset by hardware after sending the Respond mPacket. Access restriction applies. Setting 1 sets. Self-cleared. Setting 0 has no effect.

Table 1154. MAC_FPE_CTRL_STS field descriptions (continued)

Field	Description
30 SVER	Send Verify mPacket When set indicates hardware to send a verify mPacket. Reset by hardware after sending the Verify mPacket. Access restriction applies. Setting 1 sets. Self-cleared. Setting 0 has no effect.
31 EFPE	Enable Tx Frame Preemption When set Frame Preemption Tx functionality is enabled.

50.2.2.46 MAC_Ext_Cfg1 register (MAC_EXT_CFG1)

This register contains Split mode control field and offset field for Split Header feature.

Offset 0x0238 Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	SPLM		0	SPLOFST						
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0

Figure 1063. MAC_Ext_Cfg1 register (MAC_EXT_CFG1)

Table 1155. MAC_EXT_CFG1 field descriptions

Field	Description
22:23 SPLM	Split Mode These bits indicate the mode of splitting the incoming Rx packets. They are: 00 Split at L3/L4 header 01 Split at L2 header with an offset. Always Split at SPLOFST bytes from the beginning of Length/Type field of the Frame 10 Combination mode: split similar to SPLM=00 for IP packets that are untagged or tagged and VLAN stripped 11 Reserved
25:31 SPLOFST	Split Offset These bits indicate the value of offset from the beginning of Length/Type field at which header split should take place when the appropriate SPLM is selected. The reset value of this field is 2 bytes indicating a split at L2 header. Value is in terms of bytes.

50.2.2.47 MAC Presentation Time in Nanoseconds register (MAC_PRESN_TIME_NS)

This register contains the 32-bit binary rollover equivalent time of the PTP System Time in ns.




Figure 1064. MAC Presentation time in nanoseconds register (MAC_PRESN_TIME_NS)

Table 1156. MAC_PRESN_TIME_NS field descriptions

Field	Description
0:31 MPTN	MAC 1722 Presentation Time in ns These bits indicate the value of the 32-bit binary rollover equivalent time of the PTP System Time in ns.

50.2.2.48 MAC Presentation Time Update register (MAC_PRESN_TIME_UPDT)

This field holds the 32-bit value of MAC 1722 Presentation Time in ns, that should be added to the Current Presentation Time Counter value. Init happens when TSINIT is set, and update happens when the TSUPDT bit is set (TSINIT and TSUPDT are defined in *Section 50.2.2.153: Timestamp control register (MAC_TIMESTAMP_CONTROL)*).




Figure 1065. MAC Presentation time update register (MAC_PRESN_TIME_UPDT)

Table 1157. MAC_PRESN_TIME_UPDT field descriptions

Field	Description
0:31 MPTU	MAC 1722 Presentation Time Update This field holds the init value or the update value for the presentation time. When used for update, this field holds the 32-bit value in ns, that should be added to the Current Presentation Time Counter value. Init happens when TSINIT is set, and update happens when the TSUPDT bit is set (TSINIT and TSUPDT defined in *Section 50.2.2.153: Timestamp control register (MAC_TIMESTAMP_CONTROL)*). When ADDSUB field of MAC_System_Time_Nanoseconds_Update is set, this value is directly used for subtraction.

50.2.2.49 MAC address 0 high register (MAC_ADDRESS0_HIGH)

The MAC Address 0 High register holds the upper 16 bits of the first 6-byte MAC address of the station. The first DA byte that is received on the MII interface corresponds to the LS byte (Bits [24:31]) of the MAC Address Low register. For example, if 0x112233445566 is received (0x11 in lane 0 of the first column) on the MII as the destination address, then the MAC Address 0 Register [0:47] is compared with 0x665544332211.

Clock domain synchronization is triggered only when Bits[31:24] (in little-endian mode) or Bits[7:0] (in big-endian mode) of the MAC Address0 Low Register are written. For proper synchronization updates, the consecutive writes to this Address Low Register should be performed after at least four clock cycles in the destination clock domain.

Offset 0x0300 Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	AE	0	0	0	0	0	0	0	0	0	0	0	0	DCS		
W																
Reset	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	ADDRHI															
W																
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Figure 1066. MAC address 0 high register (MAC_ADDRESS0_HIGH)

Table 1158. MAC_ADDRESS0_HIGH field descriptions

Field	Description
0 AE	Address Enable This bit is always set to 1.
13:15 DCS	DMA Channel Select If the PDC bit of MAC_Ext_Configuration register is not set: this field contains the binary representation of the DMA Channel number to which an Rx packet whose DA matches the MAC Address0 content is routed. If the PDC bit of MAC_Ext_Configuration register is set: this field contains the one-hot representation of one or more DMA Channel numbers to which an Rx packet whose DA matches the MAC Address0 content is routed.
16:31 ADDRHI	MAC Address0[0:15] This field contains the upper 16 bits [0:15] of the first 6-byte MAC address. The MAC uses this field for filtering the received packets and inserting the MAC address in the Transmit Flow Control (Pause) Packets.

50.2.2.50 MAC address 0 low register (MAC_ADDRESS0_LOW)

The MAC address 0 low register holds the lower 32 bits of the 6-byte first MAC address of the station.




Figure 1067. MAC address 0 low register (MAC_ADDRESS0_LOW)

Table 1159. MAC_ADDRESS0_LOW field descriptions

Field	Description
0:31 ADDRLO	MAC address 0 [16:47] This field contains the lower 32 bits of the first 6-byte MAC address. The MAC uses this field for filtering the received packets and inserting the MAC address in the Transmit Flow Control (Pause) Packets.

50.2.2.51 MAC address *n* High register (MAC_ADDRESS*n*_HIGH)

The MAC address *n* high register holds the upper 16 bits of the second 6-byte MAC address of the station.

Clock domain synchronization is triggered only when Bits[31:24] (in little-endian mode) or Bits[7:0] (in big-endian mode) of the MAC Address1 Low Register are written. For proper

synchronization updates, the consecutive writes to this Address Low Register should be performed after at least four clock cycles in the destination clock domain.

Offset 0x0300 + *n**0x8 (*n*=1 to 31) Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	AE	SA	MBC						0	0	0	0	0	DCS		
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	ADDRHI															
W																
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Figure 1068. MAC address *n* high register (MAC_ADDRESS*n*_HIGH)

Table 1160. MAC_ADDRESS*n*_HIGH field descriptions

Field	Description
0 AE	Address Enable When this bit is set, the address filter module uses the second MAC address for perfect filtering. When this bit is reset, the address filter module ignores the address for filtering.
1 SA	Source Address When this bit is set, the MAC Address1[0:47] is used to compare with the SA fields of the received packet. When this bit is reset, the MAC Address1[0:47] is used to compare with the DA fields of the received packet.
2:7 MBC	Mask Byte Control These bits are mask control bits for comparing each of the MAC Address bytes. When set high, the MAC does not compare the corresponding byte of received DA or SA with the contents of MAC Address1 registers. Each bit controls the masking of the bytes as follows: Bit 2: Register 194 [16:23] Bit 3: Register 194 [24:31] Bit 4: Register 195 [0:7] … Bit 7: Register 195 [24:31] You can filter a group of addresses (known as group address filtering) by masking one or more bytes of the address.
13:15 DCS	DMA Channel Select If the PDC bit of MAC_Ext_Configuration register is not set: this field contains the binary representation of the DMA Channel number to which an Rx packet whose DA matches the MAC Address *n* content is routed. If the PDC bit of MAC_Ext_Configuration register is set: this field contains the one-hot representation of one or more DMA Channel numbers to which an Rx packet whose DA matches the MAC Address *n* content is routed.
16:31 ADDRHI	MAC Address *n* [0:15] This field contains the upper 16 bits [0:15] of the second 6-byte MAC address.

50.2.2.52 MAC address *n* low register (MAC_ADDRESS*n*_LOW)

The MAC address *n* low register holds the lower 32 bits of the second 6-byte MAC address of the station.

Offset 0x0304 + *n**0x8 (*n*=1 to 31) Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	ADDRLO															
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	ADDRLO															
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Figure 1069. MAC address *n* low register (MAC_ADDRESS*n*_LOW)

Table 1161. MAC_ADDRESS*n*_LOW field descriptions

Field	Description
0:31 ADDRLO	MAC Address *n* [31:0] This field contains the lower 32 bits of second 6-byte MAC address. The content of this field is undefined until loaded by the application after the initialization process.

50.2.2.53 MMC control register (MMC_CONTROL)

The MMC control register establishes the operating mode of the management counters.

Offset 0x0700 Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	UCDBC	0	0	CNTPRSTLVL	CNTPRST	CNTFREEZ	RSTONRD	CNTSTOPRO	CNTRST
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1070. MMC control register (MMC_CONTROL)

Table 1162. MMC_CONTROL field descriptions

Field	Description
23 UCDBC	Update MMC Counters for Dropped Broadcast Packets When set, the MAC updates all related MMC Counters for Broadcast packets that are dropped because of the setting of the DBF bit of MAC_Packet_Filter register. When reset, the MMC Counters are not updated for dropped Broadcast packets.
26 CNTPRSTLVL	Full-Half Preset When this bit is low and the CNTPRST bit is set, all MMC counters get preset to almost-half value. All octet counters get preset to 0x7FFF_F800 (Half 2KBytes) and all packet-counters gets preset to 0x7FFF_FFF0 (Half 16). When this bit is high and the CNTPRST bit is set, all MMC counters get preset to almost-full value. All octet counters get preset to 0xFFFF_F800 (Full 2KBytes) and all packet-counters gets preset to 0xFFFF_FFF0 (Full 16).
27 CNTPRST	Counters Preset When this bit is set, all counters are initialized or preset to almost full or almost half according to the CNTPRSTLVL bit. This bit is cleared automatically after 1 clock cycle. This bit, along with the CNTPRSTLVL bit, is useful for debugging and testing the assertion of interrupts because of MMC counter becoming half-full or full. Access restriction applies. Self-cleared. Setting 0 clears. Setting 1 sets. The CNTRST bit has a higher priority than the CNTPRST bit. Therefore, when the software tries to set both bits in the same write cycle, all counters are cleared and the CNTPRST bit is not set.
28 CNTFREEZ	MMC Counter Freeze When this bit is set, it freezes all MMC counters to their current value. Until this bit is reset to 0, no MMC counter is updated because of any transmitted or received packet. If any MMC counter is read with the Reset on Read bit set, then that counter is also cleared in this mode.
29 RSTONRD	Reset on Read When this bit is set, the MMC counters are reset to zero after Read (self-clearing after reset). The counters are cleared when the least significant byte lane (Bits[0:7]) is read.
30 CNTSTOPRO	Counter Stop Rollover When this bit is set, the counter does not roll over to zero after reaching the maximum value.
31 CNTRST	Counters Reset When this bit is set, all counters are reset. This bit is cleared automatically after 1 clock cycle. Access restriction applies. Self-cleared. Setting 0 clears. Setting 1 sets. The CNTRST bit has a higher priority than the CNTPRST bit. Therefore, when the software tries to set both bits in the same write cycle, all counters are cleared and the CNTPRST bit is not set.

50.2.2.54 MMC receive interrupt register (MMC_RX_INTERRUPT)

The MMC receive interrupt register maintains the interrupts that are generated when the following happens:

- Receive statistic counters reach half of their maximum values, that is 0x8000_0000.
- Receive statistic counters cross their maximum values, that is 0xFFFF_FFFF.
- When the Counter Stop Rollover is set, interrupts are set but the counter remains at all-ones. The MMC Receive Interrupt register is a 32-bit wide register. An interrupt bit is cleared when the respective MMC counter that caused the interrupt is read. The least significant byte lane (Bits[0:7]) of the respective counter must be read in order to clear the interrupt bit.

Offset 0x0704 Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	RXLPITRCIS	RXLPIUSCIS	RXCTRLPIS	RXRCVERRPIS	RXWDOGPIS	RXVLANGBPIS	RXFOVPIS	RXPAUSPIS	RXORANGEPIS	RXLENERPIS	RXUCGPIS	RX1024TMAXOCTGBPIS
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	RX512T1023OCTGBPIS	RX256T511OCTGBPIS	RX128T255OCTGBPIS	RX65T127OCTGBPIS	RX64OCTGBPIS	RXOSIZEGPIS	RXUSIZEGPIS	RXJABERPIS	RXRUNTPIS	RXALGNERPIS	RXCRCERPIS	RXMCGPIS	RXBCGPIS	RXGOCTIS	RXGBOCTIS	RXGBPKTIS
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1071. MMC receive interrupt register (MMC_RX_INTERRUPT)

Table 1163. MMC_RX_INTERRUPT field descriptions

Field	Description
4 RXLPITRCIS	MMC Receive LPI Transition Counter Interrupt Status This bit is set when the RX_LPI_TRAN_CNTR counter reaches half of the maximum value or the maximum value. Access restriction applies. Clears on read. Self-set to 1 on internal event.
5 RXLPIUSCIS	MMC Receive LPI Microsecond Counter Interrupt Status This bit is set when the RX_LPI_USEC_CNTR counter reaches half of the maximum value or the maximum value. Access restriction applies. Clears on read. Self-set to 1 on internal event.
6 RXCTRLPIS	MMC Receive Control Packet Counter Interrupt Status This bit is set when the rxctrlpackets_g counter reaches half of the maximum value or the maximum value. Access restriction applies. Clears on read. Self-set to 1 on internal event.
7 RXRCVERRPIS	MMC Receive Error Packet Counter Interrupt Status This bit is set when the rxrcverror counter reaches half of the maximum value or the maximum value. Access restriction applies. Clears on read. Self-set to 1 on internal event.
8 RXWDOGPIS	MMC Receive Watchdog Error Packet Counter Interrupt Status This bit is set when the rxwatchdog error counter reaches half of the maximum value or the maximum value. Access restriction applies. Clears on read. Self-set to 1 on internal event.
9 RXVLANGBPIS	MMC Receive VLAN Good Bad Packet Counter Interrupt Status This bit is set when the rxvlanpackets_gb counter reaches half of the maximum value or the maximum value. Access restriction applies. Clears on read. Self-set to 1 on internal event.
10 RXFOVPIS	MMC Receive FIFO Overflow Packet Counter Interrupt Status This bit is set when the rxfifooverflow counter reaches half of the maximum value or the maximum value. Access restriction applies. Clears on read. Self-set to 1 on internal event.
11 RXPAUSPIS	MMC Receive Pause Packet Counter Interrupt Status This bit is set when the rxpausepackets counter reaches half of the maximum value or the maximum value. Access restriction applies. Clears on read. Self-set to 1 on internal event.
12 RXORANGEPIS	MMC Receive Out Of Range Error Packet Counter Interrupt Status This bit is set when the rxoutofrangetype counter reaches half of the maximum value or the maximum value. Access restriction applies. Clears on read. Self-set to 1 on internal event.

Table 1163. MMC_RX_INTERRUPT field descriptions (continued)

Field	Description
13 RXLENERPIS	MMC Receive Length Error Packet Counter Interrupt Status This bit is set when the rxlengtherror counter reaches half of the maximum value or the maximum value. Access restriction applies. Clears on read. Self-set to 1 on internal event.
14 RXUCGPIS	MMC Receive Unicast Good Packet Counter Interrupt Status This bit is set when the rxunicastpackets_g counter reaches half of the maximum value or the maximum value. Access restriction applies. Clears on read. Self-set to 1 on internal event.
15 RX1024TMAXOCTGBPIS	MMC Receive 1024 to Maximum Octet Good Bad Packet Counter Interrupt Status This bit is set when the rx1024tomaxoctets_gb counter reaches half of the maximum value or the maximum value. Access restriction applies. Clears on read. Self-set to 1 on internal event.
16 RX512T1023OCTGBPIS	MMC Receive 512 to 1023 Octet Good Bad Packet Counter Interrupt Status This bit is set when the rx512to1023octets_gb counter reaches half of the maximum value or the maximum value. Access restriction applies. Clears on read. Self-set to 1 on internal event.
17 RX256T511OCTGBPIS	MMC Receive 256 to 511 Octet Good Bad Packet Counter Interrupt Status This bit is set when the rx256to511octets_gb counter reaches half of the maximum value or the maximum value. Access restriction applies. Clears on read. Self-set to 1 on internal event.
18 RX128T255OCTGBPIS	MMC Receive 128 to 255 Octet Good Bad Packet Counter Interrupt Status This bit is set when the rx128to255octets_gb counter reaches half of the maximum value or the maximum value. Access restriction applies. Clears on read. Self-set to 1 on internal event.
19 RX65T127OCTGBPIS	MMC Receive 65 to 127 Octet Good Bad Packet Counter Interrupt Status This bit is set when the rx65to127octets_gb counter reaches half of the maximum value or the maximum value. Access restriction applies. Clears on read. Self-set to 1 on internal event.
20 RX64OCTGBPIS	MMC Receive 64 Octet Good Bad Packet Counter Interrupt Status This bit is set when the rx64octets_gb counter reaches half of the maximum value or the maximum value. Access restriction applies. Clears on read. Self-set to 1 on internal event.

Table 1163. MMC_RX_INTERRUPT field descriptions (continued)

Field	Description
21 RXOSIZEGPIS	MMC Receive Oversize Good Packet Counter Interrupt Status This bit is set when the rxoversize_g counter reaches half of the maximum value or the maximum value. Access restriction applies. Clears on read. Self-set to 1 on internal event.
22 RXUSIZEGPIS	MMC Receive Undersize Good Packet Counter Interrupt Status This bit is set when the rxundersize_g counter reaches half of the maximum value or the maximum value. Access restriction applies. Clears on read. Self-set to 1 on internal event.
23 RXJABERPIS	MMC Receive Jabber Error Packet Counter Interrupt Status This bit is set when the rxjabbererror counter reaches half of the maximum value or the maximum value. Access restriction applies. Clears on read. Self-set to 1 on internal event.
24 RXRUNTPIS	MMC Receive Runt Packet Counter Interrupt Status This bit is set when the rxrunterror counter reaches half of the maximum value or the maximum value. Access restriction applies. Clears on read. Self-set to 1 on internal event.
25 RXALGNERPIS	MMC Receive Alignment Error Packet Counter Interrupt Status This bit is set when the rxalignmenterror counter reaches half of the maximum value or the maximum value. Access restriction applies. Clears on read. Self-set to 1 on internal event.
26 RXCRCERPIS	MMC Receive CRC Error Packet Counter Interrupt Status This bit is set when the rxcrcerror counter reaches half of the maximum value or the maximum value. Access restriction applies. Clears on read. Self-set to 1 on internal event.
27 RXMCGPIS	MMC Receive Multicast Good Packet Counter Interrupt Status This bit is set when the rxmulticastpackets_g counter reaches half of the maximum value or the maximum value. Access restriction applies. Clears on read. Self-set to 1 on internal event.
28 RXBCGPIS	MMC Receive Broadcast Good Packet Counter Interrupt Status This bit is set when the rxbroadcastpackets_g counter reaches half of the maximum value or the maximum value. Access restriction applies. Clears on read. Self-set to 1 on internal event.
29 RXGOCTIS	MMC Receive Good Octet Counter Interrupt Status This bit is set when the rxoctetcount_g counter reaches half of the maximum value or the maximum value. Access restriction applies. Clears on read. Self-set to 1 on internal event.

Table 1163. MMC_RX_INTERRUPT field descriptions (continued)

Field	Description
30 RXGBOCTIS	MMC Receive Good Bad Octet Counter Interrupt Status This bit is set when the rxoctetcount_gb counter reaches half of the maximum value or the maximum value. Access restriction applies. Clears on read. Self-set to 1 on internal event.
31 RXGBPKTIS	MMC Receive Good Bad Packet Counter Interrupt Status This bit is set when the rxpacketcount_gb counter reaches half of the maximum value or the maximum value. Access restriction applies. Clears on read. Self-set to 1 on internal event.

50.2.2.55 MMC Tx interrupt register (MMC_TX_INTERRUPT)

The MMC transmit interrupt register maintains the interrupts generated when transmit statistic counters reach half their maximum values, that is 0x8000_0000, and when they cross their maximum values, that is 0xFFFF_FFFF. When Counter Stop Rollover is set, then interrupts are set but the counter remains at all-ones. The MMC transmit interrupt register is a 32-bit wide register. An interrupt bit is cleared when the respective MMC counter that caused the interrupt is read. The least significant byte lane (Bits[0:7]) of the respective counter must be read in order to clear the interrupt bit.

Offset 0x0708 Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	TXLPITRCIS	TXLPIUSCIS	TXOSIZEGPIS	TXVLANGPIS	TXPAUSPIS	0	TXGPKTIS	TXGOCTIS	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	TXUFLOWERPIS	TXBCGBPIS	TXMCGBPIS	TXUCGBPIS	TX1024TMAXOCTGBPIS	TX512T1023OCTGBPIS	TX256T511OCTGBPIS	TX128T255OCTGBPIS	TX65T127OCTGBPIS	TX64OCTGBPIS	TXMCGPIS	TXBCGPIS	TXGBPKTIS	TXGBOCTIS
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1072. MMC Tx interrupt register (MMC_TX_INTERRUPT)

Table 1164. MMC_TX_INTERRUPT field descriptions

Field	Description
4 TXLPITRCIS	MMC Transmit LPI Transition Counter Interrupt Status This bit is set when the TX_LPI_TRAN_CNTR counter reaches half of the maximum value or the maximum value. Access restriction applies. Clears on read. Self-set to 1 on internal event.
5 TXLPIUSCIS	MMC Transmit LPI Microsecond Counter Interrupt Status This bit is set when the TX_LPI_USEC_CNTR counter reaches half of the maximum value or the maximum value. Access restriction applies. Clears on read. Self-set to 1 on internal event.
6 TXOSIZEGPIS	MMC Transmit Oversize Good Packet Counter Interrupt Status This bit is set when the txoversize_g counter reaches half of the maximum value or the maximum value. Access restriction applies. Clears on read. Self-set to 1 on internal event.
7 TXVLANGPIS	MMC Transmit VLAN Good Packet Counter Interrupt Status This bit is set when the txvlanpackets_g counter reaches half of the maximum value or the maximum value. Access restriction applies. Clears on read. Self-set to 1 on internal event.
8 TXPAUSPIS	MMC Transmit Pause Packet Counter Interrupt Status This bit is set when the txpausepacketserror counter reaches half of the maximum value or the maximum value. Access restriction applies. Clears on read. Self-set to 1 on internal event.
10 TXGPKTIS	MMC Transmit Good Packet Counter Interrupt Status This bit is set when the txpacketcount_g counter reaches half of the maximum value or the maximum value. Access restriction applies. Clears on read. Self-set to 1 on internal event.
11 TXGOCTIS	MMC Transmit Good Octet Counter Interrupt Status This bit is set when the txoctetcount_g counter reaches half of the maximum value or the maximum value. Access restriction applies. Clears on read. Self-set to 1 on internal event.
18 TXUFLOWERPIS	MMC Transmit Underflow Error Packet Counter Interrupt Status This bit is set when the txunderflowerror counter reaches half of the maximum value or the maximum value. Access restriction applies. Clears on read. Self-set to 1 on internal event.
19 TXBCGBPIS	MMC Transmit Broadcast Good Bad Packet Counter Interrupt Status This bit is set when the txbroadcastpackets_gb counter reaches half of the maximum value or the maximum value. Access restriction applies. Clears on read. Self-set to 1 on internal event.

Table 1164. MMC_TX_INTERRUPT field descriptions (continued)

Field	Description
20 TXMCGBPIS	MMC Transmit Multicast Good Bad Packet Counter Interrupt Status The bit is set when the txmulticastpackets_gb counter reaches half of the maximum value or the maximum value. Access restriction applies. Clears on read. Self-set to 1 on internal event.
21 TXUCGBPIS	MMC Transmit Unicast Good Bad Packet Counter Interrupt Status This bit is set when the txunicastpackets_gb counter reaches half of the maximum value or the maximum value. Access restriction applies. Clears on read. Self-set to 1 on internal event.
22 TX1024TMAXOCTGBPIS	MMC Transmit 1024 to Maximum Octet Good Bad Packet Counter Interrupt Status This bit is set when the tx1024tomaxoctets_gb counter reaches half of the maximum value or the maximum value. Access restriction applies. Clears on read. Self-set to 1 on internal event.
23 TX512T1023OCTGBPIS	MMC Transmit 512 to 1023 Octet Good Bad Packet Counter Interrupt Status This bit is set when the tx512to1023octets_gb counter reaches half of the maximum value or the maximum value. Access restriction applies. Clears on read. Self-set to 1 on internal event.
24 TX256T511OCTGBPIS	MMC Transmit 256 to 511 Octet Good Bad Packet Counter Interrupt Status This bit is set when the tx256to511octets_gb counter reaches half of the maximum value or the maximum value. Access restriction applies. Clears on read. Self-set to 1 on internal event.
25 TX128T255OCTGBPIS	MMC Transmit 128 to 255 Octet Good Bad Packet Counter Interrupt Status This bit is set when the tx128to255octets_gb counter reaches half of the maximum value or the maximum value. Access restriction applies. Clears on read. Self-set to 1 on internal event.
26 TX65T127OCTGBPIS	MMC Transmit 65 to 127 Octet Good Bad Packet Counter Interrupt Status This bit is set when the tx65to127octets_gb counter reaches half the maximum value, and also when it reaches the maximum value. Access restriction applies. Clears on read. Self-set to 1 on internal event.
27 TX64OCTGBPIS	MMC Transmit 64 Octet Good Bad Packet Counter Interrupt Status This bit is set when the tx64octets_gb counter reaches half of the maximum value or the maximum value. Access restriction applies. Clears on read. Self-set to 1 on internal event.

Table 1164. MMC_TX_INTERRUPT field descriptions (continued)

Field	Description
28 TXMCGPIS	MMC Transmit Multicast Good Packet Counter Interrupt Status This bit is set when the txmulticastpackets_g counter reaches half of the maximum value or the maximum value. Access restriction applies. Clears on read. Self-set to 1 on internal event.
29 TXBCGPIS	MMC Transmit Broadcast Good Packet Counter Interrupt Status This bit is set when the txbroadcastpackets_g counter reaches half of the maximum value or the maximum value. Access restriction applies. Clears on read. Self-set to 1 on internal event.
30 TXGBPKTIS	MMC Transmit Good Bad Packet Counter Interrupt Status This bit is set when the txpacketcount_gb counter reaches half of the maximum value or the maximum value. Access restriction applies. Clears on read. Self-set to 1 on internal event.
31 TXGBOCTIS	MMC Transmit Good Bad Octet Counter Interrupt Status This bit is set when the txoctetcount_gb counter reaches half of the maximum value or the maximum value. Access restriction applies. Clears on read. Self-set to 1 on internal event.

50.2.2.56 MMC Rx interrupt mask register (MMC_RX_INTERRUPT_MASK)

This register maintains the masks for interrupts generated from all Receive statistics counters.

Offset 0x070C Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	RXLPITRCIM	RXLPIUSCIM	RXCTRLPIM	RXRCVERRPIM	RXWDOGPIM	RXVLANGBPIM	RXFOVPIM	RXPAUSPIM	RXORANGEPIM	RXLENERPIM	RXUCGPIM	RX1024TMAXOCTGBPIM
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	RX512T1023OCTGBPIM	RX256T511OCTGBPIM	RX128T255OCTGBPIM	RX65T127OCTGBPIM	RX64OCTGBPIM	RXOSIZEGPIM	RXUSIZEGPIM	RXJABERPIM	RXRUNTPIM	RXALGNERPIM	RXCRCERPIM	RXMCGPIM	RXBCGPIM	RXGOCTIM	RXGBOCTIM	RXGBPKTIM
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1073. MMC Rx interrupt mask register (MMC_RX_INTERRUPT_MASK)

Table 1165. MMC_RX_INTERRUPT_MASK field descriptions

Field	Description
4 RXLPITRCIM	MMC Receive LPI Transition Counter Interrupt Mask Setting this bit masks the interrupt when RX_LPI_TRAN_CNTR reaches half the maximum value or the maximum value.
5 RXLPIUSCIM	MMC Receive LPI Microsecond Counter Interrupt Mask Setting this bit masks the interrupt when RX_LPI_USEC_CNTR reaches half the maximum value or the maximum value.
6 RXCTRLPIM	MMC Receive Control Packet Counter Interrupt Mask Setting this bit masks the interrupt when the rxctrlpackets_g counter reaches half of the maximum value or the maximum value.
7 RXRCVERRPIM	MMC Receive Error Packet Counter Interrupt Mask Setting this bit masks the interrupt when the rxrcverror counter reaches half of the maximum value or the maximum value.
8 RXWDOGPIM	MMC Receive Watchdog Error Packet Counter Interrupt Mask Setting this bit masks the interrupt when the rxwatchdog counter reaches half of the maximum value or the maximum value.
9 RXVLANGBPIM	MMC Receive VLAN Good Bad Packet Counter Interrupt Mask Setting this bit masks the interrupt when the rxvlanpackets_gb counter reaches half of the maximum value or the maximum value.

Table 1165. MMC_RX_INTERRUPT_MASK field descriptions (continued)

Field	Description
10 RXFOVPIM	MMC Receive FIFO Overflow Packet Counter Interrupt Mask Setting this bit masks the interrupt when the rxfifooverflow counter reaches half of the maximum value or the maximum value.
11 RXPAUSPIM	MMC Receive Pause Packet Counter Interrupt Mask Setting this bit masks the interrupt when the rxpausepackets counter reaches half of the maximum value or the maximum value.
12 RXORANGEPIM	MMC Receive Out Of Range Error Packet Counter Interrupt Mask Setting this bit masks the interrupt when the rxoutofrangetype counter reaches half of the maximum value or the maximum value.
13 RXLENERPIM	MMC Receive Length Error Packet Counter Interrupt Mask Setting this bit masks the interrupt when the rxlengtherror counter reaches half of the maximum value or the maximum value.
14 RXUCGPIM	MMC Receive Unicast Good Packet Counter Interrupt Mask Setting this bit masks the interrupt when the rxunicastpackets_g counter reaches half of the maximum value or the maximum value.
15 RX1024TMAXOCTGBPIM	MMC Receive 1024 to Maximum Octet Good Bad Packet Counter Interrupt Mask Setting this bit masks the interrupt when the rx1024tomaxoctets_gb counter reaches half of the maximum value or the maximum value.
16 RX512T1023OCTGBPIM	MMC Receive 512 to 1023 Octet Good Bad Packet Counter Interrupt Mask Setting this bit masks the interrupt when the rx512to1023octets_gb counter reaches half of the maximum value or the maximum value.
17 RX256T511OCTGBPIM	MMC Receive 256 to 511 Octet Good Bad Packet Counter Interrupt Mask Setting this bit masks the interrupt when the rx256to511octets_gb counter reaches half of the maximum value or the maximum value.
18 RX128T255OCTGBPIM	MMC Receive 128 to 255 Octet Good Bad Packet Counter Interrupt Mask Setting this bit masks the interrupt when the rx128to255octets_gb counter reaches half of the maximum value or the maximum value.
19 RX65T127OCTGBPIM	MMC Receive 65 to 127 Octet Good Bad Packet Counter Interrupt Mask Setting this bit masks the interrupt when the rx65to127octets_gb counter reaches half of the maximum value or the maximum value.
20 RX64OCTGBPIM	MMC Receive 64 Octet Good Bad Packet Counter Interrupt Mask Setting this bit masks the interrupt when the rx64octets_gb counter reaches half of the maximum value or the maximum value.
21 RXOSIZEGPIM	MMC Receive Oversize Good Packet Counter Interrupt Mask Setting this bit masks the interrupt when the rxoversize_g counter reaches half of the maximum value or the maximum value.
22 RXUSIZEGPIM	MMC Receive Undersize Good Packet Counter Interrupt Mask Setting this bit masks the interrupt when the rxundersize_g counter reaches half of the maximum value or the maximum value.

Table 1165. MMC_RX_INTERRUPT_MASK field descriptions (continued)

Field	Description
23 RXJABERPIM	MMC Receive Jabber Error Packet Counter Interrupt Mask Setting this bit masks the interrupt when the rxjabbererror counter reaches half of the maximum value or the maximum value.
24 RXRUNTPIM	MMC Receive Runt Packet Counter Interrupt Mask Setting this bit masks the interrupt when the rxrunterror counter reaches half of the maximum value or the maximum value.
25 RXALGNERPIM	MMC Receive Alignment Error Packet Counter Interrupt Mask Setting this bit masks the interrupt when the rxalignmenterror counter reaches half of the maximum value or the maximum value.
26 RXCRCERPIM	MMC Receive CRC Error Packet Counter Interrupt Mask Setting this bit masks the interrupt when the rxcrcerror counter reaches half of the maximum value or the maximum value.
27 RXMCGPIM	MMC Receive Multicast Good Packet Counter Interrupt Mask Setting this bit masks the interrupt when the rxmulticastpackets_g counter reaches half of the maximum value or the maximum value.
28 RXBCGPIM	MMC Receive Broadcast Good Packet Counter Interrupt Mask Setting this bit masks the interrupt when the rxbroadcastpackets_g counter reaches half of the maximum value or the maximum value.
29 RXGOCTIM	MMC Receive Good Octet Counter Interrupt Mask Setting this bit masks the interrupt when the rxoctetcount_g counter reaches half of the maximum value or the maximum value.
30 RXGBOCTIM	MMC Receive Good Bad Octet Counter Interrupt Mask Setting this bit masks the interrupt when the rxoctetcount_gb counter reaches half of the maximum value or the maximum value.
31 RXGBPKTIM	MMC Receive Good Bad Packet Counter Interrupt Mask Setting this bit masks the interrupt when the rxpacketcount_gb counter reaches half of the maximum value or the maximum value.

50.2.2.57 MMC Tx interrupt mask register (MMC_TX_INTERRUPT_MASK)

This register maintains the masks for interrupts generated from all Transmit statistics counters.

Offset 0x0710 Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	TXLPITRCIM	TXLPIUSCIM	TXOSIZEGPIM	TXVLANGPIM	TXPAUSPIM	0	TXGPKTIM	TXGOCTIM	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	TXUFLOWERPIM	TXBCGBPIM	TXMCGBPIM	TXUCGBPIM	TX1024TMAXOCTGBPIM	TX512T1023OCTGBPIM	TX256T511OCTGBPIM	TX128T255OCTGBPIM	TX65T127OCTGBPIM	TX64OCTGBPIM	TXMCGPIM	TXBCGPIM	TXGBPKTIM	TXGBOCTIM
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1074. MMC Tx interrupt mask register (MMC_TX_INTERRUPT_MASK)

Table 1166. MMC_TX_INTERRUPT_MASK field descriptions

Field	Description
4 TXLPITRCIM	MMC Transmit LPI Transition Counter Interrupt Mask Setting this bit masks the interrupt when TX_LPI_TRAN_CNTR reaches half the maximum value or the maximum value.
5 TXLPIUSCIM	MMC Transmit LPI Microsecond Counter Interrupt Mask Setting this bit masks the interrupt when TX_LPI_USEC_CNTR reaches half the maximum value or the maximum value.
6 TXOSIZEGPIM	MMC Transmit Oversize Good Packet Counter Interrupt Mask Setting this bit masks the interrupt when the txoversize_g counter reaches half of the maximum value or the maximum value.
7 TXVLANGPIM	MMC Transmit VLAN Good Packet Counter Interrupt Mask Setting this bit masks the interrupt when the txvlanpackets_g counter reaches half of the maximum value or the maximum value.
8 TXPAUSPIM	MMC Transmit Pause Packet Counter Interrupt Mask Setting this bit masks the interrupt when the txpausepackets counter reaches half of the maximum value or the maximum value.
10 TXGPKTIM	MMC Transmit Good Packet Counter Interrupt Mask Setting this bit masks the interrupt when the txpacketcount_g counter reaches half of the maximum value or the maximum value.
11 TXGOCTIM	MMC Transmit Good Octet Counter Interrupt Mask Setting this bit masks the interrupt when the txoctetcount_g counter reaches half of the maximum value or the maximum value.

Table 1166. MMC_TX_INTERRUPT_MASK field descriptions (continued)

Field	Description
18 TXUFLOWERPIM	MMC Transmit Underflow Error Packet Counter Interrupt Mask Setting this bit masks the interrupt when the txunderflowerror counter reaches half of the maximum value or the maximum value.
19 TXBCGBPIM	MMC Transmit Broadcast Good Bad Packet Counter Interrupt Mask Setting this bit masks the interrupt when the txbroadcastpackets_gb counter reaches half of the maximum value or the maximum value.
20 TXMCGBPIM	MMC Transmit Multicast Good Bad Packet Counter Interrupt Mask Setting this bit masks the interrupt when the txmulticastpackets_gb counter reaches half of the maximum value or the maximum value.
21 TXUCGBPIM	MMC Transmit Unicast Good Bad Packet Counter Interrupt Mask Setting this bit masks the interrupt when the txunicastpackets_gb counter reaches half of the maximum value or the maximum value.
22 TX1024TMAXOCTGBPIM	MMC Transmit 1024 to Maximum Octet Good Bad Packet Counter Interrupt Mask Setting this bit masks the interrupt when the tx1024tomaxoctets_gb counter reaches half of the maximum value or the maximum value.
23 TX512T1023OCTGBPIM	MMC Transmit 512 to 1023 Octet Good Bad Packet Counter Interrupt Mask Setting this bit masks the interrupt when the tx512to1023octets_gb counter reaches half of the maximum value or the maximum value.
24 TX256T511OCTGBPIM	MMC Transmit 256 to 511 Octet Good Bad Packet Counter Interrupt Mask Setting this bit masks the interrupt when the tx256to511octets_gb counter reaches half of the maximum value or the maximum value.
25 TX128T255OCTGBPIM	MMC Transmit 128 to 255 Octet Good Bad Packet Counter Interrupt Mask Setting this bit masks the interrupt when the tx128to255octets_gb counter reaches half of the maximum value or the maximum value.
26 TX65T127OCTGBPIM	MMC Transmit 65 to 127 Octet Good Bad Packet Counter Interrupt Mask Setting this bit masks the interrupt when the tx65to127octets_gb counter reaches half of the maximum value or the maximum value.
27 TX64OCTGBPIM	MMC Transmit 64 Octet Good Bad Packet Counter Interrupt Mask Setting this bit masks the interrupt when the tx64octets_gb counter reaches half of the maximum value or the maximum value.
28 TXMCGPIM	MMC Transmit Multicast Good Packet Counter Interrupt Mask Setting this bit masks the interrupt when the txmulticastpackets_g counter reaches half of the maximum value or the maximum value.
29 TXBCGPIM	MMC Transmit Broadcast Good Packet Counter Interrupt Mask Setting this bit masks the interrupt when the txbroadcastpackets_g counter reaches half of the maximum value or the maximum value.

Table 1166. MMC_TX_INTERRUPT_MASK field descriptions (continued)

Field	Description
30 TXGBPKTIM	MMC Transmit Good Bad Packet Counter Interrupt Mask Setting this bit masks the interrupt when the txpacketcount_gb counter reaches half of the maximum value or the maximum value.
31 TXGBOCTIM	MMC Transmit Good Bad Octet Counter Interrupt Mask Setting this bit masks the interrupt when the txoctetcount_gb counter reaches half of the maximum value or the maximum value.

50.2.2.58 Transmit octet count good bad register (TX_OCTET_COUNT_GOOD_BAD)

This register provides the number of bytes transmitted by the Ethernet module, exclusive of preamble and retried bytes, in good and bad packets.

Offset 0x0714 Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	TXOCTGB															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	TXOCTGB															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1075. Transmit octet count good bad register (TX_OCTET_COUNT_GOOD_BAD)

Table 1167. TX_OCTET_COUNT_GOOD_BAD field descriptions

Field	Description
0:31 TXOCTGB	This field indicates the number of bytes transmitted, exclusive of preamble and retried bytes, in good and bad packets.

50.2.2.59 Transmit packet count good bad register (TX_PACKET_COUNT_GOOD_BAD)

This register provides the number of good and bad packets transmitted by the Ethernet module, exclusive of retried packets.



Figure 1076. Transmit packet count good bad register (TX_PACKET_COUNT_GOOD_BAD)

Table 1168. TX_PACKET_COUNT_GOOD_BAD field descriptions

Field	Description
0:31 TXPKTGB	This field indicates the number of good and bad packets transmitted, exclusive of retried packets.

50.2.2.60 Transmit broadcast packets good register (TX_BROADCAST_PACKETS_GOOD)

This register provides the number of good broadcast packets transmitted by the Ethernet module.




Figure 1077. Transmit broadcast packets good register (TX_BROADCAST_PACKETS_GOOD)

Table 1169. TX_BROADCAST_PACKETS_GOOD field descriptions

Field	Description
0:31 TXBCASTG	This field indicates the number of good broadcast packets transmitted.

50.2.2.61 Transmit multicast packets good register (TX_MULTICAST_PACKETS_GOOD)

This register provides the number of good multicast packets transmitted by the Ethernet module.

Offset 0x0720 Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	TXMCASTG															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	TXMCASTG															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1078. Transmit multicast packets good register (TX_MULTICAST_PACKETS_GOOD)

Table 1170. TX_MULTICAST_PACKETS_GOOD field descriptions

Field	Description
0:31 TXMCASTG	This field indicates the number of good multicast packets transmitted.

50.2.2.62 Transmit 64 octets packets good bad register (TX_64OCTETS_PACKETS_GOOD_BAD)

This register provides the number of good and bad packets transmitted by the Ethernet module with length 64 bytes, exclusive of preamble and retried packets.

Offset 0x0724 Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	TX64OCTGB															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	TX64OCTGB															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1079. Transmit 64 octets packets good bad register (TX_64OCTETS_PACKETS_GOOD_BAD)

Table 1171. TX_64OCTETS_PACKETS_GOOD_BAD field descriptions

Field	Description
0:31 TX64OCTGB	This field indicates the number of good and bad packets transmitted with length 64 bytes, exclusive of preamble and retried packets.

50.2.2.63 Transmit 65 to 127 octets packets good bad register (TX_65TO127OCTETS_PACKETS_GOOD_BAD)

This register provides the number of good and bad packets transmitted by the Ethernet module with length between 65 and 127 (inclusive) bytes, exclusive of preamble and retried packets.

Offset 0x0728 Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	TX65_127OCTGB															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	TX65_127OCTGB															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1080. Transmit 65 to 127 octets packets good bad register (TX_65TO127OCTETS_PACKETS_GOOD_BAD)

Table 1172. TX_65TO127OCTETS_PACKETS_GOOD_BAD field descriptions

Field	Description
0:31 TX65_127OCTGB	This field indicates the number of good and bad packets transmitted with length between 65 and 127 (inclusive) bytes, exclusive of preamble and retried packets.

50.2.2.64 Transmit 128 to 255 octets packets good bad register (TX_128TO255OCTETS_PACKETS_GOOD_BAD)

This register provides the number of good and bad packets transmitted by the Ethernet module with length between 128 to 255 (inclusive) bytes, exclusive of preamble and retried packets.

Offset 0x072C Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	TX128_255OCTGB															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	TX128_255OCTGB															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1081. Transmit 128 to 255 octets packets good bad register (TX_128TO255OCTETS_PACKETS_GOOD_BAD)

Table 1173. TX_128TO255OCTETS_PACKETS_GOOD_BAD field descriptions

Field	Description
0:31 TX128_255OCTGB	This field indicates the number of good and bad packets transmitted with length between 128 and 255 (inclusive) bytes, exclusive of preamble and retried packets.

50.2.2.65 Transmit 256 to 511 octets packets good bad register (TX_256TO511OCTETS_PACKETS_GOOD_BAD)

This register provides the number of good and bad packets transmitted by the Ethernet module with length between 256 to 511 (inclusive) bytes, exclusive of preamble and retried packets.

Offset 0x0730 Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	TX256_511OCTGB															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	TX256_511OCTGB															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1082. Transmit 256 to 511 octets packets good bad register (TX_256TO511OCTETS_PACKETS_GOOD_BAD)

Table 1174. TX_256TO511OCTETS_PACKETS_GOOD_BAD field descriptions

Field	Description
0:31 TX256_511OCTGB	Tx 256To511Octets Packets Good Bad This field indicates the number of good and bad packets transmitted with length between 256 and 511 (inclusive) bytes, exclusive of preamble and retried packets.

50.2.2.66 Transmit 512 to 1023 octets packets good bad register (TX_512TO1023OCTETS_PACKETS_GOOD_BAD)

This register provides the number of good and bad packets transmitted by the Ethernet module with length 512 to 1023 (inclusive) bytes, exclusive of preamble and retried packets.

Offset 0x0734 Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	TX512_1023OCTGB															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	TX512_1023OCTGB															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1083. Transmit 512 to 1023 octets packets good bad register (TX_512TO1023OCTETS_PACKETS_GOOD_BAD)

Table 1175. TX_512TO1023OCTETS_PACKETS_GOOD_BAD field descriptions

Field	Description
0:31 TX512_1023OCTGB	Tx 512To1023Octets Packets Good Bad This field indicates the number of good and bad packets transmitted with length between 512 and 1023 (inclusive) bytes, exclusive of preamble and retried packets.

50.2.2.67 Transmit 1024 to Max octets packets good bad register (TX_1024TOMAXOCTETS_PACKETS_GOOD_BAD)

This register provides the number of good and bad packets transmitted by the Ethernet module with length 1024 to maxsize (inclusive) bytes, exclusive of preamble and retried packets.

Offset 0x0738 Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	TX1024_MAXOCTGB															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	TX1024_MAXOCTGB															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1084. Transmit 1024 to Max octets packets good bad register (TX_1024TOMAXOCTETS_PACKETS_GOOD_BAD)

Table 1176. TX_1024TOMAXOCTETS_PACKETS_GOOD_BAD field descriptions

Field	Description
0:31 TX1024_MAXOCTGB	Tx 1024ToMaxOctets Packets Good Bad This field indicates the number of good and bad packets transmitted with length between 1024 and maxsize (inclusive) bytes, exclusive of preamble and retried packets.

50.2.2.68 Transmit unicast packets good bad register (TX_UNICAST_PACKETS_GOOD_BAD)

This register provides the number of good and bad unicast packets transmitted by the Ethernet module.

Offset 0x073C Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	TXUCASTGB															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	TXUCASTGB															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1085. Transmit unicast packets good bad register (TX_UNICAST_PACKETS_GOOD_BAD)

Table 1177. TX_UNICAST_PACKETS_GOOD_BAD field descriptions

Field	Description
0:31 TXUCASTGB	Tx Unicast Packets Good Bad This field indicates the number of good and bad unicast packets transmitted.

50.2.2.69 Transmit multicast packets good bad register (TX_MULTICAST_PACKETS_GOOD_BAD)

This register provides the number of good and bad multicast packets transmitted by the Ethernet module.

Offset 0x0740 Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	TXMCASTGB															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	TXMCASTGB															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1086. Transmit multicast packets good bad register (TX_MULTICAST_PACKETS_GOOD_BAD)

Table 1178. TX_MULTICAST_PACKETS_GOOD_BAD field descriptions

Field	Description
0:31 TXMCASTGB	Tx Multicast Packets Good Bad This field indicates the number of good and bad multicast packets transmitted.

50.2.2.70 Transmit broadcast packets good bad register (TX_BROADCAST_PACKETS_GOOD_BAD)

This register provides the number of good and bad broadcast packets transmitted by the Ethernet module.

Offset 0x0744 Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	TXBCASTGB															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	TXBCASTGB															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1087. Transmit broadcast packets good bad register (TX_BROADCAST_PACKETS_GOOD_BAD)

Table 1179. TX_BROADCAST_PACKETS_GOOD_BAD field descriptions

Field	Description
0:31 TXBCASTGB	Tx Broadcast Packets Good Bad This field indicates the number of good and bad broadcast packets transmitted.

50.2.2.71 Transmit underflow error packets register (TX_UNDERFLOW_ERROR_PACKETS)

This register provides the number of packets aborted by the Ethernet module because of packets underflow error.




Figure 1088. Transmit underflow error packets register (TX_UNDERFLOW_ERROR_PACKETS)

Table 1180. TX_UNDERFLOW_ERROR_PACKETS field descriptions

Field	Description
0:31 TXUNDRFLW	Tx Underflow Error Packets This field indicates the number of packets aborted because of packets underflow error.

50.2.2.72 Transmit octet count good register (TX_OCTET_COUNT_GOOD)

This register provides the number of bytes transmitted by the Ethernet module, exclusive of preamble, only in good packets.




Figure 1089. Transmit octet count good register (TX_OCTET_COUNT_GOOD)

Table 1181. TX_OCTET_COUNT_GOOD field descriptions

Field	Description
0:31 TXOCTG	Tx Octet Count Good This field indicates the number of bytes transmitted, exclusive of preamble, only in good packets.

50.2.2.73 Transmit packet count good register (TX_PACKET_COUNT_GOOD)

This register provides the number of good packets transmitted by the Ethernet module.




Figure 1090. Transmit packet count good register (TX_PACKET_COUNT_GOOD)

Table 1182. TX_PACKET_COUNT_GOOD field descriptions

Field	Description
0:31 TXPKTG	Tx Packet Count Good This field indicates the number of good packets transmitted.

50.2.2.74 Transmit pause packets register (TX_PAUSE_PACKETS)

This register provides the number of good Pause packets transmitted by the Ethernet module.

Offset 0x0770 Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	TXPAUSE															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	TXPAUSE															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1091. Transmit pause packets register (TX_PAUSE_PACKETS)

Table 1183. TX_PAUSE_PACKETS field descriptions

Field	Description
0:31 TXPAUSE	Tx Pause Packets This field indicates the number of good Pause packets transmitted.

50.2.2.75 Transmit VLAN packets good register (TX_VLAN_PACKETS_GOOD)

This register provides the number of good VLAN packets transmitted by the Ethernet module.

Offset 0x0774 Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	TXVLANG															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	TXVLANG															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1092. Transmit VLAN packets good register (TX_VLAN_PACKETS_GOOD)

Table 1184. TX_VLAN_PACKETS_GOOD field descriptions

Field	Description
0:31 TXVLANG	Tx VLAN Packets Good This field provides the number of good VLAN packets transmitted.

50.2.2.76 Transmit O size packets good register (TX_OSIZE_PACKETS_GOOD)

This register provides the number of packets transmitted by the Ethernet module without errors and with length greater than the maxsize (1518 or 1522 bytes for VLAN tagged packets; 2000 bytes if enabled in S2KP bit of the MAC_Configuration register).

Offset 0x0778 Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	TXOSIZG															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	TXOSIZG															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1093. Transmit O size packets good register (TX_OSIZE_PACKETS_GOOD)

Table 1185. TX_OSIZE_PACKETS_GOOD field descriptions

Field	Description
0:31 TXOSIZG	Tx OSize Packets Good This field indicates the number of packets transmitted without errors and with length greater than the maxsize (1518 or 1522 bytes for VLAN tagged packets; 2000 bytes if enabled in S2KP bit of the MAC_Configuration register).

50.2.2.77 Receive packets count good bad register (RX_PACKETS_COUNT_GOOD_BAD)

This register provides the number of good and bad packets received by the Ethernet module.

Offset 0x0780 Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	RXPKTGB															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	RXPKTGB															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1094. Receive packets count good bad register (RX_PACKETS_COUNT_GOOD_BAD)

Table 1186. RX_PACKETS_COUNT_GOOD_BAD field descriptions

Field	Description
0:31 RXPKTGB	Rx Packets Count Good Bad This field indicates the number of good and bad packets received.

50.2.2.78 Receive octet count good bad register (RX_OCTET_COUNT_GOOD_BAD)

This register provides the number of bytes received by DWC_ther_qos, exclusive of preamble, in good and bad packets.




Figure 1095. Receive octet count good bad register (RX_OCTET_COUNT_GOOD_BAD)

Table 1187. RX_OCTET_COUNT_GOOD_BAD field descriptions

Field	Description
0:31 RXOCTGB	Rx Octet Count Good Bad This field indicates the number of bytes received, exclusive of preamble, in good and bad packets.

50.2.2.79 Receive octet count good register (RX_OCTET_COUNT_GOOD)

This register provides the number of bytes received by the Ethernet module, exclusive of preamble, only in good packets.

Offset 0x0788 Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	RXOCTG															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	RXOCTG															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1096. Receive octet count good register (RX_OCTET_COUNT_GOOD)

Table 1188. RX_OCTET_COUNT_GOOD field descriptions

Field	Description
0:31 RXOCTG	Rx Octet Count Good This field indicates the number of bytes received, exclusive of preamble, in good and bad packets.

50.2.2.80 Receive broadcast packets good register (RX_BROADCAST_PACKETS_GOOD)

This register provides the number of good broadcast packets received by the Ethernet module.

Offset 0x078C Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	RXBCASTG															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	RXBCASTG															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1097. Receive broadcast packets good register (RX_BROADCAST_PACKETS_GOOD)

Table 1189. RX_BROADCAST_PACKETS_GOOD field descriptions

Field	Description
0:31 RXBCASTG	Rx Broadcast Packets Good This field indicates the number of good broadcast packets received.

50.2.2.81 Receive multicast packets good register (RX_MULTICAST_PACKETS_GOOD)

This register provides the number of good multicast packets received by the Ethernet module.

Offset 0x0790 Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	RXMCASTG															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	RXMCASTG															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1098. Receive multicast packets good register (RX_MULTICAST_PACKETS_GOOD)

Table 1190. RX_MULTICAST_PACKETS_GOOD field descriptions

Field	Description
0:31 RXMCASTG	Rx Multicast Packets Good This field indicates the number of good multicast packets received.

50.2.2.82 Receive CRC error packets register (RX_CRC_ERROR_PACKETS)

This register provides the number of packets received by the Ethernet module with CRC error.

Offset 0x0794 Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	RXCRCERR															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	RXCRCERR															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1099. Receive CRC error packets register (RX_CRC_ERROR_PACKETS)

Table 1191. RX_CRC_ERROR_PACKETS field descriptions

Field	Description
0:31 RXCRCERR	Rx CRC Error Packets This field indicates the number of packets received with CRC error.

50.2.2.83 Receive alignment error packets register (RX_ALIGNMENT_ERROR_PACKETS)

This register provides the number of packets received by the Ethernet module with alignment (dribble) error. It is valid only in 10/100 mode.

Offset 0x0798 Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	RXALGNERR															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	RXALGNERR															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1100. Receive alignment error packets register (RX_ALIGNMENT_ERROR_PACKETS)

Table 1192. RX_ALIGNMENT_ERROR_PACKETS field descriptions

Field	Description
0:31 RXALGNERR	Rx Alignment Error Packets This field indicates the number of packets received with alignment (dribble) error. It is valid only in 10/100 mode.

50.2.2.84 Receive runt error packets register (RX_RUNT_ERROR_PACKETS)

This register provides the number of packets received by the Ethernet module with runt (length less than 64 bytes and CRC error) error.

Offset 0x079C Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	RXRUNTERR															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	RXRUNTERR															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1101. Receive runt error packets register (RX_RUNT_ERROR_PACKETS)

Table 1193. RX_RUNT_ERROR_PACKETS field descriptions

Field	Description
0:31 RXRUNTERR	This field indicates the number of packets received with runt (length less than 64 bytes and CRC error) error.

50.2.2.85 Receive Jabber error packets register (RX_JABBER_ERROR_PACKETS)

This register provides the number of giant packets received by the Ethernet module with length (including CRC) greater than 1518 bytes (1522 bytes for VLAN tagged) and with CRC error. If Jumbo packet mode is enabled, packets of length greater than 9018 bytes (9022 bytes for VLAN tagged) are considered as giant packets.

Offset 0x07A0 Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	RXJABERR															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	RXJABERR															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1102. Receive Jabber error packets register (RX_JABBER_ERROR_PACKETS)

Table 1194. RX_JABBER_ERROR_PACKETS field descriptions

Field	Description
0:31 RXJABERR	This field indicates the number of giant packets received with length (including CRC) greater than 1518 bytes (1522 bytes for VLAN tagged) and with CRC error. If Jumbo Packet mode is enabled, packets of length greater than 9018 bytes (9022 bytes for VLAN tagged) are considered as giant packets.

50.2.2.86 Receive undersize packets good register (RX_UNDERSIZE_PACKETS_GOOD)

This register provides the number of packets received by the Ethernet module with length less than 64 bytes, without any errors.




Figure 1103. Receive undersize packets good register (RX_UNDERSIZE_PACKETS_GOOD)

Table 1195. RX_UNDERSIZE_PACKETS_GOOD field descriptions

Field	Description
0:31 RXUNDERSZG	Rx Undersize Packets Good This field indicates the number of packets received with length less than 64 bytes, without any errors.

50.2.2.87 Receive oversize packets good register (RX_OVERSIZE_PACKETS_GOOD)

This register provides the number of packets received by the Ethernet module without errors, with length greater than the maxsize (1518 bytes or 1522 bytes for VLAN tagged packets; 2000 bytes if enabled in the S2KP bit of the MAC_Configuration register).




Figure 1104. Receive oversize packets good register (RX_OVERSIZE_PACKETS_GOOD)

Table 1196. RX_OVERSIZE_PACKETS_GOOD field descriptions

Field	Description
0:31 RXOVERSZG	This field indicates the number of packets received without errors, with length greater than the maxsize (1518 bytes or 1522 bytes for VLAN tagged packets; 2000 bytes if enabled in the S2KP bit of the MAC_Configuration register).

50.2.2.88 Receive 64 octets packets good bad register (RX_64OCTETS_PACKETS_GOOD_BAD)

This register provides the number of good and bad packets received by the Ethernet module with length 64 bytes, exclusive of the preamble.

Offset 0x07AC Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	RX64OCTGB															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	RX64OCTGB															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1105. Receive 64 octets packets good bad register (RX_64OCTETS_PACKETS_GOOD_BAD)

Table 1197. RX_64OCTETS_PACKETS_GOOD_BAD field descriptions

Field	Description
0:31 RX64OCTGB	This field indicates the number of good and bad packets received with length 64 bytes, exclusive of the preamble.

50.2.2.89 Receive 65 to 127 octets packets good bad register (RX_65TO127OCTETS_PACKETS_GOOD_BAD)

This register provides the number of good and bad packets received by the Ethernet module with length between 65 and 127 (inclusive) bytes, exclusive of the preamble.

Offset 0x07B0 Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	RX65_127OCTGB															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	RX65_127OCTGB															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1106. Receive 65 to 127 octets packets good bad register (RX_65TO127OCTETS_PACKETS_GOOD_BAD)

Table 1198. RX_65TO127OCTETS_PACKETS_GOOD_BAD field descriptions

Field	Description
0:31 RX65_127OCTGB	This field indicates the number of good and bad packets received with length between 65 and 127 (inclusive) bytes, exclusive of the preamble.

50.2.2.90 Receive 128 to 255 octets packets good bad register (RX_128TO255OCTETS_PACKETS_GOOD_BAD)

This register provides the number of good and bad packets received by the Ethernet module with length between 128 and 255 (inclusive) bytes, exclusive of the preamble.

Offset 0x07B4 Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	RX128_255OCTGB															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	RX128_255OCTGB															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1107. Receive 128 to 255 octets packets good bad register (RX_128TO255OCTETS_PACKETS_GOOD_BAD)

Table 1199. RX_128TO255OCTETS_PACKETS_GOOD_BAD field descriptions

Field	Description
0:31 RX128_255OCTGB	This field indicates the number of good and bad packets received with length between 128 and 255 (inclusive) bytes, exclusive of the preamble.

50.2.2.91 Receive 256 to 511 octets packets good bad register (RX_256TO511OCTETS_PACKETS_GOOD_BAD)

This register provides the number of good and bad packets received by the Ethernet module with length between 256 and 511 (inclusive) bytes, exclusive of the preamble.

Offset 0x07B8 Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	RX256_511OCTGB															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	RX256_511OCTGB															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1108. Receive 256 to 511 octets packets good bad register (RX_256TO511OCTETS_PACKETS_GOOD_BAD)

Table 1200. RX_256TO511OCTETS_PACKETS_GOOD_BAD field descriptions

Field	Description
0:31 RX256_511OCTGB	This field indicates the number of good and bad packets received with length between 256 and 511 (inclusive) bytes, exclusive of the preamble.

50.2.2.92 Receive 512 to 1023 octets packets good bad register (RX_512TO1023OCTETS_PACKETS_GOOD_BAD)

This register provides the number of good and bad packets received by the Ethernet module with length between 512 and 1023 (inclusive) bytes, exclusive of the preamble.

Offset 0x07BC Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	RX512_1023OCTGB															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	RX512_1023OCTGB															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1109. Receive 512 to 1023 octets packets good bad register (RX_512TO1023OCTETS_PACKETS_GOOD_BAD)

Table 1201. RX_512TO1023OCTETS_PACKETS_GOOD_BAD field descriptions

Field	Description
0:31 RX512_1023OCTGB	This field indicates the number of good and bad packets received with length between 512 and 1023 (inclusive) bytes, exclusive of the preamble.

50.2.2.93 Receive 1024 to Max octets packets good bad register (RX_1024TOMAXOCTETS_PACKETS_GOOD_BAD)

This register provides the number of good and bad packets received by the Ethernet module with length between 1024 and maxsize (inclusive) bytes, exclusive of the preamble.

Offset 0x07C0 Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	RX1024_MAXOCTGB															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	RX1024_MAXOCTGB															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1110. Receive 1024 to Max octets packets good bad register (RX_1024TOMAXOCTETS_PACKETS_GOOD_BAD)

Table 1202. RX_1024TOMAXOCTETS_PACKETS_GOOD_BAD field descriptions

Field	Description
0:31 RX1024_MAXOCTGB	This field indicates the number of good and bad packets received with length between 1024 and maxsize (inclusive) bytes, exclusive of the preamble.

50.2.2.94 Receive unicast packets good register (RX_UNICAST_PACKETS_GOOD)

This register provides the number of good unicast packets received by the Ethernet module.

Offset 0x07C4 Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	RXUCASTG															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	RXUCASTG															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1111. Receive unicast packets good register (RX_UNICAST_PACKETS_GOOD)

Table 1203. RX_UNICAST_PACKETS_GOOD field descriptions

Field	Description
0:31 RXUCASTG	This field indicates the number of good unicast packets received.

50.2.2.95 Receive length error packets (RX_LENGTH_ERROR_PACKETS)

This register provides the number of packets received by the Ethernet module with length error (Length Type field not equal to packet size), for all packets with valid length field.

Offset 0x07C8 Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	RXLENERR															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	RXLENERR															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1112. Receive length error packets (RX_LENGTH_ERROR_PACKETS)

Table 1204. RX_LENGTH_ERROR_PACKETS field descriptions

Field	Description
0:31 RXLENERR	This field indicates the number of packets received with length error (Length Type field not equal to packet size), for all packets with valid length field.

50.2.2.96 Receive out of range type packets (RX_OUT_OF_RANGE_TYPE_PACKETS)

This register provides the number of packets received by the Ethernet module with length field not equal to the valid packet size (greater than 1500 but less than 1536).

Offset 0x07CC Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	RXOUTOFRNG															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	RXOUTOFRNG															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1113. Receive out of range type packets (RX_OUT_OF_RANGE_TYPE_PACKETS)

Table 1205. RX_OUT_OF_RANGE_TYPE_PACKETS field descriptions

Field	Description
0:31 RXOUTOFRNG	This field indicates the number of packets received with length field not equal to the valid packet size (greater than 1500 but less than 1536).

50.2.2.97 Receive pause packets register (RX_PAUSE_PACKETS)

This register provides the number of good and valid Pause packets received by the Ethernet module.




Figure 1114. Receive pause packets register (RX_PAUSE_PACKETS)

Table 1206. RX_PAUSE_PACKETS field descriptions

Field	Description
0:31 RXPAUSEPKT	This field indicates the number of good and valid Pause packets received.

50.2.2.98 Receive FIFO overflow packets register (RX_FIFO_OVERFLOW_PACKETS)

This register provides the number of missed received packets because of FIFO overflow in the Ethernet module.




Figure 1115. Receive FIFO overflow packets register (RX_FIFO_OVERFLOW_PACKETS)

Table 1207. RX_FIFO_OVERFLOW_PACKETS field descriptions

Field	Description
0:31 RXFIFOOVFL	This field indicates the number of missed received packets because of FIFO overflow.

50.2.2.99 Receive VLAN packets good bad register (RX_VLAN_PACKETS_GOOD_BAD)

This register provides the number of good and bad VLAN packets received by the Ethernet module.

Offset 0x07D8 Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	RXVLANPKTGB															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	RXVLANPKTGB															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1116. Receive VLAN packets good bad register (RX_VLAN_PACKETS_GOOD_BAD)

Table 1208. RX_VLAN_PACKETS_GOOD_BAD field descriptions

Field	Description
0:31 RXVLANPKTGB	This field indicates the number of good and bad VLAN packets received.

50.2.2.100 Receive watchdog error packets register (RX_WATCHDOG_ERROR_PACKETS)

This register provides the number of packets received by the Ethernet module with error because of watchdog timeout error (packets with a data load larger than 2048 bytes (when JE and WD bits are reset in MAC_Configuration register), 10240 bytes (when JE bit is set and WD bit is reset in MAC_Configuration register), 16384 bytes (when WD bit is set in MAC_Configuration register or the value programmed in the MAC_Watchdog_Timeout register).

Offset 0x07DC Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	RXWDGERR															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	RXWDGERR															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1117. Receive watchdog error packets register (RX_WATCHDOG_ERROR_PACKETS)

Table 1209. RX_WATCHDOG_ERROR_PACKETS field descriptions

Field	Description
0:31 RXWDGERR	This field indicates the number of packets received with error because of watchdog timeout error (packets with a data load larger than 2048 bytes (when JE and WD bits are reset in MAC_Configuration register), 10240 bytes (when JE bit is set and WD bit is reset in MAC_Configuration register), 16384 bytes (when WD bit is set in MAC_Configuration register or the value programmed in the MAC_Watchdog_Timeout register).

50.2.2.101 Receive error packets register (RX_RECEIVE_ERROR_PACKETS)

This register provides the number of packets received by the Ethernet module with receive error or packet extension error on the MII interface.

Offset 0x07E0 Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	RXRCVERR															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	RXRCVERR															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1118. Receive error packets register (RX_RECEIVE_ERROR_PACKETS)

Table 1210. RX_RECEIVE_ERROR_PACKETS field descriptions

Field	Description
0:31 RXRCVERR	This field indicates the number of packets received with Receive error or Packet Extension error on the MII interface.

50.2.2.102 Receive control packets good register (RX_CONTROL_PACKETS_GOOD)

This register provides the number of good control packets received by the Ethernet module.




Figure 1119. Receive control packets good register (RX_CONTROL_PACKETS_GOOD)

Table 1211. RX_CONTROL_PACKETS_GOOD field descriptions

Field	Description
0:31 RXCTRLG	This field indicates the number of good control packets received.

50.2.2.103 Transmit LPI USEC counter (TX_LPI_USEC_CNTR)

This register provides the number of microseconds Tx LPI is asserted by the Ethernet module.




Figure 1120. Transmit LPI USEC counter (TX_LPI_USEC_CNTR)

Table 1212. TX_LPI_USEC_CNTR field descriptions

Field	Description
0:31 TXLPIUSC	This field indicates the number of microseconds Tx LPI is asserted. For every Tx LPI Entry and Exit, the Timer value can have an error of +/- 1 microsecond.

50.2.2.104 Transmit LPI transaction counter register (TX_LPI_TRAN_CNTR)

This register provides the number of times the Ethernet module has entered Tx LPI.

Offset 0x07F0 Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	TXLPITRC															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	TXLPITRC															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1121. Transmit LPI transaction counter register (TX_LPI_TRAN_CNTR)

Table 1213. TX_LPI_TRAN_CNTR descriptions

Field	Description
0:31 TXLPITRC	This field indicates the number of times Tx LPI Entry has occurred. Even if Tx LPI Entry occurs in Automate Mode (because of LPITXA bit set in the LPI Control and Status register), the counter will increment.

50.2.2.105 Receive LPI USEC counter (RX_LPI_USEC_CNTR)

This register provides the number of microseconds Rx LPI is sampled by the Ethernet module.

Offset 0x07F4 Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	RXLPIUSC															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	RXLPIUSC															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1122. Receive LPI USEC counter (RX_LPI_USEC_CNTR)

Table 1214. RX_LPI_USEC_CNTR field descriptions

Field	Description
0:31 RXLPIUSC	This field indicates the number of microseconds Rx LPI is asserted. For every Rx LPI Entry and Exit, the Timer value can have an error of +/- 1 microsecond.

50.2.2.106 Receive LPI transaction counter register (RX_LPI_TRAN_CNTR)

This register provides the number of times the Ethernet module has entered Rx LPI.

Offset 0x07F8 Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	RXLPITRC															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	RXLPITRC															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1123. Receive LPI transaction counter register (RX_LPI_TRAN_CNTR)

Table 1215. RX_LPI_TRAN_CNTR field descriptions

Field	Description
0:31 RXLPITRC	This field indicates the number of times Rx LPI Entry has occurred.

50.2.2.107 MMC IPC receive interrupt mask register (MMC_IPC_RX_INTERRUPT_MASK)

This register maintains the mask for the interrupt generated from the receive IPC statistic counters.

The MMC Receive Checksum Offload Interrupt Mask register maintains the masks for the interrupts generated when the receive IPC (Checksum Offload) statistic counters reach half their maximum value, and when they reach their maximum values. This register is 32-bit wide.

Offset 0x0800 Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	RXICMPEROIM	RXICMPGOIM	RXTCPEROIM	RXTCPGOIM	RXUDPEROIM	RXUDPGOIM	RXIPV6NOPAYOIM	RXIPV6HEROIM	RXIPV6GOIM	RXIPV4UDSBLOIM	RXIPV4FRAGOIM	RXIPV4NOPAYOIM	RXIPV4HEROIM	RXIPV4GOIM
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	RXICMPERPIM	RXICMPGPIM	RXTCPERPIM	RXTCPGPIM	RXUDPERPIM	RXUDPGPIM	RXIPV6NOPAYPIM	RXIPV6HERPIM	RXIPV6GPIM	RXIPV4UDSBLPIM	RXIPV4FRAGPIM	RXIPV4NOPAYPIM	RXIPV4HERPIM	RXIPV4GPIM
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1124. MMC IPC receive interrupt mask register (MMC_IPC_RX_INTERRUPT_MASK)

Table 1216. MMC_IPC_RX_INTERRUPT_MASK field descriptions

Field	Description
2 RXICMPEROIM	MMC Receive ICMP Error Octet Counter Interrupt Mask Setting this bit masks the interrupt when the rxicmp_err_octets counter reaches half of the maximum value or the maximum value.
3 RXICMPGOIM	MMC Receive ICMP Good Octet Counter Interrupt Mask Setting this bit masks the interrupt when the rxicmp_gd_octets counter reaches half of the maximum value or the maximum value.
4 RXTCPEROIM	MMC Receive TCP Error Octet Counter Interrupt Mask Setting this bit masks the interrupt when the rxtcp_err_octets counter reaches half of the maximum value or the maximum value.
5 RXTCPGOIM	MMC Receive TCP Good Octet Counter Interrupt Mask Setting this bit masks the interrupt when the rxtcp_gd_octets counter reaches half of the maximum value or the maximum value.
6 RXUDPEROIM	MMC Receive UDP Good Octet Counter Interrupt Mask Setting this bit masks the interrupt when the rxudp_err_octets counter reaches half of the maximum value or the maximum value.
7 RXUDPGOIM	MMC Receive IPV6 No Payload Octet Counter Interrupt Mask Setting this bit masks the interrupt when the rxudp_gd_octets counter reaches half of the maximum value or the maximum value.
8 RXIPV6NOPAYOIM	MMC Receive IPV6 Header Error Octet Counter Interrupt Mask Setting this bit masks the interrupt when the rxipv6_nopay_octets counter reaches half of the maximum value or the maximum value.

Table 1216. MMC_IPC_RX_INTERRUPT_MASK field descriptions (continued)

Field	Description
9 RXIPV6HEROIM	MMC Receive IPV6 Good Octet Counter Interrupt Mask Setting this bit masks the interrupt when the rxipv6_hdrerr_octets counter reaches half of the maximum value or the maximum value.
10 RXIPV6GOIM	MMC Receive IPV6 Good Octet Counter Interrupt Mask Setting this bit masks the interrupt when the rxipv6_gd_octets counter reaches half of the maximum value or the maximum value.
11 RXIPV4UDSBLOIM	MMC Receive IPV4 UDP Checksum Disabled Octet Counter Interrupt Mask Setting this bit masks the interrupt when the rxipv4_udsbl_octets counter reaches half of the maximum value or the maximum value.
12 RXIPV4FRAGOIM	MMC Receive IPV4 Fragmented Octet Counter Interrupt Mask Setting this bit masks the interrupt when the rxipv4_frag_octets counter reaches half of the maximum value or the maximum value.
13 RXIPV4NOPAYOIM	MMC Receive IPV4 No Payload Octet Counter Interrupt Mask Setting this bit masks the interrupt when the rxipv4_nopay_octets counter reaches half of the maximum value or the maximum value.
14 RXIPV4HEROIM	MMC Receive IPV4 Header Error Octet Counter Interrupt Mask Setting this bit masks the interrupt when the rxipv4_hdrerr_octets counter reaches half of the maximum value or the maximum value.
15 RXIPV4GOIM	MMC Receive IPV4 Good Octet Counter Interrupt Mask Setting this bit masks the interrupt when the rxipv4_gd_octets counter reaches half of the maximum value or the maximum value.
18 RXICMPERPIM	MMC Receive ICMP Error Packet Counter Interrupt Mask Setting this bit masks the interrupt when the rxicmp_err_pkts counter reaches half of the maximum value or the maximum value.
19 RXICMPGPIM	MMC Receive ICMP Good Packet Counter Interrupt Mask Setting this bit masks the interrupt when the rxicmp_gd_pkts counter reaches half of the maximum value or the maximum value.
20 RXTCPERPIM	MMC Receive TCP Error Packet Counter Interrupt Mask Setting this bit masks the interrupt when the rxtcp_err_pkts counter reaches half of the maximum value or the maximum value.
21 RXTCPGPIM	MMC Receive TCP Good Packet Counter Interrupt Mask Setting this bit masks the interrupt when the rxtcp_gd_pkts counter reaches half of the maximum value or the maximum value.
22 RXUDPERPIM	MMC Receive UDP Error Packet Counter Interrupt Mask Setting this bit masks the interrupt when the rxudp_err_pkts counter reaches half of the maximum value or the maximum value.
23 RXUDPGPIM	MMC Receive UDP Good Packet Counter Interrupt Mask Setting this bit masks the interrupt when the rxudp_gd_pkts counter reaches half of the maximum value or the maximum value.
24 RXIPV6NOPAYPIM	MMC Receive IPV6 No Payload Packet Counter Interrupt Mask Setting this bit masks the interrupt when the rxipv6_nopay_pkts counter reaches half of the maximum value or the maximum value.

Table 1216. MMC_IPC_RX_INTERRUPT_MASK field descriptions (continued)

Field	Description
25 RXIPV6HERPIM	MMC Receive IPV6 Header Error Packet Counter Interrupt Mask Setting this bit masks the interrupt when the rxipv6_hdrerr_pkts counter reaches half of the maximum value or the maximum value.
26 RXIPV6GPIM	MMC Receive IPV6 Good Packet Counter Interrupt Mask Setting this bit masks the interrupt when the rxipv6_gd_pkts counter reaches half of the maximum value or the maximum value.
27 RXIPV4UDSBLPIM	MMC Receive IPV4 UDP Checksum Disabled Packet Counter Interrupt Mask Setting this bit masks the interrupt when the rxipv4_udsbl_pkts counter reaches half of the maximum value or the maximum value.
28 RXIPV4FRAGPIM	MMC Receive IPV4 Fragmented Packet Counter Interrupt Mask Setting this bit masks the interrupt when the rxipv4_frag_pkts counter reaches half of the maximum value or the maximum value.
29 RXIPV4NOPAYPIM	MMC Receive IPV4 No Payload Packet Counter Interrupt Mask Setting this bit masks the interrupt when the rxipv4_nopay_pkts counter reaches half of the maximum value or the maximum value.
30 RXIPV4HERPIM	MMC Receive IPV4 Header Error Packet Counter Interrupt Mask Setting this bit masks the interrupt when the rxipv4_hdrerr_pkts counter reaches half of the maximum value or the maximum value.
31 RXIPV4GPIM	MMC Receive IPV4 Good Packet Counter Interrupt Mask Setting this bit masks the interrupt when the rxipv4_gd_pkts counter reaches half of the maximum value or the maximum value.

50.2.2.108 MMC IPC receive interrupt register (MMC_IPC_RX_INTERRUPT)

This register maintains the interrupt that the receive IPC statistic counters generate.

The MMC Receive Checksum Offload Interrupt register maintains the interrupts generated when receive IPC statistic counters reach half their maximum values (0x8000_0000 for 32-bit counter and 0x8000 for 16-bit counter), and when they cross their maximum values (0xFFFF_FFFF for 32-bit counter and 0xFFFF for 16-bit counter). When Counter Stop Rollover is set, the interrupts are set but the counter remains at all-ones. The MMC Receive Checksum Offload Interrupt register is 32-bit wide. When the MMC IPC counter that caused the interrupt is read, its corresponding interrupt bit is cleared. The counter's least-significant byte lane (Bits[7:0]) must be read to clear the interrupt bit.

Offset 0x0808 Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	RXICMPEROIS	RXICMPGOIS	RXTCPEROIS	RXTCPGOIS	RXUDPEROIS	RXUDPGOIS	RXIPV6NOPAYOIS	RXIPV6HEROIS	RXIPV6GOIS	RXIPV4UDSBLOIS	RXIPV4FRAGOIS	RXIPV4NOPAYOIS	RXIPV4HEROIS	RXIPV4GOIS
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	RXICMPERPIS	RXICMPGPIS	RXTCPERPIS	RXTCPGPIS	RXUDPERPIS	RXUDPGPIS	RXIPV6NOPAYPIS	RXIPV6HERPIS	RXIPV6GPIS	RXIPV4UDSBLPIS	RXIPV4FRAGPIS	RXIPV4NOPAYPIS	RXIPV4HERPIS	RXIPV4GPIS
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1125. MMC IPC receive interrupt register (MMC_IPC_RX_INTERRUPT)

Table 1217. MMC_IPC_RX_INTERRUPT field descriptions

Field	Description
2 RXICMPEROIS	MMC Receive ICMP Error Octet Counter Interrupt Status This bit is set when the rxicmp_err_octets counter reaches half of the maximum value or the maximum value. Access restriction applies. Clears on read. Self-set to 1 on internal event.
3 RXICMPGOIS	MMC Receive ICMP Good Octet Counter Interrupt Status This bit is set when the rxicmp_gd_octets counter reaches half of the maximum value or the maximum value. Access restriction applies. Clears on read. Self-set to 1 on internal event.
4 RXTCPEROIS	MMC Receive TCP Error Octet Counter Interrupt Status This bit is set when the rxtcp_err_octets counter reaches half of the maximum value or the maximum value. Access restriction applies. Clears on read. Self-set to 1 on internal event.
5 RXTCPGOIS	MMC Receive TCP Good Octet Counter Interrupt Status This bit is set when the rxtcp_gd_octets counter reaches half of the maximum value or the maximum value. Access restriction applies. Clears on read. Self-set to 1 on internal event.
6 RXUDPEROIS	MMC Receive UDP Error Octet Counter Interrupt Status This bit is set when the rxudp_err_octets counter reaches half of the maximum value or the maximum value. Access restriction applies. Clears on read. Self-set to 1 on internal event.

Table 1217. MMC_IPC_RX_INTERRUPT field descriptions (continued)

Field	Description
7 RXUDPGOIS	MMC Receive UDP Good Octet Counter Interrupt Status This bit is set when the rxudp_gd_octets counter reaches half of the maximum value or the maximum value. Access restriction applies. Clears on read. Self-set to 1 on internal event.
8 RXIPV6NOPAYOIS	MMC Receive IPV6 No Payload Octet Counter Interrupt Status This bit is set when the rxipv6_nopay_octets counter reaches half of the maximum value or the maximum value. Access restriction applies. Clears on read. Self-set to 1 on internal event.
9 RXIPV6HEROIS	MMC Receive IPV6 Header Error Octet Counter Interrupt Status This bit is set when the rxipv6_hdrerr_octets counter reaches half of the maximum value or the maximum value. Access restriction applies. Clears on read. Self-set to 1 on internal event.
10 RXIPV6GOIS	MMC Receive IPV6 Good Octet Counter Interrupt Status This bit is set when the rxipv6_gd_octets counter reaches half of the maximum value or the maximum value. Access restriction applies. Clears on read. Self-set to 1 on internal event.
11 RXIPV4UDSBLOIS	MMC Receive IPV4 UDP Checksum Disabled Octet Counter Interrupt Status This bit is set when the rxipv4_udsbl_octets counter reaches half of the maximum value or the maximum value. Access restriction applies. Clears on read. Self-set to 1 on internal event.
12 RXIPV4FRAGOIS	MMC Receive IPV4 Fragmented Octet Counter Interrupt Status This bit is set when the rxipv4_frag_octets counter reaches half of the maximum value or the maximum value. Access restriction applies. Clears on read. Self-set to 1 on internal event.
13 RXIPV4NOPAYOIS	MMC Receive IPV4 No Payload Octet Counter Interrupt Status This bit is set when the rxipv4_nopay_octets counter reaches half of the maximum value or the maximum value. Access restriction applies. Clears on read. Self-set to 1 on internal event.
14 RXIPV4HEROIS	MMC Receive IPV4 Header Error Octet Counter Interrupt Status This bit is set when the rxipv4_hdrerr_octets counter reaches half of the maximum value or the maximum value. Access restriction applies. Clears on read. Self-set to 1 on internal event.
15 RXIPV4GOIS	MMC Receive IPV4 Good Octet Counter Interrupt Status This bit is set when the rxipv4_gd_octets counter reaches half of the maximum value or the maximum value. Access restriction applies. Clears on read. Self-set to 1 on internal event.
18 RXICMPERPIS	MMC Receive ICMP Error Packet Counter Interrupt Status This bit is set when the rxicmp_err_pkts counter reaches half of the maximum value or the maximum value. Access restriction applies. Clears on read. Self-set to 1 on internal event.

Table 1217. MMC_IPC_RX_INTERRUPT field descriptions (continued)

Field	Description
19 RXICMPGPIS	MMC Receive ICMP Good Packet Counter Interrupt Status This bit is set when the rxicmp_gd_pkts counter reaches half of the maximum value or the maximum value. Access restriction applies. Clears on read. Self-set to 1 on internal event.
20 RXTCPERPIS	MMC Receive TCP Error Packet Counter Interrupt Status This bit is set when the rxtcp_err_pkts counter reaches half of the maximum value or the maximum value. Access restriction applies. Clears on read. Self-set to 1 on internal event.
21 RXTCPGPIS	MMC Receive TCP Good Packet Counter Interrupt Status This bit is set when the rxtcp_gd_pkts counter reaches half of the maximum value or the maximum value. Access restriction applies. Clears on read. Self-set to 1 on internal event.
22 RXUDPERPIS	MMC Receive UDP Error Packet Counter Interrupt Status This bit is set when the rxudp_err_pkts counter reaches half of the maximum value or the maximum value. Access restriction applies. Clears on read. Self-set to 1 on internal event.
23 RXUDPGPIS	MC Receive UDP Good Packet Counter Interrupt Status This bit is set when the rxudp_gd_pkts counter reaches half of the maximum value or the maximum value. Access restriction applies. Clears on read. Self-set to 1 on internal event.
24 RXIPV6NOPAYPIS	MMC Receive IPV6 No Payload Packet Counter Interrupt Status This bit is set when the rxipv6_nopay_pkts counter reaches half of the maximum value or the maximum value. Access restriction applies. Clears on read. Self-set to 1 on internal event.
25 RXIPV6HERPIS	MMC Receive IPV6 Header Error Packet Counter Interrupt Status This bit is set when the rxipv6_hdrerr_pkts counter reaches half of the maximum value or the maximum value. Access restriction applies. Clears on read. Self-set to 1 on internal event.
26 RXIPV6GPIS	MMC Receive IPV6 Good Packet Counter Interrupt Status This bit is set when the rxipv6_gd_pkts counter reaches half of the maximum value or the maximum value. Access restriction applies. Clears on read. Self-set to 1 on internal event.
27 RXIPV4UDSBLPIS	MMC Receive IPV4 UDP Checksum Disabled Packet Counter Interrupt Status This bit is set when the rxipv4_udsbl_pkts counter reaches half of the maximum value or the maximum value.
28 RXIPV4FRAGPIS	MMC Receive IPV4 Fragmented Packet Counter Interrupt Status This bit is set when the rxipv4_frag_pkts counter reaches half of the maximum value or the maximum value. Access restriction applies. Clears on read. Self-set to 1 on internal event.
29 RXIPV4NOPAYPIS	MMC Receive IPV4 No Payload Packet Counter Interrupt Status This bit is set when the rxipv4_nopay_pkts counter reaches half of the maximum value or the maximum value. Access restriction applies. Clears on read. Self-set to 1 on internal event.

Table 1217. MMC_IPC_RX_INTERRUPT field descriptions (continued)

Field	Description
30 RXIPV4HERPIS	MMC Receive IPV4 Header Error Packet Counter Interrupt Status This bit is set when the rxipv4_hdrerr_pkts counter reaches half of the maximum value or the maximum value. Access restriction applies. Clears on read. Self-set to 1 on internal event.
31 RXIPV4GPIS	MMC Receive IPV4 Good Packet Counter Interrupt Status This bit is set when the rxipv4_gd_pkts counter reaches half of the maximum value or the maximum value. Access restriction applies. Clears on read. Self-set to 1 on internal event.

50.2.2.109 Receive IPv4 good packets register (RXIPV4_GOOD_PACKETS)

This register provides the number of good IPv4 datagrams received by the Ethernet module with the TCP, UDP, or ICMP payload.

Offset 0x0810 Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	RXIPV4GDPKT															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	RXIPV4GDPKT															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1126. Receive IPv4 good packets register (RXIPV4_GOOD_PACKETS)

Table 1218. RXIPV4_GOOD_PACKETS field descriptions

Field	Description
0:31 RXIPV4GDPKT	This field indicates the number of good IPv4 datagrams received with the TCP, UDP, or ICMP payload.

50.2.2.110 Receive IPv4 header error packets (RXIPV4_HEADER_ERROR_PACKETS)

This register provides the number of IPv4 datagrams received by the Ethernet module with header (checksum, length, or version mismatch) errors.

Offset 0x0814 Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	RXIPV4HDRERRPKT															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	RXIPV4HDRERRPKT															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1127. Receive IPv4 header error packets (RXIPV4_HEADER_ERROR_PACKETS)

Table 1219. RXIPV4_HEADER_ERROR_PACKETS field descriptions

Field	Description
0:31 RXIPV4HDRERRPKT	This field indicates the number of IPv4 datagrams received with header (checksum, length, or version mismatch) errors.

50.2.2.111 Receive IPv4 no payload packets register (RXIPV4_NO_PAYLOAD_PACKETS)

This register provides the number of IPv4 datagram packets received by the Ethernet module that did not have a TCP, UDP, or ICMP payload.

Offset 0x0818 Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	RXIPV4NOPAYPKT															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	RXIPV4NOPAYPKT															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1128. Receive IPv4 no payload packets register (RXIPV4_NO_PAYLOAD_PACKETS)

Table 1220. RXIPV4_NO_PAYLOAD_PACKETS field descriptions

Field	Description
0:31 RXIPV4NOPAYPKT	This field indicates the number of IPv4 datagram packets received that did not have a TCP, UDP, or ICMP payload.

50.2.2.112 Receive IPv4 fragmented packets register (RXIPV4_FRAGMENTED_PACKETS)

This register provides the number of good IPv4 datagrams received by the Ethernet module with fragmentation.

Offset 0x081C Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	RXIPV4FRAGPKT															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	RXIPV4FRAGPKT															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1129. Receive IPv4 fragmented packets register (RXIPV4_FRAGMENTED_PACKETS)

Table 1221. RXIPV4_FRAGMENTED_PACKETS field descriptions

Field	Description
0:31 RXIPV4FRAGPKT	This field indicates the number of good IPv4 datagrams received with fragmentation.

50.2.2.113 Receive IPv4 UDP checksum disabled packets register (RXIPV4_UDP_CHECKSUM_DISABLED_PACKETS)

This register provides the number of good IPv4 datagrams received by the Ethernet module that had a UDP payload with checksum disabled.

Offset 0x0820 Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	RXIPV4UDSBLPKT															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	RXIPV4UDSBLPKT															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1130. Receive IPv4 UDP checksum disabled packets register (RXIPV4_UDP_CHECKSUM_DISABLED_PACKETS)

Table 1222. RXIPV4_UDP_CHECKSUM_DISABLED_PACKETS field descriptions

Field	Description
0:31 RXIPV4UDSBLPKT	This field indicates the number of good IPv4 datagrams received that had a UDP payload with checksum disabled.

50.2.2.114 Receive IPv6 good packets register (RXIPV6_GOOD_PACKETS)

This register provides the number of good IPv6 datagrams received by the Ethernet module with the TCP, UDP, or ICMP payload.

Offset 0x0824 Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	RXIPV6GDPKT															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	RXIPV6GDPKT															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1131. Receive IPv6 good packets register (RXIPV6_GOOD_PACKETS)

Table 1223. RXIPV6_GOOD_PACKETS field descriptions

Field	Description
0:31 RXIPV6GDPKT	This field indicates the number of good IPv6 datagrams received with the TCP, UDP, or ICMP payload.

50.2.2.115 Receive IPv6 header error packets (RXIPV6_HEADER_ERROR_PACKETS)

This register provides the number of IPv6 datagrams received by the Ethernet module with header (length or version mismatch) errors.

Offset 0x0828 Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	RXIPV6HDRERRPKT															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	RXIPV6HDRERRPKT															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1132. Receive IPv6 header error packets (RXIPV6_HEADER_ERROR_PACKETS)

Table 1224. RXIPV6_HEADER_ERROR_PACKETS field descriptions

Field	Description
0:31 RXIPV6HDRERRPKT	This field indicates the number of IPv6 datagrams received with header (length or version mismatch) errors.

50.2.2.116 Receive IPv6 payload packets register (RXIPV6_NO_PAYLOAD_PACKETS)

This register provides the number of IPv6 datagram packets received by the Ethernet module that did not have a TCP, UDP, or ICMP payload. This includes all IPv6 datagrams with fragmentation or security extension headers.

Offset 0x082C Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	RXIPV6NOPAYPKT															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	RXIPV6NOPAYPKT															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1133. Receive IPv6 payload packets register (RXIPV6_NO_PAYLOAD_PACKETS)

Table 1225. RXIPV6_NO_PAYLOAD_PACKETS field descriptions

Field	Description
0:31 RXIPV6NOPAYPKT	This field indicates the number of IPv6 datagram packets received that did not have a TCP, UDP, or ICMP payload. This includes all IPv6 datagrams with fragmentation or security extension headers.

50.2.2.117 Receive UDP good packets register (RXUDP_GOOD_PACKETS)

This register provides the number of good IP datagrams received by the Ethernet module with a good UDP payload. This counter is not updated when the RxIPv4_UDP_Checksum_Disabled_Packets counter is incremented.




Figure 1134. Receive UDP good packets register (RXUDP_GOOD_PACKETS)

Table 1226. RXUDP_GOOD_PACKETS field descriptions

Field	Description
0:31 RXUDPGDPKT	This field indicates the number of good IP datagrams received with a good UDP payload. This counter is not updated when the RxIPv4_UDP_Checksum_Disabled_Packets counter is incremented.

50.2.2.118 Receive UDP error packets register (RXUDP_ERROR_PACKETS)

This register provides the number of good IP datagrams received by the Ethernet module whose UDP payload has a checksum error.




Figure 1135. Receive UDP error packets register (RXUDP_ERROR_PACKETS)

Table 1227. RXUDP_ERROR_PACKETS field descriptions

Field	Description
0:31 RXUDPERRPKT	This field indicates the number of good IP datagrams received whose UDP payload has a checksum error.

50.2.2.119 Receive TCP good packets register (RXTCP_GOOD_PACKETS)

This register provides the number of good IP datagrams received by the Ethernet module with a good TCP payload.




Figure 1136. Receive TCP good packets register (RXTCP_GOOD_PACKETS)

Table 1228. RXTCP_GOOD_PACKETS field descriptions

Field	Description
0:31 RXTCPGDPKT	This field indicates the number of good IP datagrams received with a good TCP payload.

50.2.2.120 Receive TCP error packets register (RXTCP_ERROR_PACKETS)

This register provides the number of good IP datagrams received by the Ethernet module whose TCP payload has a checksum error.

Offset 0x083C Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	RXTCPERRPKT															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	RXTCPERRPKT															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1137. Receive TCP error packets register (RXTCP_ERROR_PACKETS)

Table 1229. RXTCP_ERROR_PACKETS field descriptions

Field	Description
0:31 RXTCPERRPKT	This field indicates the number of good IP datagrams received whose TCP payload has a checksum error.

50.2.2.121 Receive ICMP good packets register (RXICMP_GOOD_PACKETS)

This register provides the number of good IP datagrams received by the Ethernet module with a good ICMP payload.

Offset 0x0840 Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	RXICMPGDPKT															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	RXICMPGDPKT															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1138. Receive ICMP good packets register (RXICMP_GOOD_PACKETS)

Table 1230. RXICMP_GOOD_PACKETS field descriptions

Field	Description
0:31 RXICMPGDPKT	This field indicates the number of good IP datagrams received with a good ICMP payload.

50.2.2.122 Receive ICMP error packets register (RXICMP_ERROR_PACKETS)

This register provides the number of good IP datagrams received by the Ethernet module whose ICMP payload has a checksum error.

Offset 0x0844 Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	RXICMPERRPKT															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	RXICMPERRPKT															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1139. Receive ICMP error packets register (RXICMP_ERROR_PACKETS)

Table 1231. RXICMP_ERROR_PACKETS field descriptions

Field	Description
0:31 RXICMPERRPKT	This field indicates the number of good IP datagrams received whose ICMP payload has a checksum error.

50.2.2.123 Receive IPv4 Good Octets register (RXIPV4_GOOD_OCTETS)

This register provides the number of bytes received by the Ethernet module in good IPv4 datagrams encapsulating TCP, UDP, or ICMP data. Ethernet header, FCS, pad, or IP pad bytes are not included in this counter.

Offset 0x0850 Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	RXIPV4GDOCT															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	RXIPV4GDOCT															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1140. Receive IPv4 good octets register (RXIPV4_GOOD_OCTETS)

Table 1232. RXIPV4_GOOD_OCTETS field descriptions

Field	Description
0:31 RXIPV4GDOCT	This field indicates the number of bytes received in good IPv4 datagrams encapsulating TCP, UDP, or ICMP data. Ethernet header, FCS, pad, or IP pad bytes are not included in this counter.

50.2.2.124 Receive IPv4 header error octets register (RXIPV4_HEADER_ERROR_OCTETS)

This register provides the number of bytes received by the Ethernet module in IPv4 datagrams with header errors (checksum, length, version mismatch). The value in the Length field of IPv4 header is used to update this counter. Ethernet header, FCS, pad, or IP pad bytes are not included in this counter.

Offset 0x0854 Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	RXIPV4HDRERROCT															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	RXIPV4HDRERROCT															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1141. Receive IPv4 header error octets register (RXIPV4_HEADER_ERROR_OCTETS)

Table 1233. RXIPV4_HEADER_ERROR_OCTETS field descriptions

Field	Description
0:31 RXIPV4HDRERROCT	This field indicates the number of bytes received in IPv4 datagrams with header errors (checksum, length, version mismatch). The value in the Length field of IPv4 header is used to update this counter. Ethernet header, FCS, pad, or IP pad bytes are not included in this counter.

50.2.2.125 Receive IPv4 no payload octets register (RXIPV4_NO_PAYLOAD_OCTETS)

This register provides the number of bytes received by the Ethernet module in IPv4 datagrams that did not have a TCP, UDP, or ICMP payload. The value in the Length field of IPv4 header is used to update this counter. Ethernet header, FCS, pad, or IP pad bytes are not included in this counter.




Figure 1142. Receive IPv4 no payload octets register (RXIPV4_NO_PAYLOAD_OCTETS)

Table 1234. RXIPV4_NO_PAYLOAD_OCTETS field descriptions

Field	Description
0:31 RXIPV4NOPAYOCT	This field indicates the number of bytes received in IPv4 datagrams that did not have a TCP, UDP, or ICMP payload. The value in the Length field of IPv4 header is used to update this counter. Ethernet header, FCS, pad, or IP pad bytes are not included in this counter.

50.2.2.126 Receive IPv4 fragmented octets register (RXIPV4_FRAGMENTED_OCTETS)

This register provides the number of bytes received by the Ethernet module in fragmented IPv4 datagrams. The value in the length field of IPv4 header is used to update this counter. Ethernet header, FCS, pad, or IP pad bytes are not included in this counter.




Figure 1143. Receive IPv4 fragmented octets register (RXIPV4_FRAGMENTED_OCTETS)

Table 1235. RXIPV4_FRAGMENTED_OCTETS field descriptions

Field	Description
0:31 RXIPV4FRAGOCT	This field indicates the number of bytes received in fragmented IPv4 datagrams. The value in the Length field of IPv4 header is used to update this counter. Ethernet header, FCS, pad, or IP pad bytes are not included in this counter.

50.2.2.127 Receive IPv4 UDP checksum disable octets register (RXIPV4_UDP_CHECKSUM_DISABLE_OCTETS)

This register provides the number of bytes received by the Ethernet module in a UDP segment that had the UDP checksum disabled. This counter does not count IP Header bytes. Ethernet header, FCS, pad, or IP pad bytes are not included in this counter.




Figure 1144. Receive IPv4 UDP checksum disable octets register (RXIPV4_UDP_CHECKSUM_DISABLE_OCTETS)

Table 1236. RXIPV4_UDP_CHECKSUM_DISABLE_OCTETS field descriptions

Field	Description
0:31 RXIPV4UDSBLOCT	This field indicates the number of bytes received in a UDP segment that had the UDP checksum disabled. This counter does not count IP Header bytes. Ethernet header, FCS, pad, or IP pad bytes are not included in this counter.

50.2.2.128 Receive IPv6 good octets register (RXIPV6_GOOD_OCTETS)

This register provides the number of bytes received by the Ethernet module in good IPv6 datagrams encapsulating TCP, UDP, or ICMP data. Ethernet header, FCS, pad, or IP pad bytes are not included in this counter.




Figure 1145. Receive IPv6 good octets register (RXIPV6_GOOD_OCTETS)

Table 1237. RXIPV6_GOOD_OCTETS field descriptions

Field	Description
0:31 RXIPV6GDOCT	This field indicates the number of bytes received in good IPv6 datagrams encapsulating TCP, UDP, or ICMP data. Ethernet header, FCS, pad, or IP pad bytes are not included in this counter.

50.2.2.129 Receive header error octets register (RXIPV6_HEADER_ERROR_OCTETS)

This register provides the number of bytes received by the Ethernet module in IPv6 datagrams with header errors (length, version mismatch). The value in the Length field of IPv6 header is used to update this counter. Ethernet header, FCS, pad, or IP pad bytes are not included in this counter.

Offset 0x0868 Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	RXIPV6HDRERROCT															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	RXIPV6HDRERROCT															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1146. Receive header error octets register (RXIPV6_HEADER_ERROR_OCTETS)

Table 1238. RXIPV6_HEADER_ERROR_OCTETS field descriptions

Field	Description
0:31 RXIPV6HDRERROCT	This field indicates the number of bytes received in IPv6 datagrams with header errors (length, version mismatch). The value in the Length field of IPv6 header is used to update this counter. Ethernet header, FCS, pad, or IP pad bytes are not included in this counter.

50.2.2.130 Receive IPv6 no payload octets register (RXIPV6_NO_PAYLOAD_OCTETS)

This register provides the number of bytes received by the Ethernet module in IPv6 datagrams that did not have a TCP, UDP, or ICMP payload. The value in the Length field of IPv6 header is used to update this counter. Ethernet header, FCS, pad, or IP pad bytes are not included in this counter.

Offset 0x086C Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	RXIPV6NOPAYOCT															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	RXIPV6NOPAYOCT															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1147. Receive IPv6 no payload octets register (RXIPV6_NO_PAYLOAD_OCTETS)

Table 1239. RXIPV6_NO_PAYLOAD_OCTETS field descriptions

Field	Description
0:31 RXIPV6NOPAYOCT	This field indicates the number of bytes received in IPv6 datagrams that did not have a TCP, UDP, or ICMP payload. The value in the Length field of IPv6 header is used to update this counter. Ethernet header, FCS, pad, or IP pad bytes are not included in this counter.

50.2.2.131 Receive UDP good octets register (RXUDP_GOOD_OCTETS)

This register provides the number of bytes received by the Ethernet module in a good UDP segment. This counter does not count IP header bytes.

Offset 0x0870 Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	RXUDPGDOCT															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	RXUDPGDOCT															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1148. Receive UDP Good Octets register (RXUDP_GOOD_OCTETS)

Table 1240. RXUDP_GOOD_OCTETS field descriptions

Field	Description
0:31 RXUDPGDOCT	This field indicates the number of bytes received in a good UDP segment. This counter does not count IP header bytes.

50.2.2.132 Receive UDP error octets register (RXUDP_ERROR_OCTETS)

This register provides the number of bytes received by the Ethernet module in a UDP segment that had checksum errors. This counter does not count IP header bytes.

Offset 0x0874 Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	RXUDPERROCT															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	RXUDPERROCT															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1149. Receive UDP error octets register (RXUDP_ERROR_OCTETS)

Table 1241. RXUDP_ERROR_OCTETS field descriptions

Field	Description
0:31 RXUDPERROCT	This field indicates the number of bytes received in a UDP segment that had checksum errors. This counter does not count IP header bytes.

50.2.2.133 Receive TCP good octets register (RXTCP_GOOD_OCTETS)

This register provides the number of bytes received by the Ethernet module in a good TCP segment. This counter does not count IP header bytes.

Offset 0x0878 Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	RXTCPGDOCT															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	RXTCPGDOCT															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1150. Receive TCP good octets register (RXTCP_GOOD_OCTETS)

Table 1242. RXTCP_GOOD_OCTETS field descriptions

Field	Description
0:31 RXTCPGDOCT	This field indicates the number of bytes received in a good TCP segment. This counter does not count IP header bytes.

50.2.2.134 Receive TCP error octets register (RXTCP_ERROR_OCTETS)

This register provides the number of bytes received by the Ethernet module in a TCP segment that had checksum errors. This counter does not count IP header bytes.

Offset 0x087C Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	RXTCPERROCT															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	RXTCPERROCT															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1151. Receive TCP error octets register (RXTCP_ERROR_OCTETS)

Table 1243. RXTCP_ERROR_OCTETS field descriptions

Field	Description
0:31 RXTCPERROCT	This field indicates the number of bytes received in a TCP segment that had checksum errors. This counter does not count IP header bytes.

50.2.2.135 Receive ICMP good octets register (RXICMP_GOOD_OCTETS)

This register provides the number of bytes received by the Ethernet module in a good ICMP segment. This counter does not count IP header bytes.

Offset 0x0880 Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	RXICMPGDOCT															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	RXICMPGDOCT															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1152. Receive ICMP good octets register (RXICMP_GOOD_OCTETS)

Table 1244. RXICMP_GOOD_OCTETS field descriptions

Field	Description
0:31 RXICMPGDOCT	This field indicates the number of bytes received in a good ICMP segment. This counter does not count IP header bytes.

50.2.2.136 Receive ICMP error octets register (RXICMP_ERROR_OCTETS)

This register provides the number of bytes received by the Ethernet module in a ICMP segment that had checksum errors. This counter does not count IP header bytes.

Offset 0x0884 Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	RXICMPERROCT															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	RXICMPERROCT															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1153. Receive ICMP error octets register (RXICMP_ERROR_OCTETS)

Table 1245. RXICMP_ERROR_OCTETS field descriptions

Field	Description
0:31 RXICMPERROCT	This field indicates the number of bytes received in a ICMP segment that had checksum errors. This counter does not count IP header bytes.

50.2.2.137 MMC FPE Tx interrupt register (MMC_FPE_TX_INTERRUPT)

This register maintains the interrupts generated from all FPE related Transmit statistics counters. The MMC FPE Transmit Interrupt register maintains the interrupts generated when transmit statistic counters reach half their maximum values (0x8000_0000 for 32-bit counter and 0x8000 for 16-bit counter), and when they cross their maximum values (0xFFFF_FFFF for 32-bit counter and 0xFFFF for 16-bit counter). When Counter Stop Rollover is set, the interrupts are set but the counter remains at all-ones. The MMC FPE Transmit Interrupt register is a 32-bit register. An interrupt bit is cleared when the respective MMC counter that caused the interrupt is read. The least significant byte lane (Bits[7:0]) of the respective counter must be read to clear the interrupt bit.

Offset 0x08A0 Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	HRCIS	FCIS
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1154. MMC FPE Tx interrupt register (MMC_FPE_TX_INTERRUPT)

Table 1246. MMC_FPE_TX_INTERRUPT field descriptions

Field	Description
30 HRCIS	MMC Tx Hold Request Counter Interrupt Status This bit is set when the Tx_Hold_Req_Cntr counter reaches half of the maximum value or the maximum value. Access restriction applies. Clears on read. Self-set to 1 on internal event.
31 FCIS	MMC Tx FPE Fragment Counter Interrupt status This bit is set when the Tx_FPE_Fragment_Cntr counter reaches half of the maximum value or the maximum value. Access restriction applies. Clears on read. Self-set to 1 on internal event.

50.2.2.138 MMC FPE Tx interrupt mask register (MMC_FPE_TX_INTERRUPT_MASK)

This register maintains the masks for interrupts generated from all FPE related Transmit statistics counters. The MMC Receive Interrupt Mask register maintains the masks for the interrupts generated when FPE related receive statistic counters reach half of their maximum value or the maximum values. This register is 32-bit wide.

Offset 0x08A4 Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	HRCIM	FCIM
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1155. MMC FPE Tx interrupt mask register (MMC_FPE_TX_INTERRUPT_MASK)

Table 1247. MMC_FPE_TX_INTERRUPT_MASK field descriptions

Field	Description
30 HRCIM	MMC Transmit Hold Request Counter Interrupt Mask Setting this bit masks the interrupt when the Tx_Hold_Req_Cntr counter reaches half of the maximum value or the maximum value.
31 FCIM	MMC Transmit Fragment Counter Interrupt Mask Setting this bit masks the interrupt when the Tx_FPE_Fragment_Cntr counter reaches half of the maximum value or the maximum value.

50.2.2.139 MMC Tx FPE fragment counter register (MMC_TX_FPE_FRAGMENT_CNTR)

This register provides the number of additional mPackets transmitted due to preemption.

Offset 0x08A8 Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	TXFFC															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	TXFFC															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1156. MMC Tx FPE fragment counter register (MMC_TX_FPE_FRAGMENT_CNTR)

Table 1248. MMC_TX_FPE_FRAGMENT_CNTR field descriptions

Field	Description
0:31 TXFFC	Tx FPE Fragment counter This field indicates the number of additional mPackets that has been transmitted due to preemption

50.2.2.140 MMC Tx hold request counter register (MMC_TX_HOLD_REQ_CNTR)

This register provides the count of number of times a hold request is given to MAC.

Offset 0x08AC Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	TXHRC															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	TXHRC															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1157. MMC Tx hold request counter register (MMC_TX_HOLD_REQ_CNTR)

Table 1249. MMC_TX_HOLD_REQ_CNTR field descriptions

Field	Description
0:31 TXHRC	Tx Hold Request Counter This field indicates count of number of a hold request is given to MAC. Exists when any one of the RX/TX MMC counters are enabled during FPE with AV_EST Enabled configuration.

50.2.2.141 MMC FPE Rx interrupt register (MMC_FPE_RX_INTERRUPT)

This register maintains the interrupts generated from all FPE related Receive statistics counters. The MMC FPE Receive Interrupt register maintains the interrupts generated when transmit statistic counters reach half their maximum values (0x8000_0000 for 32-bit counter and 0x8000 for 16-bit counter), and when they cross their maximum values (0xFFFF_FFFF for 32-bit counter and 0xFFFF for 16-bit counter). When Counter Stop Rollover is set, the interrupts are set but the counter remains at all-ones. The MMC FPE Receive Interrupt register is a 32-bit register. An interrupt bit is cleared when the respective MMC counter that caused the interrupt is read. The least significant byte lane (Bits[7:0]) of the respective counter must be read to clear the interrupt bit.

Offset 0x08C0 Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	FCIS	PAOCIS	PSECIS	PAECIS
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1158. MMC FPE Rx interrupt register (MMC_FPE_RX_INTERRUPT)

Table 1250. MMC_FPE_RX_INTERRUPT field descriptions

Field	Description
28 FCIS	MMC Rx FPE Fragment Counter Interrupt Status This bit is set when the Rx_FPE_Fragment_Cntr counter reaches half of the maximum value or the maximum value. Access restriction applies. Clears on read. Self-set to 1 on internal event. Exists when any one of the RX/TX MMC counters are enabled during FPE Enabled configuration.
29 PAOCIS	MMC Rx Packet Assembly OK Counter Interrupt Status This bit is set when the Rx_Packet_Assemble_Ok_Cntr counter reaches half of the maximum value or the maximum value. Access restriction applies. Clears on read. Self-set to 1 on internal event. Exists when any one of the RX/TX MMC counters are enabled during FPE Enabled configuration.
30 PSECIS	MMC Rx Packet SMD Error Counter Interrupt Status This bit is set when the Rx_Packet_SMD_Err_Cntr counter reaches half of the maximum value or the maximum value. Access restriction applies. Clears on read. Self-set to 1 on internal event. Exists when any one of the RX/TX MMC counters are enabled during FPE Enabled configuration.
31 PAECIS	MMC Rx Packet Assembly Error Counter Interrupt Status This bit is set when the Rx_Packet_Assemble_Err_Cntr counter reaches half of the maximum value or the maximum value. Access restriction applies. Clears on read. Self-set to 1 on internal event. Exists when any one of the RX/TX MMC counters are enabled during FPE Enabled configuration.

50.2.2.142 MMC FPE Rx interrupt mask register (MMC_FPE_RX_INTERRUPT_MASK)

This register maintains the masks for interrupts generated from all FPE related Receive statistics counters. The MMC Receive Interrupt Mask register maintains the masks for the interrupts generated when FPE related receive statistic counters reach half of their maximum value or the maximum values. This register is 32-bit wide.

Offset 0x08C4 Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	FCIM	PAOCIM	PSECIM	PAECIM
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1159. MMC FPE Rx interrupt mask register (MMC_FPE_RX_INTERRUPT_MASK)

Table 1251. MMC_FPE_RX_INTERRUPT_MASK field descriptions

Field	Description
28 FCIM	MMC Rx FPE Fragment Counter Interrupt Mask Setting this bit masks the interrupt when the Tx_FPE_Fragment_Cntr counter reaches half of the maximum value or the maximum value. Exists when any one of the RX/TX MMC counters are enabled during FPE Enabled configuration.
29 PAOCIM	MMC Rx Packet Assembly OK Counter Interrupt Mask Setting this bit masks the interrupt when the Rx_Packet_Assemble_Ok_Cntr counter reaches half of the maximum value or the maximum value. Exists when any one of the RX/TX MMC counters are enabled during FPE Enabled configuration.
30 PSECIM	MMC Rx Packet SMD Error Counter Interrupt Mask Setting this bit masks the interrupt when the Rx_Packet_SMD_Err_Cntr counter reaches half of the maximum value or the maximum value. Exists when any one of the RX/TX MMC counters are enabled during FPE Enabled configuration.
31 PAECIM	MMC Rx Packet Assembly Error Counter Interrupt Mask Setting this bit masks the interrupt when the Rx_Packet_Assemble_Err_Cntr counter reaches half of the maximum value or the maximum value. Exists when any one of the RX/TX MMC counters are enabled during FPE Enabled configuration.

50.2.2.143 MMC Rx packet assembly error counter register (MMC_RX_PACKET_ASSEMBLY_ERR_CNTR)

This register provides the number of MAC frames with reassembly errors on the Receiver, due to mismatch in the Fragment Count value.




Figure 1160. MMC Rx packet assembly error counter register (MMC_RX_PACKET_ASSEMBLY_ERR_CNTR)

Table 1252. MMC_RX_PACKET_ASSEMBLY_ERR_CNTR field descriptions

Field	Description
0:31 PAEC	Rx Packet Assembly Error Counter This field indicates the number of MAC frames with reassembly errors on the Receiver, due to mismatch in the Fragment Count value. Exists when any one of the RX/TX MMC counters are enabled during FPE Enabled configuration.

50.2.2.144 MMC Rx packet SMD error counter register (MMC_RX_PACKET_SMD_ERR_CNTR)

This register provides the number of received MAC frames rejected due to unknown SMD value and MAC frame fragments rejected due to arriving with an SMD-C when there was no preceding preempted frame.

Offset 0x08CC Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	PSEC															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	PSEC															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1161. MMC Rx packet SMD error counter register (MMC_RX_PACKET_SMD_ERR_CNTR)

Table 1253. MMC_RX_PACKET_SMD_ERR_CNTR field descriptions

Field	Description
0:31 PSEC	Rx Packet SMD Error Counter This field indicates the number of MAC frames rejected due to unknown SMD value and MAC frame fragments rejected due to arriving with an SMD-C when there was no preceding preempted frame. Exists when at least one of the RX/TX MMC counters are enabled during FPE Enabled configuration.

50.2.2.145 MMC Rx packet assembly OK counter register (MMC_RX_PACKET_ASSEMBLY_OK_CNTR)

This register provides the number of MAC frames that were successfully reassembled and delivered to MAC.




Figure 1162. MMC Rx packet assembly OK counter register (MMC_RX_PACKET_ASSEMBLY_OK_CNTR)

Table 1254. MMC_RX_PACKET_ASSEMBLY_OK_CNTR field descriptions

Field	Description
0:31 PAOC	Rx Packet Assembly OK Counter This field indicates the number of MAC frames that were successfully reassembled and delivered to MAC. Exists when at least one of the RX/TX MMC counters are enabled during FPE Enabled configuration.

50.2.2.146 MMC Rx FPE fragment counter register (MMC_RX_FPE_FRAGMENT_CNTR)

This register provides the number of additional mPackets received due to preemption.




Figure 1163. MMC Rx FPE fragment counter register (MMC_RX_FPE_FRAGMENT_CNTR)

Table 1255. MMC_RX_FPE_FRAGMENT_CNTR field descriptions

Field	Description
0:31 FFC	Rx FPE Fragment Counter This field indicates the number of additional mPackets received due to preemption. Exists when at least one of the RX/TX MMC counters are enabled during FPE Enabled configuration.

50.2.2.147 Layer 3 and Layer 4 control 0 register (MAC_L3_L4_CONTROL0)

The Layer 3 and Layer 4 control register controls the operations of filter 0 of Layer 3 and Layer 4.

Offset 0x0900 Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	DMCHEN0	0	0	DMCHN0		0	0	L4DPIM0	L4DPM0	L4SPIM0	L4SPM0	0	L4PEN0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R			L3HDBM0			L3HSBM0					L3DAIM0	L3DAM0	L3SAIM0	L3SAM0	0	L3PEN0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1164. Layer 3 and Layer 4 control 0 register (MAC_L3_L4_CONTROL0)

Table 1256. MAC_L3_L4_CONTROL0 field descriptions

Field	Description
3 DMCHEN0	DMA Channel Select Enable When set, this bit enables the selection of the DMA channel number for the packet that is passed by this L3_L4 filter. The DMA channel is indicated by the DMCHN bits. When this bit is reset, the DMA channel is not decided by this filter.
6:7 DMCHN0	DMA Channel Number When DMCHEN is set high, this field selects the DMA Channel number to which the packet passed by this filter is routed. 0 Packet is passed by this filter to DMA CH 0 1 Packet is passed by this filter to DMA CH 1 2 Packet is passed by this filter to DMA CH 2
10 L4DPIM0	Layer 4 Destination Port Inverse Match Enable When this bit is set, the Layer 4 Destination Port number field is enabled for inverse matching. When this bit is reset, the Layer 4 Destination Port number field is enabled for perfect matching. This bit is valid and applicable only when the L4DPM0 bit is set high.
11 L4DPM0	Layer 4 Destination Port Match Enable When this bit is set, the Layer 4 Destination Port number field is enabled for matching. When this bit is reset, the MAC ignores the Layer 4 Destination Port number field for matching.
12 L4SPIM0	Layer 4 Source Port Inverse Match Enable When this bit is set, the Layer 4 Source Port number field is enabled for inverse matching. When this bit is reset, the Layer 4 Source Port number field is enabled for perfect matching. This bit is valid and applicable only when the L4SPM0 bit is set high.

Table 1256. MAC_L3_L4_CONTROL0 field descriptions (continued)

Field	Description
13 L4SPM0	Layer 4 Source Port Match Enable When this bit is set, the Layer 4 Source Port number field is enabled for matching. When this bit is reset, the MAC ignores the Layer 4 Source Port number field for matching.
15 L4PEN0	Layer 4 Protocol Enable When this bit is set, the Source and Destination Port number fields of UDP packets are used for matching. When this bit is reset, the Source and Destination Port number fields of TCP packets are used for matching. The Layer 4 matching is done only when the L4SPM0 or L4DPM0 bit is set.
16:20 L3HDBM0	Layer 3 IP DA Higher Bits Match **IPv4 Packets:** This field contains the number of higher bits of IP Destination Address that are matched in the IPv4 packets. The following list describes the values of this field: 0x00: No bits are masked. 0x01: 1 LSb is masked 0x02: Two LSbs are masked ... 0x1F: All bits except MSb are masked. **IPv6 Packets:** Bits[29:30] of this field correspond to Bits[25:26] of L3HSBM0 which indicate the number of lower bits of IP Source or Destination Address that are masked in the IPv6 packets. The following list describes the concatenated values of the L3HDBM0[30:31] and L3HSBM0 bits: - 0x00: No bits are masked. - 0x01: 1 LSb is masked. - 0x02:Two LSbs are masked - ... - 0x7F: All bits except MSb are masked. This field is valid and applicable only when the L3DAM0 or L3SAM0 bit is set.
21:25 L3HSBM0	Layer 3 IP SA Higher Bits Match **IPv4 Packets:** This field contains the number of lower bits of IP Source Address that are masked for matching in the IPv4 packets. The following list describes the values of this field: 0x00: No bits are masked. 0x01: 1 LSb is masked 0x02: Two LSbs are masked ... 0x1F: All bits except MSb are masked. **IPv6 Packets:** This field contains Bits[27:31] of L3HSBM0. These bits indicate the number of higher bits of IP Source or Destination Address matched in the IPv6 packets. This field is valid and applicable only when the L3DAM0 or L3SAM0 bit is set high.
26 L3DAIM0	Layer 3 IP DA Inverse Match Enable When this bit is set, the Layer 3 IP Destination Address field is enabled for inverse matching. When this bit is reset, the Layer 3 IP Destination Address field is enabled for perfect matching. This bit is valid and applicable only when the L3DAM0 bit is set high.

Table 1256. MAC_L3_L4_CONTROL0 field descriptions (continued)

Field	Description
27 L3DAM0	Layer 3 IP DA Match Enable When this bit is set, the Layer 3 IP Destination Address field is enabled for matching. When this bit is reset, the MAC ignores the Layer 3 IP Destination Address field for matching. **Note:** When the L3PEN0 bit is set, you should set either this bit or the L3SAM0 bit because either IPv6 DA or SA can be checked for filtering.
28 L3SAIM0	Layer 3 IP SA Inverse Match Enable When this bit is set, the Layer 3 IP Source Address field is enabled for inverse matching. When this bit reset, the Layer 3 IP Source Address field is enabled for perfect matching. This bit is valid and applicable only when the L3SAM0 bit is set.
29 L3SAM0	Layer 3 IP SA Match Enable When this bit is set, the Layer 3 IP Source Address field is enabled for matching. When this bit is reset, the MAC ignores the Layer 3 IP Source Address field for matching. **Note:** When the L3PEN0 bit is set, you should set either this bit or the L3DAM0 bit because either IPv6 SA or DA can be checked for filtering.
31 L3PEN0	Layer 3 Protocol Enable When this bit is set, the Layer 3 IP Source or Destination Address matching is enabled for IPv6 packets. When this bit is reset, the Layer 3 IP Source or Destination Address matching is enabled for IPv4 packets. The Layer 3 matching is done only when the L3SAM0 or L3DAM0 bit is set.

50.2.2.148 Layer 4 address 0 register (MAC_LAYER4_ADDRESS0)

This register holds the TCP source and destination port numbers against which a match is performed.

Clock domain crossing synchronization is triggered only when Bits[31:24] (in little-endian mode) or Bits[7:0] (in big-endian mode) of the Layer 3 and Layer 4 Address Registers are written. For proper synchronization updates, you should perform consecutive writes to same Layer 3 and Layer 4 Address Registers after at least four clock cycles delay of the destination clock.

Offset 0x0904 Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	L4DP0															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	L4SP0															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1165. Layer4 address 0 register (MAC_LAYER4_ADDRESS0)

Table 1257. MAC_LAYER4_ADDRESS0 field descriptions

Field	Description
0:15 L4DP0	Layer 4 Destination Port Number Field When the L4PEN0 bit is reset and the L4DPM0 bit is set in the MAC_L3_L4_Control0 register, this field contains the value to be matched with the TCP Destination Port Number field in the IPv4 or IPv6 packets. When the L4PEN0 and L4DPM0 bits are set in MAC_L3_L4_Control0 register, this field contains the value to be matched with the UDP Destination Port Number field in the IPv4 or IPv6 packets.
16:31 L4SP0	Layer 4 Source Port Number Field When the L4PEN0 bit is reset and the L4SPM0 bit is set in the MAC_L3_L4_Control0 register, this field contains the value to be matched with the TCP Source Port Number field in the IPv4 or IPv6 packets. When the L4PEN0 and L4SPM0 bits are set in MAC_L3_L4_Control0 register, this field contains the value to be matched with the UDP Source Port Number field in the IPv4 or IPv6 packets.

50.2.2.149 Layer 3 address 0 register 0 register (MAC_LAYER3_ADDR0_REG0)

For IPv4 packets, the Layer 3 address 0 register 0 register contains the 32-bit IP Source Address field. For IPv6 packets, it contains Bits[96:127] of the 128-bit IP Source Address or Destination Address field.

Offset 0x0910 Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	L3A00															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	L3A00															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1166. Layer 3 address 0 register 0 register (MAC_LAYER3_ADDR0_REG0)

Table 1258. MAC_LAYER3_ADDR0_REG0 field descriptions

Field	Description
0:31 L3A00	Layer 3 Address 0 Field When the L3PEN0 and L3SAM0 bits are set in the MAC_L3_L4_Control0 register, this field contains the value to be matched with Bits[96:127] of the IP Source Address field in the IPv6 packets. When the L3PEN0 and L3DAM0 bits are set in the MAC_L3_L4_Control0 register, this field contains the value to be matched with Bits[96:127] of the IP Destination Address field in the IPv6 packets. When the L3PEN0 bit is reset and the L3SAM0 bit is set in the MAC_L3_L4_Control0 register, this field contains the value to be matched with the IP Source Address field in the IPv4 packets.

50.2.2.150 Layer3 address1 register 0 register (MAC_LAYER3_ADDR1_REG0)

For IPv4 packets, the Layer 3 address 1 register 0 register contains the 32-bit IP Destination Address field. For IPv6 packets, it contains Bits[64:95] of the 128-bit IP Source Address or Destination Address field.




Figure 1167. Layer3 address1 register 0 register (MAC_LAYER3_ADDR1_REG0)

Table 1259. MAC_LAYER3_ADDR1_REG0 field descriptions

Field	Description
0:31 L3A10	Layer 3 Address 1 Field When the L3PEN0 and L3SAM0 bits are set in the MAC_L3_L4_Control0 register, this field contains the value to be matched with Bits[64:95] of the IP Source Address field in the IPv6 packets. When the L3PEN0 and L3DAM0 bits are set in the MAC_L3_L4_Control0 register, this field contains the value to be matched with Bits[64:95] of the IP Destination Address field in the IPv6 packets. When the L3PEN0 bit is reset and the L3SAM0 bit is set in the MAC_L3_L4_Control0 register, this field contains the value to be matched with the IP Destination Address field in the IPv4 packets.

50.2.2.151 Layer3 address2 register 0 register (MAC_LAYER3_ADDR2_REG0)

The Layer 3 address 2 register 0 register is reserved for IPv4 packets. For IPv6 packets, it contains Bits[32:63] of 128-bit IP Source Address or Destination Address field.

Offset 0x0918 Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	L3A20															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	L3A20															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1168. Layer3 address2 register 0 register (MAC_LAYER3_ADDR2_REG0)

Table 1260. MAC_LAYER3_ADDR2_REG0 field descriptions

Field	Description
0:31 L3A20	Layer 3 Address 2 Field When the L3PEN0 and L3SAM0 bits are set in the MAC_L3_L4_Control0 register, this field contains the value to be matched with Bits[32:63] of the IP Source Address field in the IPv6 packets. When the L3PEN0 and L3DAM0 bits are set in the MAC_L3_L4_Control0 register, this field contains the value to be matched with Bits[32:63] of the IP Destination Address field in the IPv6 packets. When the L3PEN0 bit is reset in the MAC_L3_L4_Control0 register, this field is not used.

50.2.2.152 Layer3 address3 register 0 register (MAC_LAYER3_ADDR3_REG0)

The Layer 3 address 3 register 0 register is reserved for IPv4 packets. For IPv6 packets, it contains Bits[0:31] of 128-bit IP Source Address or Destination Address field.




Figure 1169. Layer3 Address3 Register 0 register (MAC_LAYER3_ADDR3_REG0)

Table 1261. MAC_LAYER3_ADDR3_REG0 field descriptions

Field	Description
0:31 L3A30	Layer 3 Address 3 Field When the L3PEN0 and L3SAM0 bits are set in the MAC_L3_L4_Control0 register, this field contains the value to be matched with Bits[0:31] of the IP Source Address field in the IPv6 packets. When the L3PEN0 and L3DAM0 bits are set in the MAC_L3_L4_Control0 register, this field contains the value to be matched with Bits[0:31] of the IP Destination Address field in the IPv6 packets. When the L3PEN0 bit is reset in the MAC_L3_L4_Control0 register, this field is not used.

50.2.2.153 Timestamp control register (MAC_TIMESTAMP_CONTROL)

This register controls the operation of the System Time generator and processing of PTP packets for timestamping in the Receiver.

Offset 0x0B00 Access: User Read/Write




Figure 1170. Timestamp control register (MAC_TIMESTAMP_CONTROL)

Table 1262. MAC_TIMESTAMP_CONTROL field descriptions

Field	Description
3 AV8021ASMEN	AV 802.1AS Mode Enable When this bit is set, the MAC processes only untagged PTP over Ethernet packets for providing PTP status and capturing timestamp snapshots, that is, IEEE 802.1AS mode of operation.
7 TXTSSTSM	Transmit Timestamp Status Mode When this bit is set, the MAC overwrites the earlier transmit timestamp status even if it is not read by the software. The MAC indicates this by setting the TXTSSTSMIS bit of the MAC_TxTimestamp_Status_Nanoseconds register. When this bit is reset, the MAC ignores the timestamp status of current packet if the timestamp status of previous packet is not read by the software. The MAC indicates this by setting the TXTSSTSHI bit of the MAC_TxTimestamp_Status_Seconds register.
11 ESTI	External System Time Input When this bit is set, the MAC uses the external 64-bit reference System Time input for the following: – to take the timestamp provided as status – to insert the timestamp in transmit PTP packets when One-step Timestamp or Timestamp Offload feature is enabled When this bit is reset, the MAC uses the internal reference System Time.

Table 1262. MAC_TIMESTAMP_CONTROL field descriptions (continued)

Field	Description
13 TSENMACADDR	Enable MAC Address for PTP Packet Filtering When this bit is set, the DA MAC address (that matches any MAC Address register) is used to filter the PTP packets when PTP is directly sent over Ethernet. When this bit is set, received PTP packets with DA containing a special multicast or unicast address that matches the one programmed in MAC address registers are considered for processing as indicated below, when PTP is directly sent over Ethernet. MAC address registers 0 to 31 is considered for unicast destination address matching.
14:15 SNAPTYPSEL	Select PTP packets for Taking Snapshots These bits, along with Bits 16 and 17, decide the set of PTP packet types for which snapshot needs to be taken. The encoding is given in Timestamp Snapshot Dependency on Register Bits Table.
16 TSMSTRENA	Enable Snapshot for Messages Relevant to Master When this bit is set, the snapshot is taken only for the messages that are relevant to the master node. Otherwise, the snapshot is taken for the messages relevant to the slave node.
17 TSEVNTENA	Enable Timestamp Snapshot for Event Messages When this bit is set, the timestamp snapshot is taken only for event messages (SYNC, Delay_Req, Pdelay_Req, or Pdelay_Resp). When this bit is reset, the snapshot is taken for all messages except Announce, Management, and Signaling. For more information about the timestamp snapshots, refer to Timestamp Snapshot Dependency on Register Bits Table.
18 TSIPV4ENA	Enable Processing of PTP Packets Sent over IPv4-UDP When this bit is set, the MAC receiver processes the PTP packets encapsulated in IPv4-UDP packets. When this bit is reset, the MAC ignores the PTP transported over IPv4-UDP packets. This bit is set by default.
19 TSIPV6ENA	Enable Processing of PTP Packets Sent over IPv6-UDP When this bit is set, the MAC receiver processes the PTP packets encapsulated in IPv6-UDP packets. When this bit is clear, the MAC ignores the PTP transported over IPv6-UDP packets.
20 TSIPENA	Enable Processing of PTP over Ethernet Packets When this bit is set, the MAC receiver processes the PTP packets encapsulated directly in the Ethernet packets. When this bit is reset, the MAC ignores the PTP over Ethernet packets.
21 TSVER2ENA	Enable PTP Packet Processing for Version 2 Format When this bit is set, the IEEE 1588 version 2 format is used to process the PTP packets. When this bit is reset, the IEEE 1588 version 1 format is used to process the PTP packets. The IEEE 1588 formats are described in 'PTP Processing and Control'.
22 TSCTRLSSR	Timestamp Digital or Binary Rollover Control When this bit is set, the Timestamp Low register rolls over after 0x3B9A_C9FF value (that is, 1 nanosecond accuracy) and increments the timestamp (High) seconds. When this bit is reset, the rollover value of sub-second register is 0x7FFF_FFFF. The sub-second increment must be programmed correctly depending on the PTP reference clock frequency and the value of this bit.

Table 1262. MAC_TIMESTAMP_CONTROL field descriptions (continued)

Field	Description
23 TSENALL	Enable Timestamp for All Packets When this bit is set, the timestamp snapshot is enabled for all packets received by the MAC.
25 PTGE	Presentation Time Generation Enable When this bit is set the Presentation Time generation will be enabled.
26 TSADDREG	Update Addend Register When this bit is set, the content of the Timestamp Addend register is updated in the PTP block for fine correction. This bit is cleared when the update is complete. This bit should be zero before it is set. Access restriction applies. Setting 1 sets. Self-cleared. Setting 0 has no effect.
28 TSUPDT	Update Timestamp When this bit is set, the system time is updated (added or subtracted) with the value specified in MAC_System_Time_Seconds_Update and MAC_System_Time_Nanoseconds_Update. This bit should be zero before updating it. This bit is reset when the update is complete in hardware. The Timestamp Higher Word register (if enabled during core configuration) is not updated. Access restriction applies. Setting 1 sets. Self-cleared. Setting 0 has no effect.
29 TSINIT	Initialize Timestamp When this bit is set, the system time is initialized (overwritten) with the value specified in the MAC Register 80 (System Time Seconds Update Register) and MAC Register 81 (System Time Nanoseconds Update Register). This bit should be zero before it is updated. This bit is reset when the initialization is complete. The Timestamp Higher Word register (if enabled during core configuration) can only be initialized. Access restriction applies. Setting 1 sets. Self-cleared. Setting 0 has no effect.
30 TSCFUPDT	Fine or Coarse Timestamp Update When this bit is set, the Fine method is used to update system timestamp. When this bit is reset, Coarse method is used to update the system timestamp.
31 TSENA	Enable Timestamp When this bit is set, the timestamp is added for Transmit and Receive packets. When disabled, timestamp is not added for transmit and receive packets and the Timestamp Generator is also suspended. You need to initialize the Timestamp (system time) after enabling this mode. On the Receive side, the MAC processes the 1588 packets only if this bit is set.

50.2.2.154 Sub second increment register (MAC_SUB_SECOND_INCREMENT)

This register specifies the value to be added to the internal system time register every cycle of clk_ptp_ref clock.

Offset 0x0B04 Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	SSINC							
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0		0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1171. Sub second increment register (MAC_SUB_SECOND_INCREMENT)

Table 1263. MAC_SUB_SECOND_INCREMENT field descriptions

Field	Description
8:15 SSINC	Sub-second Increment Value The value programmed in this field is accumulated every clock cycle (of clk_ptp_i) with the contents of the sub-second register. For example, when the PTP clock is 50 MHz (period is 20 ns), you should program 20 (0x14) when the System Time Nanoseconds register has an accuracy of 1 ns [Bit 22 (TSCTRLSSR) is set in MAC_Timestamp_Control]. When TSCTRLSSR is clear, the Nanoseconds register has a resolution of ~0.465 ns. In this case, you should program a value of 43 (0x2B) which is derived by 20 ns/0.465.

50.2.2.155 System time seconds register (MAC_SYSTEM_TIME_SECONDS)

The System Time Seconds register, along with System Time Nanoseconds register, indicates the current value of the system time maintained by the MAC. Though it is updated on a continuous basis, there is some delay from the actual time because of clock domain transfer latencies (from clk_ptp_ref_i to CSR clock).

Offset 0x0B08 Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	TSS															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	TSS															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1172. System time seconds register (MAC_SYSTEM_TIME_SECONDS)

Table 1264. MAC_SYSTEM_TIME_SECONDS field descriptions

Field	Description
0:31 TSS	Timestamp Second The value in this field indicates the current value in seconds of the System Time maintained by the MAC.

50.2.2.156 System time nanoseconds register (MAC_SYSTEM_TIME_NANOSECONDS)

The System Time Nanoseconds register, along with System Time Seconds register, indicates the current value of the system time maintained by the MAC.

Offset 0x0B0C Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	TSSS														
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	TSSS															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1173. System time nanoseconds register (MAC_SYSTEM_TIME_NANOSECONDS)

Table 1265. MAC_SYSTEM_TIME_NANOSECONDS field descriptions

Field	Description
1:31 TSSS	Timestamp Sub Seconds The value in this field has the sub-second representation of time, with an accuracy of 0.46 ns. When Bit 22 is set in MAC_Timestamp_Control, each bit represents 1 ns. The maximum value is 0x3B9A_C9FF after which it rolls-over to zero.

50.2.2.157 System time seconds update register (MAC_SYSTEM_TIME_SECONDS_UPDATE)

The System Time Seconds Update register, along with the System Time Nanoseconds Update register, initializes or updates the system time maintained by the MAC. You must write both registers before setting the TSINIT or TSUPDT bits in MAC_Timestamp_Control.




Figure 1174. System time seconds update register (MAC_SYSTEM_TIME_SECONDS_UPDATE)

Table 1266. MAC_SYSTEM_TIME_SECONDS_UPDATE field descriptions

Field	Description
0:31 TSS	Timestamp Seconds The value in this field is the seconds part of the update. When ADDSUB is reset, this field must be programmed with the seconds part of the update value. When ADDSUB is set, then this field must be programmed with the complement of the seconds part of the update value. For example, if 2.000000001 seconds need to be subtracted from the system time, then the TSS field in the MAC_Timestamp Seconds update register must be 0xFFFF_FFFE (that is, 2^32 - 2).

50.2.2.158 System time nanoseconds update register (MAC_SYSTEM_TIME_NANOSECONDS_UPDATE)




Figure 1175. System time nanoseconds update register (MAC_SYSTEM_TIME_NANOSECONDS_UPDATE)

Table 1267. MAC_SYSTEM_TIME_NANOSECONDS_UPDATE field descriptions

Field	Description
0 ADDSUB	Add or Subtract Time When this bit is set, the time value is subtracted with the contents of the update register. When this bit is reset, the time value is added with the contents of the update register.
1:31 TSSS	Timestamp Sub Seconds The value in this field is the sub-seconds part of the update. When ADDSUB is reset, this field must be programmed with the sub-seconds part of the update value, with an accuracy based on the TSCTRLSSR bit of the MAC_Timestamp_Control register. When ADDSUB is set, this field must be programmed with the complement of the sub-seconds part of the update value as described below. When TSCTRLSSR bit in MAC_Timestamp_Control is set, the programmed value must be 10^9 - <sub-second value>. When TSCTRLSSR bit in MAC_Timestamp_Control is reset, the programmed value must be 2^31 - <sub-second_value>. When the TSCTRLSSR bit is reset in the MAC_Timestamp_Control register, each bit represents an accuracy of 0.46 ns. When the TSCTRLSSR bit is set in the MAC_Timestamp_Control register, each bit represents 1 ns and the programmed value should not exceed 0x3B9A_C9FF. For example, if 2.000000001 seconds need to be subtracted from the system time, then the TSSS field in the MAC_Timestamp_Nanoseconds_Update register must be 0x7FFF_FFFF (that is, 2^31 - 1), when TSCTRLSSR bit in MAC_Timestamp_Control is reset and 0x3B9A_C9FF (that is, 10^9 - 1), when TSCTRLSSR bit in MAC_Timestamp_Control is set.

50.2.2.159 Timestamp addend register (MAC_TIMESTAMP_ADDEND)

This register value is used only when the system time is configured for Fine Update mode (TSCFUPDT bit in the MAC_Timestamp_Control register). The content of this register is added to a 32-bit accumulator in every clock cycle (of clk_ptp_ref_i) and the system time is updated whenever the accumulator overflows.

Offset 0x0B18 Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	TSAR															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	TSAR															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1176. Timestamp addend register (MAC_TIMESTAMP_ADDEND)

Table 1268. MAC_TIMESTAMP_ADDEND field descriptions

Field	Description
0:31 TSAR	Timestamp Addend Register This field indicates the 32-bit time value to be added to the Accumulator register to achieve time synchronization.

50.2.2.160 System time higher word seconds register (MAC_SYSTEM_TIME_HIGHER_WORD_SECONDS)

This register contains the most-significant 16-bits of timestamp seconds value.

Offset 0x0B1C Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	TSHWR															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1177. System time higher word seconds register (MAC_SYSTEM_TIME_HIGHER_WORD_SECONDS)

Table 1269. MAC_SYSTEM_TIME_HIGHER_WORD_SECONDS field descriptions

Field	Description
16:31 TSHWR	Timestamp Higher Word Register This field contains the most-significant 16-bits of timestamp seconds value. This register is directly written to initialize the value and it is incremented when there is an overflow from 32-bits of the System Time Seconds register. Access restriction applies. Updated based on the event. Setting 1 sets. Setting 0 clears.

50.2.2.161 Timestamp status register (MAC_TIMESTAMP_STATUS)

All bits except Bits[4:6] gets cleared when the application reads this register.

Offset 0x0B20 Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	ATSNS					ATSSTM	0	0	0	0	0	0	ATSSTN	
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	TXTSSIS	0	0	0	0	0	0	0	0	0	0	0	TSTRGTERR0	AUXTSTRIG	TSTARGT0	TSSOVF
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1178. Timestamp status register (MAC_TIMESTAMP_STATUS)

Table 1270. MAC_TIMESTAMP_STATUS field descriptions

Field	Description
2:6 ATSNS	Number of Auxiliary Timestamp Snapshots This field indicates the number of Snapshots available in the FIFO. value equal to 4 indicates that the Auxiliary Snapshot FIFO is full. These bits are cleared (to 00000) when the Auxiliary snapshot FIFO clear bit is set.
7 ATSSTM	Auxiliary Timestamp Snapshot Trigger Missed This bit is set when the Auxiliary timestamp snapshot FIFO is full and external trigger was set. This indicates that the latest snapshot is not stored in the FIFO.
14:15 ATSSTN	Auxiliary Timestamp Snapshot Trigger Identifier These bits identify the Auxiliary trigger inputs for which the timestamp available in the Auxiliary Snapshot Register is applicable. When more than one bit is set at the same time, it means that corresponding auxiliary triggers were sampled at the same clock. Bit 15: Auxiliary trigger 0 Bit 14: Auxiliary trigger 1 The software can read this register to find the triggers that are set when the timestamp is taken. Access restriction applies. Clears on read. Self-set to 1 on internal event.
16 TXTSSIS	Tx Timestamp Status Interrupt Status When drop transmit status is enabled in MTL, this bit is set when the captured transmit timestamp is updated in the MAC_TxTimestamp_Status_Nanoseconds and MAC_TxTimestamp_Status_Seconds registers. This bit is cleared when the MAC_Tx_Timestamp_Status_Seconds register is read (or write to MAC_Tx_Timestamp_Status_Seconds register when RCWE bit of MAC_CSR_SW_Ctrl register is set).

Table 1270. MAC_TIMESTAMP_STATUS field descriptions (continued)

Field	Description
28 TSTRGTERR0	Timestamp Target Time Error This bit is set when the latest target time programmed in the MAC_PPS0_Target_Time_Seconds and MAC_PPS0_Target_Time_Nanoseconds registers elapses. This bit is cleared when the application reads this bit. Access restriction applies. Clears on read (or this bit is written to 1 when RCWE bit in MAC_CSR_SW_Ctrl register is set). Self-set to 1 on internal event.
29 AUXTSTRIG	Auxiliary Timestamp Trigger Snapshot This bit is set high when the auxiliary snapshot is written to the FIFO. Access restriction applies. Clears on read (or this bit is written to 1 when RCWE bit in MAC_CSR_SW_Ctrl register is set). Self-set to 1 on internal event.
30 TSTARGT0	Timestamp Target Time Reached When set, this bit indicates that the value of system time is greater than or equal to the value specified in the MAC_PPS0_Target_Time_Seconds and MAC_PPS0_Target_Time_Nanoseconds registers. Access restriction applies. Clears on read (or this bit is written to 1 when RCWE bit in MAC_CSR_SW_Ctrl register is set). Self-set to 1 on internal event.
31 TSSOVF	Timestamp Seconds Overflow When this bit is set, it indicates that the seconds value of the timestamp (when supporting version 2 format) has overflowed beyond 32'hFFFF_FFFF. Access restriction applies. Clears on read (or this bit is written to 1 when RCWE bit in MAC_CSR_SW_Ctrl register is set). Self-set to 1 on internal event.

50.2.2.162 Transmit timestamp status nanoseconds register (MAC_TX_TIMESTAMP_STATUS_NANOSECONDS)

This register contains the nanosecond part of timestamp captured for Transmit when Tx status is disabled.

The MAC_TxTimestamp_Status_Nanoseconds register, along with MAC_TxTimestamp_Status_Seconds, gives the 64-bit timestamp captured for the PTP packet successfully transmitted by the MAC. This value is considered to be read by the application when the last byte of MAC_TxTimestamp_Status_Nanoseconds is read. In the little-endian mode, this means when bits [31:24] are read; in big-endian mode, bits [7:0] are read.

If the application does not read these registers and timestamp of another packet is captured, then either the current timestamp is lost (overwritten) or the new timestamp is lost (dropped), depending on the setting of the TXTSSTSM bit of the MAC_Timestamp_Control register. The status bit TXTSC bit [16] in MAC_Timestamp_Status register is set whenever the MAC transmitter captures the timestamp.




Figure 1179. Transmit timestamp status nanoseconds register (MAC_TX_TIMESTAMP_STATUS_NANOSECONDS)

Table 1271. MAC_TX_TIMESTAMP_STATUS_NANOSECONDS field descriptions

Field	Description
0 TXTSSMIS	Transmit Timestamp Status Missed When this bit is set, it indicates one of the following: The timestamp of the current packet is ignored if TXTSSTSM bit of the MAC_Timestamp_Control register is reset The timestamp of the previous packet is overwritten with timestamp of the current packet if TXTSSTSM bit of the MAC_Timestamp_Control register is set. Access restriction applies. Clears on read. Self-set to 1 on internal event.
1:31 TXTSSLO	Transmit Timestamp Status Low This field contains the 31 bits of the Nanoseconds field of the Transmit packet's captured timestamp.

50.2.2.163 Transmit timestamp status seconds register (MAC_TX_TIMESTAMP_STATUS_SECONDS)

The register contains the higher 32 bits of the timestamp (in seconds) captured when a PTP packet is transmitted.

Offset 0x0B34 Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	TXTSSHI															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	TXTSSHI															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1180. Transmit timestamp status seconds register (MAC_TX_TIMESTAMP_STATUS_SECONDS)

Table 1272. MAC_TX_TIMESTAMP_STATUS_SECONDS field descriptions

Field	Description
0:31 TXTSSHI	Transmit Timestamp Status High This field contains the lower 32 bits of the Seconds field of Transmit packet's captured timestamp.

50.2.2.164 Auxiliary control register (MAC_AUXILIARY_CONTROL)

The Auxiliary Timestamp Control register controls the Auxiliary Timestamp snapshot.

Offset 0x0B40 Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	ATSEN1	ATSEN0	0	0	0	ATSFC
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1181. Auxiliary control register (MAC_AUXILIARY_CONTROL)

Table 1273. MAC_AUXILIARY_CONTROL field descriptions

Field	Description
26 ATSEN1	Auxiliary Snapshot 1 Enable This bit controls the capturing of Auxiliary Snapshot Trigger 1. When this bit is set, the auxiliary snapshot of the event on ptp_aux_trig_i[1] input is enabled. When this bit is reset, the events on this input are ignored.
27 ATSEN0	Auxiliary Snapshot 0 Enable This bit controls the capturing of Auxiliary Snapshot Trigger 0. When this bit is set, the auxiliary snapshot of the event on ptp_aux_trig_i[0] input is enabled. When this bit is reset, the events on this input are ignored.
31 ATSFC	Auxiliary Snapshot FIFO Clear When set, this bit resets the pointers of the Auxiliary Snapshot FIFO. This bit is cleared when the pointers are reset and the FIFO is empty. When this bit is high, the auxiliary snapshots are stored in the FIFO. Access restriction applies. Setting 1 sets. Self-cleared. Setting 0 has no effect.

50.2.2.165 Auxiliary timestamp nanoseconds register (MAC_AUXILIARY_TIMESTAMP_NANOSECONDS)

The Auxiliary Timestamp Nanoseconds register, along with MAC_Auxiliary_Timestamp_Seconds, gives the 64-bit timestamp stored as auxiliary snapshot. These two registers form the read port of a 64-bit wide FIFO with a depth of 4.

You can store multiple snapshots in this FIFO. Bits[2:6] in MAC_Timestamp_Status indicate the fill-level of the FIFO. The top of the FIFO is removed only when the last byte of MAC Register 91 (Auxiliary Timestamp - Seconds Register) is read. In the little-endian mode, this means when Bits[31:24] are read and in big-endian mode, Bits[7:0] are read.




Figure 1182. Auxiliary timestamp nanoseconds register (MAC_AUXILIARY_TIMESTAMP_NANOSECONDS)

Table 1274. MAC_AUXILIARY_TIMESTAMP_NANOSECONDS field descriptions

Field	Description
1:31 AUXTSLO	Contains the lower 31 bits (nanoseconds field) of the auxiliary timestamp.

50.2.2.166 Auxiliary timestamp seconds register (MAC_AUXILIARY_TIMESTAMP_SECONDS)

The Auxiliary Timestamp - Seconds register contains the lower 32 bits of the Seconds field of the auxiliary timestamp register.

Offset 0x0B4C Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	AUXTSHI															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	AUXTSHI															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1183. Auxiliary timestamp seconds register (MAC_AUXILIARY_TIMESTAMP_SECONDS)

Table 1275. MAC_AUXILIARY_TIMESTAMP_SECONDS field descriptions

Field	Description
0:31 AUXTSHI	Contains the lower 32 bits of the Seconds field of the auxiliary timestamp.

50.2.2.167 Timestamp ingress asymmetry correction register (MAC_TIMESTAMP_INGRESS_ASYM_CORR)

The MAC Timestamp Ingress Asymmetry Correction register contains the Ingress Asymmetry Correction value to be used while updating correction field in PDelay_Resp PTP messages.

Offset 0x0B50 Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	OSTIAC															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	OSTIAC															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1184. Timestamp ingress asymmetry correction register (MAC_TIMESTAMP_INGRESS_ASYM_CORR)

Table 1276. MAC_TIMESTAMP_INGRESS_ASYM_CORR field descriptions

Field	Description
0:31 OSTIAC	One-Step Timestamp Ingress Asymmetry Correction This field contains the ingress path asymmetry value to be added to correctionField of Pdelay_Resp PTP packet. The programmed value should be in units of nanoseconds and multiplied by 2^16. For example, 2.5 ns is represented as 0x00028000. The value can also be negative, which is represented in 2's complement form with bit 0 representing the sign bit.

50.2.2.168 Timestamp egress asymmetry correction register (MAC_TIMESTAMP_EGRESS_ASYM_CORR)

The MAC Timestamp Egress Asymmetry Correction register contains the Egress Asymmetry Correction value to be used while updating the correction field in PDelay_Req PTP messages.




Figure 1185. Timestamp egress asymmetry correction register (MAC_TIMESTAMP_EGRESS_ASYM_CORR)

Table 1277. MAC_TIMESTAMP_EGRESS_ASYM_CORR field descriptions

Field	Description
0:31 OSTEAC	One-Step Timestamp Egress Asymmetry Correction This field contains the egress path asymmetry value to be subtracted from correctionField of Pdelay_Resp PTP packet. The programmed value must be the negated value in units of nanoseconds multiplied by 2^16. For example, if the required correction is +2.5 ns, the programmed value must be 0xFFFD_8000, which is the 2's complement of 0x0002_8000 (2.5 × 216). Similarly, if the required correction is -3.3 ns, the programmed value is 0x0003_4CCC (3.3 × 216).

50.2.2.169 Timestamp ingress correction nanosecond register (MAC_TIMESTAMP_INGRESS_CORR_NANOSECOND)

This register contains the correction value in nanoseconds to be used with the captured timestamp value in the ingress path.




Figure 1186. Timestamp ingress correction nanosecond register (MAC_TIMESTAMP_INGRESS_CORR_NANOSECOND)

Table 1278. MAC_TIMESTAMP_INGRESS_CORR_NANOSECOND field descriptions

Field	Description
0:31 TSIC	Timestamp Ingress Correction This field contains the ingress path correction value as defined by the Ingress Correction expression.

50.2.2.170 Timestamp egress correction nanosecond register (MAC_TIMESTAMP_EGRESS_CORR_NANOSECOND)

This register contains the correction value in nanoseconds to be used with the captured timestamp value in the egress path.




Figure 1187. Timestamp egress correction nanosecond register (MAC_TIMESTAMP_EGRESS_CORR_NANOSECOND)

Table 1279. MAC_TIMESTAMP_EGRESS_CORR_NANOSECOND field descriptions

Field	Description
0:31 TSEC	Timestamp Egress Correction This field contains the nanoseconds part of the egress path correction value as defined by the Egress Correction expression.

50.2.2.171 MAC Timestamp ingress latency register (MAC_TIMESTAMP_INGRESS_LATENCY)

This register holds the Ingress MAC latency.

Offset 0x0B68 Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	ITLNS											
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	ITLSNS								0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1188. Timestamp ingress register (MAC_TIMESTAMP_INGRESS_LATENCY)

Table 1280. MAC_TIMESTAMP_INGRESS_LATENCY field descriptions

Field	Description
4:15 ITLNS	Ingress Timestamp Latency, in sub-nanoseconds This register holds the average latency in sub-nanoseconds between the input ports (phy_rxd_i) of MAC and the actual point (GMII/MII) where the ingress timestamp is taken. Ingress correction value is computed as described in *Section 50.3.9.7.1: Ingress correction*.
16:23 ITLSNS	Ingress Timestamp Latency, in nanoseconds This register holds the average latency in nanoseconds between the input ports (phy_rxd_i) of MAC and the actual point (GMII/MII) where the ingress timestamp is taken. Ingress correction value is computed as described in *Section 50.3.9.7.1: Ingress correction*.

50.2.2.172 MAC timestamp egress latency register (MAC_TIMESTAMP_EGRESS_LATENCY)

This register holds the Egress MAC latency.

Offset 0x0B6C Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	ETLNS											
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	ETLSNS								0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1189. Timestamp egress register (MAC_TIMESTAMP_EGRESS_LATENCY)

Table 1281. MAC_TIMESTAMP_EGRESS_LATENCY field descriptions

Field	Description
4:15 ETLNS	Egress Timestamp Latency, in sub-nanoseconds This register holds the average latency in nanoseconds between the actual point (GMII/MII) where the egress timestamp is taken and the output ports (phy_txd_o) of the MAC. Egress correction value is computed as described in *Section 50.3.9.7.2: Egress correction*.
16:23 ETLSNS	Egress Timestamp Latency, in nanoseconds This register holds the average latency in sub-nanoseconds between the actual point (GMII/MII) where the egress timestamp is taken and the output ports (phy_txd_o) of the MAC. Egress correction value is computed as described in *Section 50.3.9.7.2: Egress correction*.

50.2.2.173 MAC PPS control register (MAC_PPS_CONTROL)

Offset 0x0B70 Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	MCGREN0	TRGTMODSEL0		PPSEN0	PPSCTRL_PPSCMD			
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1190. MAC PPS control register (MAC_PPS_CONTROL)

Table 1282. MAC_PPS_CONTROL field descriptions

Field	Description
24 MCGREN0	MCGR Mode Enable for PPS0 Output This field enables the 0th PPS instance to operate in PPS or MCGR mode. When set it operates in MCGR mode and on reset it operates in PPS mode. 0 0^{th} PPS instance is enabled to operate in PPS mode 1 0^{th} PPS instance is enabled to operate in MCGR mode
25:26 TRGTMODSEL0	Target Time Register Mode for PPS0 Output This field indicates the Target Time registers (MAC registers 96 and 97) mode for PPS0 output signal: 00 Target Time registers are programmed only for generating the interrupt event. The Flexible PPS function must not be enabled in this mode, otherwise spurious transitions may be observed on the corresponding ptp_pps_o output port. 01 Reserved 10 Target Time registers are programmed for generating the interrupt event and starting or stopping the PPS0 output signal generation. 11 Target Time registers are programmed only for starting or stopping the PPS0 output signal generation. No interrupt is asserted.

Table 1282. MAC_PPS_CONTROL field descriptions (continued)

Field	Description
27 PPSEN0	Flexible PPS Output Mode Enable When this bit is set, Bits[28:31] function as PPSCMD. When this bit is reset, Bits[28:31] function as PPSCTRL (Fixed PPS mode).
28:31 PPSCTRL_ PPSCMD	**PPS Output Frequency Control** This field controls the frequency of the PPS0 output (ptp_pps_o[0]) signal. The default value of PPSCTRL is 0000, and the PPS output is 1 pulse (of width clk_ptp_i) every second. For other values of PPSCTRL, the PPS output becomes a generated clock of following frequencies: 0001 The binary rollover is 2 Hz, and the digital rollover is 1 Hz 0010 The binary rollover is 4 Hz, and the digital rollover is 2 Hz 0011 The binary rollover is 8 Hz, and the digital rollover is 4 Hz 0100 The binary rollover is 16 Hz, and the digital rollover is 8 Hz ... 1111 The binary rollover is 32.768 KHz and the digital rollover is 16.384 KHz **Note:** In the binary rollover mode, the PPS output (ptp_pps_o) has a duty cycle of 50 percent with these frequencies. In the digital rollover mode, the PPS output frequency is an average number. The actual clock is of different frequency that gets synchronized every second.(1) or **Flexible PPS Output (ptp_pps_o[0]) Control** Programming these bits with a non-zero value instructs the MAC to initiate an event. When the command is transferred or synchronized to the PTP clock domain, these bits get cleared automatically. The software should ensure that these bits are programmed only when they are 'all-zero'. The following list describes the values of PPSCMD0: 0000 No Command 0001 START Single Pulse. This command generates single pulse rising at the start point defined in Target Time Registers (register 455 and 456) and of a duration defined in the PPS0 Width Register. 0010 START Pulse Train. This command generates the train of pulses rising at the start point defined in the Target Time Registers and of a duration defined in the PPS0 Width Register and repeated at interval defined in the PPS Interval Register. By default, the PPS pulse train is free-running unless stopped by the 'Stop Pulse train at time' or 'Stop Pulse Train immediately' commands. 0011 Cancel START. This command cancels the START Single Pulse and START Pulse Train commands if the system time has not crossed the programmed start time. 0100 STOP Pulse train at time. This command stops the train of pulses initiated by the START Pulse Train command (PPSCMD = 0010) after the time programmed in the Target Time registers elapses. 0101 STOP Pulse Train immediately. This command immediately stops the train of pulses initiated by the START Pulse Train command (PPSCMD = 0010). 0110 Cancel STOP Pulse train. This command cancels the STOP pulse train at time command if the programmed stop time has not elapsed. The PPS pulse train becomes free-running on the successful execution of this command. 0111–1111 Reserved Access restriction applies. Setting 1 sets. Self-cleared. Setting 0 has no effect.

1. For example:
   When PPSCTRL = 0001, the PPS (1 Hz) has a low period of 537 ms and a high period of 463 ms
   When PPSCTRL = 0010, the PPS (2 Hz) is a sequence of one clock of 50 percent duty cycle and 537 ms period. Second clock of 463 ms period (268 ms low and 195 ms high)
   When PPSCTRL = 0011, the PPS (4 Hz) is a sequence of three clocks of 50 percent duty cycle and 268 ms period. Fourth clock of 195 ms period (134 ms low and 61 ms high)
   This behavior is because of the non-linear toggling of bits in the digital rollover mode in the MAC_System_Time_Nanoseconds register.

50.2.2.174 MAC PPS0 target time seconds register (MAC_PPS0_TARGET_TIME_SECONDS)

The PPS Target Time Seconds register, along with PPS Target Time Nanoseconds register, is used to schedule an interrupt event [Bit 30 of MAC_Timestamp_Status] when the system time exceeds the value programmed in these registers.

Offset 0x0B80 Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R/W	TSTRH0															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R/W	TSTRH0															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1191. MAC PPS0 target time seconds register (MAC_PPS0_TARGET_TIME_SECONDS)

Table 1283. MAC_PPS0_TARGET_TIME_SECONDS field descriptions

Field	Description
0:31 TSTRH0	PPS Target Time Seconds Register This field stores the time in seconds. When the timestamp value matches or exceeds both Target Timestamp registers, the MAC starts or stops the PPS signal output and generates an interrupt (if enabled) based on Target Time mode selected for the corresponding PPS output in the MAC_PPS_Control register.

50.2.2.175 MAC PPS0 target time nanoseconds register (MAC_PPS0_TARGET_TIME_NANOSECONDS)

Offset 0x0B84 Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	TRGTBUSY0	TTSL0														
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	TTSL0															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1192. MAC PPS0 target time nanoseconds register (MAC_PPS0_TARGET_TIME_NANOSECONDS)

Table 1284. MAC_PPS0_TARGET_TIME_NANOSECONDS field descriptions

Field	Description
0 TRGTBUSY0	PPS Target Time Register Busy The MAC sets this bit when the PPSCMD0 field in the MAC_PPS_Control register is programmed to 010 or 011. Programming the PPSCMD0 field to 010 or 011 instructs the MAC to synchronize the Target Time Registers to the PTP clock domain. The MAC clears this bit after synchronizing the Target Time Registers to the PTP clock domain The application must not update the Target Time Registers when this bit is read as 1. Otherwise, the synchronization of the previous programmed time gets corrupted.
1:31 TTSL0	Target Time Low for PPS Register This register stores the time in (signed) nanoseconds. When the value of the timestamp matches the value in both Target Timestamp registers, the MAC starts or stops the PPS signal output and generates an interrupt (if enabled) based on the TRGTMODSEL0 field (Bits [25:26]) in MAC_PPS_Control. When the TSCTRLSSR bit is reset in the MAC_Timestamp_Control register, this value should be (time in ns / 0.465). The actual start or stop time of the PPS signal output may have an error margin up to one unit of sub-second increment value. When the TSCTRLSSR bit is set in the MAC_Timestamp_Control register, this value should not exceed 0x3B9A_C9FF. The actual start or stop time of the PPS signal output may have an error margin up to one unit of sub-second increment value. Access restriction applies. Setting 1 sets. Self-cleared. Setting 0 has no effect.

50.2.2.176 MAC PPS0 interval register (MAC_PPS0_INTERVAL)

The PPS0 Interval register contains the number of units of sub-second increment value between the rising edges of PPS0 signal output (ptp_pps_o[0]).

Offset 0x0B88 Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	PPSINT0															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	PPSINT0															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1193. MAC PPS0 interval register (MAC_PPS0_INTERVAL)

Table 1285. MAC_PPS0_INTERVAL field descriptions

Field	Description
0:31 PPSINT0	PPS Output Signal Interval These bits store the interval between the rising edges of PPS0 signal output. The interval is stored in terms of number of units of sub-second increment value. You need to program one value less than the required interval. For example, if the PTP reference clock is 50 MHz (period of 20 ns), and desired interval between the rising edges of PPS0 signal output is 100 ns (that is, 5 units of sub-second increment value), you should program value 4 (5-1) in this register.

50.2.2.177 MAC PPS0 width register (MAC_PPS0_WIDTH)

The PPS0 Width register contains the number of units of sub-second increment value between the rising and corresponding falling edges of PPS0 signal output (ptp_pps_o[0]).

Offset 0x0B8C Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	PPSWIDTH0															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	PPSWIDTH0															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1194. MAC PPS0 width register (MAC_PPS0_WIDTH)

Table 1286. MAC_PPS0_WIDTH field descriptions

Field	Description
0:31 PPSWIDTH0	PPS Output Signal Width These bits store the width between the rising edge and corresponding falling edge of PPS0 signal output. The width is stored in terms of number of units of sub-second increment value. You need to program one value less than the required interval. For example, if PTP reference clock is 50 MHz (period of 20 ns), and width between the rising and corresponding falling edges of PPS0 signal output is 80 ns (that is, four units of sub-second increment value), you should program value 3 (4-1) in this register. **Note:** The value programmed in this register must be lesser than the value programmed in MAC_PPS0_Interval.

50.2.2.178 MTL operation mode register (MTL_OPERATION_MODE)

The Operation mode register establishes the Transmit and Receive operating modes and commands.

Offset 0x0C00 Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	FRPE	0	0	0	0	0	CNTCLR	CNTPRST	0	SCHALG		0	0	RAA	DTXSTS	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1195. MTL operation mode register (MTL_OPERATION_MODE)

Table 1287. MTL_OPERATION_MODE field descriptions

Field	Description
16 FRPE	Flexible Rx parser Enable When this bit is set to 1, the Programmable Rx Parser functionality is enabled. When the Rx parser is disabled and if the Rx parser is in the middle of the parsing then it gets disabled only after completing the current packet parsing. When the Rx parser is enabled from disabled state then the Rx parser gets activated for the next immediate packet. 0 Flexible Rx parser is disabled 1 Flexible Rx parser is enabled
22 CNTCLR	Counters Reset When this bit is set, all counters are reset. This bit is cleared automatically after 1 clock cycle. If this bit is set along with CNT_PRESET bit, CNT_PRESET has precedence. Access restriction applies. Setting 1 sets. Self-cleared. Setting 0 has no effect. 0 Counters are not reset 1 All counters are reset
23 CNTPRST	Counters Preset When this bit is set: – MTL_TxQ[0-7]_Underflow register is initialized/preset to 12'h7F0. – Missed Packet and Overflow Packet counters in MTL_RxQ[0-7]_Missed_Packet_Overflow_Cnt register is initialized/preset to 12'h7F0. Access restriction applies. Setting 1 sets. Self-cleared. Setting 0 has no effect. 0 Counters Preset is disabled 1 Counters Preset is enabled
25:26 SCHALG	Tx Scheduling Algorithm This field indicates the algorithm for Tx scheduling: 00 WRR algorithm 01 WFQ algorithm when DCB feature is selected 10 DWRR algorithm when DCB feature is selected 11 Strict priority algorithm
29 RAA	Receive Arbitration Algorithm This field is used to select the arbitration algorithm for the Rx side. 0 Strict priority (SP) Queue 0 has the lowest priority and the last queue has the highest priority. 1 Weighted Strict Priority (WSP)
30 DTXSTS	Drop Transmit Status When this bit is set, the Tx packet status received from the MAC is dropped in the MTL. When this bit is reset, the Tx packet status received from the MAC is forwarded to the application. 0 Drop Transmit Status is disabled 1 Drop Transmit Status is enabled

50.2.2.179 MTL debug access control register (MTL_DBG_CTL)

The FIFO Debug Access Control and Status register controls the operation mode of FIFO debug access.

Offset 0x0C08 Access: User Read/Write




Figure 1196. MTL debug access control register (MTL_DBG_CTL)

Table 1288. MTL_DBG_CTL field descriptions

Field	Description
13:14 EIEC	ECC Inject Error Control for Tx, Rx and TSO memories When EIEE bit of this register is set, following are the errors inserted based on the value encoded in this field. 00 Insert 1 bit error 01 Insert 2 bit errors 10 Insert 3 bit errors 11 Insert 1 bit error in address field
15 EIEE	ECC Inject Error Enable for Tx, Rx and TSO memories When set, enables the ECC error injection feature. When reset, disables the ECC error injection feature. 0 ECC Inject Error for Tx, Rx and TSO memories is disabled 1 ECC Inject Error for Tx, Rx and TSO memories is enabled
16 STSIE	Transmit Status Available Interrupt Status Enable When this bit is set, an interrupt is generated when Transmit status is available in slave mode. 0 Transmit Packet Available Interrupt Status is disabled 1 Packet Available Interrupt Status is enabled
17 PKTIE	Receive Packet Available Interrupt Status Enable When this bit is set, an interrupt is generated when EOP of received packet is written to the Rx FIFO. 0 Receive Packet Available Interrupt Status is disabled 1 Receive Packet Available Interrupt Status is enabled
18:19 FIFOSEL	FIFO Selected for Access This field indicates the FIFO selected for debug access: 00 Tx FIFO 01 Tx Status FIFO (only read access when SLVMOD is set) 10 TSO FIFO (cannot be accessed when SLVMOD is set) 11 Rx FIFO

Table 1288. MTL_DBG_CTL field descriptions (continued)

Field	Description
20 FIFOWREN	FIFO Write Enable When this bit is set, it enables the Write operation on selected FIFO, when FIFO Debug Access is enabled. This bit must not be written to 1 when FIFO Debug Access is not enabled, that is FDBGEN bit is 0. Access restriction applies. Self-cleared. Setting 0 clears. Setting 1 sets. 0 FIFO Write is disabled 1 FIFO Write is enabled
21 FIFORDEN	FIFO Read Enable When this bit is set, it enables the Read operation on selected FIFO, when FIFO Debug Access is enabled. This bit must not be written to 1 when FIFO Debug Access is not enabled, that is FDBGEN bit is 0. Access restriction applies. Self-cleared. Setting 0 clears. Setting 1 sets. 0 FIFO Read is disabled 1 FIFO Read is enabled
22 RSTSEL	Reset Pointers of Selected FIFO When this bit is set, the pointers of the currently-selected FIFO are reset when FIFO Debug Access is enabled. This bit must not be written to 1 when FIFO Debug Access is not enabled, that is FDBGEN bit is 0. Access restriction applies. Self-cleared. Setting 0 clears. Setting 1 sets. 0 Reset Pointers of Selected FIFO is disabled 1 Reset Pointers of Selected FIFO is enabled
23 RSTALL	Reset All Pointers When this bit is set, the pointers of all FIFOs are reset when FIFO Debug Access is enabled. This bit must not be written to 1 when FIFO Debug Access is not enabled, that is FDBGEN bit is 0. Access restriction applies. Self-cleared. Setting 0 clears. Setting 1 sets. 0 Reset All Pointers is disabled 1 Reset All Pointers is enabled
25:26 PKTSTATE	Encoded Packet State This field is used to write the control information to the Tx FIFO or Rx FIFO. Tx FIFO / Rx FIFO: 00 Tx Packet Data / Rx Packet Data 01 Tx Control Word / Rx Normal Status 10 Tx SOP Data / Rx Last Status 11 Tx EOP Data / Rx EOP
28:29 BYTEEN	Byte Enables This field indicates the number of data bytes valid in the data register during Write operation. This is valid only when PKTSTATE is 2'b10 (EOP) and Tx FIFO or Rx FIFO is selected. 00 Byte 0 valid 01 Byte 0 and Byte 1 are valid 10 Byte 0, Byte 1, and Byte 2 are valid 11 All four bytes are valid

Table 1288. MTL_DBG_CTL field descriptions (continued)

Field	Description
30 DBGMOD	Debug Mode Access to FIFO When this bit is set, it indicates that the current access to the FIFO is read, write, and debug access. In this mode, the following access types are allowed: – Read and Write access to Tx FIFO, TSO FIFO, and Rx FIFO – Read access is allowed to Tx Status FIFO. When this bit is reset, it indicates that the current access to the FIFO is slave access bypassing the DMA. In this mode, the following access are allowed: – Write access to the Tx FIFO – Read access to the Rx FIFO and Tx Status FIFO 0 Debug Mode Access to FIFO is disabled 1 Debug Mode Access to FIFO is enabled
31 FDBGEN	FIFO Debug Access Enable When this bit is set, it indicates that the debug mode access to the FIFO is enabled. When this bit is reset, it indicates that the FIFO can be accessed only through a master interface. 0 FIFO Debug Access is disabled 1 FIFO Debug Access is enabled

50.2.2.180 MTL debug status register (MTL_DBG_STS)

The FIFO Debug status register contains the status of FIFO debug access.




Figure 1197. MTL debug status register (MTL_DBG_STS)

Table 1289. MTL_DBG_STS field descriptions

Field	Description
0:16 LOCR	Remaining Locations in the FIFO Slave Access Mode: This field indicates the space available in selected FIFO. Debug Access Mode: This field contains the Write or Read pointer value of the selected FIFO during Write or Read operation, respectively.
22 STSI	Transmit Status Available Interrupt Status When set, this bit indicates that the Slave mode Tx packet is transmitted, and the status is available in Tx Status FIFO. This bit is reset when 1 is written to this bit.
23 PKTI	Receive Packet Available Interrupt Status When set, this bit indicates that MAC layer has written the EOP of received packet to the Rx FIFO. This bit is reset when 1 is written to this bit.
27:28 BYTEEN	Byte Enables This field indicates the number of data bytes valid in the data register during Read operation. This is valid only when PKTSTATE is 2'b10 (EOP) and Tx FIFO or Rx FIFO is selected. 00 Byte 0 valid 01 Byte 0 and Byte 1 are valid 10 Byte 0, Byte 1, and Byte 2 are valid 11 All four bytes are valid
29:30 PKTSTATE	Encoded Packet State This field is used to get the control or status information of the selected FIFO. This field is applicable only for Tx FIFO and Rx FIFO during Read operation. Tx FIFO / Rx FIFO: 00 Tx Packet Data / Rx Packet Data 01 Tx Control Word / Rx Normal Status 10 Tx SOP Data / Rx Last Status 11 Tx EOP Data / Rx EOP
31 FIFOBUSY	FIFO Busy When set, this bit indicates that a FIFO operation is in progress in the MAC and content of the following fields is not valid: All other fields of this register All fields of the MTL_FIFO_Debug_Data register

50.2.2.181 MTL FIFO debug data register (MTL_FIFO_DEBUG_DATA)

The FIFO debug data register contains the data to be written to or read from the FIFOs.

Offset 0x0C10 Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	FDBGDATA															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	FDBGDATA															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1198. MTL FIFO debug data register (MTL_FIFO_DEBUG_DATA)

Table 1290. MTL_FIFO_DEBUG_DATA field descriptions

Field	Description
0:31 FDBGDATA	FIFO Debug Data During debug or slave access write operation, this field contains the data to be written to the Tx FIFO, Rx FIFO,. During debug or slave access read operation, this field contains the data read from the Tx FIFO, Rx FIFO, or Tx Status FIFO.

50.2.2.182 MTL interrupt status register (MTL_INTERRUPT_STATUS)

The software driver (application) reads this register during interrupt service routine or polling to determine the interrupt status of MTL queues and the MAC.

Offset 0x0C20 Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	MTLPIS	0	0	0	0	ESTIS	DBGIS	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	Q2IS	Q1IS	Q0IS
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1199. MTL interrupt status register (MTL_INTERRUPT_STATUS)

Table 1291. MTL_INTERRUPT_STATUS field descriptions

Field	Description
8 MTLPIS	MTL Rx Parser Interrupt Status This bit indicates that there is an interrupt from Rx Parser Block. To reset this bit, the application must read the MTL_ Rxp_Interrupt_Status register to get the exact cause of the interrupt and clear its source. 0 MTL Rx Parser Interrupt status not detected 1 MTL Rx Parser Interrupt status detected
13 ESTIS	EST (TAS- 802.1Qbv) Interrupt Status This bit indicates an interrupt event during the operation of 802.1Qbv. To reset this bit, the application must clear the error/event that has caused the Interrupt. 0 Interrupt status not detected 1 Interrupt status detected
14 DBGIS	Debug Interrupt status This bit indicates an interrupt event during the slave access. To reset this bit, the application must read the FIFO Debug Access Status register to get the exact cause of the interrupt and clear its source. 0 Debug Interrupt status not detected 1 Debug Interrupt status detected
29 Q2IS	Queue 2 Interrupt status This bit indicates that there is an interrupt from Queue 2. To reset this bit, the application must read the MTL_Q2_Interrupt_Control_Status register to get the exact cause of the interrupt and clear its source. 0 Queue 2 Interrupt status not detected 1 Queue 2 Interrupt status detected
30 Q1IS	Queue 1 Interrupt status This bit indicates that there is an interrupt from Queue 1. To reset this bit, the application must read the MTL_Q1_Interrupt_Control_Status register to get the exact cause of the interrupt and clear its source. 0 Queue 1 Interrupt status not detected 1 Queue 1 Interrupt status detected
31 Q0IS	Queue 0 Interrupt status This bit indicates that there is an interrupt from Queue 0. To reset this bit, the application must read Queue 0 Interrupt Control and Status register to get the exact cause of the interrupt and clear its source. 0 Queue 0 Interrupt status not detected 1 Queue 0 Interrupt status detected

50.2.2.183 MTL receive queue and DMA channel mapping 0 register (MTL_RXQ_DMA_MAP0)

The Receive queue and DMA channel mapping 0 register.

Offset 0x0C30 Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	Q2DDMACH	0	0	Q2MDMACH	
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	Q1DDMACH	0	0	Q1MDMACH		0	0	0	Q0DDMACH	0	0	Q0MDMACH	
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1200. MTL receive queue and DMA channel mapping 0 register (MTL_RXQ_DMA_MAP0)

Table 1292. MTL_RXQ_DMA_MAP0 field descriptions

Field	Description
11 Q2DDMACH	Queue 2 Enabled for DA-based DMA Channel Selection When set, this bit indicates that the packets received in Queue 2 are routed to a particular DMA channel as decided in the MAC Receiver based on the DMA channel number programmed in the L3-L4 filter registers, or the Ethernet DA address. When reset, this bit indicates that the packets received in Queue 2 are routed to the DMA Channel programmed in the Q2MDMACH field (Bits[18:16]).
14:15 Q2MDMACH	Queue 2 Mapped to DMA Channel This field controls the routing of the received packet in Queue 2 to the DMA channel. This field is valid when the Q2DDMACH field is reset. Following bit combinations are valid: 00 DMA Channel 0 01 DMA Channel 1 10 DMA Channel 2
19 Q1DDMACH	Queue 1 Enabled for DA-based DMA Channel Selection When set, this bit indicates that the packets received in Queue 1 are routed to a particular DMA channel as decided in the MAC Receiver based on the DMA channel number programmed in the L3-L4 filter registers, or the Ethernet DA address. When reset, this bit indicates that the packets received in Queue 1 are routed to the DMA Channel programmed in the Q1MDMACH field.
22:23 Q1MDMACH	Queue 1 Mapped to DMA Channel This field controls the routing of the received packet in Queue 1 to the DMA channel. This field is valid when the Q1DDMACH field is reset. Following bit combinations are valid: 00 DMA Channel 0 01 DMA Channel 1 10 DMA Channel 2

Table 1292. MTL_RXQ_DMA_MAP0 field descriptions (continued)

Field	Description
27 Q0DDMACH	Queue 0 Enabled for DA-based DMA Channel Selection When set, this bit indicates that the packets received in Queue 0 are routed to a particular DMA channel as decided in the MAC Receiver based on the DMA channel number programmed in the L3-L4 filter registers, or the Ethernet DA address. When reset, this bit indicates that the packets received in Queue 0 are routed to the DMA Channel programmed in the Q0MDMACH field.
30:31 Q0MDMACH	Queue 0 Mapped to DMA Channel This field controls the routing of the packet received in Queue 0 to the DMA channel. This field is valid when the Q0DDMACH field is reset. Following bit combinations are valid: 00 DMA Channel 0 01 DMA Channel 1 10 DMA Channel 2

50.2.2.184 MTL time based scheduling control register (MTL_TBS_CTRL)

This register controls the operation of Time Based Scheduling.

Offset 0x0C40 Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R/W	LEOS															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R/W	LEOS								0	LEGOS			0		LEOV	ESTM
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1201. MTL time based scheduling control register (MTL_TBS_CTRL)

Table 1293. MTL_TBS_CTRL field descriptions

Field	Description
0:23 LEOS	Launch Expiry Offset The value in units of 256 nanoseconds that has to be added to the Launch time to compute the Launch Expiry time. Value valid only when LEOV is set. Max value: 999,999,999 ns, additionally should be smaller than CTR-1 value when ESTM mode is set since this value is a modulo CTR value.
25:27 LEGOS	Launch Expiry GSN Offset The number GSN slots that has to be added to the Launch GSN to compute the Launch Expiry time. Value valid only when LEOV is set.

Table 1293. MTL_TBS_CTRL field descriptions (continued)

Field	Description
30 LEOV	Launch Expiry Offset Valid When set indicates the LEOS field is valid. When not set, indicates the Launch Expiry Offset is not valid and the MTL must not check for Launch expiry time.
31 ESTM	EST offset Mode When this bit is set, the Launch Time value used in Time Based Scheduling will be interpreted as an EST offset value and will be added to the Base Time Register (BTR) of the current list. When reset, the Launch Time value will be used as an absolute value that should be compared with the System time [39:8].

50.2.2.185 MTL enhancements to scheduled transmission control register (MTL_EST_CONTROL)

This register controls the operation of Enhancements to Scheduled Transmission (IEEE802.1Qbv).

Offset 0x0C50 Access: User Read/Write




Figure 1202. MTL enhancements to scheduled transmission control register (MTL_EST_CONTROL)

Table 1294. MTL_EST_CONTROL field descriptions

Field	Description
0:7 PTOV	PTP Time Offset Value The value of PTP Clock period multiplied by 6 in nanoseconds. This value is needed to avoid transmission overruns at the beginning of the installation of a new GCL.
8:19 CTOV	Current Time Offset Value Provides a 12 bit time offset value in nano second that is added to the current time to compensate for all the implementation pipeline delays such as the CDC sync delay, buffering delays, data path delays etc. This offset helps to ensure that the impact of gate controls is visible on the line exactly at the pre-determined schedule (or as close to the schedule as possible).

Table 1294. MTL_EST_CONTROL field descriptions (continued)

Field	Description
21:23 TILS	Time Interval Left Shift Amount This field provides the left shift amount for the programmed Time Interval values used in the Gate Control Lists. 000 No left shift needed (equal to x1 ns) 001 Left shift TI by 1 bit (equal to x2 ns) 010 Left shift TI by 2 bits (equal to x4 ns) 011 Left shift TI by 3 bits (equal to x8 ns) 100 Left shift TI by 4 bits (equal to x16 ns) 101 Left shift TI by 5 bits (equal to x32 ns) 110 Left shift TI by 6 bits (equal to x64 ns) 111 Left shift TI by 7 bits (equal to x128 ns)
24:25 LCSE	Loop Count to report Scheduling Error Programmable number of GCL list iterations before reporting an HLBS error defined in EST_Status register. 00 4 iterations 01 8 iterations 10 16 iterations 11 32 iterations
26 DFBS	Drop Frames causing Scheduling Error When set frames reported to cause HOL Blocking due to not getting scheduled (HLBS field of EST_Status register) after 4, 8, 16, 32 (based on LCSE field of this register) GCL iterations are dropped.
27 DDBF	Do not Drop frames during Frame Size Error When set, frames are not be dropped during Head-of-Line blocking due to Frame Size Error (HLBF field of EST_Status register).
30 SSWL	Switch to S/W owned list When set indicates that the software has programmed that list that it currently owns (SWOL) and the hardware should switch to the new list based on the new BTR. Hardware clears this bit when the switch to the SWOL happens to indicate the completion of the switch or when an BTR error (BTRE in Status register) is set. When BTRE is set this bit is cleared but SWOL is not updated as the switch was not successful. Access restriction applies. Setting 1 sets. Self-cleared. Setting 0 has no effect.
31 EEST	Enable EST When reset, the gate control list processing is halted and all gates are assumed to be in Open state. Should be set for the hardware to start processing the gate control lists. During the toggle from 0 to 1, the gate control list processing starts only after the SSWL bit it set.

50.2.2.186 MTL enhancements to scheduled transmission status register (MTL_EST_STATUS)

This register provides status related to Enhancements to Scheduled Transmission (IEEE802.1Qbv).

Offset 0x0C58 Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	CGSN			
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	BTRL				SWOL	0	0	CGCE	HLBS	HLBF	BTRE	SWLC
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1203. MTL enhancements to scheduled transmission status register (MTL_EST_STATUS)

Table 1295. MTL_EST_STATUS field descriptions

Field	Description
12:15 CGSN	Current GCL Slot Number Indicates the slot number of the GCL list. Slot number is a modulo 16 count of the GCL List loops executed so far. Even if a new GCL list is installed, the count is incremental.
20:23 BTRL	BTR Error Loop Count Provides the minimum count (N) for which the equation Current Time <= New BTR + (N × New Cycle Time) becomes true. N = “1111” indicates the iterations exceeded the value of 8 and the hardware was not able to update New BTR to be equal to or greater than Current Time. Software intervention is needed to update the New BTR. Value cleared when BTRE field of this register is cleared.
24 SWOL	S/W owned list When '0' indicates Gate control list number “0” is owned by software and when “1” indicates the Gate Control list “1” is owned by the software. Any reads/writes by the software (using indirect access via GCL_Control) is directed to the list indicated by this value by default. The inverse of this value is treated as HWOL. R/W operations performed by hardware are directed to the list pointed by HWOL by default.
27 CGCE	Constant Gate Control Error This error occurs when the list length (LLR) is 1 and the programmed Time Interval (TI) value after the optional Left Shifting is less than or equal to the Cycle Time (CTR). The above programming implies Gates are either always Closed or always Open based on the Gate Control values; the same effect can be achieved by other simpler (non TSN) programming mechanisms. Since the implementation does not support such a programming an error is reported. Access restriction applies. Self-set to 1 on internal event. Setting 1 clears. Setting 0 has no effect.

Table 1295. MTL_EST_STATUS field descriptions (continued)

Field	Description
28 HLBS	Head-Of-Line Blocking due to Scheduling Set when the frame is not able to win arbitration and get scheduled even after 4 iterations of the GCL. Indicates to software a potential programming error. The one hot encoded values of the Queue Numbers that are not able to make progress are indicated in the MTL_EST_Sch_Error register. Bit cleared when MTL_EST_Sch_Error register is all zeros.
29 HLBF	Head-Of-Line Blocking due to Frame Size Set when HOL Blocking is noticed on one or more Queues as a result of none of the Time Intervals of gate open in the GCL being greater than or equal to the duration needed for frame size (or frame fragment size when preemption is enabled) transmission. The one hot encoded Queue numbers that are experiencing HLBF are indicated in the MTL_EST_Frm_Size_Error register. Additionally, the first Queue number that experienced HLBF along with the frame size is captured in MTL_EST_Frm_Size_Capture register. Bit cleared when MTL_EST_Frame_Size_ Error register is all zeros.
30 BTRE	BTR Error When “1” indicates a programming error in the BTR of SWOL where the programmed value is less than current time. If the BTRL = “1111”, SWOL is not updated and Software should reprogram the BTR to a value greater than current time and then set SSWL to re-initiate the switch to SWOL. Else if the value of BTRL < “1111”, SWOL is updated and this field indicates the number of iterations (of + Cycle Time) taken by hardware to update the BTR to a value greater than Current Time. Access restriction applies. Self-set to 1 on internal event. Setting 1 clears. Setting 0 has no effect.
31 SWLC	Switch to S/W owned list Complete When “1” indicates the hardware has successfully switched to the SWOL, and the SWOL bit has been updated to that effect. Cleared when the SSWL of EST_Control register transitions from 0 to 1, or on a software write. Access restriction applies. Self-set to 1 on internal event. Setting 1 clears. Setting 0 has no effect.

50.2.2.187 MTL enhancements to scheduled transmission schedule error register (MTL_EST_SCH_ERROR)

This register provides the One Hot encoded queue numbers that are having the scheduling related error (timeout).

Offset 0x0C60 Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	SEQN		
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1204. MTL Enhancements to Scheduled Transmission Schedule Error register (MTL_EST_SCH_ERROR)

Table 1296. MTL_EST_SCH_ERROR field descriptions

Field	Description
29:31 SEQN	Schedule Error Queue Number The One Hot Encoded Queue Numbers that have experienced error/timeout described in HLBS field of status register. Access restriction applies. Self-set to 1 on internal event. Setting 1 clears. Setting 0 has no effect.

50.2.2.188 MTL enhancements to scheduled transmission frame size error register (MTL_EST_FRM_SIZE_ERROR)

This register provides the One Hot encoded Queue Numbers that are having the Frame Size related error.

Offset 0x0C64 Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	FEQN		
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1205. MTL enhancements to scheduled transmission frame size error register (MTL_EST_FRM_SIZE_ERROR)

Table 1297. MTL_EST_FRM_SIZE_ERROR field descriptions

Field	Description
29:31 FEQN	Frame Size Error Queue Number The One Hot Encoded Queue Numbers that have experienced error described in HLBF field of status register. Access restriction applies. Self-set to 1 on internal event. Setting 1 clears. Setting 0 has no effect.

50.2.2.189 MTL enhancements to scheduled transmission frame size capture register (MTL_EST_FRM_SIZE_CAPTURE)

This register captures the frame size and queue number of the first occurrence of the frame size related error. Up on clearing it captures the data of immediate next occurrence of a similar error.

Offset 0x0C68 Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	HBFQ	
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	HBFS														
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1206. MTL enhancements to scheduled transmission frame size capture register (MTL_EST_FRM_SIZE_CAPTURE)

Table 1298. MTL_EST_FRM_SIZE_CAPTURE field descriptions

Field	Description
14:15 HBFQ	Queue Number of HLBF Captures the binary value of the of the first Queue (number) experiencing HLBF error (see HLBF field of status register). Value once written is not altered by any subsequent queue errors of similar nature. Once cleared the queue number of the next occurring HLBF error is captured. Width is based on the number of Tx Queues configured; remaining bits are Read-Only. Cleared when MTL_EST_Frm_Size_Error register is all zeros.
17:31 HBFS	Frame Size of HLBF Captures the Frame Size of the dropped frame related to queue number indicated in HBFQ field of this register. Contents of this register should be considered invalid, if this field is zero. Cleared when MTL_EST_Frm_Size_Error register is all zeros.

50.2.2.190 MTL enhancements to scheduled transmission interrupt enable register (MTL_EST_INTR_ENABLE)

This register implements the interrupt enable bits for the various events that generate an interrupt. Bit positions have a 1 to 1 correlation with the status bit positions in MTL_ETS_Status register.

Offset 0x0C70 Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	CGCE	IEHS	IEHF	IEBE	IECC
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1207. MTL enhancements to scheduled transmission interrupt enable register (MTL_EST_INTR_ENABLE)

Table 1299. MTL_EST_INTR_ENABLE field descriptions

Field	Description
27 CGCE	Interrupt Enable for CGCE When set, generates interrupt when the Constant Gate Control Error occurs and is indicated in the status. When reset this event does not generate an interrupt.
28 IEHS	Interrupt Enable for HLBS When set, generates interrupt when the Head-of-Line Blocking due to Scheduling issue and is indicated in the status. When reset this event does not generate an interrupt.
29 IEHF	Interrupt Enable for HLBF When set, generates interrupt when the Head-of-Line Blocking due to Frame Size error occurs and is indicated in the status. When reset this event does not generate an interrupt.
30 IEBE	Interrupt Enable for BTR Error When set, generates interrupt when the BTR Error occurs and is indicated in the status. When reset this event does not generate an interrupt.
31 IECC	Interrupt Enable for Switch List When set, generates interrupt when the configuration change is successful and the hardware has switched to the new list. When reset this event does not generate an interrupt.

50.2.2.191 MTL enhancements to scheduled transmission GCL control register (MTL_EST_GCL_CONTROL)

This register provides the control information for reading/writing to the gate control lists.

Offset 0x0C80 Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	ESTEIEC		ESTEIEE	ERR0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0				ADDR				0	0	DBGB	DBGM	0	GCRR	R1W0	SRWO
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1208. MTL enhancements to scheduled transmission GCL control register (MTL_EST_GCL_CONTROL)

Table 1300. MTL_EST_GCL_CONTROL field descriptions

Field	Description
8:9 ESTEIEC	ECC Inject Error Control for EST Memory When EIEE bit of this register is set, following are the errors inserted based on the value encoded in this field. 00 Insert 1 bit error 01 Insert 2 bit errors 10 Insert 3 bit errors 11 Insert 1 bit error in address field
10 ESTEIEE	EST ECC Inject Error Enable When set along with EEST bit of MTL_EST_Control register, enables the ECC error injection feature. When reset, disables the ECC error injection feature. 0 EST ECC Inject Error is disabled 1 EST ECC Inject Error is enabled
11 ERR0	When set indicates the last write operation was aborted as software writes to GCL and GCL registers is prohibited when SSWL bit of MTL_EST_Control Register is set. Access restriction applies. Self-set to 1 on internal event. Setting 1 clears. Setting 0 has no effect.

Table 1300. MTL_EST_GCL_CONTROL field descriptions (continued)

Field	Description
17:23 ADDR	Gate Control List Address: (GCLA when GCRR is “0”). Provides the address (row number) of the Gate Control List at which the R/W operation has to be performed. By default the Gate Control List pointed by SWOL of MTL_EST_Status is selected for R/W, however if the DBGM bit of this register is set, a debug mode access is given to R/W from DBGB. The width of this field is dependent on depth of EST memory (which is 128); unused bits should be treated as read only. Gate Control list Related Registers Address: (GCRA when GCRR is “1”). By default the GCL related register set pointed by SWOL of MTL_EST_Status is selected for R/W, however if the DBGM bit of this register is set, a debug mode access is given to R/W from DBGB. Lower 3 bits are only used in this mode, higher order bits are treated as Do not Care. Following are the valid bit combinations: 000 BTR Low (31:0) 001 BTR High (63:31) 010 CTR Low (31:0) 011 CTR High (39:32) 100 TER (31:0) 101 LLR (n:0) (where n is (log{depth of EST memory} / log2))
26 DBGB	Debug Mode Bank Select When set to “0” indicates R/W in debug mode should be directed to Bank 0 (GCL0 and corresponding Time related registers). When set to “1” indicates R/W in debug mode should be directed to Bank 1 (GCL1 and corresponding Time related registers). This value is used when DBGM is set and overrides by value of SWOL which is normally used.
27 DBGM	Debug Mode When set to “1” indicates R/W in debug mode where the memory bank (for GCL and Time related registers) is explicitly provided by DBGB value, when set to “0” SWOL bit is used to determine which bank to use.
29 GCRR	Gate Control Related Registers When set to “1” indicates the R/W access is for the GCL related registers (BTR, CTR, TER, LLR) whose address is provided by GCRA. When “0” indicates R/W should be directed to GCL from the address provided by GCLA.
30 R1W0	Read '1', Write '0': When set to '1': read operation When set to '0': write operation.
31 SRWO	Start Read/Write Op When set indicates a Read/Write Op has started and is in progress. When reset by hardware indicates the R/W Op has completed or an error has occurred (when bit 20 is set) Reads: data can be read from MTL_EST_GCL_Data register after this bit is reset Writes: MTL_EST_GCL_Data should be programmed with write data before setting SRWO. Access restriction applies. Setting 1 sets. Self-cleared. Setting 0 has no effect.

50.2.2.192 MTL enhancements to scheduled transmission gate control data register (MTL_EST_GCL_DATA)

This register holds the read data or write data in case of reads and writes respectively.

Offset 0x0C84 Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R/W	GCD															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R/W	GCD															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1209. MTL enhancements to scheduled transmission gate control data register (MTL_EST_GCL_DATA)

Table 1301. MTL_EST_GCL_DATA field descriptions

Field	Description
0:31 GCD	Gate Control Data The data corresponding to the address selected in the GCL_Control register. Used for both Read and Write operations.

50.2.2.193 MTL FPE control STS register (MTL_FPE_CTRL_STS)

This register controls the operation of, and provides status for Frame Preemption (IEEE802.1Qbu/802.3br).

Offset 0x0C90 Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	HRS	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	PEC			0	0	0	0	0	0	AFSZ	
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1210. MTL FPE Control STS register (MTL_FPE_CTRL_STS)

Table 1302. MTL_FPE_CTRL_STS field descriptions

Field	Description
3 HRS	Hold/Release Status 1 Indicates a Set-and-Hold-MAC operation was last executed and the pMAC is in Hold State. 0 Indicates a Set-and-Release-MAC operation was last executed and the pMAC is in Release State.
21:23 PEC	Preemption Classification When set indicates the corresponding Queue must be classified as pre-emptive, when '0' Queue is classified as express. When both EST (Qbv) and Pre-emption are enabled, Queue-0 is always assumed to be pre-emptive. When EST (Qbv) is enabled Queues categorized as pre-emptive here are always assumed to be in “Open” state in the Gate Control List.
30:31 AFSZ	Additional Fragment Size Used to indicate, in units of 64 bytes, the minimum number of bytes over 64 bytes required in non-final fragments of pre-empted frames. The minimum non-final fragment size is (AFSZ +1) × 64 bytes.

50.2.2.194 MTL FPE advance register (MTL_FPE_ADVANCE)

This register holds the Hold and Release Advance time.

Offset 0x0C94 Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	RADV															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	HADV															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1211. MTL FPE advance register (MTL_FPE_ADVANCE)

Table 1303. MTL_FPE_ADVANCE field descriptions

Field	Description
0:15 RADV	Release Advance The maximum time in nanoseconds that can elapse between issuing a Release to the MAC and the MAC being ready to resume transmission of preemptable frames, in the absence of there being any express frames available for transmission.
16:31 HADV	Hold Advance The maximum time in nanoseconds that can elapse between issuing a Hold to the MAC and the MAC ceasing to transmit any preemptable frame that is in the process of transmission or any preemptable frames that are queued for transmission.

50.2.2.195 MTL RXP control status register (MTL_RXP_CONTROL_STATUS)

This register establishes the operating mode of Rx Parser and provides some status.

Offset 0x0CA0 Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	RXPI	0	0	0	0	0	0	0	NPE							
W																
Reset	1	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	NVE							
W																
Reset	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1

Figure 1212. MTL RXP control status register (MTL_RXP_Control_Status)

Table 1304. MTL_RXP_Control_Status field descriptions

Field	Description
0 RXPI	RX Parser in Idle state This status bit is set to 1 when the Rx parser is in Idle State and waiting for a new packet for processing. This bit is used as a handshake with software when parser gets disabled. After disabling, when bit is set then software can update the Rx parser instruction table. 0 RX Parser not in Idle state 1 RX Parser in Idle state
8:15 NPE	Number of parsable entries in the Instruction table This control indicates the number of parsable entries in the Instruction Memory. This is used in Rx parser logic to detect programming Error. In case number of parsed entries for a packet is more than this entry then NPEOVIS bit in the MTL_RXP_Interrupt_Control_Status register is set.
24:31 NVE	Number of valid entries in the Instruction table This control indicates the number of valid entries in the Instruction Memory. This is used in Rx parser logic to detect any programming Error. In case while parsing Table address (memory address) found to be more than this entry then NVEOVIS bit in the MTL_RXP_Interrupt_Control_Status register is set. **Note:** The minimum value of this should be 2.

50.2.2.196 MTL RXP interrupt control status register (MTL_RXP_INTERRUPT_CONTROL_STATUS)

This register provides enable control for the interrupts and provides interrupt status.

Offset 0x0CA4 Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	PDRFIE	FOOVIE	NPEOVIE	NVEOVIE
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0					PDRFIS	FOOVIS	NPEOVIS	NVEOVIS
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1213. MTL RXP interrupt control status register (MTL_RXP_Interrupt_Control_Status)

Table 1305. MTL_RXP_Interrupt_Control_Status field descriptions

Field	Description
12 PDRFIE	Packet Drop due to RF Interrupt Enable When this bit is set, the PDRFIS interrupt is enabled. When this bit is reset, the PDRFIS interrupt is disabled. 0 Packet Drop due to RF Interrupt is disabled 1 Packet Drop due to RF Interrupt is enabled
13 FOOVIE	Frame Offset Overflow Interrupt Enable When this bit is set, the FOOVIS interrupt is enabled. When this bit is reset, the FOOVIS interrupt is disabled. 0 Frame Offset Overflow Interrupt is disabled 1 Frame Offset Overflow Interrupt is enabled
14 NPEOVIE	Number of Parsable Entries Overflow Interrupt Enable When this bit is set, the NPEOVIS interrupt is enabled. When this bit is reset, the NPEOVIS interrupt is disabled. 0 Number of Parsable Entries Overflow Interrupt is disabled 1 Number of Parsable Entries Overflow Interrupt is enabled
15 NVEOVIE	Number of Valid Entries Overflow Interrupt Enable When this bit is set, the NVEOVIS interrupt is enabled. When this bit is reset, the NVEOVIS interrupt is disabled. 0 Number of Valid Entries Overflow Interrupt is disabled 1 Number of Valid Entries Overflow Interrupt is enabled
28 PDRFIS	Packet Dropped due to RF Interrupt Status If the Rx Parser result says to drop the packet by setting RF=1 in the instruction memory, then this bit is set to 1. This bit is cleared when the application writes 1 to this bit. Access restriction applies. Self-set to 1 on internal event. Setting 1 clears. Setting 0 has no effect. 0 Packet Dropped due to RF Interrupt Status not detected 1 Packet Dropped due to RF Interrupt Status detected

Table 1305. MTL_RXP_Interrupt_Control_Status field descriptions (continued)

Field	Description
29 FOOVIS	Frame Offset Overflow Interrupt Status While parsing if the Instruction table entry's 'Frame Offset' found to be more than EOF offset, then this bit is set. This bit is cleared when the application writes 1 to this bit. Access restriction applies. Self-set to 1 on internal event. Setting 1 clears. Setting 0 has no effect. 0 Frame Offset Overflow Interrupt Status not detected 1 Frame Offset Overflow Interrupt Status detected
30 NPEOVIS	Number of Parsable Entries Overflow Interrupt Status While parsing a packet if the number of parsed entries found to be more than NPE[] (Number of Parseable Entries in MTL_RXP_Control register), then this bit is set to 1. This bit is cleared when the application writes 1 to this bit. Access restriction applies. Self-set to 1 on internal event. Setting 1 clears. Setting 0 has no effect. 0 Number of Parsable Entries Overflow Interrupt Status not detected 1 Number of Parsable Entries Overflow Interrupt Status detected
31 NVEOVIS	Number of Valid Entries Overflow Interrupt Status While parsing if the Instruction address found to be more than NVE (Number of Valid Entries in MTL_RXP_Control register), then this bit is set to 1. This bit is cleared when the application writes 1 to this bit. Access restriction applies. Self-set to 1 on internal event. Setting 1 clears. Setting 0 has no effect. 0 Number of Valid Entries Overflow Interrupt Status not detected 1 Number of Valid Entries Overflow Interrupt Status detected

50.2.2.197 MTL RXP drop count register (MTL_RXP_DROP_CNT)

This register provides the drop count of Rx Parser initiated drops.




Figure 1214. MTL RXP drop count register (MTL_RXP_Drop_Cnt)

Table 1306. MTL_RXP_Drop_Cnt field descriptions

Field	Description
0 RXPDCOVF	Rx Parser Drop Counter Overflow Bit When set, this bit indicates that the MTL_RXP_Drop_cnt (RXPDC) Counter field crossed the maximum limit. Access restriction applies. Clears on read. Self-set to 1 on internal event. 0 Rx Parser Drop count overflow not occurred 1 Rx Parser Drop count overflow occurred
1:31 RXPDC	Rx Parser Drop count This 31-bit counter is implemented whenever a Rx Parser drops a packet due to RF =1. The counter is cleared when the register is read.

50.2.2.198 MTL RXP error count register (MTL_RXP_ERROR_CNT)

This register provides the Rx Parser related error occurrence count.




Figure 1215. MTL RXP error count register (MTL_RXP_Error_Cnt)

Table 1307. MTL_RXP_Error_Cnt field description

Field	Description
0 RXPECOVF	Rx Parser Error Counter Overflow Bit When set, this bit indicates that the MTL_RXP_Error_cnt (RXPEC) Counter field crossed the maximum limit. Access restriction applies. Clears on read. Self-set to 1 on internal event. 0 Rx Parser Error count overflow not occurred 1 Rx Parser Error count overflow occurred
1:31 RXPEC	Rx Parser Error count This 31-bit counter is implemented whenever a Rx Parser encounters following Error scenarios: – Entry address ≥ NVE[] – Number Parsed Entries ≥ NPE[] – Entry address > EOF data entry address The counter is cleared when the register is read.

50.2.2.199 MTL RXP indirect access control status register (MTL_RXP_INDIRECT_ACC_CONTROL_STATUS)

This register provides the Indirect Access control and status for Rx Parser memory.

Offset 0x0CB0 Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	START BUSY	0	0	0	0	0	0	0	0	RXPEIEC		RXPEIEE	0	0	0	WRRDN
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	ADDR									
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1216. MTL RXP indirect access control status register (MTL_RXP_Indirect_Acc_Control_Status)

Table 1308. MTL_RXP_Indirect_Acc_Control_Status field descriptions

Field	Description
0 STARTBUSY	FRP Instruction Table Access Busy When this bit is set to 1 by the software then it indicates to start the Read/Write operation from/to the Rx Parser Memory. Software should read this bit as 0 before issuing read or write request to access the Parser Memory Instructions. This bit when set to 1 indicates that hardware is busy until it gets cleared by hardware and software should not issue any read or write operation. 0 Hardware not busy 1 Hardware is busy (Read/Write operation from/to the Rx Parser Memory)
9:10 RXPEIEC	ECC Inject Error Control for Rx Parser Memory When EIEE bit of this register is set, following are the errors inserted based on the value encoded in this field: 00 Insert 1 bit error 01 Insert 2 bit errors 10 Insert 3 bit errors 11 Insert 1 bit error in address field
11 RXPEIEE	ECC Inject Error Enable for Rx Parser Memory When set, enables the ECC error injection feature. When reset, disables the ECC error injection feature. 0 ECC Inject Error for Rx Parser Memory is disabled 1 ECC Inject Error for Rx Parser Memory is enabled
15 WRRDN	Read Write Control When this bit is set to 1 indicates the write operation to the Rx Parser Memory. When this bit is set to 0 indicates the read operation to the Rx Parser Memory. 0 Read operation to the Rx Parser Memory 1 Write operation to the Rx Parser Memory
22:31 ADDR	FRP Instruction Table Offset Address This field indicates the ADDR of the 32-bit entry in Rx parser instruction table. Each entry has 128-bit (4x32-bit words). The X depends on the configurable DWC_EQOS_FRP_ENTRIES. If DWC_EQOS_FRP_ENTRIES == 256, then X = 9. If DWC_EQOS_FRP_ENTRIES = 128, then X = 8. IF DWC_EQOS_FRP_ENTRIES = 64, then X = 7. This is can be written by the software before issuing any Read/Write command. The hardware auto-increments this field after the read-write operation gets completed.

50.2.2.200 MTL RXP indirect access data register (MTL_RXP_INDIRECT_ACC_DATA)

This register holds the data associated to Indirect Access to Rx Parser memory.




Figure 1217. MTL RXP indirect access data register (MTL_RXP_Indirect_Acc_Data)

Table 1309. MTL_RXP_Indirect_Acc_Data field description

Field	Description
0:31 DATA	FRP Instruction Table Write/Read Data Software should write this register before issuing any write command. The hardware provides the read data from the Rx Parser Memory for read operation when STARTBUSY = 0 after read command.

50.2.2.201 MTL ECC Control register (MTL_ECC_CONTROL)

This register establishes the operating mode of ECC related to MTL memories.




Figure 1218. MTL ECC control register (MTL_ECC_CONTROL)

Table 1310. MTL_ECC_CONTROL field descriptions

Field	Description
23 MEEAO	MTL ECC Error Address Status Over-ride When set, the following error address fields will hold the last valid address where the error is detected. When reset, the following error address fields will hold the first address where the error is detected. EUEAS/ECEAS of MTL_ECC_Err_Addr_Status register. 0 MTL ECC Error Address Status Over-ride is disabled 1 MTL ECC Error Address Status Over-ride is enabled
28 MRXPEE	MTL Rx Parser ECC Enable When set to 1, enables the ECC feature for Rx Parser memory. When set to zero, disables the ECC feature for Rx Parser memory. 0 MTL Rx Parser ECC is disabled 1 MTL Rx Parser ECC is enabled
29 MESTEE	MTL EST ECC Enable When set to 1, enables the ECC feature for EST memory. When set to zero, disables the ECC feature for EST memory. 0 MTL EST ECC is disabled 1 MTL EST ECC is enabled
30 MRXEE	MTL Rx FIFO ECC Enable When set to 1, enables the ECC feature for MTL Rx FIFO memory. When set to zero, disables the ECC feature for MTL Rx FIFO memory. 0 MTL Rx FIFO ECC is disabled 1 MTL Rx FIFO ECC is enabled
31 MTXEE	MTL Tx FIFO ECC Enable When set to 1, enables the ECC feature for MTL Tx FIFO memory. When set to zero, disables the ECC feature for MTL Tx FIFO memory. 0 MTL Tx FIFO ECC is disabled 1 MTL Tx FIFO ECC is enabled

50.2.2.202 MTL Safety Interrupt Status register (MTL_SAFETY_INTERRUPT_STATUS)

This register provides Safety interrupt status.

Offset 0x0CC4 Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	MCSIS	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	MEUIS	MECIS
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1219. MTL safety interrupt status register (MTL_Safety_Interrupt_Status)

Table 1311. MTL_Safety_Interrupt_Status field descriptions

Field	Description
0 MCSIS	MAC Safety Uncorrectable Interrupt Status Indicates an uncorrectable Safety-related Interrupt is set in the MAC module. MAC_DPP_FSM_Interrupt_Status register should be read when this bit is set, to get the cause of the Safety Interrupt in MAC. 0 MAC Safety Uncorrectable Interrupt Status not detected 1 MAC Safety Uncorrectable Interrupt Status detected
30 MEUIS	MTL ECC Uncorrectable error Interrupt Status This bit indicates an uncorrectable error interrupt event in the MTL ECC safety feature. To get the exact cause of the interrupt the application should read the MTL_ECC_Interrupt_Status register. 0 MTL ECC Uncorrectable error Interrupt Status not detected 1 MTL ECC Uncorrectable error Interrupt Status detected
31 MECIS	MTL ECC Correctable error Interrupt Status This bit indicates a correctable error interrupt event in the MTL ECC safety feature. To get the exact cause of the interrupt the application should read the MTL_ECC_Interrupt_Status register. 0 MTL ECC Correctable error Interrupt Status not detected 1 MTL ECC Correctable error Interrupt Status detected

50.2.2.203 MTL ECC interrupt enable register (MTL_ECC_INTERRUPT_ENABLE)

This register provides enable bits for the ECC interrupts.

Offset 0x0CC8 Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	RPCEIE	0	0	0	ECEIE	0	0	0	RXCEIE	0	0	0	TXCEIE
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1220. MTL ECC interrupt enable register (MTL_ECC_INTERRUPT_ENABLE)

Table 1312. MTL_ECC_INTERRUPT_ENABLE field descriptions

Field	Description
19 RPCEIE	Rx Parser memory Correctable Error Interrupt Enable When set, generates an interrupt when an uncorrectable error is detected at the Rx Parser memory interface. It is indicated in RPCES status bit of MTL_ECC_Interrupt_Status register. When reset this event does not generate an interrupt. 0 Rx Parser memory Correctable Error Interrupt is disabled 1 Rx Parser memory Correctable Error Interrupt is enabled
23 ECEIE	EST memory Correctable Error Interrupt Enable When set, generates an interrupt when a correctable error is detected at the MTL EST memory interface. It is indicated in the ECES bit of MTL_ECC_Interrupt_Status register. When reset this event does not generate an interrupt. 0 EST memory Correctable Error Interrupt is disabled 1 EST memory Correctable Error Interrupt is enabled
27 RXCEIE	Rx memory Correctable Error Interrupt Enable When set, generates an interrupt when a correctable error is detected at the MTL Rx memory interface. It is indicated in the RXCES bit of MTL_ECC_Interrupt_Status register. When reset this event does not generate an interrupt. 0 Rx memory Correctable Error Interrupt is disabled 1 Rx memory Correctable Error Interrupt is enabled
31 TXCEIE	Tx memory Correctable Error Interrupt Enable When set, generates an interrupt when a correctable error is detected at the MTL Tx memory interface. It is indicated in the TXCES bit of MTL_ECC_Interrupt_Status register. When reset this event does not generate an interrupt. 0 Tx memory Correctable Error Interrupt is disabled 1 Tx memory Correctable Error Interrupt is enabled

50.2.2.204 MTL ECC interrupt status register (MTL_ECC_INTERRUPT_STATUS)

This register provides MTL ECC Interrupt Status.

Offset 0x0CCC Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	RPUES	RPAMS	RPCES	0	EUES	EAMS	ECES	0	RXUES	RXAMS	RXCES	0	TXUES	TXAMS	TXCES
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1221. MTL ECC interrupt status register (MTL_ECC_INTERRUPT_STATUS)

Table 1313. MTL_ECC_INTERRUPT_STATUS field descriptions

Field	Description
17 RPUES	Rx Parser memory Uncorrectable Error Status When set, indicates that an uncorrectable error is detected at Rx Parser memory interface. 0 Rx Parser memory Uncorrectable Error Status not detected 1 Rx Parser memory Uncorrectable Error Status detected
18 RPAMS	MTL Rx Parser memory Address Mismatch Status This bit when set indicates that address mismatch is found for address bus of Rx Parser memory. 0 MTL Rx Parser memory Address Mismatch Status not detected 1 MTL Rx Parser memory Address Mismatch Status detected
19 RPCES	MTL Rx Parser memory Correctable Error Status This bit when set indicates that correctable error is detected at RX Parser memory interface. 0 MTL Rx Parser memory Correctable Error Status not detected 1 MTL Rx Parser memory Correctable Error Status detected
21 EUES	MTL EST memory Uncorrectable Error Status When set, indicates that an uncorrectable error is detected at MTL EST memory interface. 0 MTL EST memory Uncorrectable Error Status not detected 1 MTL EST memory Uncorrectable Error Status detected
22 EAMS	MTL EST memory Address Mismatch Status This bit when set indicates that address mismatch is found for address bus of MTL EST memory. 0 MTL EST memory Address Mismatch Status not detected 1 MTL EST memory Address Mismatch Status detected

Table 1313. MTL_ECC_INTERRUPT_STATUS field descriptions (continued)

Field	Description
23 ECES	MTL EST memory Correctable Error Status This bit when set indicates that correctable error is detected at the MTL EST memory. 0 MTL EST memory Correctable Error Status not detected 1 MTL EST memory Correctable Error Status detected
25 RXUES	MTL Rx memory Uncorrectable Error Status When set, indicates that an uncorrectable error is detected at the MTL Rx memory interface. 0 MTL Rx memory Uncorrectable Error Status not detected 1 MTL Rx memory Uncorrectable Error Status detected
26 RXAMS	MTL Rx memory Address Mismatch Status This bit when set indicates that address mismatch is found for address bus of the MTL Rx memory. 0 MTL Rx memory Address Mismatch Status not detected 1 MTL Rx memory Address Mismatch Status detected
27 RXCES	MTL Rx memory Correctable Error Status This bit when set indicates that correctable error is detected at the MTL Rx memory. 0 MTL Rx memory correctable Error Status not detected 1 MTL Rx memory correctable Error Status detected
29 TXUES	MTL Tx memory Uncorrectable Error Status When set, indicates that an uncorrectable error is detected at the MTL TX memory interface. 0 MTL Tx memory Uncorrectable Error Status not detected 1 MTL Tx memory Uncorrectable Error Status detected
30 TXAMS	MTL Tx memory Address Mismatch Status This bit when set indicates that address mismatch is found for address bus of the MTL Tx memory. 0 MTL Tx memory Address Mismatch Status not detected 1 MTL Tx memory Address Mismatch Status detected
31 TXCES	MTL Tx memory Correctable Error Status This bit when set indicates that a correctable error is detected at the MTL Tx memory. 0 MTL Tx memory Correctable Error Status not detected 1 MTL Tx memory Correctable Error Status detected

50.2.2.205 MTL ECC Error Status Rctl register (MTL_ECC_ERR_STS_RCTL)

This register establishes the control for ECC Error status capture.

Offset 0x0CD0 Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	CUES	CCES	EMS			EESRE
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1222. MTL ECC Error Status Rctl register (MTL_ECC_Err_Sts_Rctl)

Table 1314. MTL_ECC_Err_Sts_Rctl field descriptions

Field	Description
26 CUES	Clear Uncorrectable Error Status When this bit is set along with EESRE bit of this register, based on the EMS field of this register, the respective memory‘s uncorrectable error address and uncorrectable error count values will be cleared upon reading. Hardware resets this bit when all the error status values are cleared. 0 Clear Uncorrectable Error Status not detected 1 Clear Uncorrectable Error Status detected
27 CCES	Clear Correctable Error Status When this bit is set along with EESRE bit of this register, based on the EMS field of this register, the respective memory‘s correctable error address and correctable error count values will be cleared upon reading. Hardware resets this bit when all the error status values are cleared. 0 Clear Correctable Error Status not detected 1 Clear Correctable Error Status detected

Table 1314. MTL_ECC_Err_Sts_Rctl field descriptions (continued)

Field	Description
28:30 EMS	MTL ECC Memory Selection When EESRE bit of this register is set, this field indicates which memory's error status value to be read. The memory selection encoding is as described below. 000 MTL Tx memory 001 MTL Rx memory 010 MTL EST memory 011 MTL Rx Parser memory 100 DMA TSO memory
31 EESRE	MTL ECC Error Status Read Enable When this bit is set, based on the EMS field of this register, the respective memory's error status values will be captured as described below: – The correctable and uncorrectable error count values will be captured into MTL_ECC_Err_Cnt_Status register – The address location's of correctable and uncorrectable errors will be captured into MTL_ECC_Err_Addr_Status register Hardware resets this bit when all the status values are captured into the MTL_ECC_Err_Cnt_Status and MTL_ECC_Err_Addr_Status registers. 0 MTL ECC Error Status Read is disabled 1 MTL ECC Error Status Read is enabled

50.2.2.206 MTL ECC Error Address Status register (MTL_ECC_ERR_ADDR_STATUS)

This register provides the memory addresses for the correctable and uncorrectable errors.

Offset 0x0CD4 Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	EUEAS															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	ECEAS															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1223. MTL ECC Error Address Status register (MTL_ECC_Err_Addr_Status)

Table 1315. MTL_ECC_Err_Addr_Status field descriptions

Field	Description
0:15 EUEAS	MTL ECC Uncorrectable Error Address Status Based on the EMS field of MTL_ECC_Err_Sts_Rctl register, this field holds the respective memory‘s address locations for which an uncorrectable error or address mismatch is detected. When MEEAO bit of MTL_ECC_Control register is set, this field holds the last valid address of memory for which either an uncorrectable error or an address mismatch is detected. When MEEAO bit of MTL_ECC_Control register is reset, this field holds the first address of the memory for which either an uncorrectable error or address mismatch is detected.
16:31 ECEAS	MTL ECC Correctable Error Address Status Based on the EMS field of MTL_ECC_Err_Sts_Rctl register, this field holds the respective memory‘s address locations for which a correctable error is detected. When MEEAO bit of MTL_ECC_Control register is set, this field holds the last valid address of memory for which correctable error or address mismatch is detected. When MEEAO bit of MTL_ECC_Control register is reset, this field holds the first address of the memory for which correctable error is detected.

50.2.2.207 MTL ECC Error Counter Status register (MTL_ECC_ERR_CNTR_STATUS)

This register provides ECC error count for correctable and uncorrectable errors.

Offset 0x0CD8 Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	EUECS			
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	ECECS							
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1224. MTL ECC Error Counter Status register (MTL_ECC_ERR_CNTR_STATUS)

Table 1316. MTL_ECC_Err_Cntr_Status field descriptions

Field	Description
12:15 EUECS	MTL ECC Uncorrectable Error Counter Status Based on the EMS field of MTL_ECC_Err_Cntr_Rctl register, this field holds the respective memory's uncorrectable error count value.
24:31 ECECS	MTL ECC Correctable Error Counter Status Based on the EMS field of MTL_ECC_Err_Cntr_Rctl register, this field holds the respective memory's correctable error count value.

50.2.2.208 MTL Data Parity Protection Control register (MTL_DPP_CONTROL)

This register establishes the operating mode of Data Parity protection and error injection.

Offset 0x0CE0 Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	IPERD	IPETD	IPETSO	IPEDDC	IPEMRF	IPEMTS	IPEMC	IPEID	0	EPSI	OPE	EDPP
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1225. MTL Data Parity Protection Control register (MTL_DPP_CONTROL)

Table 1317. MTL_DPP_Control field descriptions

Field	Description
20 IPERD	Insert Parity error in Rx write-back Descriptor parity generator When set to 1, parity bit of first valid data generated by the DMA Rx write-back descriptor parity generator (or at PG8 as shown in *Figure 1319: Receive Datapath Parity Protection*) is flipped. 0 Insert Parity error in Rx write-back Descriptor parity generator is disabled 1 Insert Parity error in Rx write-back Descriptor parity generator is enabled
21 IPETD	Insert Parity error in Tx write-back Descriptor parity generator When set to 1, parity bit of first valid data generated by the DMA Tx write-back descriptor parity generator (or at PG4 as shown in *Figure 1318: Transmit Datapath Parity Protection*) is flipped. Hardware will clear this bit once respective parity bit is flipped. Values: 0 Insert Parity error in Tx write-back Descriptor parity generator is disabled 1 Insert Parity error in Tx write-back Descriptor parity generator is enabled
22 IPETSO	Insert Parity Error in DMA TSO parity generator When set to 1, parity bit of first valid data generated by the DMA TSO parity generator is (or at PG3 as shown in *Figure 1318: Transmit Datapath Parity Protection*) flipped. Hardware will clear this bit once respective parity bit is flipped. 0 Insert Parity Error in DMA TSO parity generator is disabled 1 Insert Parity Error in DMA TSO parity generator is enabled

Table 1317. MTL_DPP_Control field descriptions (continued)

Field	Description
23 IPEDDC	Insert Parity Error in DMA DTX Control word parity generator When set to 1, parity bit of first valid data generated by the DMA DTX Control word parity generator (or at PG2 as shown in *Figure 1318: Transmit Datapath Parity Protection*) is flipped. Hardware will clear this bit once respective parity bit is flipped. 0 Insert Parity Error in DMA DTX Control word parity generator is disabled 1 Insert Parity Error in DMA DTX Control word parity generator is enabled
24 IPEMRF	Insert Parity Error in MTL Rx FIFO read control parity generator When set to 1, parity bit of first valid data generated by the MTL Rx FIFO read control parity generator (or at PG7 as shown in *Figure 1319: Receive Datapath Parity Protection*) is flipped. Hardware will clear this bit once respective parity bit is flipped. 0 Insert Parity Error in MTL Rx FIFO read control parity generator is disabled 1 Insert Parity Error in MTL Rx FIFO read control parity generator is enabled
25 IPEMTS	Insert Parity Error in MTL Tx Status parity generator When set to 1, parity bit of first valid data generated by the MTL Tx Status parity generator (or at PG6 as shown in *Figure 1318: Transmit Datapath Parity Protection*) is flipped. Hardware will clear this bit once respective parity bit is flipped. 0 Insert Parity Error in MTL Tx Status parity generator is disabled 1 Insert Parity Error in MTL Tx Status parity generator is enabled
26 IPEMC	Insert Parity Error in MTL checksum parity generator When set to 1, parity bit of first valid data generated by the MTL checksum parity generator (or at PG5 as shown in *Figure 1318: Transmit Datapath Parity Protection*) is flipped. Hardware will clear this bit once the respective parity bit is flipped. 0 Insert Parity Error in MTL checksum parity generator is disabled 1 Insert Parity Error in MTL checksum parity generator is enabled
27 IPEID	Insert Parity Error in Interface Data parity generator When set to 1, parity bit of first valid input data generated by the Interface data parity generator (or at PG1 as shown in *Figure 1318: Transmit Datapath Parity Protection*) is flipped. Following are the input data bus on which parity bits are generated based on configuration selected: AHB hrdata_i Hardware will clear this bit once the respective parity bit is flipped. 0 Insert Parity Error in Interface Data parity generator is disabled 1 Insert Parity Error in Interface Data parity generator is enabled
29 EPSI	Enable Parity on Slave Interface port When set to 1, enables the parity check for the slave interface ports and disables the internal generation of parity for the input slave data port. When set to 0, disables the parity check for the slave interface ports and enables the internal parity generation for the input slave data port. 0 Parity on Slave Interface port is disabled 1 Parity on Slave Interface port is enabled

Table 1317. MTL_DPP_Control field descriptions (continued)

Field	Description
30 OPE	Odd Parity Enable When set to 1, enables odd parity protection on all the external interfaces and when set to 0, enables even parity protection on all the external interfaces. 0 Odd Parity is disabled 1 Odd Parity is enabled
31 EDPP	Enable Data path Parity Protection When set to 1, enables the parity protection for EQOS datapath by generating and checking the parity on EQOS datapath. When set to 0, disables the parity protection for EQOS datapath. 0 Data path Parity Protection is disabled 1 Data path Parity Protection is enabled

50.2.2.209 MTL queue 0 transmit operation mode register (MTL_TXQ0_OPERATION_MODE)

The Queue 0 transmit operation mode register establishes the Transmit queue operating modes and commands.

Offset 0x0D00 Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	TQS					
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	TTC			TXQEN		TSF	FTQ
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1226. Queue 0 transmit operation mode register (MTL_TXQ0_OPERATION_MODE)

Table 1318. MTL_TXQ0_OPERATION_MODE field descriptions

Field	Description
10:15 TQS	Transmit Queue Size This field indicates the size of the allocated Transmit queues in blocks of 256 bytes. A value of 0 indicates 256 bytes.
25:27 TTC	Transmit Threshold Control These bits control the threshold level of the MTL Tx Queue. The transmission starts when the packet size within the MTL Tx Queue is larger than the threshold. In addition, full packets with length less than the threshold are also transmitted. These bits are used only when the TSF bit is reset. 000 32 001 64 010 96 011 128 100 192 101 256 110 384 111 512
28:29 TXQEN	Transmit Queue Enable This field is used to enable/disable the transmit queue 0. 00 Not enabled 01 Reserved 10 Enabled 11 Reserved
30 TSF	Transmit Store and Forward When this bit is set, the transmission starts when a full packet resides in the MTL Tx queue. When this bit is set, the TTC values specified in Bits[25:27] of this register are ignored. This bit should be changed only when the transmission is stopped.
31 FTQ	Flush Transmit Queue When this bit is set, the Tx queue controller logic is reset to its default values. Therefore, all the data in the Tx queue is lost or flushed. This bit is internally reset when the flushing operation is complete. Until this bit is reset, you should not write to the MTL_TxQ1_Operation_Mode register. The data which is already accepted by the MAC transmitter is not flushed. It is scheduled for transmission and results in underflow and runt packet transmission. **Note:** The flush operation is complete only when the Tx queue is empty and the application has accepted the pending Tx Status of all transmitted packets. To complete this flush operation, the PHY Tx clock (clk_tx_i) should be active. Access restriction applies. Setting 1 sets. Self-cleared. Setting 0 has no effect.

50.2.2.210 MTL queue 0 underflow counter register (MTL_TXQ0_UNDERFLOW)

The Queue 0 Underflow Counter register contains the counter for packets aborted because of Transmit queue underflow and packets missed because of Receive queue packet flush.

Offset 0x0D04 Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	UFCNTOVF						UFFRMCNT					
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1227. Queue 0 underflow counter register (MTL_TXQ0_UNDERFLOW)

Table 1319. MTL_TXQ0_UNDERFLOW field descriptions

Field	Description
20 UFCNTOVF	Overflow Bit for Underflow Packet Counter This bit is set every time the Tx queue Underflow Packet Counter field overflows, that is, it has crossed the maximum count. In such a scenario, the overflow packet counter is reset to all-zeros and this bit indicates that the rollover happened. Access restriction applies. Clears on read. Self-set to 1 on internal event.
21:31 UFFRMCNT	Underflow Packet Counter This field indicates the number of packets aborted by the controller because of Tx Queue Underflow. This counter is incremented each time the MAC aborts outgoing packet because of underflow. The counter is cleared when this register is read with mci_be_i[0] at 1'b1. Access restriction applies. Clears on read. Self-set to 1 on internal event.

50.2.2.211 MTL queue 0 transmit debug register (MTL_TXQ0_DEBUG)

The Queue 0 Transmit Debug register gives the debug status of various blocks related to the Transmit queue.

Offset 0x0D08 Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	STXSTSF			0	PTXQ		
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	TXSTSFSTS	TXQSTS	TWCSTS	TRCSTS		TXQPAUSED
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1228. Queue 0 transmit debug register (MTL_TXQ0_DEBUG)

Table 1320. MTL_TXQ0_DEBUG field descriptions

Field	Description
9:11 STXSTSF	Number of Status Words in Tx Status FIFO of Queue This field indicates the current number of status in the Tx Status FIFO of this queue. When the DTXSTS bit of MTL_Operation_Mode register is set to 1, this field does not reflect the number of status words in Tx Status FIFO.
13:15 PTXQ	Number of Packets in the Transmit Queue This field indicates the current number of packets in the Tx Queue. When the DTXSTS bit of MTL_Operation_Mode register is set to 1, this field does not reflect the number of packets in the Transmit queue.
26 TXSTSFSTS	MTL Tx Status FIFO Full Status When high, this bit indicates that the MTL Tx Status FIFO is full. Therefore, the MTL cannot accept any more packets for transmission.
27 TXQSTS	MTL Tx Queue Not Empty Status When this bit is high, it indicates that the MTL Tx Queue is not empty and some data is left for transmission.
28 TWCSTS	MTL Tx Queue Write Controller Status When high, this bit indicates that the MTL Tx Queue Write Controller is active, and it is transferring the data to the Tx Queue.

Table 1320. MTL_TXQ0_DEBUG field descriptions (continued)

Field	Description
29:30 TRCSTS	MTL Tx Queue Read Controller Status This field indicates the state of the Tx Queue Read Controller: 00 Idle state 01 Read state (transferring data to the MAC transmitter) 10 Waiting for pending Tx Status from the MAC transmitter 11 Flushing the Tx queue because of the Packet Abort request from the MAC
31 TXQPAUSED	Transmit Queue in Pause When this bit is high and the Rx flow control is enabled, it indicates that the Tx Queue is in the Pause condition (in the full-duplex only mode) because of the following: Reception of the PFC packet for the priorities assigned to the Tx Queue when PFC is enabled. Reception of 802.3x Pause packet when PFC is disabled.

50.2.2.212 MTL queue 0 ETS status register (MTL_TXQ0_ETS_STATUS)

The Queue 0 ETS status register provides the average traffic transmitted in Queue 0.

Offset 0x0D14 Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	ABS							
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	ABS															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1229. Queue 0 ETS status register (MTL_TXQ0_ETS_STATUS)

Table 1321. MTL_TXQ0_ETS_STATUS field descriptions

Field	Description
8:31 ABS	Average Bits per Slot This field contains the average transmitted bits per slot.

50.2.2.213 MTL queue 0 quantum or weights register (MTL_TXQ0_QUANTUM_WEIGHT)

The Queue 0 Quantum or Weights register contains weights for the Weighted Round Robin (WRR), for Queue 0.

Offset 0x0D18 Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	ISCQW				
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	ISCQW															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1230. MTL Queue 0 quantum or weights register (MTL_TXQ0_QUANTUM_WEIGHT)

Table 1322. MTL_TXQ0_QUANTUM_WEIGHT field descriptions

Field	Description
11:31 ISCQW	When WRR algorithm is enabled for Queue 0 traffic, this field contains the weight for this queue. The maximum value is 0x64. Bits [11:24] must be written to zero.

50.2.2.214 MTL interrupt control status register (MTL_Q0_INTERRUPT_CONTROL_STATUS)

This register contains the interrupt enable and status bits for the queue 0 interrupts.

Offset 0x0D2C Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	RXOIE	0	0	0	0	0	0	0	RXOVFIS
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	ABPSIE	TXUIE	0	0	0	0	0	0	ABPSIS	TXUNFIS
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1231. MTL interrupt control status register (MTL_Q0_INTERRUPT_CONTROL_STATUS)

Table 1323. MTL_Q0_INTERRUPT_CONTROL_STATUS field descriptions

Field	Description
7 RXOIE	Receive Queue Overflow Interrupt Enable When this bit is set, the Receive Queue Overflow interrupt is enabled. When this bit is reset, the Receive Queue Overflow interrupt is disabled.
15 RXOVFIS	Receive Queue Overflow Interrupt Status This bit indicates that the Receive Queue had an overflow while receiving the packet. If a partial packet is transferred to the application, the overflow status is set in RDES3[10]. This bit is cleared when the application writes 1 to this bit. Access restriction applies. Self-set to 1 on internal event. Setting 1 clears. Setting 0 has no effect.
22 ABPSIE	Average Bits Per Slot Interrupt Enable When this bit is set, the MAC asserts the interrupt or mci_intr_o interrupt when the average bits per slot status is updated. When this bit is cleared, the interrupt is not asserted for such an event.
23 TXUIE	Transmit Queue Underflow Interrupt Enable When this bit is set, the Transmit Queue Underflow interrupt is enabled. When this bit is reset, the Transmit Queue Underflow interrupt is disabled.
30 ABPSIS	Average Bits Per Slot Interrupt Status When set, this bit indicates that the MAC has updated the ABS value. This bit is cleared when the application writes 1 to this bit. Access restriction applies. Self-set to 1 on internal event. Setting 1 clears. Setting 0 has no effect.
31 TXUNFIS	Transmit Queue Underflow Interrupt Status This bit indicates that the Transmit Queue had an underflow while transmitting the packet. Transmission is suspended and an Underflow Error TDES3[2] is set. This bit is cleared when the application writes 1 to this bit. Access restriction applies. Self-set to 1 on internal event. Setting 1 clears. Setting 0 has no effect.

50.2.2.215 MTL RX queue 0 receive operation mode register (MTL_RXQ0_OPERATION_MODE)

The Queue 0 receive operation mode register establishes the Receive queue operating modes and command.

Offset 0x0D30 Access: User Read/Write




Figure 1232. MTL RX queue 0 receive operation mode register (MTL_RXQ0_OPERATION_MODE)

Table 1324. MTL_RXQ0_OPERATION_MODE field descriptions

Field	Description
6:11 RQS	Receive Queue Size This field indicates the size of the allocated Receive queues in blocks of 256 bytes.
13:17 RFD	Threshold for Deactivating Flow Control (in half-duplex and full-duplex modes) These bits control the threshold (fill-level of Rx queue) at which the flow control is de-asserted after activation: 0 Full minus 1 KB, that is, FULL 1 KB 1 Full minus 1.5 KB, that is, FULL 1.5 KB 2 Full minus 2 KB, that is, FULL 2 KB 3 Full minus 2.5 KB, that is, FULL 2.5 KB ... 62 Full minus 32 KB, that is, FULL 32 KB 63 Full minus 32.5 KB, that is, FULL 32.5 KB The de-assertion is effective only after flow control is asserted. **Note:** The value must be programmed in such a way to make sure that the threshold is a positive number. When the EHFC is set high, these values are applicable only when the Rx queue size determined by the RQS field of this register, is equal to or greater than 4 KB. For a given queue size, the values ranges between 0 and the encoding for FULL minus (QSIZE - 0.5 KB) and all other values are illegal. Here the term FULL and QSIZE refers to the queue size determined by the RQS field of this register.
19:23 RFA	Threshold for Activating Flow Control (in half-duplex and full-duplex These bits control the threshold (fill-level of Rx queue) at which the flow control is activated: For more information on encoding for this field, see RFD.
24 EHFC	Enable Hardware Flow Control When this bit is set, the flow control signal operation, based on the fill-level of Rx queue, is enabled. When reset, the flow control operation is disabled.

Table 1324. MTL_RXQ0_OPERATION_MODE field descriptions (continued)

Field	Description
25 DIS_TCP_EF	Disable Dropping of TCP/IP Checksum Error Packets When this bit is set, the MAC does not drop the packets which only have the errors detected by the Receive Checksum Offload engine. Such packets have errors only in the encapsulated payload. There are no errors (including FCS error) in the Ethernet packet received by the MAC. When this bit is reset, all error packets are dropped if the FEP bit is reset.
26 RSF	Receive Queue Store and Forward When this bit is set, the Ethernet module reads a packet from the Rx queue only after the complete packet has been written to it, ignoring the RTC field of this register. When this bit is reset, the Rx queue operates in the Threshold (cut-through) mode, subject to the threshold specified by the RTC field of this register.
27 FEP	Forward Error Packets When this bit is reset, the Rx queue drops packets with error status (CRC error, MII_ER, watchdog timeout, or overflow). However, if the start byte (write) pointer of a packet is already transferred to the read controller side (in Threshold mode), the packet is not dropped. When this bit is set, all packets except the runt error packets are forwarded to the application or DMA. If the RSF bit is set and the Rx queue overflows when a partial packet is written, the packet is dropped irrespective of the setting of this bit. However, if the RSF bit is reset and the Rx queue overflows when a partial packet is written, a partial packet may be forwarded to the application or DMA.
28 FUP	Forward Undersized Good Packets When this bit is set, the Rx queue forwards the undersized good packets (packets with no error and length less than 64 bytes), including pad-bytes and CRC. When this bit is reset, the Rx queue drops all packets of less than 64 bytes, unless a packet is already transferred because of the lower value of Rx Threshold, for example, RTC = 01.
30:31 RTC	Receive Queue Threshold Control These bits control the threshold level of the MTL Rx queue (in bytes): 00 64 01 32 10 96 11 128 The received packet is transferred to the application or DMA when the packet size within the MTL Rx queue is larger than the threshold. In addition, full packets with length less than the threshold are automatically transferred. This field is valid only when the RSF bit is zero. This field is ignored when the RSF bit is set to 1.

50.2.2.216 MTL RX Queue 0 missed packet and overflow counter register (MTL_RXQ0_MISSED_PACKET_OVERFLOW_CNT)

The Queue 0 missed packet and overflow counter register contains the counter for packets missed because of Receive queue packet flush and packets discarded because of Receive queue overflow.

Offset 0x0D34 Access: User Read-only




Figure 1233. MTL RX Queue 0 missed packet and overflow counter register (MTL_RXQ0_MISSED_PACKET_OVERFLOW_CNT)

Table 1325. MTL_RXQ0_MISSED_PACKET_OVERFLOW_CNT field descriptions

Field	Description
4 MISCNTOVF	Missed Packet Counter Overflow Bit When set, this bit indicates that the Rx Queue Missed Packet Counter crossed the maximum limit. Access restriction applies. Clears on read. Self-set to 1 on internal event.
5:15 MISPKTCNT	Missed Packet Counter This field indicates the number of packets missed by the Ethernet module because the application asserted ari_pkt_flush_i[] for this queue. This counter is incremented each time the application issues ari_pkt_flush_i[] for this queue. This counter is reset when this register is read with mci_be_i[0] at 1b1. This counter is incremented by 1 when the DMA discards the packet because of buffer unavailability. Access restriction applies. Clears on read. Self-set to 1 on internal event.
20 OVFCNTOVF	Overflow Counter Overflow Bit When set, this bit indicates that the Rx Queue Overflow Packet Counter field crossed the maximum limit. Access restriction applies. Clears on read. Self-set to 1 on internal event.
21:31 OVFPKTCNT	Overflow Packet Counter This field indicates the number of packets discarded by the Ethernet module because of Receive queue overflow. This counter is incremented each time the Ethernet module discards an incoming packet because of overflow. This counter is reset when this register is read with mci_be_i[0] at 1'b1. Access restriction applies. Clears on read. Self-set to 1 on internal event.

50.2.2.217 MTL RX Queue 0 receive debug register (MTL_RXQ0_DEBUG)

The Queue 0 receive debug register gives the debug status of various blocks related to the Receive queue.

Offset 0x0D38 Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	PRXQ													
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	RXQSTS		0	RRCSTS		RWCSTS
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1234. MTL RX Queue 0 receive debug register (MTL_RXQ0_DEBUG)

Table 1326. MTL_RXQ0_DEBUG field descriptions

Field	Description
2:15 PRXQ	Number of Packets in Receive Queue This field indicates the current number of packets in the Rx Queue. The theoretical maximum value for this field is 256KB/16B = 16K Packets, that is, Max_Queue_Size/Min_Packet_Size.
26:27 RXQSTS	MTL Rx Queue Fill-Level Status This field gives the status of the fill-level of the Rx Queue: 00 Rx Queue empty 01 Rx Queue fill-level below flow-control deactivate threshold 10 Rx Queue fill-level above flow-control activate threshold 11 Rx Queue full
29:30 RRCSTS	MTL Rx Queue Read Controller State This field gives the state of the Rx queue Read controller: 00 Idle state 01 Reading packet data 10 Reading packet status (or timestamp) 11 Flushing the packet data and status
31 RWCSTS	MTL Rx Queue Write Controller Active Status When high, this bit indicates that the MTL Rx queue Write controller is active, and it is transferring a received packet to the Rx Queue.

50.2.2.218 MTL RX Queue receive control register (MTL_RXQ0_CONTROL)

The Queue receive control register controls the receive arbitration and passing of received packets to the application.

Offset 0x0D3C Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	RXQ_FRM_ARBIT	RXQ_WEGT		
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1235. MTL RX Queue receive control register (MTL_RXQ0_CONTROL)

Table 1327. MTL_RXQ0_CONTROL field descriptions

Field	Description
28 RXQ_FRM_ARBIT	Receive Queue Packet Arbitration When this bit is set, the Ethernet module drives the packet data to the ARI interface such that the entire packet data of currently-selected queue is transmitted before switching to other queue. When this bit is reset, the Ethernet module drives the packet data to the ARI interface such that the following amount of data of currently-selected queue is transmitted before switching to other queue: PBL amount of data (indicated by ari_qN_pbl_i[]) or complete data of a packet The status and the timestamp are not a part of the PBL data. Therefore, the Ethernet module drives the complete status (including timestamp status) during first PBL request for the packet (in store-and-forward mode) or the last PBL request for the packet (in Threshold mode).
29:31 RXQ_WEGT	Receive Queue Weight This field indicates the weight assigned to the Rx Queue 0. The weight is used as the number of continuous PBL packet requests (depending on the RXQ_FRM_ARBIT) allocated to the queue in one arbitration cycle.

50.2.2.219 MTL Transmit Q*n* operation mode register (MTL_TXQ*n*_OPERATION_MODE)

The Queue transmit operation mode register establishes the Transmit queue operating modes and commands.

Offset 0x0D00 + *n**0x40 (n = 1 to 2) Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	TQS					
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	TTC			TXQEN		TSF	FTQ
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1236. MTL Transmit Q*n* operation mode register (MTL_TXQ*n*_OPERATION_MODE)

Table 1328. MTL_TXQ*n*_OPERATION_MODE field descriptions

Field	Description
10:15 TQS	Transmit Queue Size This field indicates the size of the allocated Transmit queues in blocks of 256 bytes.
25:27 TTC	Transmit Threshold Control These bits control the threshold level of the MTL Tx Queue. The transmission starts when the packet size within the MTL Tx Queue is larger than the threshold. In addition, full packets with length less than the threshold are also transmitted. These bits are used only when the TSF bit is reset. 000 32 001 64 010 96 011 128 100 192 101 256 110 384 111 512
28:29 TXQEN	Transmit Queue Enable This field is used to enable/disable the transmit queue n. 00 Not enabled 01 Enable in AV mode 10 Enabled 11 Reserved

Table 1328. MTL_TXQ*n*_OPERATION_MODE field descriptions (continued)

Field	Description
30 TSF	Transmit Store and Forward When this bit is set, the transmission starts when a full packet resides in the MTL Tx queue. When this bit is set, the TTC values specified in Bits[25:27] of this register are ignored. This bit should be changed only when the transmission is stopped.
31 FTQ	Flush Transmit Queue When this bit is set, the Tx queue controller logic is reset to its default values. Therefore, all the data in the Tx queue is lost or flushed. This bit is internally reset when the flushing operation is complete. Until this bit is reset, you should not write to the MTL_TxQ1_Operation_Mode register. The data which is already accepted by the MAC transmitter is not flushed. It is scheduled for transmission and results in underflow and runt packet transmission. **Note:** The flush operation is complete only when the Tx queue is empty and the application has accepted the pending Tx Status of all transmitted packets. To complete this flush operation, the PHY Tx clock (clk_tx_i) should be active. Access restriction applies. Setting 1 sets. Self-cleared. Setting 0 has no effect.

50.2.2.220 MTL Transmit Q*n* underflow register (MTL_TXQ*n*_UNDERFLOW)

The Queue underflow counter register contains the counter for packets aborted because of Transmit queue underflow and packets missed because of Receive queue packet flush.

Offset 0x0D04 + *n**0x40 (n = 1 to 2) Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	UFCNTOVF						UFFRMCNT					
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1237. MTL Transmit Q*n* underflow register (MTL_TXQ*n*_UNDERFLOW)

Table 1329. MTL_TXQ*n*_UNDERFLOW field descriptions

Field	Description
20 UFCNTOVF	Overflow Bit for Underflow Packet Counter This bit is set every time the Tx queue Underflow Packet Counter field overflows, that is, it has crossed the maximum count. In such a scenario, the overflow packet counter is reset to all-zeros and this bit indicates that the rollover happened. Access restriction applies. Clears on read. Self-set to 1 on internal event.
21:31 UFFRMCNT	Underflow Packet Counter This field indicates the number of packets aborted by the controller because of Tx Queue Underflow. This counter is incremented each time the MAC aborts outgoing packet because of underflow. The counter is cleared when this register is read with mci_be_i[0] at 1'b1. Access restriction applies. Clears on read. Self-set to 1 on internal event.

50.2.2.221 MTL Transmit Q*n* debug register (MTL_TXQ*n*_DEBUG)

The Queue Transmit debug register gives the debug status of various blocks related to the Transmit queue.

Offset 0x0D08 + *n**0x40 (n = 1 to 2) Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0		STXSTSF		0		PTXQ	
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	TXSTSFSTS	TXQSTS	TWCSTS	TRCSTS		TXQPAUSED
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1238. MTL Transmit Q debug register (MTL_TXQ*n*_DEBUG)

Table 1330. MTL_TXQ*n*_DEBUG field descriptions

Field	Description
9:11 STXSTSF	Number of Status Words in Tx Status FIFO of Queue This field indicates the current number of status in the Tx Status FIFO of this queue. When the DTXSTS bit of MTL_Operation_Mode register is set to 1, this field does not reflect the number of status words in Tx Status FIFO.
13:15 PTXQ	Number of Packets in the Transmit Queue This field indicates the current number of packets in the Tx Queue. When the DTXSTS bit of MTL_Operation_Mode register is set to 1, this field does not reflect the number of packets in the Transmit queue.
26 TXSTSFSTS	MTL Tx Status FIFO Full Status When high, this bit indicates that the MTL Tx Status FIFO is full. Therefore, the MTL cannot accept any more packets for transmission.
27 TXQSTS	MTL Tx Queue Not Empty Status When this bit is high, it indicates that the MTL Tx Queue is not empty and some data is left for transmission.
28 TWCSTS	MTL Tx Queue Write Controller Status When high, this bit indicates that the MTL Tx Queue Write Controller is active, and it is transferring the data to the Tx Queue.
29:30 TRCSTS	MTL Tx Queue Read Controller Status This field indicates the state of the Tx Queue Read Controller: 00 Idle state 01 Read state (transferring data to the MAC transmitter) 10 Waiting for pending Tx Status from the MAC transmitter 11 Flushing the Tx queue because of the Packet Abort request from the MAC
31 TXQPAUSED	Transmit Queue in Pause When this bit is high and the Rx flow control is enabled, it indicates that the Tx Queue is in the Pause condition (in the full-duplex only mode) because of the following: Reception of the PFC packet for the priorities assigned to the Tx Queue when PFC is enabled Reception of 802.3x Pause packet when PFC is disabled

50.2.2.222 MTL Transmit Q*n* ETS control register (MTL_TXQ*n*_ETS_CONTROL)

The Queue ETS control register controls the enhanced transmission selection operation.

Offset 0x0D10 + *n**0x40 (n = 1 to 2) Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	SLC			CC	AVALG	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1239. MTL Transmit Q*n* ETS control register (MTL_TXQ*n*_ETS_CONTROL)

Table 1331. MTL_TXQ*n*_ETS_CONTROL field descriptions

Field	Description
25:27 SLC	Slot Count If the credit-based shaper algorithm is enabled, the software can program the number of slots (of duration programmed in DMA_CHn_Slot_Interval register) over which the average transmitted bits per slot, provided in the MTL_TxQn_ETS_Status register, need to be computed for Queue. The encoding is as follows: 000 1 Slot 001 2 Slots 010 4 Slots 011 8 Slots 100 16 Slots 101 Reserved 110 Reserved 111 Reserved
28 CC	Credit Control When this bit is set, the accumulated credit parameter in the credit-based shaper algorithm logic is not reset to zero when there is positive credit and no packet to transmit in Channel n. The credit accumulates even when there is no packet waiting in Channel n and another channel is transmitting. When this bit is reset, the accumulated credit parameter in the credit-based shaper algorithm logic is set to zero when there is positive credit and no packet to transmit in Channel. When there is no packet waiting in Channel n and other channel is transmitting, no credit is accumulated.
29 AVALG	AV Algorithm When Queue *n* is programmed for AV, this field configures the scheduling algorithm for this queue: This bit when set, indicates credit based shaper algorithm (CBS) is selected for Queue *n* traffic. When reset, strict priority is selected.

50.2.2.223 MTL Transmit Q*n* ETS status register (MTL_TXQ*n*_ETS_STATUS)

The Queue 1 ETS status register provides the average traffic transmitted in Queue 1.

Offset 0x0D14 + *n**0x40 (n = 1 to 2) Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	ABS							
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	ABS															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1240. MTL Transmit Q*n* ETS status register (MTL_TXQ*n*_ETS_STATUS)

Table 1332. MTL_TXQ*n*_ETS_STATUS field descriptions

Field	Description
8:31 ABS	Average Bits per Slot This field contains the average transmitted bits per slot. For AV operation for Queue 1, this field is computed over number of slots, programmed in the SLC field of MTL_TxQ*n*_ETS_CONTROL register. When Enable Slot Interval feature is selected, the maximum value of this field is 0x6_4000 in 100 Mbps, 0x3E_8000 in 1000 Mbps. The maximum value is 0x30D4 for 100 Mbps and 0x1E848 for 1000 Mbps. Bits [8:14] are always read as zero.

50.2.2.224 MTL Transmit Q*n* quantum weight register (MTL_TXQ*n*_QUANTUM_WEIGHT)

The Queue idleSlopeCredit, Quantum or Weights register provides the average traffic transmitted in Queue 1.

Offset 0x0D18 + *n**0x40 (n = 1 to 2) Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	ISCQW				
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	ISCQW															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1241. MTL Transmit Q*n* quantum weight register (MTL_TXQ*n*_QUANTUM_WEIGHT)

Table 1333. MTL_TXQ*n*_QUANTUM_WEIGHT field descriptions

Field	Description
11:31 ISCQW	idleSlopeCredit, Quantum or Weights **idleSlopeCredit** When AV feature is enabled, this field contains the idleSlopeCredit value required for the credit-based shaper algorithm for Queue. This is the rate of change of credit in bits per cycle (40 ns for 100 Mbps; 8 ns for 1000 Mbps) when the credit is increasing. The software should program this field with computed credit in bits per cycle scaled by 1024. The maximum value is portTransmitRate, that is, 0x2000 in 1000 Mbps mode and 0x1000 in 100 Mbps mode. Bits[20:14] must be written to zero. **Weights** When enabled with WRR algorithm for Queue traffic, this field contains the weight for this queue. The maximum value is 0x64. Bits [11:24] must be written to zero.

50.2.2.225 MTL Transmit Q*n* send slope credit register (MTL_TXQ*n*_SENDSLOPECREDIT)

The SendSlopeCredit register contains the SendSlope credit value required for the credit-based shaper algorithm for the Queue.

Offset 0x0D1C + *n**0x40 (n = 1 to 2) Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	SSC													
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1242. MTL Transmit Q*n* send slope credit register (MTL_TXQ*n*_SENDSLOPECREDIT)

Table 1334. MTL_TXQ*n*_SENDSPLOPECREDIT field descriptions

Field	Description
18:31 SSC	SendSlopeCredit With AV operation enabled, this field contains the SendSlopeCredit value required for credit-based shaper algorithm for Queue 1. This is the rate of change of credit in bits per cycle (40 ns for 100 Mbps and 8 ns for 1000 Mbps) when the credit is decreasing. The software should program this field with computed credit in bits per cycle scaled by 1024. The maximum value is portTransmitRate, that is 0x1000 in 100 Mbps mode and 0x2000 in 1000 Mbps. This field should be programmed with absolute SendSlopeCredit value. The credit-based shaper logic subtracts it from the accumulated credit when Channel n is selected for transmission.

50.2.2.226 MTL Transmit Q*n* high credit register (MTL_TXQ*n*_HICREDIT)

The HiCredit register contains the HiCredit value required for the credit-based shaper algorithm for the Queue.

Offset 0x0D20 + *n**0x40 (n = 1 to 2) Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	HC												
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	HC															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1243. MTL Transmit Q*n* high credit register (MTL_TXQ*n*_HICREDIT)

Table 1335. MTL_TXQ*n*_HICREDIT field descriptions

Field	Description
3:31 HC	HiCredit When the AV feature is enabled, this field contains the HiCredit value required for the credit-based shaper algorithm. This is the maximum value that can be accumulated in the credit parameter. This is specified in bits scaled by 1024. The maximum value is maxInterferenceSize, that is, best-effort maximum packet size (16384 bytes or 131072 bits). The value to be specified is 131072 × 1024 = 134217728 or 0x0800_0000.

50.2.2.227 MTL Transmit Q*n* low credit register (MTL_TXQ*n*_LOCREDIT)

The LoCredit register contains the LoCredit value required for the credit-based shaper algorithm for the Queue.

Offset 0x0D24 + *n**0x40 (n = 1 to 2) Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	LC												
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	LC															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1244. MTL Transmit Q*n* low credit register (MTL_TXQ*n*_LOCREDIT)

Table 1336. MTL_TXQ*n*_LOCREDIT field descriptions

Field	Description
3:31 LC	loCredit When AV operation is enabled, this field contains the LoCredit value required for the credit-based shaper algorithm. This is the minimum value that can be accumulated in the credit parameter. This is specified in bits scaled by 1024. The maximum value to be programmed corresponds to twice the maxFrameSize transmitted from this queue. If the maxFrameSize is 8192 bytes, then (8192 × 2) × 8 × 1024 = 134217728 or 0x0800_0000. Because it is a negative value, the programmed value is 2's complement of the value, that is, 0x1800_0000.

50.2.2.228 MTL Q*n* interrupt control status register (MTL_Q*n*_INTERRUPT_CONTROL_STATUS)

This register contains the interrupt enable and status bits for the queue interrupts.

Offset 0x0D2C + *n**0x40 (n = 1 to 2) Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	RXOIE	0	0	0	0	0	0	0	RXOVFIS
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	ABPSIE	TXUIE	0	0	0	0	0	0	ABPSIS	TXUNFIS
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1245. MTL Q*n* interrupt control status register (MTL_Q*n*_INTERRUPT_CONTROL_STATUS)

Table 1337. MTL_Q*n*_INTERRUPT_CONTROL_STATUS field descriptions

Field	Description
7 RXOIE	Receive Queue Overflow Interrupt Enable When this bit is set, the Receive Queue Overflow interrupt is enabled. When this bit is reset, the Receive Queue Overflow interrupt is disabled.
15 RXOVFIS	Receive Queue Overflow Interrupt Status This bit indicates that the Receive Queue had an overflow while receiving the packet. If a partial packet is transferred to the application, the overflow status is set in RDES3[21]. This bit is cleared when the application writes 1 to this bit. Access restriction applies. Self-set to 1 on internal event. Setting 1 clears. Setting 0 has no effect.
22 ABPSIE	Average Bits Per Slot Interrupt Enable When this bit is set, the MAC asserts the interrupt when the average bits per slot status is updated. When this bit is cleared, the interrupt is not asserted for such an event.

Table 1337. MTL_Q*n*_INTERRUPT_CONTROL_STATUS field descriptions (continued)

Field	Description
23 TXUIE	Transmit Queue Underflow Interrupt Enable When this bit is set, the Transmit Queue Underflow interrupt is enabled. When this bit is reset, the Transmit Queue Underflow interrupt is disabled.
30 ABPSIS	Average Bits Per Slot Interrupt Status When set, this bit indicates that the MAC has updated the ABS value. This bit is cleared when the application writes 1 to this bit. Access restriction applies. Self-set to 1 on internal event. Setting 1 clears. Setting 0 has no effect.
31 TXUNFIS	Transmit Queue Underflow Interrupt Status This bit indicates that the Transmit Queue had an underflow while transmitting the packet. Transmission is suspended and an Underflow Error TDES3[2] is set. This bit is cleared when the application writes 1 to this bit. Access restriction applies. Self-set to 1 on internal event. Setting 1 clears. Setting 0 has no effect.

50.2.2.229 MTL Receive Q*n* operation mode register (MTL_RXQ*n*_OPERATION_MODE)

The Queue receive operation mode register establishes the Receive queue operating modes and command.

Offset 0x0D30 + *n**0x40 (n = 1 to 2) Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	RQS						0	RFD		
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	RFD		0	RFA					EHFC	DIS_TCP_EF	RSF	FEP	FUP	0	RTC	
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1246. MTL Receive Q*n* operation mode register (MTL_RXQ*n*_OPERATION_MODE)

Table 1338. MTL_RXQ*n*_OPERATION_MODE field descriptions

Field	Description
6:11 RQS	Receive Queue Size This field indicates the size of the allocated Receive queues in blocks of 256 bytes.
13:17 RFD	Threshold for Deactivating Flow Control (in half-duplex and full-duplex modes) These bits control the threshold (fill-level of Rx queue) at which the flow control is de-asserted after activation: 0 Full minus 1 KB, that is, FULL 1 KB 1 Full minus 1.5 KB, that is, FULL 1.5 KB 2 Full minus 2 KB, that is, FULL 2 KB 3 Full minus 2.5 KB, that is, FULL 2.5 KB ... 62 Full minus 32 KB, that is, FULL 32 KB 63 Full minus 32.5 KB, that is, FULL 32.5 KB The de-assertion is effective only after flow control is asserted. **Note:** The value must be programmed in such a way to make sure that the threshold is a positive number. When the EHFC is set high, these values are applicable only when the Rx queue size determined by the RQS field of this register, is equal to or greater than 4 KB. For a given queue size, the values ranges between 0 and the encoding for FULL minus (QSIZE - 0.5 KB) and all other values are illegal. Here the term FULL and QSIZE refers to the queue size determined by the RQS field of this register.
19:23 RFA	Threshold for Activating Flow Control (in half-duplex and full-duplex modes) These bits control the threshold (fill-level of Rx queue) at which the flow control is activated: For more information on encoding for this field, see RFD.
24 EHFC	Enable Hardware Flow Control When this bit is set, the flow control signal operation, based on the fill-level of Rx queue, is enabled. When reset, the flow control operation is disabled.
25 DIS_TCP_EF	Disable Dropping of TCP/IP Checksum Error Packets When this bit is set, the MAC does not drop the packets which only have the errors detected by the Receive Checksum Offload engine. Such packets have errors only in the encapsulated payload. There are no errors (including FCS error) in the Ethernet packet received by the MAC. When this bit is reset, all error packets are dropped if the FEP bit is reset.
26 RSF	Receive Queue Store and Forward When this bit is set, the Ethernet module reads a packet from the Rx queue only after the complete packet has been written to it, ignoring the RTC field of this register. When this bit is reset, the Rx queue operates in the Threshold (cut-through) mode, subject to the threshold specified by the RTC field of this register.

Table 1338. MTL_RXQ*n*_OPERATION_MODE field descriptions (continued)

Field	Description
27 FEP	Forward Error Packets When this bit is reset, the Rx queue drops packets with error status (CRC error, MII_RX_ERR, watchdog timeout, or overflow). However, if the start byte (write) pointer of a packet is already transferred to the read controller side (in Threshold mode), the packet is not dropped. When this bit is set, all packets except the runt error packets are forwarded to the application or DMA. If the RSF bit is set and the Rx queue overflows when a partial packet is written, the packet is dropped irrespective of the setting of this bit. However, if the RSF bit is reset and the Rx queue overflows when a partial packet is written, a partial packet may be forwarded to the application or DMA.
28 FUP	Forward Undersized Good Packets When this bit is set, the Rx queue forwards the undersized good packets (packets with no error and length less than 64 bytes), including pad-bytes and CRC. When this bit is reset, the Rx queue drops all packets of less than 64 bytes, unless a packet is already transferred because of the lower value of Rx Threshold, for example, RTC = 01.
30:31 RTC	Receive Queue Threshold Control These bits control the threshold level of the MTL Rx queue (in bytes): 00 64 01 32 10 96 11 128 The received packet is transferred to the application or DMA when the packet size within the MTL Rx queue is larger than the threshold. In addition, full packets with length less than the threshold are automatically transferred. This field is valid only when the RSF bit is zero. This field is ignored when the RSF bit is set to 1.

50.2.2.230 MTL Receive Q*n* missed packet and overflow counter register (MTL_RXQ*n*_MISSED_PACKET_OVERFLOW_CNT)

The Queue Missed Packet and Overflow Counter register contains the counter for packets missed because of Receive queue packet flush and packets discarded because of Receive queue overflow.

Offset 0x0D34 + *n**0x40 (n = 1 to 2) Access: User Read-only




Figure 1247. MTL Receive Q*n* missed packet and overflow counter register (MTL_RXQ*n*_MISSED_PACKET_OVERFLOW_CNT)

Table 1339. MTL_RXQ*n*_MISSED_PACKET_OVERFLOW_CNT field descriptions

Field	Description
4 MISCNTOVF	Missed Packet Counter Overflow Bit When set, this bit indicates that the Rx Queue Missed Packet Counter crossed the maximum limit. Access restriction applies. Clears on read. Self-set to 1 on internal event.
5:15 MISPKTCNT	Missed Packet Counter This field indicates the number of packets missed by the Ethernet module because the application asserted ari_pkt_flush_i[] for this queue. This counter is incremented each time the application issues ari_pkt_flush_i[] for this queue. This counter is reset when this register is read with mci_be_i[0] at 1b1. This counter is incremented by 1 when the DMA discards the packet because of buffer unavailability. Access restriction applies. Clears on read. Self-set to 1 on internal event.
20 OVFCNTOVF	Overflow Counter Overflow Bit When set, this bit indicates that the Rx Queue Overflow Packet Counter field crossed the maximum limit. Access restriction applies. Clears on read. Self-set to 1 on internal event.
21:31 OVFPKTCNT	Overflow Packet Counter This field indicates the number of packets discarded by the Ethernet module because of Receive queue overflow. This counter is incremented each time the Ethernet module discards an incoming packet because of overflow. This counter is reset when this register is read with mci_be_i[0] at 1'b1. Access restriction applies. Clears on read. Self-set to 1 on internal event.

50.2.2.231 MTL Receive Q*n* debug register (MTL_RXQ*n*_DEBUG)

The Queue Receive Debug register gives the debug status of various blocks related to the Receive queue.

Offset 0x0D38 + *n**0x40 (n = 1 to 2) Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	PRXQ													
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	RXQSTS		0	RRCSTS		RWCSTS
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1248. MTL Receive Q*n* debug register (MTL_RXQ*n*_DEBUG)

Table 1340. MTL_RXQ*n*_DEBUG field descriptions

Field	Description
2:15 PRXQ	Number of Packets in Receive Queue This field indicates the current number of packets in the Rx Queue. The theoretical maximum value for this field is 256KB/16B = 16K Packets, that is, Max_Queue_Size/Min_Packet_Size.
26:27 RXQSTS	MTL Rx Queue Fill-Level Status This field gives the status of the fill-level of the Rx Queue: 00 Rx Queue empty 01 Rx Queue fill-level below flow-control deactivate threshold 10 Rx Queue fill-level above flow-control activate threshold 11 Rx Queue full
29:30 RRCSTS	MTL Rx Queue Read Controller State This field gives the state of the Rx queue Read controller: 00 Idle state 01 Reading packet data 10 Reading packet status (or timestamp) 11 Flushing the packet data and status
31 RWCSTS	MTL Rx Queue Write Controller Active Status When high, this bit indicates that the MTL Rx queue Write controller is active, and it is transferring a received packet to the Rx Queue.

50.2.2.232 MTL Receive Q*n* control register (MTL_RXQ*n*_CONTROL)

The Queue Receive Control register controls the receive arbitration and passing of received packets to the application.

Offset 0x0D3C + *n**0x40 (n = 1 to 2) Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	RXQ_FRM_ARBIT	RXQ_WEGT		
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1249. MTL Receive Q*n* control register (MTL_RXQ*n*_CONTROL)

Table 1341. MTL_RXQ*n*_CONTROL field descriptions

Field	Description
28 RXQ_FRM_ARBIT	Receive Queue Packet Arbitration When this bit is set, the Ethernet module drives the packet data to the ARI interface such that the entire packet data of currently-selected queue is transmitted before switching to other queue. When this bit is reset, the Ethernet module drives the packet data to the ARI interface such that the following amount of data of currently-selected queue is transmitted before switching to other queue: PBL amount of data (indicated by ari_qN_pbl_i[]) or complete data of a packet The status and the timestamp are not a part of the PBL data. Therefore, the Ethernet module drives the complete status (including timestamp status) during first PBL request for the packet (in store-and-forward mode) or the last PBL request for the packet (in Threshold mode).
29:31 RXQ_WEGT	Receive Queue Weight This field indicates the weight assigned to the Rx Queue 0. The weight is used as the number of continuous PBL packet requests (depending on the RXQ_FRM_ARBIT) allocated to the queue in one arbitration cycle.

50.2.2.233 DMA mode register (DMA_MODE)

The Bus mode register establishes the bus operating modes for the DMA.

Offset 0x1000 Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	INTM	
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	PR			TXPR	0	0	0	0	0	0	TAA			DA	SWR
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1250. DMA mode register (DMA_MODE)

Table 1342. DMA_MODE field descriptions

Field	Description
14:15 INTM	Interrupt Mode This field defines the interrupt mode of the Ethernet module. The behavior of the following outputs changes depending on the following settings: – sbd_perch_tx_intr_o[] (Transmit Per Channel Interrupt) – sbd_perch_rx_intr_o[] (Receive Per Channel Interrupt) – sbd_intr_o (Common Interrupt) It also changes the behavior of the RI/TI bits in the DMA_CH0_Status. 00 sbd_perch_* are pulse signals for each completion events. sbd_intr_o is also asserted and cleared only when software clears the corresponding RI/TI status bits 01 sbd_perch_* are level signals asserted on corresponding event and de-asserted when the software clears the corresponding RI/TI status bits. The sbd_intr_o is not asserted for these packet transfer completion events. 10 sbd_perch_* are level signals asserted on corresponding event and de-asserted when the software clears the corresponding RI/TI status bits. However, the signal is asserted again if the same event occurred again before it was cleared. The sbd_intr_o is not asserted for these packet transfer completion events. 11 Reserved
17:19 PR	Priority Ratio These bits control the priority ratio in weighted round-robin arbitration between the Rx DMA and Tx DMA. These bits are valid only when the DA bit is reset. The priority ratio is Rx:Tx or Tx:Rx depending on whether the TXPR bit is reset or set. 000 The priority ratio is 1:1 001 The priority ratio is 2:1 010 The priority ratio is 3:1 011 The priority ratio is 4:1 100 The priority ratio is 5:1 101 The priority ratio is 6:1 110 The priority ratio is 7:1 111 The priority ratio is 8:1
20 TXPR	Transmit Priority When set, this bit indicates that the Tx DMA has higher priority than the Rx DMA during arbitration for the system-side bus.

Table 1342. DMA_MODE field descriptions (continued)

Field	Description
27:29 TAA	Transmit Arbitration Algorithm This field is used to select the arbitration algorithm for the Transmit side when multiple Tx DMAs are selected. 000 Fixed priority In fixed priority, Channel 0 has the lowest priority and the last channel has the highest priority. 001 Weighted Strict Priority (WSP) 010 Weighted Round-Robin (WRR) 011 Reserved ... 111 Reserved
30 DA	DMA Tx or Rx Arbitration Scheme This bit specifies the arbitration scheme between the Transmit and Receive paths of all channels: 0 Weighted Round-Robin with Rx:Tx or Tx:Rx The priority between the paths is according to the priority specified in Bits[17:19] and the priority weight is specified in the TXPR bit. 1 Fixed Priority The Tx path has priority over the Rx path when the TXPR bit is set. Otherwise, the Rx path has priority over the Tx path.
31 SWR	Software Reset When this bit is set, the MAC and the DMA controller reset the logic and all internal registers of the DMA, MTL, and MAC. This bit is automatically cleared after the reset operation is complete in all Ethernet module clock domains. Before reprogramming any Ethernet module register, a value of zero should be read in this bit. This bit must be read at least 4 CSR clock cycles after it is written to 1. **Note:** The reset operation is complete only when all resets in all active clock domains are de-asserted. Therefore, it is essential that all PHY inputs clocks (applicable for the selected PHY interface) are present for software reset completion. The time to complete the software reset operation depends on the frequency of the slowest active clock. Access restriction applies. Setting 1 sets. Self-cleared. Setting 0 has no effect.

50.2.2.234 DMA system bus mode register (DMA_SYSBUS_MODE)

The System Bus mode register controls the behavior of the AHB master. It mainly controls burst splitting and number of outstanding requests.

Offset 0x1004 Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	RB	MB	0	AAL	0	0	0	0	0	0	0	0	0	0	0	FB
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1251. DMA system bus mode register (DMA_SYSBUS_MODE)

Table 1343. DMA_SYSBUS_MODE field descriptions

Field	Description
16 RB	Rebuild INCRx Burst When this bit is set high and the AHB master gets SPLIT, RETRY, or Early Burst Termination (EBT) response, the AHB master interface rebuilds the pending beats of any initiated burst transfer with INCRx and SINGLE transfers. By default, the AHB master interface rebuilds pending beats of an EBT with an unspecified (INCR) burst.
17 MB	Mixed Burst When this bit is set high and the FB bit is low, the AHB master performs undefined bursts transfers (INCR) for burst length of 16 or more. For burst length of 16 or less, the AHB master performs fixed burst transfers (INCRx and SINGLE).
19 AAL	Address-Aligned Beats When this bit is set to 1, AHB master performs address-aligned burst transfers on Read and Write channels.
31 FB	Fixed Burst Length When this bit is set to 1, the AHB master will initiate burst transfers of specified length (INCRx or SINGLE). When this bit is set to 0, the AHB master will initiate transfers of unspecified length (INCR) or SINGLE transfers.

50.2.2.235 DMA interrupt status register (DMA_INTERRUPT_STATUS)

The application reads this Interrupt Status register during interrupt service routine or polling to determine the interrupt status of DMA channels, MTL queues, and the MAC.

Offset 0x1008 Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	MACIS	MTLIS
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	DC2IS	DC1IS	DC0IS
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1252. DMA interrupt status register (DMA_INTERRUPT_STATUS)

Table 1344. DMA_INTERRUPT_STATUS field descriptions

Field	Description
14 MACIS	MAC Interrupt Status This bit indicates an interrupt event in the MAC. To reset this bit to 1'b0, the software must read the corresponding register in the MAC to get the exact cause of the interrupt and clear its source.
15 MTLIS	MTL Interrupt Status This bit indicates an interrupt event in the MTL. To reset this bit to 1'b0, the software must read the corresponding register in the MTL to get the exact cause of the interrupt and clear its source.
29 DC2IS	DMA Channel 2 Interrupt Status This bit indicates an interrupt event in DMA Channel 2. To reset this bit to 1'b0, the software must read the corresponding register in DMA Channel 2 to get the exact cause of the interrupt and clear its source.
30 DC1IS	DMA Channel 1 Interrupt Status This bit indicates an interrupt event in DMA Channel 1. To reset this bit to 1'b0, the software must read the corresponding register in DMA Channel 1 to get the exact cause of the interrupt and clear its source.
31 DC0IS	DMA Channel 0 Interrupt Status This bit indicates an interrupt event in DMA Channel 0. To reset this bit to 1'b0, the software must read the corresponding register in DMA Channel 0 to get the exact cause of the interrupt and clear its source.

50.2.2.236 DMA debug status 0 register (DMA_DEBUG_STATUS0)

The Debug Status 0 register gives the Receive and Transmit process status for DMA Channel 0-Channel 1 for debugging purpose.

Offset 0x100C Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	TPS2				RPS2				TPS1				RPS1			
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	TPS0				RPS0				0	0	0	0	0	0	0	AXWHSTS
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1253. DMA debug status 0 register (DMA_DEBUG_STATUS0)

Table 1345. DMA_DEBUG_STATUS0 field descriptions

Field	Description
0:3 TPS2	DMA Channel 2 Transmit Process State This field indicates the Tx DMA FSM state for Channel 2. This field is similar to the TPS0 field.
4:7 RPS2	DMA Channel 2 Receive Process State This field indicates the Rx DMA FSM state for Channel 2. This field is similar to the RPS0 field.
8:11 TPS1	DMA Channel 1 Transmit Process State This field indicates the Tx DMA FSM state for Channel 1. This field is similar to the TPS0 field.
12:15 RPS1	DMA Channel 1 Receive Process State This field indicates the Rx DMA FSM state for Channel 1. This field is similar to the RPS0 field.
16:19 TPS0	DMA Channel 0 Transmit Process State This field indicates the Tx DMA FSM state for Channel 0: 000 Stopped (Reset or Stop Transmit Command issued) 001 Running (Fetching Tx Transfer Descriptor) 010 Running (Waiting for status) 011 Running (Reading Data from system memory buffer and queuing it to the Tx buffer (Tx FIFO)) 100 Timestamp write state 101 Reserved for future use 110 Suspended (Tx Descriptor Unavailable or Tx Buffer Underflow) 111 Running (Closing Tx Descriptor) This field does not generate an interrupt.

Table 1345. DMA_DEBUG_STATUS0 field descriptions (continued)

Field	Description
20:23 RPS0	DMA Channel 0 Receive Process State This field indicates the Rx DMA FSM state for Channel 0: 000 Stopped (Reset or Stop Receive Command issued) 001 Running (Fetching Rx Transfer Descriptor) 010 Reserved for future use 011 Running (Waiting for Rx packet) 100 Suspended (Rx Descriptor Unavailable) 101 Running (Closing the Rx Descriptor) 110 Timestamp write state 111 Running (Transferring the received packet data from the Rx buffer to the system memory) The MSB of this field always returns 0. This field does not generate an interrupt.
31 AXWHSTS	AHB Master Status When high, this bit indicates that the AHB master FSMs are in the non-idle state.

50.2.2.237 DMA TBS control register (DMA_TBS_CTRL)

This register is used to control the TBS attributes.

Offset 0x1050 Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W								FTOS								
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W				FTOS					0		FGOS		0	0	0	FTOV
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1254. DMA TBS control register (DMA_TBS_CTRL)

Table 1346. DMA_TBS_CTRL field descriptions

Field	Description
0:23 FTOS	Fetch Time Offset The value in units of 256 nsec, that has to be deducted from the Launch time to compute the Fetch Time. Max value: 999,999,999 ns, additionally should be smaller than CTR-1 value when ESTM mode is set since this value is a modulo CTR value.

Table 1346. DMA_TBS_CTRL field descriptions (continued)

Field	Description
25:27 FGOS	Fetch GSN Offset The number GSN slots that must be deducted from the Launch GSN to compute the Fetch GSN. Value valid only when FTOV is set.
31 FTOV	Fetch Time Offset Valid When set indicates the FTOS field is valid. When not set, indicates the Fetch Offset is not valid and the DMA engine can fetch the frames from host memory without any time restrictions.

50.2.2.238 DMA safety interrupt status register (DMA_SAFETY_INTERRUPT_STATUS)

This register indicates summary (whether error occured in DMA/MTL/MAC and correctable/uncorrectable) of the Automotive Safety related error interrupts.

Offset 0x1080 Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	MCSIS	0	MSUIS	MSCIS	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DEUIS	DECIS
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1255. DMA safety interrupt status register (DMA_SAFETY_INTERRUPT_STATUS)

Table 1347. DMA_Safety_Interrupt_Status field descriptions

Field	Description
0 MCSIS	MAC Safety Uncorrectable Interrupt Status Indicates an uncorrectable Safety related Interrupt is set in the MAC module. MAC_DPP_FSM_Interrupt_Status register should be read when this bit is set, to get the cause of the Safety Interrupt in MAC. 0 MAC Safety Uncorrectable Interrupt Status not detected 1 MAC Safety Uncorrectable Interrupt Status detected
2 MSUIS	MTL Safety Uncorrectable error Interrupt Status This bit indicates an uncorrectable error interrupt event in MTL. To get exact cause of the interrupt the software should read the MTL_Safety_Interrupt_Status register. 0 MTL Safety Uncorrectable error Interrupt Status not detected 1 MTL Safety Uncorrectable error Interrupt Status detected

Table 1347. DMA_Safety_Interrupt_Status field descriptions (continued)

Field	Description
3 MSCIS	MTL Safety Correctable error Interrupt Status This bit indicates a correctable error interrupt event in MTL. To get exact cause of the interrupt the software should read the MTL_Safety_Interrupt_Status register. 0 MTL Safety Correctable error Interrupt Status not detected 1 MTL Safety Correctable error Interrupt Status detected
30 DEUIS	DMA ECC Uncorrectable error Interrupt Status This bit indicates an interrupt event in the DMA ECC safety feature. To get the exact cause of the interrupt the application should read the DMA_ECC_Interrupt_Status register. 0 DMA ECC Uncorrectable error Interrupt Status not detected 1 DMA ECC Uncorrectable error Interrupt Status detected
31 DECIS	DMA ECC Correctable error Interrupt Status This bit indicates an interrupt event in the DMA ECC safety feature. To get the exact cause of the interrupt the application should read the DMA_ECC_Interrupt_Status register. 0 DMA ECC Correctable error Interrupt Status not detected 1 DMA ECC Correctable error Interrupt Status detected

50.2.2.239 DMA channel 0 control register (DMA_CH0_CONTROL)

The DMA Channel 0 Control register specifies the MSS value for segmentation, length to skip between two descriptors, and also the features such as header splitting and 8xPBL mode.

Offset 0x1100 Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	SPH	0	0	0	DSL			0	PBLx8
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	MSS													
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1256. DMA channel 0 control register (DMA_CH0_CONTROL)

Table 1348. DMA_CH0_CONTROL field descriptions

Field	Description
7 SPH	Split Headers When this bit is set, the DMA splits the header and payload in the Receive path. The DMA writes the header to the Buffer Address1 of RDES0. The DMA writes the payload to the buffer to which the Buffer Address2 is pointing. The software must ensure that the header fits into the Receive buffers. If the header length exceeds the receive buffer size, the DMA does not split the header and payload.
11:13 DSL	Descriptor Skip Length This bit specifies the Dword number (64-bit bus) to skip between two unchained descriptors. The address skipping starts from the end of the current descriptor to the start of the next descriptor. When the DSL value is equal to zero, the DMA takes the descriptor table as contiguous.
15 PBLx8	8xPBL mode When this bit is set, the PBL value programmed in Bits[10:15] in DMA_CH0_Tx_Control and Bits[10:15] in DMA_CH0_Rx_Control is multiplied eight times. Therefore, the DMA transfers the data in 8, 16, 32, 64, 128, and 256 beats depending on the PBL value.
18:31 MSS	Maximum Segment Size This field specifies the maximum segment size that should be used while segmenting the packet. This field is valid only if the TSE bit of DMA_CH0_Tx_Control register is set. The value programmed in this field must be greater than the configured data width in bytes. It is recommended to use a MSS value of 64 bytes or more.

50.2.2.240 DMA channel *n* control register (DMA_CH*n*_CONTROL)

The DMA Channel *n* Control register specifies the MSS value for segmentation, length to skip between two descriptors, and also the features such as header splitting and 8xPBL mode.

Offset 0x1100 + *n**0x80 (n = 1 to 2) Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	SPH	0	0	0	DSL			0	PBLx8
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1257. DMA channel *n* control register (DMA_CH*n*_CONTROL)

Table 1349. DMA_CH*n*_CONTROL field descriptions

Field	Description
7 SPH	Split Headers When this bit is set, the DMA splits the header and payload in the Receive path. The DMA writes the header to the Buffer Address1 of RDES0. The DMA writes the payload to the buffer to which the Buffer Address2 is pointing. The software must ensure that the header fits into the Receive buffers. If the header length exceeds the receive buffer size, the DMA does not split the header and payload.
11:13 DSL	Descriptor Skip Length This bit specifies the Dword number (64-bit bus) to skip between two unchained descriptors. The address skipping starts from the end of the current descriptor to the start of the next descriptor. When the DSL value is equal to zero, the DMA takes the descriptor table as contiguous.
15 PBLx8	8xPBL mode When this bit is set, the PBL value programmed in Bits[10:15] in DMA_CH0_Tx_Control and Bits[10:15] in DMA_CH0_Rx_Control is multiplied eight times. Therefore, the DMA transfers the data in 8, 16, 32, 64, 128, and 256 beats depending on the PBL value.

50.2.2.241 DMA channel *n* transmit control register (DMA_CH*n*_TX_CONTROL)

The DMA Channel Transmit Control register controls the Tx features such as PBL, and Tx Channel weights.

Offset 0x1104 + *n**0x80 (n = 0 to 2) Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	EDSE	0	0	0	0	0	0	TxPBL					
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	TSE	0	0	0	0	0	0	0	OSF	TCW			ST
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1258. DMA channel *n* transmit control register (DMA_CH*n*_TX_CONTROL)

Table 1350. DMA_CH*n*_TX_CONTROL field descriptions

Field	Description
3 EDSE	Enhanced Descriptor Enable When this bit is set, the corresponding channel will use Enhanced Descriptors that are 32 Bytes for both Normal and Context Descriptors. When reset, the corresponding channel uses the descriptors that are 16 Bytes.
10:15 TxPBL	Transmit Programmable Burst Length These bits indicate the maximum number of beats to be transferred in one DMA block data transfer. The DMA always attempts max burst as specified in PBL each time it starts a burst transfer on the application bus. You can program PBL with any of the following values: 1, 2, 4, 8, 16, or 32. Any other value results in undefined behavior. To transfer more than 32 beats, perform the following steps: – Set the PBLx8 mode in DMA_CH0_Control register. – Set the TxPBL. **Note:** The maximum value of TxPBL must be less than or equal to half the Tx Queue size (TQS field of MTL_TxQ[n]_Operation_Mode register) in terms of beats. This is required so that the Tx Queue has space to store at least another Tx PBL worth of data while the MTL Tx Queue Controller is transferring data to MAC. For example, the total locations in Tx Queue of size 512 bytes is 64, TxPBL and PBLx8 needs to be programmed to less than or equal to 32.
19 TSE	TCP Segmentation Enabled When this bit is set, the DMA performs the TCP segmentation or UDP Segmentation/Fragmentation for packets in this channel. The TCP segmentation or UDP packet's segmentation/Fragmentation is done only for those packets for which the TSE bit (TDES0[19]) is set in the Tx Normal descriptor. When this bit is set, the TxPBL value must be greater than 4.
27 OSF	Operate on Second Packet When this bit is set, it instructs the DMA to process the second packet of the Transmit data even before the status for the first packet is obtained.

Table 1350. DMA_CH*n*_TX_CONTROL field descriptions (continued)

Field	Description
28:30 TCW	Transmit Channel Weight This field indicates the weight assigned to the corresponding Transmit channel. When reset is complete, this field is set to 0 for all channels by default, resulting in equal weights to all channels.
31 ST	Start or Stop Transmission Command When this bit is set, transmission is placed in the Running state. The DMA checks the Transmit list at the current position for a packet to be transmitted. The DMA tries to acquire descriptor from either of the following positions: – The current position in the list This is the base address of the Transmit list set by the DMA_CH0_TxDesc_List_Address register. – The position at which the transmission was previously stopped If the DMA does not own the current descriptor, the transmission enters the Suspended state and the TBU bit of the DMA_CH0_Status register is set. The Start Transmission command is effective only when the transmission is stopped. If the command is issued before setting the DMA_CH0_TxDesc_List_Address register, the DMA behavior is unpredictable. When this bit is reset, the transmission process is placed in the Stopped state after completing the transmission of the current packet. The Next Descriptor position in the Transmit list is saved, and it becomes the current position when the transmission is restarted. To change the list address, you need to program DMA_CH0_TxDesc_List_Address register with a new value when this bit is reset. The new value is considered when this bit is set again. The stop transmission command is effective only when the transmission of the current packet is complete or the transmission is in the Suspended state.

50.2.2.242 DMA channel *n* receive control register (DMA_CH*n*_RX_CONTROL)

The DMA Channel *n* Receive Control register controls the Rx features such as PBL, buffer size, and extended status.

Offset 0x1108 + *n**0x80 (n = 0 to 2) Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	RPF	0	0	0	0	0	0	0	0	0	RxPBL					
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	RBSZ_13_y											RBSZ_x_0			SR
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1259. DMA channel *n* receive control register (DMA_CH*n*_RX_CONTROL)

Table 1351. DMA_CH*n*_RX_CONTROL field descriptions

Field	Description
0 RPF	Rx Packet Flush When this bit is set to 1, then Ethernet module automatically flushes the packet from the Rx Queues destined to this DMA Rx Channel when it is stopped. When this bit remains set and the DMA is re-started by the software driver, the packets residing in the Rx Queues that were received when this RxDMA was stopped, get flushed out. The packets that are received by the MAC after the RxDMA is re-started are routed to the RxDMA. The flushing happens on the Read side of the Rx Queue. When this bit is set to 0, the Ethernet module will not flush the packet in the Rx Queue destined to this RxDMA Channel when it is STOP state. This may in turn cause head-of-line blocking in the corresponding RxQueue.
10:15 RxPBL	Receive Programmable Burst Length These bits indicate the maximum number of beats to be transferred in one DMA block data transfer. The DMA always attempts max burst as specified in PBL each time it starts a burst transfer on the application bus. You can program PBL with any of the following values: 1, 2, 4, 8, 16, or 32. Any other value results in undefined behavior. To transfer more than 32 beats, perform the following steps: 1. Set the PBLx8 mode in the DMA_CH0_Control register. 2. Set the RxPBL. **Note:** The maximum value of RxPBL must be less than or equal to half the Rx Queue size (RQS field of MTL_RxQ[n]_Operation_Mode register) in terms of beats. This is required so that the Rx Queue has space to store at least another Rx PBL worth of data while the Rx DMA is transferring a block of data. For example, in 64-bit data width configurations the total locations in Rx Queue of size 512 bytes is 64, so RxPBL and 8xPBL needs to be programmed to less than or equal to 32.
17:27 RBSZ_13_y	Receive Buffer size High RBSZ[13:0] is split into two fields higher RBSZ_13_y and lower RBSZ_x_0. The RBSZ[13:0] field indicates the size of the Rx buffers specified in bytes. The maximum buffer size is limited to 16 K bytes. The buffer size is applicable to payload buffers when split headers are enabled. **Note:** The buffer size must be a multiple of 8 (64-bit AHB bus). This is required even if the value of buffer address pointer is not aligned to data bus width. Hence the lower RBSZ_x_0 bits are read-only and the value is considered as all-zero. Thus the RBSZ_13_y indicates the buffer size in terms of locations (with the width same as bus-width).

Table 1351. DMA_CH*n*_RX_CONTROL field descriptions (continued)

Field	Description
28:30 RBSZ_x_0	Receive Buffer size Low RBSZ[13:0] is split into two fields RBSZ_13_y and RBSZ_x_0. The RBSZ_x_0 is the lower field whose width is based on data bus width of the configuration.
31 SR	Start or Stop Receive When this bit is set, the DMA tries to acquire the descriptor from the Receive list and processes the incoming packets. The DMA tries to acquire descriptor from either of the following positions: The current position in the list This is the address set by the DMA_CH0_RxDesc_List_Address register. The position at which the Rx process was previously stopped If the DMA does not own the current descriptor, the reception is suspended and the RBU bit of the DMA_CH0_Status register is set. The Start Receive command is effective only when the reception is stopped. If the command is issued before setting the DMA_CH0_RxDesc_List_Address register, the DMA behavior is unpredictable. When this bit is reset, the Rx DMA operation is stopped after the transfer of the current packet. The next descriptor position in the Receive list is saved, and it becomes the current position after the Rx process is restarted. The Stop Receive command is effective only when the Rx process is in the Running (waiting for Rx packet) or Suspended state.

50.2.2.243 DMA channel *n* transmit descriptor list address register (DMA_CH*n*_TXDESC_LIST_ADDRESS)

The Channel *n* Tx Descriptor List Address register points the DMA to the start of Transmit descriptor list. The descriptor lists reside in the physical memory space of the application and must be Dword aligned (for 64-bit data bus). The DMA internally converts it to bus width aligned address by making the corresponding LSB to low.

You can write to this register only when the Tx DMA has stopped, that is, the ST bit is set to zero in DMA_CH0_Tx_Control register. When stopped, this register can be written with a new descriptor list address. When you set the ST bit to 1, the DMA takes the newly-programmed descriptor base address. If this register is not changed when the ST bit is set to 0, the DMA takes the descriptor address where it was stopped earlier.

Offset 0x1114 + *n**0x80 (n = 0 to 2) Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	TDESLA															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	TDESLA													0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1260. DMA channel *n* transmit descriptor list address register (DMA_CH*n*_TXDESC_LIST_ADDRESS)

Table 1352. DMA_CH*n*_TXDESC_LIST_ADDRESS field descriptions

Field	Description
0:28 TDESLA	Start of Transmit List This field contains the base address of the first descriptor in the Transmit descriptor list. The DMA ignores the 3 LSB bits for 64-bit data bus width and internally takes these bits as all-zero. Therefore, these LSB bits are read-only (RO).

50.2.2.244 DMA channel *n* receive descriptor list address register (DMA_CH*n*_RXDESC_LIST_ADDRESS)

The Channel*n* Rx Descriptor List Address register points the DMA to the start of Receive descriptor list.

This register points to the start of the Receive Descriptor List. The descriptor lists reside in the physical memory space of the application and must be Dword aligned (for 64-bit data bus). The DMA internally converts it to bus width aligned address by making the corresponding LS bits low. Writing to this register is permitted only when reception is stopped. When stopped, this register must be written to before the receive Start command is given. You can write to this register only when Rx DMA has stopped, that is, SR bit is set to zero in DMA_CH0_Rx_Control register. When stopped, this register can be written with a new descriptor list address.

When you set the SR bit to 1, the DMA takes the newly programmed descriptor base address.

Offset 0x111C + *n**0x80 (n = 0 to 2) Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	RDESLA															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	RDESLA													0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1261. DMA channel *n* receive descriptor list address register (DMA_CH*n*_RXDESC_LIST_ADDRESS)

Table 1353. DMA_CH*n*_RXDESC_LIST_ADDRESS field descriptions

Field	Description
0:28 RDESLA	Start of Receive List This field contains the base address of the first descriptor in the Rx Descriptor list. The DMA ignores the 3 LSB bits for 64-bit data bus width and internally takes these bits as all-zero. Therefore, these LSB bits are read-only (RO).

50.2.2.245 DMA channel *n* transmit descriptor tail pointer register (DMA_CH*n*_TXDESC_TAIL_POINTER)

The Channel*n* Tx Descriptor Tail Pointer register points to an offset from the base and indicates the location of the last valid descriptor.

Offset 0x1120 + *n**0x80 (n = 0 to 2) Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	TDTP															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	TDTP													0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1262. DMA channel *n* transmit descriptor tail pointer register (DMA_CH*n*_TXDESC_TAIL_POINTER)

Table 1354. DMA_CH*n*_TXDESC_TAIL_POINTER field descriptions

Field	Description
0:28 TDTP	Transmit Descriptor Tail Pointer This field contains the tail pointer for the Tx descriptor ring. The software writes the tail pointer to add more descriptors to the Tx channel. The hardware tries to transmit all packets referenced by the descriptors between the head and the tail pointer registers.

50.2.2.246 DMA channel *n* receive descriptor tail pointer (DMA_CH*n*_RXDESC_TAIL_POINTER)

The Channel*n* Rx Descriptor Tail Pointer Points to an offset from the base and indicates the location of the last valid descriptor.

Offset 0x1128 + *n**0x80 (n = 0 to 2) Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	RDTP															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	RDTP													0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1263. DMA channel *n* receive descriptor tail pointer (DMA_CH*n*_RXDESC_TAIL_POINTER)

Table 1355. DMA_CH*n*_RXDESC_TAIL_POINTER field descriptions

Field	Description
0:28 RDTP	Receive Descriptor Tail Pointer This field contains the tail pointer for the Rx descriptor ring. The software writes the tail pointer to add more descriptors to the Rx channel. The hardware tries to write all received packets to the descriptors referenced between the head and the tail pointer registers.

50.2.2.247 DMA channel *n* transmit descriptor ring length register (DMA_CH*n*_TXDESC_RING_LENGTH)

The Tx Descriptor Ring Length register contains the length of the Transmit descriptor ring.

Offset 0x112C + *n**0x80 (n = 0 to 2) Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	TDRL									
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1264. DMA channel *n* transmit descriptor ring length register (DMA_CH*n*_TXDESC_RING_LENGTH)

Table 1356. DMA_CH*n*_TXDESC_RING_LENGTH field descriptions

Field	Description
22:31 TDRL	Transmit Descriptor Ring Length This field sets the maximum number of Tx descriptors in the circular descriptor ring. The maximum number of descriptors is limited to 1K descriptors. A minimum ring descriptor length of 4 is recommended. For example, it can be programmed to any value up to 0x3FF. This field is 10-bit wide, if programmed to 0x3FF, it can have 1024 descriptors. If 10 descriptors are required then program it to a value of 0x9.

50.2.2.248 DMA channel *n* receive descriptor ring length register (DMA_CH*n*_RXDESC_RING_LENGTH)

The Channel*n* Rx Descriptor Ring Length register contains the length of the Receive descriptor circular ring.

Offset 0x1130 + *n**0x80 (n = 0 to 2) Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	RDRL									
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1265. DMA channel *n* receive descriptor ring length register (DMA_CH*n*_RXDESC_RING_LENGTH)

Table 1357. DMA_CH*n*_RXDESC_RING_LENGTH field description

Field	Description
22:31 RDRL	Receive Descriptor Ring Length This register sets the maximum number of Rx descriptors in the circular descriptor ring. The maximum number of descriptors is limited to 1K descriptors. For example, it can be programmed to any value up to 0x3FF. This field is 10-bit wide, if programmed to 0x3FF, it can have 1024 descriptors. If 10 descriptors are required then program it to a value of 0x9.

50.2.2.249 DMA channel *n* interrupt enable register (DMA_CH*n*_INTERRUPT_ENABLE)

The Channel*n* Interrupt Enable register enables the interrupts reported by the Status register.

Offset 0x1134 + *n**0x80 (n = 0 to 2) Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	NIE	AIE	CDEE	FBEE	ERIE	ETIE	RWTE	RSE	RBUE	RIE	0	0	0	TBUE	TXSE	TIE
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1266. DMA channel *n* interrupt enable register (DMA_CH*n*_INTERRUPT_ENABLE)

Table 1358. DMA_CH*n*_INTERRUPT_ENABLE field descriptions

Field	Description
16 NIE	Normal Interrupt Summary Enable When this bit is set, the normal interrupt summary is enabled. This bit enables the following interrupts in the DMA_CH0_Status register: – Bit 31: Transmit Interrupt – Bit 29: Transmit Buffer Unavailable – Bit 25: Receive Interrupt – Bit 20: Early Receive Interrupt When this bit is reset, the normal interrupt summary is disabled.
17 AIE	Abnormal Interrupt Summary Enable When this bit is set, the abnormal interrupt summary is enabled. This bit enables the following interrupts in the DMA_CH0_Status register: – Bit 30: Transmit Process Stopped – Bit 24: Rx Buffer Unavailable – Bit 23: Receive Process Stopped – Bit 22: Receive Watchdog Timeout – Bit 21: Early Transmit Interrupt – Bit 19: Fatal Bus Error – Bit 18: Context Descriptor Error When this bit is reset, the abnormal interrupt summary is disabled.
18 CDEE	Context Descriptor Error Enable When this bit is set along with the AIE bit, the Descriptor error interrupt is enabled. When this bit is reset, the Descriptor error interrupt is disabled.
19 FBEE	Fatal Bus Error Enable When this bit is set along with the AIE bit, the Fatal Bus error interrupt is enabled. When this bit is reset, the Fatal Bus Error error interrupt is disabled.
20 ERIE	Early Receive Interrupt Enable When this bit is set along with the NIE bit, the Early Receive interrupt is enabled. When this bit is reset, the Early Receive interrupt is disabled.
21 ETIE	Early Transmit Interrupt Enable When this bit is set along with the AIE bit, the Early Transmit interrupt is enabled. When this bit is reset, the Early Transmit interrupt is disabled.
22 RWTE	Receive Watchdog Timeout Enable When this bit is set along with the AIE bit, the Receive Watchdog Timeout interrupt is enabled. When this bit is reset, the Receive Watchdog Timeout interrupt is disabled.
23 RSE	Receive Stopped Enable When this bit is set along with the AIE bit, the Receive Stopped Interrupt is enabled. When this bit is reset, the Receive Stopped interrupt is disabled.
24 RBUE	Receive Buffer Unavailable Enable When this bit is set along with the AIE bit, the Receive Buffer Unavailable interrupt is enabled. When this bit is reset, the Receive Buffer Unavailable interrupt is disabled.
25 RIE	Receive Interrupt Enable When this bit is set along with the NIE bit, the Receive Interrupt is enabled. When this bit is reset, the Receive Interrupt is disabled.

Table 1358. DMA_CH*n*_INTERRUPT_ENABLE field descriptions (continued)

Field	Description
29 TBUE	Transmit Buffer Unavailable Enable When this bit is set along with the NIE bit, the Transmit Buffer Unavailable interrupt is enabled. When this bit is reset, the Transmit Buffer Unavailable interrupt is disabled.
30 TXSE	Transmit Stopped Enable When this bit is set along with the AIE bit, the Transmission Stopped interrupt is enabled. When this bit is reset, the Transmission Stopped interrupt is disabled.
31 TIE	Transmit Interrupt Enable When this bit is set along with the NIE bit, the Transmit Interrupt is enabled. When this bit is reset, the Transmit Interrupt is disabled.

50.2.2.250 DMA channel *n* receive interrupt watchdog timer register (DMA_CH*n*_RX_INTERRUPT_WATCHDOG_TIMER)

The Receive Interrupt Watchdog Timer register indicates the watchdog timeout for Receive Interrupt (RI) from the DMA. When this register is written with a non-zero value, it enables the watchdog timer for the RI bit of the DMA_CHn_STATUS register.

Offset 0x1138 + *n**0x80 (n = 0 to 2) Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	RWTU	
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	RWT							
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1267. DMA channel *n* receive interrupt watchdog timer register (DMA_CH*n*_RX_INTERRUPT_WATCHDOG_TIMER)

Table 1359. DMA_CH*n*_RX_INTERRUPT_WATCHDOG_TIMER field descriptions

Field	Description
14:15 RWTU	Receive Interrupt Watchdog Timer Count Units This fields indicates the number of system clock cycles corresponding to one unit in RWT field. 00 256 01 512 10 1024 11 2048 For example, when RWT=2 and RWTU=1, the watchdog timer is set for 2x512=1024 system clock cycles.
24:31 RWT	Receive Interrupt Watchdog Timer Count This field indicates the number of system clock cycles, multiplied by factor indicated in RWTU field, for which the watchdog timer is set. The watchdog timer is triggered with the programmed value after the Rx DMA completes the transfer of a packet for which the RI bit is not set in the DMA_CH0_Status register, because of the setting of Interrupt Enable bit in the corresponding descriptor RDES3[1]. When the watchdog timer runs out, the RI bit is set and the timer is stopped. The watchdog timer is reset when the RI bit is set high because of automatic setting of RI as per the Interrupt Enable bit RDES3[1] of any received packet.

50.2.2.251 DMA channel *n* slot function control status register (DMA_CH*n*_SLOT_FUNCTION_CONTROL_STATUS)

The Slot Function Control and Status register contains the control bits for slot function and the status for Transmit path.

Offset 0x113C + *n**0x80 (n = 0 to 2) Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	RSN			
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	SIV												0	0	ASC	ESC
W																
Reset	0	0	0	0	0	1	1	1	1	1	0	0	0	0	0	0

Figure 1268. DMA channel *n* slot function control status register (DMA_CH*n*_SLOT_FUNCTION_CONTROL_STATUS)

Table 1360. DMA_CH*n*_SLOT_FUNCTION_CONTROL_STATUS field descriptions

Field	Description
12:15 RSN	Reference Slot Number This field gives the current value of the reference slot number in the DMA. It is used for slot comparison.
16:27 SIV	Slot Interval Value This field controls the period of the slot interval in which the TxDMA fetches the scheduled packets. A value of 0 specifies the slot interval of 1 us while the maximum value 4095 specifies the slot interval of 4096 us. The default/reset value is 0x07C which corresponds to slot interval of 125 us.
30 ASC	Advance Slot Check When set, this bit enables the DMA to fetch the data from the buffer when the slot number (SLOTNUM) programmed in the Tx descriptor is – equal to the reference slot number given in the RSN field or – ahead of the reference slot number by up to two slots This bit is applicable only when the ESC bit is set.
31 ESC	Enable Slot Comparison When set, this bit enables the checking of the slot numbers programmed in the Tx descriptor with the current reference given in the RSN field. The DMA fetches the data from the corresponding buffer only when the slot number is – equal to the reference slot number or – ahead of the reference slot number by one slot When reset, this bit disables the checking of the slot numbers. The DMA fetches the data immediately after the descriptor is processed. **Note:** The TSO should not be enabled along with TBS/AVB Slot number check. The TSO involves multiple packets/segments/fragments transmission for single packet received from application and the slot number check are applicable for fetching of only first segment/fragment. As a result it might be difficult for the software to specify a slot number for subsequent packets.

50.2.2.252 DMA channel *n* current application transmit descriptor register (DMA_CH*n*_CURRENT_APP_TXDESC)

The Channel*n* Current Application Transmit Descriptor register points to the current Transmit descriptor read by the DMA.

Offset 0x1144 + *n**0x80 (n = 0 to 2) Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	CURTDESAPTR															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	CURTDESAPTR															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1269. DMA channel *n* current application transmit descriptor register (DMA_CH*n*_CURRENT_APP_TXDESC)

Table 1361. DMA_CHn_CURRENT_APP_TXDESC field descriptions

Field	Description
0:31 CURTDESAPTR	Application Transmit Descriptor Address Pointer The DMA updates this pointer during Tx operation. This pointer is cleared on reset.

50.2.2.253 DMA channel *n* current application transmit descriptor register (DMA_CH*n*_CURRENT_APP_RXDESC)

The Channel*n* Current Application Receive Descriptor register points to the current Receive descriptor read by the DMA.

Offset 0x114C + *n**0x80 (n = 0 to 2) Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	CURRDESAPTR															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	CURRDESAPTR															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1270. DMA channel *n* current application transmit descriptor register (DMA_CH*n*_CURRENT_APP_RXDESC)

Table 1362. DMA_CH*n*_CURRENT_APP_RXDESC field descriptions

Field	Description
0:31 CURRDESAPTR	Application Receive Descriptor Address Pointer The DMA updates this pointer during Rx operation. This pointer is cleared on reset.

50.2.2.254 DMA channel *n* current application transmit buffer register (DMA_CH*n*_CURRENT_APP_TXBUFFER)

The Channel*n* Current Application Transmit Buffer Address register points to the current Tx buffer address read by the DMA.

Offset 0x1154 + *n**0x80 (n = 0 to 2) Access: User Read-only




Figure 1271. DMA channel *n* current application transmit buffer register (DMA_CH*n*_CURRENT_APP_TXBUFFER)

Table 1363. DMA_CH*n*_CURRENT_APP_TXBUFFER field descriptions

Field	Description
0:31 CURTBUFAPTR	Application Transmit Buffer Address Pointer The DMA updates this pointer during Tx operation. This pointer is cleared on reset.

50.2.2.255 DMA channel *n* current application receive buffer register (DMA_CH*n*_CURRENT_APP_RXBUFFER)

The Channel 0 Current Application Receive Buffer Address register points to the current Rx buffer address read by the DMA.

Offset 0x115C + *n**0x80 (n = 0 to 2) Access: User Read-only




Figure 1272. DMA channel *n* current application receive buffer register (DMA_CH*n*_CURRENT_APP_RXBUFFER)

Table 1364. DMA_CH*n*_CURRENT_APP_RXBUFFER field descriptions

Field	Description
0:31 CURRBUFAPTR	Application Receive Buffer Address Pointer The DMA updates this pointer during Rx operation. This pointer is cleared on reset.

50.2.2.256 DMA channel *n* status register (DMA_CHn_STATUS)

The software driver (application) reads the Status register during interrupt service routine or polling to determine the status of the DMA.

Offset 0x1160 + *n**0x80 (n = 0 to 2) Access: User Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	REB			TEB		
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	NIS	AIS	CDE	FBE	ERI	ETI	RWT	RPS	RBU	RI	0	0	0	TBU	TPS	TI
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1273. DMA channel *n* status register (DMA_CHn_STATUS)

Table 1365. DMA_CHn_STATUS field descriptions

Field	Description
10:12 REB	Rx DMA Error Bits This field indicates the type of error that caused a Bus Error. For example, error response on the AHB interface. Bit 10 1'b1: Error during data transfer by Rx DMA 1'b0: No Error during data transfer by Rx DMA Bit 11 1'b1: Error during descriptor access 1'b0: Error during data buffer access Bit 12 1'b1: Error during read transfer 1'b0: Error during write transfer This field is valid only when the FBE bit is set. This field does not generate an interrupt.
13:15 TEB	Tx DMA Error Bits This field indicates the type of error that caused a Bus Error. For example, error response on the AHB interface. Bit 13 1'b1: Error during data transfer by Tx DMA 1'b0: No Error during data transfer by Tx DMA Bit 14 1'b1: Error during descriptor access 1'b0: Error during data buffer access Bit 15 1'b1: Error during read transfer 1'b0: Error during write transfer This field is valid only when the FBE bit is set. This field does not generate an interrupt.
16 NIS	Normal Interrupt Summary Normal Interrupt Summary bit value is the logical OR of the following bits when the corresponding interrupt bits are enabled in the DMA_CH0_Interrupt_Enable register: Bit 31: Transmit Interrupt Bit 29: Transmit Buffer Unavailable Bit 25: Receive Interrupt Bit 20: Early Receive Interrupt Only unmasked bits (interrupts for which interrupt enable is set in DMA_CH0_Interrupt_Enable register) affect the Normal Interrupt Summary bit. This is a sticky bit. You must clear this bit (by writing 1 to this bit) each time a corresponding bit which causes NIS to be set is cleared. Access restriction applies. Self-set to 1 on internal event. Setting 1 clears. Setting 0 has no effect.

Table 1365. DMA_CHn_STATUS field descriptions (continued)

Field	Description
17 AIS	Abnormal Interrupt Summary Abnormal Interrupt Summary bit value is the logical OR of the following when the corresponding interrupt bits are enabled in the DMA_CH0_Interrupt_Enable register: Bit 30: Transmit Process Stopped Bit 24: Receive Buffer Unavailable Bit 23: Receive Process Stopped Bit 21: Early Transmit Interrupt Bit 19: Fatal Bus Error Bit 18: Context Descriptor Error Only unmasked bits affect the Abnormal Interrupt Summary bit. This is a sticky bit. You must clear this bit (by writing 1 to this bit) each time a corresponding bit, which causes AIS to be set, is cleared. Access restriction applies. Self-set to 1 on internal event. Setting 1 clears. Setting 0 has no effect.
18 CDE	Context Descriptor Error This bit indicates that the DMA Tx/Rx engine received a descriptor error, which indicates invalid context in the middle of packet flow (intermediate descriptor) or all one's descriptor in Tx case and on Rx side it indicates DMA has read a descriptor with either of the buffer address as ones which is considered to be invalid. Access restriction applies. Self-set to 1 on internal event. Setting 1 clears. Setting 0 has no effect.
19 FBE	Fatal Bus Error This bit indicates that a bus error occurred (as described in the EB field). When this bit is set, the corresponding DMA channel engine disables all bus accesses. Access restriction applies. Self-set to 1 on internal event. Setting 1 clears. Setting 0 has no effect.
20 ERI	Early Receive Interrupt This bit indicates that the DMA filled the first data buffer of the packet. The RI bit of this register automatically clears this bit. Access restriction applies. Self-set to 1 on internal event. Setting 1 clears. Setting 0 has no effect.
21 ETI	Early Transmit Interrupt This bit indicates that the packet to be transmitted is fully transferred to the MTL Tx FIFO. Access restriction applies. Self-set to 1 on internal event. Setting 1 clears. Setting 0 has no effect.
22 RWT	Receive Watchdog Timeout This bit is asserted when a packet with length greater than 2048 bytes (10240 bytes when Jumbo Packet mode is enabled) is received.
23 RPS	Receive Process Stopped This bit is asserted when the Rx process enters the Stopped state. Access restriction applies. Self-set to 1 on internal event. Setting 1 clears. Setting 0 has no effect.

Table 1365. DMA_CHn_STATUS field descriptions (continued)

Field	Description
24 RBU	Receive Buffer Unavailable This bit indicates that the application owns the next descriptor in the Receive list, and the DMA cannot acquire it. The Rx process is suspended. To resume processing Rx descriptors, the application should change the ownership of the descriptor and issue a Receive Poll Demand command. If this command is not issued, the Rx process resumes when the next recognized incoming packet is received. In ring mode, the application should advance the Receive Descriptor Tail Pointer register of a channel. This bit is set only when the DMA owns the previous Rx descriptor. Access restriction applies. Self-set to 1 on internal event. Setting 1 clears. Setting 0 has no effect.
25 RI	Receive Interrupt This bit indicates that the packet reception is complete. When packet reception is complete, Bit 0 of RDES3 is reset in the last descriptor, and the specific packet status information is updated in the descriptor. The reception remains in the Running state. Access restriction applies. Self-set to 1 on internal event. Setting 1 clears. Setting 0 has no effect.
29 TBU	Transmit Buffer Unavailable This bit indicates that the application owns the next descriptor in the Transmit list, and the DMA cannot acquire it. Transmission is suspended. The TPS0 field of the DMA_Debug_Status0 register explains the Transmit Process state transitions. To resume processing the Transmit descriptors, the application should do the following: 1. Change the ownership of the descriptor by setting Bit 0 of TDES3. 2. Issue a Transmit Poll Demand command. For ring mode, the application should advance the Transmit Descriptor Tail Pointer register of a channel. Access restriction applies. Self-set to 1 on internal event. Setting 1 clears. Setting 0 has no effect.
30 TPS	Transmit Process Stopped This bit is set when the transmission is stopped. Access restriction applies. Self-set to 1 on internal event. Setting 1 clears. Setting 0 has no effect.
31 TI	Transmit Interrupt This bit indicates that the packet transmission is complete. When transmission is complete, Bit 0 of TDES3 is reset in the last descriptor, and the specific packet status information is updated in the descriptor. Access restriction applies. Self-set to 1 on internal event. Setting 1 clears. Setting 0 has no effect.

50.2.2.257 DMA channel *n* miss frame counter register (DMA_CH*n*_MISS_FRAME_CNT)

This register has the number of packet counter that got dropped by the DMA either due to Bus Error or due to programing RPF field in DMA_CH*n*_Rx_Control register.

Offset 0x1164 + *n**0x80 (n = 0 to 2) Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	MFCO	0	0	0	0	MFC										
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1274. DMA channel *n* miss frame counter register (DMA_CH*n*_MISS_FRAME_CNT)

Table 1366. DMA_CH*n*_MISS_FRAME_CNT field descriptions

Field	Description
16 MFCO	Overflow status of the MFC Counter When this bit is set then the MFC counter does not get incremented further. The bit gets cleared when this register is read. Access restriction applies. Clears on read. Self-set to 1 on internal event.
21:31 MFC	This counter indicates the number of packet counters that are dropped by the DMA either because of bus error or because of programing RPF field in DMA_CH*n*_Rx_Control register. The counter gets cleared when this register is read. Access restriction applies. Clears on read. Self-set to 1 on internal event.

50.2.2.258 DMA Channel *n* RXP Accept Counter register (DMA_CH*n*_RXP_ACCEPT_CNT)

This register provides the count of the number of frames accepted by Rx Parser.

Offset 0x1168 + *n**0x80 (n = 0 to 2) Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	RXPACOF	RXPAC														
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	RXPAC															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1275. DMA channel *n* RXP accept counter register (DMA_CH*n*_RXP_ACCEPT_CNT)

Table 1367. DMA_CHn_RXP_ACCEPT_CNT field descriptions

Field	Description
0 RXPACOF	Rx Parser Accept Counter Overflow Bit When set, this bit indicates that the RXPAC Counter field crossed the maximum limit. Access restriction applies. Clears on read. Self-set to 1 on internal event. 0 Rx Parser Accept Counter overflow not occurred 1 Rx Parser Accept Counter overflow occurred
1:31 RXPAC	Rx Parser Accept Counter This 31-bit counter is incremented whenever a Rx Parser accepts a packet due to AF = 1. The counter is cleared when the register is read.

50.2.2.259 DMA Channel n RX Early Receive Interrupt Counter register (DMA_CHn_RX_ERI_CNT)

This register provides the count of the number of times ERI was asserted.

Offset 0x116C + *n**0x80 (n = 0 to 2) Access: User Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	ECNT											
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1276. DMA Channel n RX Early Receive Interrupt Counter register (DMA_CHn_RX_ERI_CNT)

Table 1368. DMA_CHn_RX_ERI_CNT field descriptions

Field	Description
20:31 ECNT	ERI Counter When ERIC bit of DMA_CH(#i)_RX_Control register is set, this counter increments for burst transfer completed by the Rx DMA from the start of packet transfer. This counter will get reset at the start of new packet.

50.3 Functional description

50.3.1 AHB master interface

The DMA controller interfaces with the application through the AMBA AHB interface. The AHB master interface converts the internal DMA request cycles into AHB cycles. The AHB master interface has the following features:

- The AHB master interface is AMBA 2.0-compliant AHB master with no restrictions.
- The AHB master interface supports the following burst length modes: fixed, unspecified, and mixed. These modes are explained in *Section 50.3.1.1: AHB burst length modes*.
- The AHB master interface can handle the AHB SPLIT, RETRY, and ERROR conditions. Any ERROR response halts all further transactions for that DMA and indicates the error as fatal through CSR and interrupt. The application can choose to give a hard or soft reset to the module to restart the operation.
- The AHB master interface can handle the AHB 1 K boundary breaking.
- The AHB master interface can handle all 64-bit data transfers except for Descriptor Status Write accesses (which may be 32-bit). In any burst data transfer, the address bus value is always aligned to the data bus width and need not be aligned to the beat size.
- The AHB master interface can align all AHB burst transfers to an address value. For more information, refer to *Section 50.3.1.2: Aligning AHB burst transfers to an address value*.
- The DMA requests an AHB Burst Read transfer only when it can completely accept the received burst data. The data read from the AHB is always pushed into the DMA without any delay or Busy cycles. However, when multiple channels are selected, there may be some delay and busy cycles may be inserted because of the shared-memory architecture for the channels.
- The DMA requests an AHB Burst Write transfer only when it has the sufficient data to completely transfer the burst. The AHB interface always assumes that it has the data available to push into the AHB bus. However, the DMA can prematurely indicate end-of-valid data (because of the transfer of EOP of an Ethernet packet) during the burst.
- In Fixed Burst Length mode, the AHB master interface continues the burst with dummy data until the specified length is completed. In INCR mode, it ends the burst transfer prematurely.

50.3.1.1 AHB burst length modes

The AHB master interface supports the following burst length modes:

- Fixed Burst Length: In fixed burst length mode, the AHB master always initiates a burst with SINGLE, INCR4, INCR8, or INCR16 type. However, when such a burst is responded with SPLIT, RETRY, or Early Burst Termination (EBT), by default, the AHB master again initiates the pending transfers of the burst with INCR or SINGLE burst length type. When only one beat is remaining, the AHB master performs a SINGLE transfer. If more than one beat is remaining, the AHB master performs an INCR transfer. The AHB master terminates such INCR bursts when remaining beats of the original requested fixed burst are transferred.
  To ensure that the AHB master always performs the INCRx and SINGLE transfers even when a part of the burst is initiated again after a SPLIT, RETRY, or EBT response, use the RIB bit of the register. However, when you enable this mode, the pending burst may further get split into multiple transfers as per the following rules before any new transfer is initiated:
  - If the DMA requests a burst transfer that is not equal to INCR4, INCR8, or INCR16, the AHB application interface splits the transfer into multiple burst transactions. For example, if the DMA requests a 15-beat burst transfer, the AHB interface splits it into multiple transfers of INCR8 and INCR4, and three SINGLE transactions.
  - If the burst length is more than 16, the AHB master interface splits it into multiple burst transfers. For example, if the burst length is 32 and the DMA starts a 32-beat transfer, the AHB master splits the burst into two INCR16.
- Unspecified Burst Length: In unspecified burst mode, the AHB master always initiates a transfer with INCR and completes the DMA requested burst in one transfer.
- Mixed Burst Mode: In mixed burst mode, the AHB master always initiates the bursts with fixed-size (INCRx) when the DMA requests transfers of size less than or equal to 16 beats. When the DMA requests bursts of length more than 16, the AHB master initiates such transfers with INCR and completes the request in one transfer.

To ensure that the pending burst of a transfer is rebuilt only with INCRx transfers when an INCRx transfer is interrupted by RETRY, SPLIT, or EBT response, use the RB bit of the DMA_SysBus_Mode register. However, if an INCR burst initiated in this mode is interrupted, the AHB master rebuilds the burst only with INCR transfers.

You can choose the burst modes by programming the FB bit in the DMA_SysBus_Mode register.

Note: The AHB master does not generate the WRAP bursts.

The AHB master does not generate the locked or protected transfers. Therefore, the Ethernet IP does not have the HLOCK or HPROT output signals.

50.3.1.2 Aligning AHB burst transfers to an address value

The AHB master interface can align all AHB burst transfers to an address value. You can enable this by using the AAL bit in the DMA_SysBus_Mode register. If Bit 31 and Bit 19 of DMA_SysBus_Mode register are set to 1, the AHB interface and the DMA ensure that all initiated beats are aligned to the address, completing the packet transfer in the minimum number of required beats.

The AHB interface and the DMA split unaligned address beats for a 64-bit data bus and initiate INCR16 beats only when the seven least-significant bits of the address have a zero value.

50.3.2 DMA controller

The DMA has independent Transmit (Tx) and Receive (Rx) engines, and a CSR space. The Tx engine transfers data from the system memory to the device port (MTL), whereas the Rx engine transfers data from the device port to the system memory. The controller uses descriptors to efficiently move data from source to destination with minimal application CPU intervention. The DMA is designed for packet-oriented data transfers such as packets in Ethernet. The controller can be programmed to interrupt the application CPU for situations such as Packet Transmit and Receive Transfer completion, and other normal or error conditions.

The DMA and the application communicate through the following two data structures:

- Control and Status registers (CSR)
- Descriptor lists and data buffers

The DMA transfers the data packets received by the MAC to the Rx Buffer in system memory and Tx data packets from the Tx Buffer in the system memory. The descriptors that reside in the system memory contain the pointers to these buffers.

The DMA supports up to 2 Tx and 2 Rx Descriptor lists (or DMA channels). The base address of each list is written to the respective Tx Descriptor List Address register and Rx Descriptor List Address register. The descriptor list is forward linked and the next descriptor is always considered at a fixed offset to the current one. You can control the offset by the DSL field of DMA_CH*n*_Control register. The number of descriptors in the list is programmed in the respective Tx (or Rx) Descriptor Ring Length register. Once the DMA processes the last descriptor in the list, it automatically jumps back to the descriptor in the List Address register to create a descriptor ring.

The descriptor lists reside in the physical memory address space of the application. Each descriptor can point to a maximum of two buffers. This enables two buffers to be used, physically addressed, rather than contiguous buffers in memory.

A data buffer resides in the application physical memory space and consists of an entire packet or part of a packet but cannot exceed a single packet. Buffers contain only data. Buffer status is maintained in the descriptor. Data chaining refers to packets that span multiple data buffers. However, a single descriptor cannot span multiple packets. The DMA skips to the data buffer of next packet when EOP is detected.

The Ethernet IP supports the ring structure for the DMA descriptor. For more information on the descriptor, refer to *Section 50.3: Functional description* describes the descriptor structure and how the DMA accesses the descriptors.

50.3.2.1 Application bus burst access

When configured through Bit 31 of the DMA_SysBus_Mode register, the DMA attempts to execute the fixed-length burst transfers on the AHB master interface. The PBL field of Transmit Control and Receive Control registers of respective DMA channel indicates and limits the maximum burst length. The Rx and Tx descriptors are always accessed in the maximum possible (limited by PBL or 16 $\times$ 8/bus width) burst length for 16 bytes to be read.

The Tx DMA initiates a data transfer only when sufficient space is available in the MTL Tx Queue to accommodate either of the following:

- Bytes corresponding to the configured burst (PBL × bus_width/8)
- Remaining bytes in Tx Buffer without EOP
- Number of bytes till EOP

The Rx DMA initiates a data transfer in the following conditions:

- Sufficient data is available in MTL Rx Queue to accommodate the configured burs.
- EOP (when it is less than the configured burst length) is detected in the Rx Queue.

The DMA indicates the start address and the number of transfers required to the AHB master interface. When the AHB Interface is configured for fixed-length burst, it transfers the data by using the best combination of INCR4, INCR8, or INCR16 and SINGLE transactions. If EOP is reached before the fixed-burst ends on the AHB interface, dummy transfers are performed in-order to complete the fixed-burst. Otherwise [Bit 31 of DMA_SysBus_Mode register is reset], the DMA transfers the data using INCR (undefined length) and SINGLE transactions.

When the AHB interface is configured for address-aligned beats, both DMA engines ensure that the first burst transfer initiated by the AHB is less than or equal to the size of the configured PBL. Therefore, all subsequent beats start at an address that is aligned to the configured PBL. The DMA can only align the address for beats up to size 16 (for PBL > 16) for AHB interface because it does not support more than INCR16.

50.3.2.1.1 Application data buffer alignment

The Tx and Rx data buffers do not have any restrictions on start address alignment. For example, in systems with 32-bit memory, the start address for buffers can be aligned to any of the four bytes. However, the DMA always initiates write transfers with address aligned to the bus width and dummy data (old data) in the invalid byte lanes. This typically happens during the transfer of the beginning or end of an Ethernet packet. The software driver should discard the dummy bytes based on the start address of the buffer and size of the packet.

Table 1369. Application data buffer alignment examples

Data buffer	Examples
Buffer Read	If the Tx buffer address is 32’h00000FF2 (for 32-bit data bus), and 15 bytes need to be transferred, the DMA reads five full words from address 32’h00000FF0, but when transferring data to the MTL Tx queue, the extra bytes (the first two bytes) are dropped or ignored. Similarly, the last 3 bytes of the last transfer are also ignored. The DMA always ensures that it transfers a full 32-bit data to the MTL Tx queue, unless it is the end of packet.
Buffer Write	If the Rx buffer address is 32’h0000FF2 (for 64-bit data bus) and 16 bytes of a received packet need to be transferred, the DMA writes 3 full words from address 32’h00000FF0. However, the first 2 bytes of the first transfer and the last 6 bytes of the third transfer have dummy data. The DMA considers the offset address only if it is the first Rx buffer of the packet. The DMA ignores the offset address and performs full word writes for the middle and the last Rx buffer of the packet.

50.3.2.1.2 Buffer size calculations

The DMA does not update the size fields in the Tx and Rx descriptors. The DMA updates only the status fields (RDES and TDES) of the descriptors. The driver has to perform the size calculations.

The Tx DMA transfers the exact number of bytes (indicated by buffer size field of TDES2) towards the MAC. If a descriptor is marked as first (FS bit of TDES2 is set), the DMA marks the first transfer from the buffer as SOP. If a descriptor is marked as last (LS bit of TDES2), the DMA marks the last transfer from that data buffer as EOP to the MTL.

The Rx DMA transfers data to a buffer until the buffer is full or the end of packet is received from the MTL. When the FS bit of a descriptor is set, the amount of valid data in a buffer is accurately indicated by the buffer size field (programmed in DMA Channel Receive Control register) minus the data buffer pointer offset. The offset is zero when the data buffer pointer is aligned to the data bus width. If a descriptor is marked as last, the buffer may not be full (as indicated by the buffer size in Bits[17:30] of Receive Control register). To compute the amount of valid data in this final buffer, the driver must read the packet length (FL bits of RDES3[17:31]) and subtract the sum of the buffer sizes of the preceding buffers in this packet. The Rx DMA always transfers the start of next packet with a new descriptor.

Note: Even when the start address of a Rx buffer is not aligned to the data width of system bus, the system should allocate a Rx buffer of a size aligned to the system bus width. For example, if the system allocates a Rx buffer of 1024 bytes (1 KB) starting from address 0x1000, the software can program the buffer start address in the Rx descriptor to have a 0x1002 offset. The Rx DMA writes the packet to this buffer with dummy data in the first two locations (0x1000 and 0x1001). The actual packet is written from location 0x1002. Therefore, the actual useful space in this buffer is 1022 bytes, even though the buffer size is programmed as 1024 bytes, because of the start address offset.

50.3.2.1.3 DMA arbiter

The arbiter inside the DMA module performs the arbitration between the Tx and Rx channel accesses to the AHB master interface. The following two types of arbitrations are supported:

- Round-Robin Arbitration: When Bit 30 of the DMA_Mode register is reset and both Tx and Rx DMAs are simultaneously requesting for access, the arbiter allocates the data bus in ratio set by Bits[17:19] of DMA_Mode register
- Fixed-Priority Arbitration: When Bit 30 of the DMA_Mode register is set, the Rx DMA always gets priority over the Tx DMA for data access by default. When Bit 20 of DMA_Mode register is also set, the Tx DMA gets priority over the Rx DMA

50.3.2.2 DMA transmission

50.3.2.2.1 TX DMA operation: default (non-OSP) mode


The TX DMA engine in default mode proceeds as follows:

1. The application sets up the Transmit descriptor (TDES0–TDES3) and sets the Own bit (TDES0[0]) after setting up the corresponding data buffer(s) with Ethernet Packet data
2. The application advances the Descriptor Tail pointer offset value of the Transmit Channel
3. While in the Run state, the DMA runs an Arbitration cycle to select the next Tx DMA channel from which the packets requiring transmission should be processed

4. The DMA fetches the descriptor from the application memory.
5. If the DMA detects one of the following conditions, the transmission from that channel is suspended and Bit 29 and Bit 15 of Status Register of corresponding DMA channel are set and the Tx Engine proceeds to Step *11*:
   a) The descriptor is flagged as owned by the application (TDES3 [0] = 1'b0)
   b) The Descriptor Tail pointer is equal to the Current Descriptor pointer in Ring Descriptor list Mode
   c) An error condition occurs
6. If the acquired descriptor is flagged as owned by the DMA (TDES3[0] = 1), the DMA decodes the Transmit Data Buffer address from the acquired descriptor
7. The DMA fetches the Transmit data from the system memory and transfers the data to the MTL for transmission
8. If an Ethernet packet is stored over data buffers in multiple descriptors, the DMA closes the intermediate descriptor and fetches the next descriptor. Step *3* through Step *7* are repeated until the end-of-Ethernet-packet data is transferred to the MTL
9. When packet transmission is complete, if IEEE 1588 Timestamp feature was enabled for the packet (as indicated in the Tx status), the timestamp value obtained from MTL is written to the Tx descriptor (TDES0 and TDES1) that contains the EOP buffer. The status information is written to this Tx descriptor (TDES3). The application now owns this descriptor because the Own bit is cleared during this step.
   If timestamp feature is not enabled for this packet, the DMA does not alter the contents of TDES0 and TDES1
10. Bit 31 of Status Register of corresponding channel is set after completing transmission of a packet that has Interrupt on Completion (TDES2[0]) set in its Last Descriptor. The DMA engine returns to Step *3*
11. In the Suspend state, the DMA tries to acquire the descriptor again (and thereby return to Step *3*). A poll demand command is triggered by writing any value to the DMA_CH0_TxDesc_Tail_Pointer when it receives a Transmit Poll demand and the Underflow Interrupt Status bit is cleared. If the application stopped the DMA by clearing Bit 31 of Transmit Control Register of corresponding DMA channel, the DMA enters the Stop state

The Tx DMA transmission flow in default mode is shown in *Figure 1277*.

Figure 1277. TX DMA operation in default mode



50.3.2.2.2 TX DMA operation: OSP mode

In the Run state, if Bit 27 is set in the Transmit Control Register of corresponding DMA channel, the Transmit process can simultaneously acquire two packets without closing the Status descriptor of the first packet. As the Transmit process finishes transferring the first packet, it immediately polls the Transmit Descriptor list for the second packet. If the second packet is valid, the Transmit process transfers this packet before writing the status information of the first packet.

In OSP mode, the Run state Tx DMA operates in the following sequence:


1. The DMA operates as described in Step *1* – Step *7* of the Tx DMA (default mode).
2. The DMA fetches the next descriptor without closing the last descriptor of previous packet.
3. If the DMA owns the acquired descriptor, the DMA decodes the transmit buffer address in this descriptor. If the DMA does not own the descriptor, the DMA goes into Suspend mode and skips to Step *7*.
4. The DMA fetches the Transmit packet from the system memory and transfers the packet to the MTL until the EOP data is transferred, closing the intermediate descriptors if this packet is split across multiple descriptors.
5. The DMA waits for the packet transmission status and timestamp of previous packet. When the status is available, the DMA writes the timestamp to TDES0 and TDES1 if such timestamp was captured (as indicated by a status bit). The DMA writes the status, with a cleared Own bit, to the corresponding TDES3, thus closing the descriptor.
   If Timestamp feature is not enabled for the previous packet, the DMA does not alter the contents of TDES0 and TDES1.
6. The Transmit interrupt is set (if enabled). The DMA fetches the next descriptor and proceeds to Step *3* (when Status is normal). If the previous transmission status shows an underflow error, the DMA goes into Suspend mode (Step *7*).
7. In Suspend mode, if a pending status and timestamp are received from the MTL, the DMA does the following:
   a) Writes the timestamp (if enabled for the current packet) to TDES0 and TDES1.
   b) Writes the status to the corresponding TDES3.
   c) Sets relevant interrupts and returns to Suspend mode.

   If no status is pending and the application stopped the DMA by clearing Bit 31 of Transmit Control Register of corresponding DMA channel, the DMA enters the Stop state.
8. The DMA can exit Suspend mode and enter the Run state (goes to Step *1* or Step *2* depending on pending status) only after receiving a Transmit Poll demand in Transmit Descriptor Tail Pointer register of corresponding channel.

Note: The DMA fetches the next descriptor before closing the current descriptor. Therefore, the descriptor ring length must be more than two. It is recommended to have a minimum descriptor length of four.

The basic flow is described in *Figure 1278*.

Figure 1278. Tx DMA operation in OSP mode



50.3.2.2.3 Transmit packet processing

The Tx DMA expects that the data buffers contain complete Ethernet packets, excluding preamble, pad bytes, and FCS fields. The DA, SA, and Type/Length fields contain valid data. If the Tx Descriptor indicates that the MAC must disable CRC or PAD insertion, the buffer must have complete Ethernet packets (excluding preamble), including the CRC bytes.

Packets can be data-chained and can span several buffers. Packets must be delimited by the First Descriptor (TDES3[2]) and the Last Descriptor (TDES3[3]). As transmission starts, the First Descriptor must have TDES3[2] set. When this occurs, the packet data is

transferred from the application buffer to the MTL Tx Queue. Concurrently, if the current packet has the Last Descriptor (TDES3[3]) clear, the Tx Process attempts to acquire the Next Descriptor. The Tx Process expects this descriptor to have TDES3[2] clear. If TDES3[3] is clear, it indicates an intermediary buffer. If TDES3[3] is set, it indicates the last buffer of the packet.

After the last buffer of the packet has been transmitted, the DMA writes back the final status information to the Transmit Descriptor 3 (TDES3) word of the descriptor that has the Last Descriptor Bit set in Transmit Descriptor 3 (TDES3[3]). At this time, if Interrupt on Completion (TDES2[0]) is set, Bit 31 of Status Register of corresponding DMA channel is set, the Next Descriptor is fetched, and the process repeats. The actual packet transmission begins after either of the following:

- The MTL Tx Queue has reached a programmable Transmit threshold (Bits[25:27] of Transmit Operation Mode register of corresponding MTL Transmit Queue).
- A full packet is contained in the FIFO.

You can also use the store-and-forward mode (Bit 30 of MTL Transmit Operation Mode Register of a queue). In this mode, descriptors are released (Own bit TDES0[0] clears) when the DMA finishes transferring the packet.

Note: To ensure proper transmission of a packet and the next packet, you must specify a non-zero buffer size for the Transmit descriptor that has the Last Descriptor (TDES3[3]) set.

50.3.2.2.4 Transmit polling suspended

Transmit polling can be suspended by any of the following conditions:

- The DMA detects a descriptor owned by the application (TDES3[0]=0).
  To resume, the driver must give descriptor ownership to the DMA and then issue a Poll Demand command by writing the Tail Pointer register. If the DMA goes into SUSPEND state because of this condition, Bit 16 and Bit 29 of Status Register of corresponding DMA channel are set.
- A packet transmission is aborted when a Transmit error is detected because of underflow.
  The appropriate Transmit Descriptor 3 (TDES3) bit is set. When this condition occurs, the following bits are set and the information is written to Transmit Descriptor 0, causing the suspension:
  - Bit 17 of Status Register of corresponding DMA channel
  - Transmit Underflow bit of corresponding queue in MTL_INTERRUPT_STATUS
- The DMA detects that the Tail Pointer is equal to the Current descriptor closed by it.
  To resume, the software driver must modify the Tail Pointer register.

In all conditions, the position in the Transmit List is retained. The retained position is that of the descriptor following the Last Descriptor closed by the DMA. The driver must explicitly issue a Transmit Poll Demand command after rectifying the suspension cause.

50.3.2.2.5 Transmit channel arbitration

An arbiter provides access to multiple DMAs trying to access the Bus Interface Unit (BIU). *Figure 1279* shows the DMA Tx channel arbitration process.

When there is any request in the Tx queue, the DMA arbiter checks the type of the request: packet buffer fetch or descriptor fetch request. The descriptor fetch requests have higher priority than the buffer requests. Therefore, when there is a descriptor fetch request, the


DMA arbiter acknowledges the DMA channel that is requesting for a descriptor fetch. If there is no descriptor fetch request, the arbiter looks for packet buffer fetch requests.

The DMA arbiter acknowledges the descriptor fetch request of one DMA channel at a time. Descriptor fetch requests are granted using a fixed priority with the higher channel having higher priority (Channel 1 having priority over Channel 0). For packet buffer fetches, the DMA arbiter uses the programmed channel weight and priority to decide which channel to acknowledge. The DMA arbiter performs a burst-by-burst arbitration based on one of the following algorithms:

- Weighted Strict Priority (WSP): In WSP arbitration mode, the arbiter first processes Channel 1 (or the last enabled channel) and then Channel 0. If any channel does not have a frame to transmit, the weight of that channel gets reassigned to Channel1 (or last enabled channel). If Channel 1 has no frames to transmit, the remaining weight is assigned to Channel 0.
- Weighted Round Robin (WRR): In WRR arbitration mode, the arbiter first selects the channel with the highest weight programmed, and then the channel with next highest weight, and so on. If any channel does not have a frame to transmit, the weight of that channel gets equally distributed to all channels that have frames to transmit.
- Fixed priority (FP): In Fixed priority mode, Channel 0 has the lowest priority and the last selected channel has the highest priority. The weight programmed in the Transmit Control register of a channel is ignored.

In WSP or WRR arbitration, the channel weight corresponds to the number of DMA burst transfers for which the DMA arbiter grants the bus to a channel. When a channel completes all the DMA burst transfers, the arbiter grants the bus to the next channel.

Figure 1279. DMA Tx channel arbitration process



50.3.2.3 DMA reception

In the Receive path, the DMA reads a packet from the MTL receive queue and writes it to the packet data buffers of the corresponding DMA channel. The ARI data at the start of the frame indicates the channel number to which the current frame must be written. If only one DMA channel is selected, this information is not provided.

Figure 1280 shows the reception sequence for Rx DMA engine. The following list describes this sequence:

1. The application sets up the Rx descriptors (RDES0-RDES3) and the Own bit (RDES3[0]).
   The application must set the correct value in the Receive Descriptor Tail Pointer register of corresponding DMA channel.
2. When Bit 31 of Receive Control register of corresponding DMA channel is set, the DMA enters the Run state.
   The DMA looks for free descriptors based on the Rx Current Descriptor and Descriptor

Tail Pointer register values. If there are no free descriptors, the DMA Channel enters the suspend state and goes to Step *11*.

3. The DMA fetches the next available descriptor in the ring and decodes the receive data buffer address from acquired descriptors.
4. If IEEE 1588 timestamping is enabled and the timestamp is available for the previous packet, the DMA writes the timestamp (if available) to the RDES0 and RDES1 of current descriptor and sets the RDES3[CTXT] field.
5. The DMA processes the incoming packets and places these in the data buffers of acquired descriptor.
6. If the current packet transfer is not complete, the DMA closes the current descriptor as intermediate and goes to Step *10*.
7. The DMA takes the status of the Receive frame from the MTL and writes the status word to current descriptor with the Own bit cleared and the Last Descriptor bit set.
8. The DMA writes the Frame Length to RDES3 and VLAN Tag to RDES0. The DMA also writes the MAC control frame opcode, OAM control frame code, and extended status information (if available) to RDES1 of the last descriptor.
9. If IEEE 1588 Timestamp feature is enabled, the DMA stores the timestamp (if available). The DMA writes the context descriptor after the last descriptor for the current packet (in the next available descriptor).
10. If more descriptors are available in the Rx DMA Descriptor Ring, go to step *3*; otherwise, go to the Suspend state (Step *11*).
11. The Receive DMA exits the Suspend state when a Receive Poll demand is given and the application advances the Receive Tail Pointer register of a channel.

The engine proceeds to Step *2* and re-fetches the next descriptor.

Figure 1280. RX DMA operation



50.3.2.3.1 Receive descriptor acquisition

The Receive Engine always attempts to acquire an extra descriptor in anticipation of an incoming packet. Descriptor acquisition is attempted if any of the following conditions is satisfied:

- Bit 31 of Receive Control Register of corresponding DMA channel is set immediately after being placed in the Run state.
- The Descriptor Tail pointer register value is ahead of the Current Descriptor acquired by the Rx DMA.
- The controller has completed packet reception, but the current Receive Descriptor is not yet closed.
- A Receive poll demand is issued (update of the Tail Pointer register).

50.3.2.3.2 Receive packet processing

The sequence for processing a Receive packet is as follows:

1. The MAC transfers the received packets to the MTL memory only if the packet passes the address filter. If the packet fails the address filtering, it is dropped in the MAC block (unless Bit 0 of MAC_Packet_Filter register is set).
2. If packet size is greater than or equal to configurable threshold bytes set for Rx Queue of MTL, or when the complete packet is written to the queue in the store-and-forward mode, the MTL block requests the DMA block to begin transferring the packet data to the Receive Buffer pointed by the current descriptor.
   Packets smaller than 64 bytes, because of collision or premature termination, are removed from the MTL Receive Queue.
3. When the DMA application Interface (AHB) becomes ready, it transfers the data and sets the following:
   a) If the packet fits in a single descriptor, the DMA sets both Last Descriptor (RDES3[3]) and First Descriptor (RDES3[2]).
   b) If the packet fits into more than one descriptor, the DMA sets the First Descriptor (RDES3[2]) to delimit the packet.
4. The DMA releases the descriptors by resetting the Own (RDES3[0]) bit to 0, either because the Receive buffer filled up or the last segment of the packet is transferred to the Receive buffer. The received packets status is updated in the last descriptor.
5. If Interrupt Enabled on Completion (RDES3[1]) bit is set in any of the Descriptors between the First and Last Descriptor of the Packet and Bit 25 of Interrupt Enable Register of corresponding DMA channel is set, the DMA sets Bit 25 of Status register of corresponding DMA channel.
   The same process repeats unless the DMA encounters a descriptor flagged as being owned by the application or when there are no more descriptors in the ring. When the DMA finds a descriptor owned by the application and if Bit 24 of Interrupt Enable Register of corresponding DMA channel is set, the Receive Process sets Bit 24 of Status register of corresponding DMA channel and then enters the Suspend state. The position in the receive list is retained.

50.3.2.4 DMA error response

For any data transfer initiated by a DMA channel, if the slave replies with an error response, the DMA stops all operations and updates the error bits and the Fatal Bus Error bit in the Status Register of corresponding DMA channel. The application can either perform a reset to Ethernet IP or re-initialize the DMA descriptor list and start again. The rest of the DMA

channels are not affected by such errors. In AHB the DMA receives the error response through hresp_i signal.

50.3.3 MAC Transaction Layer (MTL)

The MAC Transaction Layer (MTL) provides the FIFO memory Interface to buffer and regulate the packets between the application system memory and the MAC. It also enables the data to be transferred between the application clock and MAC clock domains. The MTL layer has two data paths: Transmit path and Receive Path. The data path for both directions is 64-bit wide.

50.3.3.1 MTL transmit path

The DMA pushes the Ethernet packets read from the application or system memory into the corresponding queue. The packet is then popped out and transferred to the MAC when the queue threshold is reached (threshold mode) or complete packet is in the queue (store-and-forward mode). When EOP is transferred, the status of the transmission is taken from the MAC and transferred back to the application. The fill level of the queue is indicated to the internal DMA (using PBL and watermark) so that it can initiate a data fetch in required bursts from the application or system memory. The following two modes of operation trigger reading of the data towards the MAC:

- Threshold mode: In Threshold (or cut-through) mode, as soon as the number of bytes in the Queue cross the configured threshold level (or when the end of packet is written before the threshold is crossed), the data is ready to be popped out and forwarded to the MAC. The threshold level is configured by using the TTC bits of MTL_TxQ0_Operation_Mode register corresponding to an MTL queue.
- Store-and-forward mode: In store-and-forward mode, the MTL pops out the packet towards the MAC only when one or more of the following conditions are true:
  - A complete packet is stored in the Queue.
  - The Tx FIFO becomes almost full.
  - The ATI watermark becomes low.

The watermark becomes low when the requested Queue does not have space to accommodate the requested burst length on the ATI. Therefore, the MTL when operating in the store-and-forward mode allows packet transmission even if the packet length is bigger than the Tx Queue size.

The application can flush complete content of the Tx Queue by setting Bit 31 (FTQ) of Transmit Operation Mode register corresponding to an MTL queue. This bit is self-clearing and initializes the Queue pointers to the default state. If the FTQ bit is set during a packet transfer from the MTL to the MAC, the MTL stops further transfer because the queue is considered to be empty. Therefore, an underflow event occurs at the MAC transmitter.

50.3.3.1.1 Initialization flow

Upon reset, the MTL is ready to manage the flow of data to and from the application or DMA, and MAC.

First you need to initialize the Queue size for each of the queues by programming the TQS bits of MTL_TxQ0_Operation_Mode register corresponding to a Transmit queue. You also need to initialize the MAC block. The internal DMA controllers must be individually enabled through their respective Cars.

50.3.3.1.2 Data flow between the DMA and the MTL

This section describes the interaction process between the MTL and the DMA.

50.3.3.1.2.1 Single-packet transmit operation


The following flow is valid when the core is operating in non-OSP mode, that is, when bit 27 (OSP) of the DMA_CH*n*_TX_Control register of the DMA channel is set to 0.

During a Transmit operation, the MTL block is a slave for the DMA controller. The general sequence of events for a Transmit operation is as follows:

1. If the system has data to be transferred, the DMA controller (if enabled) fetches the data from the application through the AHB master interface and starts forwarding it to the MTL. The DMA descriptor memory contains the information related to packet control which is used to drive the MTL Control Word. The DMA data buffer memory contains the packet data.
2. The MTL pushes the data received from the DMA into the corresponding queue. This process continues until the EOP is transferred.
3. When the threshold level is crossed or a full packet of data is received into the queue, the MTL reads the packet data and drives it to the MAC.
4. The queue controller continues to transfer data from the queue until a complete packet is transferred to the MAC.
5. When the packet transfer is complete, the MTL receives the status from the MAC and notifies the DMA controller.

Figure 1281 illustrates the MTL single-packet transmit operation.

Figure 1281. MTL single packet transmit flow



Note: When Bit 30 (DTXSTS) of Section 50.2.2.178 register is set, the MTL does not provide any status to the DMA.

50.3.3.1.2.2 Transmit operation: two packets in the buffer

The following flow is valid when the core is operating in OSP mode, that is, when bit 27 (OSP) of the DMA_CH*n*_TX_Control register of the DMA channel is set to 1.

The flow is similar to the flow described in Single-Packet Transmit Operation. However after fetching a packet, the DMA instead of waiting for the status, it continues to fetch another packet if available in the system memory. So, MTL can receive the second packet while it is processing the first packet. This flow improves the performance because the DMA can process two packets back to back before waiting for the status of the first packet.

50.3.3.1.2.3 Relationship between the number of TX DMA channels and Tx queues

The number of Tx DMA channels is always equal to the Tx queues. This is because the DMA is designed to arbitrate among multiple channels (to fetch the descriptor and packet data from the system memory) in terms of PBLs (Programmable Bursts Lengths). However, the Tx queues are packet-based storage memory. Therefore, one to one mapping is required between the DMA channels and Tx queues to maintain the packet-level coherency.

50.3.3.1.2.4 Retransmission during collision

While a packet is being transferred from the MTL to the MAC, a collision event can occur on the MAC line interface in half-duplex mode. The MAC indicates a Retry attempt to the MTL by giving the status even before the EOP is transferred from the MTL. The MTL then enables the retransmission by popping out the packet again from the queue.

After more than 96 bytes are read out towards the MAC, the Queue Controller frees up that space and makes it available to the application or the DMA to push in more data. This means that the retransmission is not possible after this threshold is crossed or when the MAC indicates a late-collision event.

When a packet transmission is aborted because of underflow and a collision event immediately follows (initiating a retry), retry has higher priority than abort.

Note: Before issuing the Transmit Queue Flush command, make sure that the Tx Queue is not empty, that is, Bit 27 (TXQSTS) of Transmit Debug Register of corresponding queue is reset.

50.3.3.1.2.5 Transmit status word

At the end of transfer of the Ethernet packet to the MAC and after the MAC completes the transmission of the packet, the MTL provides the Transmit status on respective queues. The detailed description of the Transmit Status is the same as for Bits[17:31] of TDES3 normal descriptor in write-back format. If IEEE 1588 Timestamp feature is enabled, the MTL returns 64-bit timestamp of the packet, along with the Transmit status.

If Bit 30 (DTXSTS) of MTL_Operation_Mode register is set then it disables the dependency of the DMA to read the status words from the Status FIFO thus the DMA can push as many packets as possible into the Tx queues because the application or DMA is not required to read the status words from the Status FIFO.

50.3.3.2 MTL Receive path

The MTL Rx module receives the packets from the MAC and pushes them into the Rx Queue. The status (fill level) of the queue is indicated to the DMA when it crosses the configured Receive threshold (RTC bits[30:31] of MTL_RxQ0_Operation_Mode register of corresponding MTL queue), or the complete packet is received. The MTL also indicates the fill level of the queue so that the DMA can initiate pre-configured burst transfers towards the AHB interface.

50.3.3.2.1 Receive operation

During a Receive operation, the MTL is a slave for the MAC. The general sequence of events is as follows:

1. When the MAC receives a packet, it indicates the availability of receive data.
2. The MAC indicates the SOP and EOP delimiters.
3. The MTL accepts the data and pushes it into corresponding Rx queue.
4. After the EOP is transferred, the MAC drives the status word which is also pushed into the corresponding Rx queue by the MTL.
5. If IEEE 1588 timestamp feature is enabled and the 64-bit timestamp is available along with the packet status, it is pushed into the Rx queue as a part of the status word. For the 64-bit bus, one additional location is taken.
6. The MTL takes the data out of the queue and sends it to the DMA depending on the below two modes.
7. Threshold mode: In the (default) Threshold mode, the MTL reads the data and indicates its availability to DMA when one of the following happens:
   a) Data bytes equal to the threshold amount are written to the Rx queue (RTC bits[30:31] of MTL_RxQ0_Operation_Mode register of corresponding MTL queue).
   b) A full packet of data is received into the queue.
8. Store-and-forward mode: In the store-and-forward mode (when Bit 26 of MTL_RxQ0_Operation_Mode register of a queue is set to 1), the initial Rx queue locations are reserved for the status words before writing the SOP. A packet is read out only after it is completely written into the Rx queue. In this mode, all error packets are dropped (if configured through Bit 27 of MTL_RxQ0_Operation_Mode register of a queue) such that only valid packets are read and forwarded to the application.

Note: In Threshold (cut-through) mode, the status words are stored after the packet EOP. In store-and-forward mode, the location for the maximum status words are reserved before writing the SOP and the status is written to reserved locations after writing the EOP.

50.3.3.2.2 Receive operation multi-packet handling

In Threshold mode, the packet status is available immediately after the packet data. In store-and-forward mode, the packet data is available after the packet status. The MTL is capable of storing any number of packets into the queue as long as it is not full.

If the MAC receives a packet when the corresponding Rx queue is full, the MTL ignores that packet. In addition, the MTL increments the overflow counter in the MTL_RxQ0_Missed_Packet_Overflow_Cnt of corresponding queue.

50.3.3.2.3 Error handling

If the MTL Rx queue is full before it receives the EOP data from the MAC, the following happens:

1. An overflow is declared.
2. The whole packet (including the status word) is dropped.
3. The overflow counter in the DMA (Overflow Counter register of corresponding MTL queue) is incremented.

This is true even if Bit 27 (FEP) of MTL_RxQ0_Operation_Mode register of corresponding MTL queue is set.

If the start address of such a packet has already been transferred to the Read Controller, the rest of the packet is dropped and a dummy EOP is written to the queue along with the status word with overflow status. The status indicates a partial packet because of overflow. In such

packets, the Packet Length field is invalid. If the MTL Receive Queue is configured to operate in the store-and-forward mode and the length of the received packet is more than the queue size, overflow occurs and all such packets are dropped.

The MTL Rx Control logic can filter error and undersized packets, if enabled by using the FEP and FUP bits of MTL_RxQ0_Operation_Mode register of corresponding MTL queue. If the start address of such a packet has already been transferred to the Rx Queue Read Controller, that packet is not filtered. The start address of the packet is transferred to the Read Controller after the packet crosses the receive threshold set by Bits[30:31] of MTL_RxQ0_Operation_Mode register of corresponding MTL queue.

If the MTL Receive Queue is configured to operate in the store-and-forward mode, all error packets can be filtered and dropped. The MTL then starts the transfer of next packet (if available).

50.3.3.2.4 Receive status word format

The Rx packet status words are sent to the application after the packet data in Threshold mode and before the packet data in the Store and Forward Mode.

50.3.4 MAC

The MAC supports MII and RMII interfaces towards the PHY chip. The PHY interface can be selected only once after reset.

50.3.4.1 MAC transmission

The transmission process is as follows:


1. Transmission is initiated when the MTL pushes in data with the SOP.
2. When the SOP is detected, the MAC accepts the data and begins transmitting to the MII. The time required to transmit the packet data to the MII after the application initiates the transmission depends on delay factors such as IPG delay, time to transmit preamble or SFD, and any back-off delays for half-duplex mode. While the packets data is being transmitted, the MAC can throttle the MTL.
3. After the EOP is transferred to the MAC, the MAC does one of the following:
   a) The MAC completes the normal transmission and gives the transmission status to the MTL.
   b) If a normal collision (in half-duplex mode) occurs during transmission, the MAC gives the Transmit Status with retry bit set to the MTL. The MAC gives the Retry request till either the packet is successfully transmitted or maximum retry requests expire.
4. When maximum retry requests expire, the MAC aborts the packet transmission with Excessive Collision Transmit Status. The MAC accepts and drops all further data until the next SOP is received. The MTL block should retransmit the same packet from SOP on observing a Retry request (in the Status) from the MAC.

5. The MAC aborts the packet transmission under the following conditions:
   a) No carrier (half-duplex mode)
   b) Loss of carrier (half-duplex mode)
   c) Excessive deferral (half-duplex mode)
   d) Late collisions (half-duplex mode)
   e) Jabber

   The MAC accepts and drops all further data until the next SOP is received.
6. The MAC issues an underflow status if the MTL is not able to provide the data continuously during the transmission. The MAC accepts and drops all further data until the next SOP is received.
7. During the normal transfer of a packet from MTL, if the MAC receives a SOP without getting an EOP for the previous packet, it ignores the SOP and considers the new packet as continuation of the previous packet.

Figure 1282 illustrates the MAC transmission process flow.


Figure 1282. Overview of MAC transmission process flow



50.3.4.2 MAC reception

A receive operation is initiated when the MAC detects an SFD on MII. The MAC strips the preamble and SFD before proceeding to process the packet. The header fields are checked for filtering and the FCS field used to verify the CRC for the packet. The received packet is stored in a shallow buffer until the address filtering is performed. The packet is dropped in the MAC if it fails the address filter.

Figure 1283. Overview of MAC RX operation



50.3.5 Multiple channels and queues support

The Ethernet module supports multiple queues and channels on Tx and Rx paths. *Figure 1008* shows the architecture of the Ethernet module with multiple queues and channels. This section describes how the Ethernet module supports multiple queues and channels. It contains the following sub-sections:

- DMA with Multiple Channels
- MTL with Multiple Queues

50.3.5.1 DMA with multiple channels

This section describes how multiple queues are supported in the Transmit and Receive DMA paths.

50.3.5.1.1 Multi-channel DMA transmit path

The Ethernet module supports multiple Tx channels with the following priority schemes:

- Fixed Priority Scheme
- Weighted Strict Priority
- Weighted Round Robin

50.3.5.1.1.1 Fixed priority scheme

The fixed priority scheme is the default priority scheme for the DMA channels. In fixed priority scheme, the channel with highest priority always wins the arbitration when it requests the bus. In Fixed Priority Scheme, CH0 has the lowest priority and highest numbered channel has the highest priority.

50.3.5.1.1.2 Weighted strict priority

In Weighted Strict Priority (WSP), the weight corresponds to the number of burst transfers given to a channel in one arbitration cycle. The unused burst transfers of one or more channels are reallocated based on the priority. The channel with highest priority gets the unused burst transfer time before it is allocated to a channel with next highest priority.

The channel priorities are fixed. CH0 has lowest priority and the highest numbered channel has highest priority. When a channel uses the allocated burst transfers, the channel with next lower priority is processed. After processing the allocated bandwidth of all channels that had packets to transmit, any unused burst transfer time is allocated to the channel of the highest priority (if required), and then next highest priority (if required), and so on.

50.3.5.1.1.3 Weighted round robin

In Weighted Round Robin (WRR), all channels are serviced in round-robin order according to the weights settings. The TCW field of the DMA_CHn_Tx_Control register provides the weight for each Transmit channel as shown in Weights for DMA Channels.

Table 1370. Weights for DMA channels

TCW field	Transmit channel weight
000	1
001	2

Table 1370. Weights for DMA channels (continued)

TCW field	Transmit channel weight
010	3
011	4
100	5
101	6
110	7
111	8

The configured weights correspond to the number of burst transfers given to a channel in one arbitration cycle. The unused or excess burst transfers are distributed equally to all channels.

50.3.5.1.2 Multi-channel DMA receive path

The Ethernet module supports multiple Rx channels. In the Rx direction, the MTL Rx Controller selects the Rx DMA for which it is transferring or reading the data from the Rx FIFO memory. This scheduling is based on the programming done in the respective MTL_RxQ[x]_Control register.

Each Rx DMA indicates when it is ready to transfer data and the size of the burst-length (number of beats) that it has to transfer. The scheduler checks whether sufficient data (of requested burst length) is available to be transferred to these DMAs and then selects the Rx DMA that gets serviced using the programmed priorities.

50.3.5.1.3 Priority scheme for Tx DMA and Rx DMA

The DMA arbiter performs the arbitration between the Tx and Rx paths of DMA channels for accessing descriptors and data buffers. The DMA arbiter supports two types of arbitration: fixed priority and weighted round-robin. The DA bit of the register specifies the arbitration scheme (fixed or weighted round-robin) between the Tx and Rx DMA of a channel.

If you have enabled the Tx DMA and Rx DMA of a channel, you can specify which DMA gets the bus when the channel gets the control of the bus. You can set the priority between the corresponding Tx DMA and Rx DMA by using the TXPR field of the register. For round-robin arbitration, you can use the PR field of the register to specify the weighted priority between the Tx DMA and Rx DMA. The table below provides information about the priority scheme between Tx DMA and Rx DMA.

Table 1371. Priority scheme for Tx DMA and Rx DMA

Bit 17(1)	Bit 18(1)	Bit 19(1)	Bit 20(1)	Bit 30(1)	Priority scheme
x	x	x	0	1	Rx always has priority over Tx
0	0	0	0	0	Tx and Rx have equal priority. Rx gets the access first on simultaneous requests
0	0	1	0	0	Rx has priority over Tx in ratio 2:1

Table 1371. Priority scheme for Tx DMA and Rx DMA (continued)

Bit 17(1)	Bit 18(1)	Bit 19(1)	Bit 20(1)	Bit 30(1)	Priority scheme
0	1	0	0	0	Rx has priority over Tx in ratio 3:1
0	1	1	0	0	Rx has priority over Tx in ratio 4:1
1	0	0	0	0	Rx has priority over Tx in ratio 5:1
1	0	1	0	0	Rx has priority over Tx in ratio 6:1
1	1	0	0	0	Rx has priority over Tx in ratio 7:1
1	1	1	0	0	Rx has priority over Tx in ratio 8:1
x	x	x	1	1	Tx always has priority over Rx
0	0	0	1	0	Tx and Rx have equal priority. Tx gets the access first on simultaneous requests
0	0	1	1	0	Tx has priority over Rx in ratio 2:1
0	1	0	1	0	Tx has priority over Rx in ratio 3:1
0	1	1	1	0	Tx has priority over Rx in ratio 4:1
1	0	0	1	0	Tx has priority over Rx in ratio 5:1
1	0	1	1	0	Tx has priority over Rx in ratio 6:1
1	1	0	1	0	Tx has priority over Rx in ratio 7:1
1	1	1	1	0	Tx has priority over Rx in ratio 8:1

1. Bits 17, 18, 19, 20 and 30 are not valid if one of the paths (Transmit or Receive) is not present in a channel. The Transmit and Receive paths are always present in Channel 0.

50.3.5.1.4 Rx queue to DMA RX channel mapping

The packets in the MTL Rx Queues can be routed to any one of the 2-RX DMA channels by programming the MTL_RxQ_DMA_Map0 Register. The following types of Rx Queue to DMA mapping is possible through programming:

- Static mapping
- Dynamic (per packet) mapping
- Broadcast/multicast packet duplication

50.3.5.1.4.1 Static mapping

In this mode, all the packets of an Rx Queue is connected to a specific DMA channel. For example, all the packets from Rx Queue 0 can be routed to a DMA channel by programming Q0MDMACH (bit[28:31]) and Q0DDMACH (bit[24] = 0) of the MTL_RxQ_DMA_Map0 register.

Similarly, packets from other Rx Queues can be routed to any DMA channel by programming register fields corresponding to each Queue.

50.3.5.1.4.2 Dynamic (per packet) mapping

In this mode, the destination DMA channel of a packet being read from an Rx Queue is not constant but decided independently for each packet. For example, if you set the Q1DDMACH bit of the MTL_RxQ_DMA_Map0 register, the static mapping is disabled for Rx

Queue 1 and the value in Q1MDMACH is ignored. The destination DMA channel is decided by the MAC Core receiver for each packet, depending on the following in decreasing order of priority:

1. L3-L4 filter Based DMA Selection: When the Layer 3 and Layer 4 Packet Filter is enabled, the TCP/UDP and IP header fields of the received packet are matched against the corresponding values programmed and enabled for comparison in the MAC_L3_L4_Address_Control register. If the match is successful, the DMA channel number programmed in the DMCHN field of the MAC_L3_L4_Address_Control register is selected as the destination DMA channel number provided DMCHEN bit of the same register is set. If the L3-L4 Registers do not give a comparison match, then the Ethernet module proceeds to the next step below.
2. Extended VLAN Based DMA Selection: Extended routing is applicable only if the VLAN Filter has passed. Routing is only based on Perfect Filter Result. Each perfect filter has a DMA Channel Enable and a DMA Channel Number field which can be programmed. Routing is applicable for a filter, only if the DMA Channel Enable bit is set.
   The frame is routed to the smallest Matching Filter's DMA Channel provided it is enabled. If that filter's DMA Channel number is not enabled, the frame gets routed to Channel 0. For example, if a frame's VLAN tag matches filters 7, 3, and 1. Then the MAC checks if Filter 1's DMA Channel Number is enabled through programming. If yes, the frame gets routed to the programmed value; otherwise it gets routed to 0. When the inverse filter is enabled; is routed to the least mismatched filter's DMA channel number provided it is enabled. If the DMA Channel enable bit is not set, then the frame is routed based on DA based addressing or to Channel 0.
   If Hash Filter is also enabled, it is used to determine the Filter result only. Routing will still depend on the Perfect Filters enabled. If none of the perfect filters are enabled or if all of them are bypassed, then the VLAN Filter based routing will not take place. The frame will be routed via DA Based addressing or to Channel 0. If all the perfect filters give a fail result and the Hash Filter has passed, then the VLAN Filter result is a pass but routing will be based on DA Based Addressing or to Channel 0. Similar behavior is seen when inverse Filtering is enabled as well.
3. Ethernet DA-Based DMA Selection: The DA address of the received packet is compared against the programmed DA values in MAC Address Registers. If the address matches any of the programmed values, the corresponding DCS field (when enabled) determines the destination DMA channel number.

If none of the above operations is able to make a successful match/decision, then the packet is routed to DMA Channel 0 by default.

Broadcast/multicast packet duplication

Broadcast/multicast packet duplication feature provides a mechanism to send the received Broadcast/Multicast packets to multiple DMA channels.

In a virtual system that supports multiple guest OS's (for instance, each OS owning a DMA), where each DMA could act as an independent Ethernet Node, there can be requirement to route the received multicast/broadcast packets to all/multiple DMA channels. This is implemented by having the MTL_RX_FIFO_read_controller to read the packet from the same queue multiple times and route the same packet to the specified multiple DMA channels.

The DCS field of the of MAC_ADDRESS0_HIGH and other optional MAC_ADDRESSn_HIGH (n = 1 to 31) registers determines the DMA channel number to which the received packet (that matches the MAC Address present in that register)

must be routed.
The DCS field allows more than one DMA channel number to be selected. The DCS field can hold any one of the following values:

- Binary value of the channel number when the PDC bit of the MAC_Ext_Configuration register is set to 0.

- One-hot value of the channel number when PDC bit of the MAC_Ext_Configuration register is set to 1.

To enable the Multicast/Broadcast packets to be routed to multiple DMA channels, use the DA based routing. Packet duplication is not supported in other DMA channel routing mechanisms such as Extended VLAN, or L3-L4 based routing. In other words, if the destination DMA channel is decided by the VLAN or L3-L4 filter result, it is routed only to the specific channel even if the DA of the packet matches the multicast address in the MAC_Address register.
The Packet Duplication feature is supported only on the highest MTL Queue. Therefore, packet duplication for Broadcast/Multicast packets requires that the MCBCQ field of MAC_RxQ_Ctrl1 register is programmed to the highest RxQ present.

In a packet duplication, the MTL Read Controller sequentially transfers the same packet to all the required RxDMA. This packet is removed from the MTL FIFO only after the packet is transferred to all the selected DMA channels. Therefore this feature is suitable for smaller packet sizes or very low bandwidth traffic; to ensure that the MTL RxQ does not overflow due to the long period for which the packet remains in the queue during the packet duplication.

Note: When more than one bit is set for the DMA channel number, a packet that is not routed to the highest receive queue is routed to only one DMA channel as indicated by the lowest bit set in the dmach_sel.

50.3.5.1.5 Selection of tag priorities assigned Rx queues

The VLAN Tag priorities can be assigned to Rx Queues by programming the PSRQ field in the corresponding MAC_RxQ_Ctrl2 register. The bit corresponding to the VLAN Tag priority can be set in the PSRQ field for assigning that priority to the Rx Queue. For example, if you want to assign VLAN Tag priority of 3 to Rx Queue 0, set bit [3] in PSRQ field of MAC_RxQ_Ctrl2 register. The VLAN Tag priority assigned to particular Rx Queue must be unique, that is, more than one Rx Queue cannot be assigned the same VLAN Tag priority. However, more than one VLAN Tag priorities can be assigned to same Rx Queue.

The setting in the PSRQ field is used for VLAN Tagged Rx packet routing to Rx Queues as well as for PFC based Tx flow control. The received VLAN Tagged Rx packet is routed to Rx Queue that has the VLAN Tag priority match. In PFC based Tx flow control, PSRQ field corresponding to a particular Rx Queue is used for enabling VLAN Tag priorities in the PFC packet transmitted when corresponding Rx Queue threshold levels are reached.

50.3.5.1.6 Rx side routing from MAC to queues

The MAC routes the Rx packets to the Rx Queues based on following packet types:

- VLAN Tag Priority field in VLAN Tagged AV data packets
- AV Control packets
- VLAN Tag Priority field in VLAN Tagged packets
- Untagged IEEE1588 PTP over Ethernet packets

The outer C-VLAN Tagged AV data Rx packets can be routed based on the priorities assigned to Rx Queues through PSRQ field in corresponding MAC_RxQ_Ctrl2 register and the corresponding Rx Queue is enabled for AV through RXQ*n*EN field in MAC_RxQ_Ctrl0 register. These packets may be single VLAN Tagged with C-VLAN type or Double VLAN Tagged with outer VLAN Tag of C-VLAN type when Double VLAN feature is enabled (EDVLP bit in MAC_VLAN_Tag register is set) with inner C-VLAN Tagged or inner S-VLAN Tagged when SVLAN processing is enabled (ESVL bit in MAC_VLAN_Tag register is set). This type of Rx packet routing is available when AV feature and Multiple Rx Queues are selected in the configuration.

The AV Control Rx packets can be routed based on the Rx Queue number specified in the AVCPQ field in MAC_RxQ_Ctrl1 register and corresponding Rx Queue is enabled for AV through RXQ*n*EN field in MAC_RxQ_Ctrl0 register. These packets may be single VLAN Tagged with C-VLAN type or Double VLAN Tagged with outer VLAN Tag of C-VLAN type when Double VLAN feature is enabled (EDVLP bit in MAC_VLAN_Tag register is set) with inner C-VLAN Tagged or inner S-VLAN Tagged when SVLAN processing is enabled (ESVL bit in MAC_VLAN_Tag register is set). This type of Rx packet routing is available when AV feature and Multiple Rx Queues are selected in the configuration.

The VLAN Tagged Rx packets can be routed based on the priorities assigned to Rx Queues through PSRQ field in corresponding MAC_RxQ_Ctrl2 register and the corresponding Rx Queue is enabled for generic through RXQ*n*EN field in MAC_RxQ_Ctrl0 register. This type of Rx packet routing is available when Multiple Rx Queues are selected in the configuration.

The untagged IEEE1588 PTP over Ethernet Rx packets can be routed based on the Rx Queue number specified in the AVPTPQ field in MAC_RxQ_Ctrl1 register and the corresponding Rx Queue is enabled for AV through RXQ*n*EN field in MAC_RxQ_Ctrl0 register. This type of Rx packet routing is available when AV feature and Multiple Rx Queues are selected in the configuration.

The untagged Rx packets can be routed based on the Rx Queue number specified in the UPQ field of MAC_RXQ_CTRL1 register and the corresponding Rx Queue is enabled through RXQ#EN field in MAC_RXQ_CTRL0 register. If the Rx packet cannot be classified in any of the defined packet type for routing, it will be routed through Rx Queue 0.

50.3.5.1.7 Rx side arbitration between DMA and MTL

After completing the current packet processing, the DMA Channel Controller fetches the next descriptor. After the descriptor fetching is complete, the DMA Channel Controller evaluates the amount of data to be transferred to the Rx Buffer based on the programmed PBL and Rx Buffer Length. Accordingly, it requests the MTL to transfer the data.

After servicing the current request, the MTL Rx Queue arbitration scheme selects Rx Queue based on the arbitration scheme (RAA field of the MTL_Operation_Mode register) and the weights programmed in the Queue <n> Receive Control Register. The arbitration is done among Queues for which DMA is ready to service. After the Rx Queue is selected, PBL (Programmable Burst Length) amount of data is read out from that Queue and is routed to the Rx DMA Channel based on the Rx Channel selection criteria.

The arbitration takes place when every PBL data transfer is completed and descriptors are ready for the processing from at least one DMA Channel.

50.3.5.1.8 Tx side arbitration between DMA and MTL

Because the number of Tx DMA channels is always equal to the number of Tx Queues in the MTL, they are always mapped directly. For instance, each Tx DMA pushes data into its

respective Tx Queue assigned to it. The main reason for this strategy is to optimize and increase the efficiency of the DMA data transfer, as well as to simplify the TX Checksum Engines in the MTL.

The data inside each Tx Queue is stored in packets. Hence, if two DMAs are allowed to transfer data into the same queue, when a Tx DM A starts a packet transfer, the other DMA cannot transfer data unless the previous packet is completely pushed-in. This means that the second DMA remains idle until the first packet is transferred. Hence, each DMA is always connected directly to its corresponding Tx Queue.

50.3.5.2 MTL with multiple queues

The Ethernet module supports 2xTx and 2xRx queues. The number of Tx queues is equal to the number of DMA channels. You can control a Tx queue through *Section 50.2.2.209: MTL queue 0 transmit operation mode register (MTL_TXQ0_OPERATION_MODE)*. You can control an Rx queue through *Section 50.2.2.215: MTL RX queue 0 receive operation mode register (MTL_RXQ0_OPERATION_MODE)*.

50.3.5.2.1 Queue memory

All MTL Tx queues share one Tx memory and all Rx queues share one Rx memory with programmable individual queue sizes in blocks of 256 bytes. The application can program the Tx queue size in the TQS field of *Section 50.2.2.209: MTL queue 0 transmit operation mode register (MTL_TXQ0_OPERATION_MODE)* and the Rx queue size in the RQS field of the *Section 50.2.2.215: MTL RX queue 0 receive operation mode register (MTL_RXQ0_OPERATION_MODE)*.

50.3.5.2.2 Queue modes

You can enable a Tx queue for generic, AV, or all types of traffic. Generic Tx queues use WRR or WSP queuing algorithms. AV Tx queue uses CBS or SP queuing algorithms.

You can enable an Rx queue for generic, AV, or all types of traffic. A particular queue enabled for generic or AV based routing is determined by the RXQ*n*EN field of corresponding queue. The following list explains how Rx queues are enabled based on the selected features:

- Multiple Generic Rx queues

  All queues are enabled for generic queuing based on the VLAN Tag priority. The VLAN Tag priority should match the PSRQ field of the MAC_RxQ_Ctrl2 register. Untagged packets are routed through Queue 0. The Rx packets can also be routed to a particular DMA channel based on the DCS field of perfectly-matched MAC Address register.
- Multiple Rx queues with AV feature

  When you select the *Enable Audio Video Bridging* option, AV is enabled for all selected Rx queues. The queuing is done based on the VLAN Tag priority. The VLAN Tag priority should match the PSRQ field of the MAC_RxQ_Ctrl2 register. The Rx packets can also be routed to a particular DMA channel based on the DCS field of perfectly-matched MAC Address register. The AV control packets (tagged or untagged) are routed based on the AVCPQ field of the MAC_RxQ_Ctrl1 register. The PTP over Ethernet packets are routed based on the AVPTPQ field of MAC_RxQ_Ctrl1 register.

50.3.5.2.3 AV feature

The Ethernet module supports the AV data transfer in 100 Mbps mode. The AV feature enables transmission of time-sensitive traffic over bridged local area networks (LANs). The following standards define various aspects of the AV feature implementation:

- IEEE 802.1Qav-2009: Allows the bridges to provide time-sensitive and loss-sensitive real-time audio video data transmission (AV traffic). It specifies the priority regeneration and controlled bandwidth queue draining algorithms that are used in bridges and AV traffic sources.
- IEEE 802.1Qat-2009: Allows the network resources to be reserved for specific traffic streams traversing a bridged local area network.
- IEEE 802.1AS-2011: Specifies the protocol and procedures used to ensure that the synchronization requirements are met for time-sensitive applications such as audio and video across bridged and virtual-bridged LANs consisting of LAN media where the transmission delays are fixed and symmetrical. For example, IEEE 802.3 full-duplex links include the maintenance of synchronized time during normal operation followed by addition, removal, or failure of network components and network reconfiguration.

50.3.5.2.3.1 Transmit path functions

When you select the AV feature, the Transmit paths of Queue 0 and the highest enabled queue are enabled by default.

The Transmit path of Queue 0 supports the strict priority algorithm, and it is used for best-effort traffic. For a queue, the strict priority algorithm determines that a packet is available for transmission if the queue contains one or more packets. When the threshold mode for MTL Tx FIFO is enabled, the strict priority algorithm determines that a packet is available for transmission if the queue contains a partial packet of size equal to the programmed threshold limit.

The Transmit paths of additional queues support traffic management by using the credit-based shaper algorithm. For a queue, the credit-based shaper algorithm determines that a queue is available for transmission if the following conditions are true:

- The queue contains one or more packets.
- The credit for the queue is positive as per the algorithm.

You can disable the credit-based shaper algorithm for all queues or lower-priority queues. When you disable the credit-based shaper algorithm for a queue, the channel uses the default strict priority algorithm.

Each Transmit DMA has a separate descriptor chain for fetching the transmit data. The Transmit channel that gets the access to the system bus depends on the DMA arbiter.

The Transmit path has a shared FIFO (MTL layer) for each queue, as shown in *Figure 1008*. The data fetched by the DMA is put in the respective part of the FIFO. The MTL Tx Queue Scheduler controls which part of the FIFO data is transmitted by the MAC. If the credit-based shaper algorithm is enabled for a queue, the corresponding queue is selected for transmission if the following conditions are true:

- If the packet is available in the channel and has a positive or zero credit.
- If the higher priority queue has no packet waiting in the FIFO.

If the credit-based shaper algorithm is disabled for all queues, the packet to be transmitted from a queue is selected based on the priority scheme described in Fixed Priority Scheme for DMA Channels.

50.3.5.2.3.2 Receive path functions

When you select the AV feature, the Receive path of Queue 0 is enabled by default. All traffic is received on this channel. You can enable the Receive paths of additional queues. By enabling the Receive paths of multiple channels, you can demultiplex the received data to send the packets into separate receive channels.

To differentiate between the AV and non-AV traffic, the MAC provides a status that indicates if it is an AV packet and its corresponding VLAN Priority tag value. This status is updated in the Extended Status field of the Receive descriptor as explained in *Section 50.4.4: Receive descriptor*. All received packets with the EtherType field of 0x22F0 are detected as AV packets. The AV packets can be of the following two types:

- AV data packets

  The AV data packets are always tagged. The tagged AV data packets are received based on the programmed priority value. To specify the channel to which an AV packet with a given priority must be sent, program Bits[16:23] in the Transmit Flow Control Register of the corresponding queue.

- AV control packets

  The AV control packets can be either tagged or untagged. The untagged AV control packets are received on Queue 0 by default. To receive these packets on any other queue, you can program Bits[29:31] of the MAC_RxQ_Ctrl1 register. Similar to the AV data packets, the tagged AV control packets are received based on the programmed priority value.

In addition to the AV packets, you can receive the untagged PTP packets on any queue. By default, the PTP packets (tagged or untagged) are received on Queue 0. To receive these packets on any other queue, you need to program Bits[25:27] of the MAC_RxQ_Ctrl1 register.

50.3.5.2.3.3 Credit-based shaper algorithm

The MTL Queue Scheduler uses the credit-based shaper algorithm to arbitrate the AV traffic in all queues and the legacy Ethernet traffic in Queue 0. You can program the additional queues to use the credit-based shaper algorithm.

The following sections provide information about how you can implement the credit-based shaper algorithm:

Credit value

The credit value is accumulated every transmit clock cycle, that is, 40 ns for 100 Mbps and 8 ns for 1000 Mbps. The credit to be added or subtracted per cycle can be fractional based on the required idleSlope and sendSlope values, as described in Credit Value Per Transmit Cycle Example.

Table 1372. Credit value per transmit cycle example

Mode	Values	Description
100 Mbps	– portTransmitRate = 100 Mbps – idleSlope = 70 Mbps (assuming 70% bandwidth reserved for a higher priority traffic class) – sendSlope = 30 Mbps	– credit = 2.8 bits accumulates per cycle (40 ns) for the higher priority traffic class when best-effort packet is being transmitted. – credit = 1.2 bits drains per cycle (40 ns) when higher priority traffic class packet is being transmitted.

The DMA stores the queue traffic in the respective part of the Tx FIFO based on the slot number in the transmit descriptor (if enabled) or the bandwidth availability on the AMBA AHB application bus.

The credit for a queue builds up only when the packet is available but it cannot be transmitted because the MAC is sending a packet from another queue. The Ethernet module supports another mode in which the credit can build up in advance for a queue in which no packet is available in respective part of the FIFO. This enables sending a burst of high priority traffic in a queue as soon as the data is available. You can enable this mode with Bit 30 of the CBS Control registers of corresponding queues.

When reset, the accumulated credit parameter in the credit-based shaper algorithm is set to zero if there is positive credit, and there is no packet to transmit in a queue. The credit does not accumulate when there is no packet waiting in a queue and other queues are transmitting. When set, the accumulated credit parameter in the credit-based shaper algorithm is not reset to zero if there is positive credit and no packet to transmit in a queue. The credit accumulates even when there is no packet waiting in a queue and other queues are transmitting.

idleSlopeCredit and sendSlopeCredit values

The software must program the idleSlopeCredit and sendSlopeCredit values. The programmed values should be the credit accumulated or drained per clock cycle scaled by 1024, such as, $2.8 \times 1024 = 2867$ and $1.2 \times 1024 = 1229$. In addition, the software must program the hiCredit and loCredit values, scaled by 1024, to adjust for scaling of the idleSlopeCredit and sendSlopeCredit values. This means that if computed hiCredit and loCredit values are 12000 bits and 3036 bits respectively, the values to be programmed in the hiCredit and loCredit registers of the corresponding channel are 12000×1024 bits and two's complement of 3036×1024, respectively.

Bandwidth status

The hardware maintains the status of the actual bandwidth consumed by each higher priority queue in the CBS status registers. This enables the software to estimate the average bandwidth consumed by numerically higher traffic classes as compared to the reserved bandwidth.

The CBS status register gives the average number of bits transmitted during the previous programmed slot interval (1, 2, 4, 8, or 16 slots of 125 µs) in a queue. The status register is updated even if the credit-based shaper algorithm is not enabled for a queue. The number of slots over which the average bits transmitted per slot are computed is programmed in Bits[25:27] of the CBS control register of the respective queue. For example, if you have

programmed two slots, the average bits are computed over slot numbers 0–1, 2–3, 4–5, and so on.

The value programmed in the idleSlopeCredit register of a queue is proportional to the bandwidth reserved for the queue. The software can allocate any bandwidth that is not used by the higher priority queue to the reserved bandwidth of the lower priority queue.

A lower priority queue, which is using the credit-based shaper algorithm, cannot use the unused reserved bandwidth of any higher priority queue that is using the credit-based shaper algorithm. However, a lower priority queue, which is using the strict-priority algorithm, can use the unused reserved bandwidth of any higher priority queue that uses the credit-based shaper algorithm. For example, Queue 1 and Queue 2 use the credit-based shaper algorithm (with reserved bandwidth of 50% and 25%, respectively) and Queue 0 uses the strict-priority algorithm. If Queue 1 uses only 40% of reserved bandwidth, the remaining 10% is used by Queue 0. Queue 2 cannot exceed the reserved bandwidth of 25%.

50.3.5.2.3.4 Slot number function

When the AV feature is enabled, you can use the slot number function to schedule the data fetching from the system memory by the DMA. This feature is useful when the source AV data needs to be transmitted at specific intervals. You can program the slot number at which the DMA should fetch the data from system memory in the Transmit Descriptor Word 3 (TDES3). This 4-bit field allows the application to schedule data up to 16 slots of 125 µs each. This field is applicable only for the AV channels.

When the DMA fetches a Tx descriptor, it compares the slot number of the Tx descriptor with the internally generated reference slot interval. The slot interval is a counter that is updated every 125 µs of the IEEE 1588 system time. In addition, the slot interval counter is initialized to zero when the second's field of the system time is incremented, that is, the sub-second counter rolls over. The DMA fetches the data only if it matches the current slot or the next slot. The DMA remains in the descriptor fetch state till there is a match.

To enable the DMA to fetch the data only if it matches the current slot or the next two slots, you can program Bit 31 of the Slot Function Control and Status register of the corresponding DMA channel.

You can enable the check for slot number by setting Bit 31 of the Slot Function Control and Status register of corresponding DMA channel. When this check is not enabled, the packets are fetched immediately after the descriptor is read. In addition, Bits [12:15] indicate the value of the reference slot number in DMA.

Note: If the slot number in the descriptor is less than the reference slot number, the DMA takes it as a future slot.

50.3.5.3 Overview of time-based scheduling

Time-based scheduling feature is suitable for traffic whose periodicity and rate are predictable. This is an optional feature. To improve the quality-of-service of such traffic,

- The transmit DMA fetches the packet from the host memory for transmission at designated time. This helps the software to setup the Transmit descriptors in advance even before packet is ready/available. It reduces the overhead on the software and

avoids constant monitoring of the time and preparing descriptors just in time when the packet is targeted to be transmitted.

- The MAC transmits the packet only at the designated/pre-determined time even if the packets are fetched in advance. This helps in maintaining a constant transmission rate that can be consumed by the receiver station; therefore avoiding congestion and excessive buffering in the network.

50.3.5.3.1 Description of time-based scheduling

The time-based scheduling feature supports fetching and launching an Ethernet packet at (or after) a pre-determined time. The time-based scheduling is supported only in the following modes/configurations:

- Full duplex mode.
- Link speed is 100 Mbps or higher.
- Configurations in which time-stamping is enabled.
- EST enabled configurations. In these configurations, the ESTM mode bit setting impacts the time-based scheduling feature only when the DUT processes the GCL list.

Note: Time-based scheduling should not be enabled for the channel for which TSO feature is enabled.

Following are the definitions specific to the time-based scheduling feature:

- Launch Time
- Fetch Time
- Expiry Time

50.3.5.3.1.1 Launch time

The time beyond which MTL can schedule the packet for transmission. The launch time is specified in the Enhanced Normal Descriptor in the DMA configurations. For more details, refer to *Section 50.5.16: Programming the launch time in time-based scheduling*.

The launch time can also be specified as a Control Word for each packet in the MTL configurations.

When the launch time is specified in the DMA configuration, it is valid only for the specific frame that is scheduled for transmission. The launch time is reset after the transmission of one frame.

Following are the two formats of the launch time:

- Normal/Absolute Format
- EST/Offset Format

Normal/absolute format

In this format, the Launch time is an absolute time value at which the packet is launched for transmission. This format is supported in all configurations in which Time-Based Scheduling feature (DWC_EQOS_TBS) is enabled.

When both Time-Based scheduling (DWC_EQOS_TBS) and Enhancements to Scheduled Traffic, EST (DWC_EQOS_AV_EST) features are enabled, the launch time is interpreted in the Normal/Absolute format if the ESTM bit of the MTL_TBS_CTRL register is set to 0.

The launch time is a 32-bit value, where most-significant 8-bits represent the time in seconds and the rest 24 bits represent the time in 256 ns. The launch time is compared against the IEEE 1588 based System/PTP Time (bits[39:8]) and rolls over after 256 seconds.

The maximum value of the lower 32-bits of System Time is 999,999,999 decimal (0x3B9AC9FF) and it wraps to 0 when reaching this value (representing a full second). Therefore, the maximum value of the lower 24 bits of the Launch Time (after multiplying by 256) must be 0x3B9AC9.

As the maximum value of Launch time is 256 seconds,

- Launch Time is greater than current System Time when its value is between System Time[39:8] and System Time[39:8] + 128 sec.
- Launch Time is less than current System Time when its value is between “System Time[39:8] + 128sec” and “System Time[39:8] + 256 sec”, because this is a modulo 256 computation.

EST/Offset format

(BTR) of the GCL list provided in the GCL Slot Number (GSN). The value in the BTR is always updated to the start time of the current loop of the GCL.

This format is enabled only when both Time-Based scheduling (DWC_EQOS_TBS) and Enhancements to Scheduled Traffic, EST (DWC_EQOS_AV_EST) features are enabled. For each packet, the GSN value and the Launch Time value are specified in the Enhanced Transmit Descriptor in the DMA configurations, or as Control Word in the MTL configurations.

The launch time offset is a 32-bit value; the upper 8-bits represent the time in seconds and the rest 24 bits represent the time in 256 ns, which is added to the BTR value corresponding to GCL Slot Number. The value of the Launch Time Offset must be smaller than the value of the Cycle Time (specified in the CTR register that is implemented when EST is enabled).

If the CTR is greater than or equal to 1s, the maximum value of the lower-24 bits of Launch Time offset should be 999,999,999 decimal (0x3B9AC9FF).

In this format, the launch time is a 64-bit value, which is interpreted as,
Launch Time = Launch GSN BTR[63:0] + (Launch Time Offset[31:0] << 8), which is compared with the System Time [63:0].

GSN BTR is the Base Time value at which the Launch GSN loop started execution.

50.3.5.3.1.2 GCL Slot Number (GSN)

When Time-Based scheduling (DWC_EQOS_TBS) and Enhancements to Scheduled Traffic, EST (DWC_EQOS_AV_EST) features are enabled, a modulo 16 count of the GCL loop count is implemented and known as GSN. The count is incremented for every new GCL loop; installation of new GCL list does not impact the count. The current GCL slot number can be obtained by reading the CGSN field of the MTL_EST_Status register.

The maximum value of GSN is 15. Therefore GSN values between Current GSN (CGSN field of MTL_EST_Status register) and CGSN+8 represent current or future slots; all other GSN values are interpreted as elapsed slots or past slots. So, for the correct interpretation of time, GSN value must be between CGSN and CGSN+8, for correct interpretation of time.

50.3.5.3.1.3 Launch expiry time

In the EST mode of operation, if the LEOV field of the MTL_TBS_CTRL register is set, the launch expiry GSN offset (LEGOS field of the MTL_TBS_CTRL register) and Launch Expiry Offset (LEOS field of MTL_TBS_CTRL register) determines the maximum amount of time a frame remains eligible for launch, starting from the time the frame becomes eligible for launch.

Launch Expiry Offset = (LEGOS: LEOS)

LEGOS holds the GSN offset (multiples of CTR time) and LEOS holds maximum value of CTR (sub CTR values) in ns.

Launch Expiry offset is a 24-bit value defined in the units of 256 ns, with a maximum possible value of the smaller of 999,999,999ns or CTR-1 ns.

The Launch Expiry GSN is computed as follows:
Launch Expiry GSN = (Launch GSN + LEGOS + CCMA) where,

CCMA is the CTR Carry due to Modulo addition. This value is 1 if ((Launch Time Offset + LEOS) << 8) is equal to or greater than CTR.

Launch Expiry Time = Launch Expiry GSN BTR[63:0] + Launch Expiry Time Offset.

When LEOV is not set, Launch Expiry Time is not checked.

When LEOV is set, and

- the system time is greater than the Launch Expiry time, the frame is dropped from MTL FIFO. The frame is considered as expired.
- the launch time is smaller than the System Time and Launch Expiry Time is greater than system time, the frame is considered eligible for launch.

Note: Max value of LEGOS is 7. This implies that when LEOV is set, the frame has a maximum life time of <8 GCL loop iterations after it becomes eligible for Launch.

50.3.5.3.1.4 Fetch time

In configurations with DMA, the Fetch Time can also be indicated for each packet by the software. This is done by setting FTOV field of DMA_TBS_CTRL register.

If the FTOV filed is not set, the Fetch Time Offset is not valid and the DMA fetches packets without any time constraints.

The fetch time accounts for all possible delays in the DMA fetch operation and ensures that the frame is present in the MTL FIFO before the launch time.

Normal mode

In the Normal mode fetch time derived/calculated by reducing the time specified in the Fetch Time Offset (FTOS) field of DMA_TBS_CTRL register from the given Launch time.

Normal mode of operation, the Fetch Launch Time is computed as:

Fetch Time[39:8] = (Launch Time[39:8] - FTOS[31:8])

The Fetch time is 32-bits and is compared against System Time[39:8] to determine the Eligible for fetching the frame:

- The Fetch time is defined as “greater” than System Time if the Fetch Time is in the range of “System Time[39:8]” and “System Time[39:8] + 128 sec”. The frame is considered as not-eligible for fetch.
- The Fetch time is defined as “smaller” than the System Time if the Fetch time is in the range of “System Time[39:8] + 128 sec” and “System Time[39:8] + 256 sec”. The frame is considered as eligible for fetch.

This is a modulo 256 computation.

EST/Offset mode

In the EST/Offset mode, the Fetch GSN Offset (FGOS field of MTL_TBS_CTRL register) provides the Slot Number offset to be deducted from the Launch GSN. In this case the FTOS value should be the smaller of 999,999,999ns or CTR-1 ns.

```
If (Launch Time Offset >= FTOS):
Fetch Time Offset = ((Launch Time Offset - FTOS) * 256ns)
CBFS(CTR Borrow for Fetch Subtraction) = 0
```

```
If (Launch Time Offset < FTOS)
Fetch Time Offset = CTR + ((Launch Time Offset - FTOS) * 256ns)
CBFS (CTR Borrow for Fetch Subtraction) = 1
```

The Fetch GSN is computed as follows:

```
Fetch GSN = Launch GSN - FGOS - CBFS
Fetch Time = Fetch GSN BTR[63:0] + Fetch Time Offset
```

The frame is marked eligible for DMA fetch when the fetch time is smaller than the System Time.

Note: Max value of FGOS is 7. This implies that when FTOV is set, the frame can be fetched at a maximum of <8 GCL loop iterations before it becomes eligible for Launch.

DMA operations sequence

Following is the sequence of operations when FTOV = 1.

1. Fetch the first Enhanced Normal Descriptor. (FD is set).
2. If LTV is set and Fetch enabled, compute the Fetch Time based on the Launch Time. Wait for the System Time to be greater than Fetch Time
3. Read the Frame (Data) from the host memory and transfer to MTL FIFO
4. Close the Normal Descriptor
5. Fetch the next Normal Descriptor (if the previous Descriptor was not the Last)
6. Repeat steps 4 to 6, until the last descriptor of the frame (LD is set)

After the Last Descriptor of a frame, the next enhanced normal descriptor should be programmed with a new Launch Time and with LTV bit set. Otherwise, the subsequent frames will be processed without any time restrictions.

50.3.5.3.2 Control word (MTL configurations)

Time-based scheduling ensures that a Ethernet Frame is allowed to arbitrate for transmission only if the System Time is greater than the Launch Time.

In MTL configuration,

- Launch Time and GSN, use the same field that is used to hold the 64-bit timestamp value for OSTC (One Step Timestamping Correction). If the LTV bit is set and OSTC bit is not set (bit 19 of first control word), the Time Stamp field is interpreted as Launch Time. Launch Time uses the fields meant for OSTC TimeStamp[39:8] and GSN uses OSTC TimeStamp[43:40] field.
- Bit-31 of Control-Word0 is the equivalent of the LTV field, and the last two Control D-Words is used for providing the Launch Time and GST.
- The last two Control D-words is considered to the Time Stamp for OSTC, when bit-19 of Control-Word0 (OSTC) is set.

When the MTL TXFIFO Read Controller reads the first control word, it checks bit-31 to determine if the frame has a valid Launch Time. If bit-31 is set, it reads the subsequent control words to get the Launch Time.


50.3.5.3.3 Impact on transmission selection algorithm

Time-Based Scheduler does not directly influence the Transmission Selection Algorithm but has an indirect influence as it determines if a queue is eligible to participate in the scheduling.

If a frame of a specific queue has a valid Launch Time, the Time Based Scheduler ensures that the frame participates in Transmit Scheduling (TRC Scheduler) only after the Launch time has elapsed.

The gating done by Time-Base scheduler is only for the Scheduling (picking frame for Transmission). It might not alter any other characteristics and behavior of the frame. For example, the Frame waiting for the Launch time to lapse will continue to gain credits in CBS, and the CBS credits will not be lost as the frame is marked as available but not ready. Strict Priority or CBS are recommended Transmit Scheduling algorithms for the TBS implementation because, scheduling for TBS enabled queues are more predictable.

Figure 1284. Time based scheduler implementation




50.3.5.4 Enhancements to Scheduled Traffic (EST)

The IEEE 802.1Qbv-2015 defines the schedule for each of the queues on every egress port which makes the implementation aware of traffic arrival schedule. This information can be used to block the lower priority traffic from transmission in this time window/slot. This

ensures that scheduled traffic is forwarded from sender to receiver through all the network nodes with a deterministic delay.


Figure 1285. Time aware shaper implementation for traffic scheduling



One of the important requirements to achieve a low latency is to ensure there are no interfering frames during the scheduled windows that are reserved for high priority traffic. The use of scheduled traffic imposes limitations while starting a transmission.

As shown in the figure below, if an interfering frame begins transmission just before the start of a reserved time period, it can extend transmission into the reserved window, and potentially interfere with higher priority traffic. Therefore, a guard band whose size is equal to the largest possible interfering frame is required before the window starts.

Figure 1286. Implementing a guard band to avoid delays due to interfering frames



A larger guard band equates to a less efficient use of network bandwidth. However, with the implementation of IEEE802.1Qbu (frame preemption), this issue is addressed. Frame preemption breaks the interfering frame into smaller fragments. Therefore, the guard band needs to be only as large as the largest possible interfering fragment instead of the largest possible interfering frame.

During the guard band, only the frames that can complete the transmission of the entire frame before the next gate close event are permitted. This ensures that the high priority traffic can always start at the beginning of the window reserved for it.

50.3.5.4.1 Frequently used terms in EST

Following are some of the frequently used terms in the EST support and their definitions.

- Gate control list

  The list in the hardware memory that holds the gate controls and the associated time intervals.

- Gate controls

  For a given schedule (row in gate control list) there is a Gate Open (O) and Gate Close (C) state associated with each TC. The set of O or C values, whose width is same as configured TCs is called the Gate Controls.

  Example: CCOCOOCO means TC7=C, TC6=C, TC5=O and so on.

- Time interval

  Time interval (in nano seconds) is a 16, 20, or 24-bit configurable field in the Gate Control list that indicates the time for which the associated gate controls are valid.

- Base time register

  Each Gate Control List is associated with a 64-bit Base Time Register that holds the start time (in PTP format) for the list.

50.3.5.4.2 Updates to the Transmit Scheduling to Support EST

To support EST, the following updates are required to the transmit scheduling:

- Implementation of Gate Control List (GCL)
- Enforcing gate controls in the scheduler
- Accounting for Gate Open (O) duty cycle in the computation of idleSlope (CBS)

50.3.5.4.2.1 Implementation of Gate Control List (GCL)

The figure below shows the block diagram from the IEEE 802.1Qbv spec that illustrates how the gate control list governs the gate close(C) and open(O) events based on the schedule provided for each event.

GCL has the following two parts:


- Time interval

  Defines the time in nano seconds for which the gate controls are valid and should be applied before reading the next gate controls from the list. Configurable width of 16, 20 or 24 to represent a maximum of 64 us, 1 ms, or 16 ms schedule interval respectively. Supports left shift of the time interval up to 7 bits to be able to apply a multiplication factor from 1 to 128 ns (in steps of 2^n). The maximum value (post shifting) of this field must be 999999999 ns.

- Gate control

  Defines the Open (O) represented by logic 1 or Close (C) represented by logic 0 state for the gate of each TC.

Figure 1287. Block diagram from IEEE 802.1 Qbv specification - GCL governing gate close and open events



The implementation of GCL consists of the following two Gate Control Lists:

- HWOL
  Hardware Owned List which is a list for hardware access.
- SWOL
  Software Owned List which is a list for software access.

The access to these lists is mutually exclusive. The ownership to the list is set by hardware in the SWOL field of MTL_EST_Status register. The following table provides the implementation details of GCL.

Table 1373. External memory used for holding the two gate-control lists

Gate control (up to 8 bits)	Time interval (ns) 16, 20, or 24 bits	
OOCCCCCC	T0	HWOL or SWOL
OOOOCCCC	T1	
CCCCOOCC	T2	
CCCCCCOO	T3	
...	...	
OCOCOCOO		
OOOOCCCC	T last	

Table 1373. External memory used for holding the two gate-control lists (continued)

Gate control (up to 8 bits)	Time interval (ns) 16, 20, or 24 bits	
OOOOCCCC	T0	SWOL or HWOL
OOOOCCCC	T1	
OOCCCCCC	T2	
OOOOCCCC	T3	
...	...	
OCOCCCCC		
OOCCCCCC	T last	

50.3.5.4.2.2 Registers related to Gate Control List

Following are the set of 4 registers (one for each GCL) related to GCL. These registers are implemented through Indirect Addressing using the GCL_Control and GCL_Data registers.

1. 64-bit Base Time Register (BTR)
2. 40-bit Cycle Time (CTR)
3. m-bit Time Extension (TER)
4. n-bit [Gate Control] List Length (LLR) (n depends of the configured GCL depth)

Base Time Register (BTR)

Base Time Registers is a 64-bit register that holds the start time to execute the GCL. The format of the BTR is same as the PTP format (upper 32-bits holds time in seconds and lower 32 bits hold time in nano seconds).

Once the execution of a given list begins, the implementation can update the value in BTR to indicate the next list execution begin time.

Cycle Time Register (CTR)

Cycle Time Register is a 40-bit register that holds the time at which the execution of the GCL should be repeated. The Cycle Time Register consists of an 8-bit value in seconds, and a 32-bit value in nano seconds (similar to the PTP time format with truncated seconds register).

For a given Gate Control List the start time is “Base Time” + N $\times$ “Cycle Time” where N is an integer value representing the iteration number starting with 0 for first iteration. If the Gate Control List execution takes longer than the Cycle time, then the list is truncated at the Cycle Time and the subsequent loop begins at Cycle Time.

Time Extension Register (TER)

Time Extension Register (TER) is a m-bit (where m = Configured Time Interval width + 7) register that holds the amount of time (in nano seconds) the current Gate Control List can be extended before switching to the new Gate Control List. This will be useful in avoiding small fragments of the current list being executed before switching to a new list.

List Length Register (LLR)

List Length Register (LLR) is an n-bit register (when n is 7, 8, 9, 10, or 11 for a GCL configured depth of 64, 128, 256, 512, or 1024 respectively) that holds the integer value of the length of the GCL (that is the number of valid rows in each GCL). The processing of the GCL stops after the number of rows read equals to the LLR value.

50.3.5.4.2.3 Transmission gating implementation

A Bridge or an end station can be enhanced to allow transmission from each TC that is yet to be scheduled relative to a known timescale. To achieve this, a transmission gate is associated with each TC; the state of the transmission gate determines if the queued frames can be selected for transmission.

For a TC, the transmission gate can be in one of the following two states:

1. Open

   Queued frames are selected for transmission, in accordance with the definition of the transmission selection algorithm associated with the TC.

2. Closed

   Queued frames are not selected for transmission.

   A frame on a traffic class queue is not available for transmission if the transmission gate is in the closed state or if there is insufficient time available to transmit the entirety of that frame before the next gate-close event associated with that queue.

   The implementation has visibility to the current schedule of gate controls and the immediate next schedule of the gate controls. So the maximum Gate Open period does not exceed the sum of the two Time Intervals.

   This is because, a frame is selected for transmission only if the gate is currently Open and the duration of gate open interval is greater than the time taken to transfer the entire frame.

   The implementation must know the frame size before the transmission, so that the transmission overruns can be avoided and only the frames that can complete are scheduled at all times.

   The implementation adequately compensates for the implementation delays in the data transfer from the buffer to the line by offsetting the current time with all the relevant delays (provided by the CTOV field of MTL_EST_Control register). This ensures that the schedule provided is always accurately implemented at the line.

Note: A 20 Byte overhead is added to the packet size to account for the IFG and Preamble overheads on the line. Therefore for a 128 Byte frame to be transmitted, the Gate Open window should at least be able to accommodate148 Bytes.

In 100 Mbps mode of operation, the rounding down error is about 0.4%. For example, the Gate open duration must be at least 1024 Bytes for transmitting 1000 Byte Frames at a speed of 100 Mbps (20 Bytes for line overheads, and 4 Bytes for rounding down error).

50.3.5.4.3 Idle slope computation updates

When EST is enabled, credit is accumulated only when the gate is open; therefore, the effective data rate of the idleSlope must be increased to reflect the duty cycle for the transmission gate associated with the queue.

The idleSlope is computed based on the GateOpenTime and OperCycleTime values. Program the idleSlope registers (implemented one per CBS enabled TC) based on the

following equation. The existing MTL register has sufficient bit width to accommodate the new values for idleSlope.

```
idleSlope = (operIdleSlope(N) * OperCycle/GateOpenTime)
```


50.3.5.4.3.1 Operational details of GCL

Set the switch to software List, the SSWL field of the MTL_EST_Control Register, so that hardware can access the programmed gate control list. The first set of gate controls are applied when the current time is equal to the value in the Base Time Register (BTR) and is held until the programmed “Time Interval” value.

To avoid transmission overruns, one additional gate control event is always read ahead from the list. This enables the GCL to determine the next gate close events (if any) for the TCs that are open.

The scheduling based on the Gate Open state and Time Interval of only the current and subsequent schedule. An internal accumulator is used to add the time intervals when gate controls are applied. BTR + Accumulator holds the time at which the next set of gate controls are to be applied.

Figure 1288. GCL and associated registers - base time and cycle time



The GCL is read progressively from the first row adhering to the schedule. The read operations continue until the List Length (from LLR Register) is reached and the execution of the list restarts at BTR + CTR time.

At this point the BTR is incremented by value in CTR to mark the beginning of a new cycle. In the absence of any gate controls, all the gates are deemed to be in Open state, during the execution of the list.


In cases where the execution time of the list is greater than the Cycle Time, the list is truncated and the next iteration starts when the current time equals BTR + CTR.

Table 1374. GCL and associated registers - BTR and CTR

Current time	Gate control applied	Accumulator value	BTR (with updates)
14200	OOCCCCCC	1000	14200
15200	OOOOCCCC	1500	14200
15700	CCCCOOCC	3700	14200
17900	CCCCCCOO	4000	14200
18200	OOOOOOOO	0	20200
20200	OOCCCCCC	1000	20200
21200	OOOOCCCC	1500	20200

In the example in *Table 1374*, the execution starts at 14200 and the first set of Gate Controls “OOCCCCCC” are applied immediately. As the time interval is 1000 ns the next set of gate controls are applied at 14200 (BTR) + 1000 (Accumulator) = 15200 ns as shown in *Table 1373*. As there are no gate controls available after the execution of the last gate control and before the next iteration of the loop, the gates are deemed to be in open state during that time period as depicted at time 18200 in *Table 1374*.

Figure 1289. GCL and associated registers - Base Time and Cycle Time List Execution Time > Cycle Time



As the list execution takes longer than the allocated Cycle Time, the list is truncated and the list is started from the BTR+CTR as shown in the table below.

Table 1375. GCL and associated registers - BTR and CTR, execution Time > Cycle Time

Current time	Gate control applied	Accumulator value	BTR (with updates)
14200	OOCCCCCC	1000	14200
15200	OOOOCCCC	1500	14200
15700	CCCCOOCC	3700	14200
17200	OOCCCCCC	1000	17200
18200	OOOOCCCC	1500	17200
18700	CCCCOOCC	3700	17200

While applying the third set of gate controls, the BTR + Cycle Time (17200) < BTR + Accumulator (17900), so the list is truncated and execution switches to a new iteration at 17200.

50.3.5.4.3.2 Installing a new GCL

When a new software programmed GCL is available and must be executed at the new BTR value, the switch to the new GCL can happen in one of the following ways.

- New base time aligned with current schedule
- New base time unaligned with current schedule


New base time aligned with current schedule

If the choice of cycle time for the new gating cycle is unchanged from the cycle time for the current gating cycle, and if the BTR chosen for the new gating cycle (new BTR) is an integer multiple of the current cycle time (+ current BTR), then the new gating cycle exactly lines up with the old gating cycle, that is, the cycle start times for the new gating cycle is same as they would have been for the old configuration. This could be considered to be the ideal case and allows the new gating cycle to be installed and executed with no timing issues. The implementation completes the execution of an iteration of the current list and switches to the new list at the beginning of the Base Time listed in the new list.

```
If (New BaseTime > = Current Time)
  ConfigChangeTime = New BaseTime
Else If (New BaseTime < Current Time)
  1. Set the BTRError
  2. ConfigChangeTime = (New BaseTime + N * New CycleTime)
     Where N is the smallest integer for which the relation
     ConfigChangeTime >= CurrentTime and (N =< 8) is TRUE.
     When N > 8 the hardware cannot auto recover and the loop count
     value in BTRError reporting is set to 1111 requiring the software
     to reprogram the New Base Time.
```

The figure below illustrates the installation of the new GCL along with the timelines.

Figure 1290. Switching to a new configuration that is aligned with the existing configuration



In the above example, after the sixth iteration of the first GCL, the BTR values of the old and new GCL are equal. At that point the new GCL is processed as a natural extension to the existing GCL.


Table 1376. GCL and associated registers - BTR and CTR

Current time	Gate control applied	Accumulator value	BTR (with updates)
44200	OOCCCCCC	1000	44200
45200	OOOOCCCC	1500	44200
45700	CCCCOOCC	3700	44200
47900	CCCCCCOO	4000	44200
48200	OOOOOOOO	0	50200
50200	CCCOCCCC	1000	50200
51200	CCCCOCCC	3000	50200
53200	OOOOOOOO	0	56200

New base time unaligned with current schedule

If new Cycle Time differs from current Cycle Time or New Base Time is in the future and is not an integer multiple of current Cycle Time, then the old and new cycles do not line up; when new Base Time is reached (when the new configuration is installed and starts to execute), the last old cycle is normally truncated to start the first new cycle. This could be undesirable if it results in a very short last old cycle; arguably it would be better to simply extend the penultimate old cycle by that small amount, rather than starting a very short cycle. The Cycle Time Extension Register (related to the current configuration list) allows this extension of the last old cycle to be done in a defined way; if the last complete old cycle ends normally in less than current Cycle Time Extension (TER) ns before the new base time, then the last complete cycle before new Base Time is reached is extended so that it ends at new Base Time.

Figure 1291. Switching to new list truncating the current list



At the end of the fifth iteration the Current time + Cycle time extension (TER) < New BTR so the sixth iteration of current configuration is started. During the sixth iteration of the current list when the new BTR value is smaller than the next schedule in the current list, it switches to the new list.

Table 1377. Extending to new list by truncating the current list

Current time	Gate control applied	Accumulator value	BTR (with updates)
44200	OOCCCCCC	1000	44200
45200	OOOOCCCC	1500	44200
45700	CCCCOOCC	3700	44200
47500	CCCOCCCC	4000	44200
48500	CCCCOCCC	0	50200
50500	OOOOOOOO	1000	50200

Below is an example where the current configuration list is extended instead of starting a new iteration as the extension time of 800ns is less than the allowed cycle extension time (TER) of 1000ns.

Figure 1292. Switching to new list by extending the current list




Table 1378. Switching to new list by extending the current list

Current time	Gate control applied	Accumulator value	BTR (with updates)
38200	OOCCCCCC	1000	38200
39200	OOOOCCCC	1500	38200
39700	CCCCOOCC	3700	38200
41900	CCCCCCOO	4000	38200
42200	OOOOOOOO	0	44200
45000	CCCOCCCC	1000	45000
46000	CCCCOCCC	3000	45000
48000	OOOOOOOO	0	51000

50.3.5.4.4 Impact of transmit scheduling algorithms on EST

When EST is used in isolation, the Gate Control List manages the final open/close state of the Queues along with the checks carried out by the Transmission Selection Algorithm in MTL. As the Gate Controls operate on a predefined repetitive schedule, it is recommended to use Strict Priority or Credit Based Shaper (CBS) scheduling algorithms.

Other algorithms such as the Weighted Round Robin (WRR), Deficit Weighted Round Robin (DWRR) and Weighted Fair Queuing (WFQ) implement masking of the queues based on the current winning queue. The algorithm is applied only among the group of queues that open simultaneously. To ensure Queues whose gates are “Open” get priority, these algorithms are modified to treat “gate open” queues and “gate closed” queues as separate groups giving priority to gate open queues.

For example, consider 4 queues (Q3, Q2, Q1, Q0) with weights 4:3:2:1; Q3 and Q2 are in Open state in slot one slot, while Q1 and Q0 are in Open state in another slot. In this case, the scheduler works as follows:

1. In the first slot, the Q3 and Q2 are serviced in the ratio of 4:3 for the duration the slot is open.
2. In the second slot, the queues Q1 and Q0 are serviced in the ratio of 2:1.
3. Fresh arbitration is started every time a slot is opened.

In other words, the traffic does not get distributed in the intended ratio of 4:3:2:1; but as two groups with different ratios and only for the duration of the slot when the gates are open continuously.

50.3.5.4.5 Programming guidelines for EST

For details about programming guidelines for EST, see *Section 50.5.15: Programming guidelines for EST on page 2207*.

50.3.5.5 Frame Preemption (FPE)

50.3.5.5.1 Overview of the Frame Preemption

The IEEE 802.1Qbv-2015 defines the schedule for each of the queues on every egress port which makes the implementation aware of traffic arrival schedule. This information can be used to block the lower priority traffic from transmission in this time window/slot. This ensures that scheduled traffic is forwarded from sender to receiver through all the network nodes with a deterministic delay.

One of the important requirements to achieve a low latency is to ensure there are no interfering frames during the scheduled windows that are reserved for high priority traffic. The use of scheduled traffic imposes limitations while starting a transmission.

If an interfering frame begins transmission just before the start of a reserved time period, it can extend transmission into the reserved window, and potentially interfere with higher priority traffic. Therefore, a guard band whose size is equal to the largest possible interfering frame is required before the window starts.

A larger guard band equates to a less efficient use of network bandwidth. However, with the implementation of IEEE802.1Qbu (frame preemption), this issue is addressed. Frame preemption breaks the interfering frame into smaller fragments. Therefore, the guard band needs to be only as large as the largest possible interfering fragment instead of the largest possible interfering frame.

During the guard band, only the frames that can complete the transmission of the entire frame before the next gate close event are permitted. This ensures that the high priority traffic can always start at the beginning of the window reserved for it.

50.3.5.5.2 Description of the Frame Preemption

You can select the Frame Preemption feature (FPE) feature during RTL configuration of the core. FPE feature can be selected independently with or without selecting the EST feature.

Preemption allows one or more higher priority (express) frames to interrupt the transmission of a lower priority (pre-emptive) frame; the pre-emptive frame transmission is resumed and completed after the express frame transmission is complete. To support frame preemption, the following two abstractions of the MAC are used:

- A pre-emptive MAC, called pMAC, which carries the pre-emptive traffic.
- An express MAC, called eMAC, which carries the express traffic.

In the implementation, only parts of the MAC that holds the state during preemption is replicated and represented as pMAC and eMAC. The MAC uses the following two ways to puts on hold, the transmission of the pre-emptive traffic, in the presence of express traffic:

- The MTL scheduler interrupts the pre-emptive traffic that is currently being transmitted.

  When the preemption capability is active, the MAC interrupts the transmission and reception of pre-emptive frames. A preempted fragment can be followed by zero or more express frames, before the continuation fragments. The pre-emptive frame can be fragmented any number of times, however, the minimum final and non-final fragment length criterion must be is met.

  However, interleaving of more than 1 pre-emptive packet is not permitted. This implies that if a pre-emptive packet is fragmented by an express packet, another pre-emptive packet cannot be transferred until all the remaining fragments of the first preempted packet are transferred.
- The MTL scheduler prevents starting the transmission of pre-emptive traffic.

  When the preemption capability is inactive, the pMAC entity is disabled and only express traffic is transmitted or received.

50.3.5.5.3 Enabling the Frame Preemption

Enable the frame pre-emption feature by setting EFPE field of the MAC_FPE_CTRL_STS register.

50.3.5.5.4 GCL modification to support FPE

In the EST-only configuration, the GCL entry has up to 24 bits of Time Interval and up to 8 high order bits representing the Gate Open/Close state requirements as shown in the table below:

Table 1379. Gate control list when FPE is disabled

Gate control (up to 8 bits)	Time intervals (ns) 16, 20 or 24 bits
OOCCCCCC	T0
OOOOCCCC	T1
CCCCOOCC	T2
CCCCCCOO	T3
...	...
OCOCOCOO	T126
OOOOCCCC	T127

EST only supports SetGate operation, which implies that the gates are set to either open or close at a given time interval.

However, when both Frame Preemption (FPE) and EST are enabled, the GCL also supports Set-and-Hold-MAC and Set-and-Release-MAC operations, in addition to the SetGate operation.

To enable the support of hold and release operations, the format of the GCL is slightly changed while configuring and enabling the FPE. The first Queue (Q0) is always programmed to carry preemption traffic and therefore it is always Open. The bit corresponding to Q0 is renamed as Release/Hold MAC control.

The TX Queues whose packets are preemptable are indicated by setting the PEC field of the MTL_FPE_CTRL_STS register. The GCL bit of the corresponding Queue is ignored and considered as always “Open”. So, even if the software writes a “0” (“C”), it is ignored for such queues.

Table 1380. Gate control list when FPE is enabled

Gate control (up to 7 bits)	Release/hold indication	Time interval (ns) < 16, 20 or 24 bits
CCCOOOO	0	T0
CCCCOOO	0	T1
OCCCOOO	1	T2
COCCOOO	1	T3
CCOCOOO	1	T4
CCCOOOO	0	T5
CCCCOOO	0	T6

When the Release/Hold bit transitions from a '0' to '1', a Set-and-Hold-MAC operation is performed. This marks the cease of the preemptable traffic. This is achieved by sending a Hold request to MTL “ha” ns in advance (where ha is the time interval mentioned in the Hold Advance (HADV) field of the MTL_FPE_Advance register).

When the Release/Hold bit transitions from a '1' to '0' a Set-and-Release-MAC operation is performed. This marks the resuming of the preemptable traffic. This is achieved by sending a Release request to MTL “ra” ns in advance (where ra is the time interval mentioned in the Release Advance (RADV) field of the MTL_FPE_Advance register).

The preemptable traffic is blocked for the time duration the Release/Hold bit is set to a '1' in the Gate Control List.

50.3.5.5.5 Impact of preemption on CBS

In CBS, the definition of “Transmit” is as follows:

- “True” for the duration of frame transmission from the queue
- “False” when frame transmission from the queue is complete

When CBS algorithm is used along with frame preemption, the value of “Transmit” is “True” only while the frame is being transmitted by the MAC. If the frame transmission is delayed or interrupted (for instance, a preemptable frame transmission is interrupted to allow the transmission of an express frame from a different queue, or the start of express frame is delayed because a preemptable frame is being transmitted) the value of “Transmit” is FALSE until transmission of the frame commences or is resumed.

Also, the value of “Transmit” is FALSE during the transmission of any overhead that is a consequence of frame preemption. For example, additional frame overhead (mCRC, Fragment Count) that is added to the preemptable frame.

At any given time, if there are no frames in the queue, and the value of Transmit is “False”, and credit is positive value, the credit value is set to zero if here is no preemptable frame from the queue for which transmission is in progress but has been interrupted.


50.3.5.5.6 mPacket format

When the preemption capability is active, MAC sends mPackets to the PHY. An mPacket can be one of the following:

1. An express packet
2. A preemptable packet
3. An initial fragment of a preemptable packet
4. A continuation fragment of a preemptable packet

Figure 1293 shows the format of the mPacket. It contains an express packet, a complete preemptable packet or the initial fragment of a preemptable packet. The second part of the figure shows the format of an mPacket containing a continuation fragment of a packet.

Figure 1293. mPacket format



Start mPacket Delimiter (SMD)

The value of the SMD indicates whether the mPacket contains an express packet, the start of a preemptable packet (initial fragment or complete packet), or any of continuation fragments of a preemptable packet.

The table below shows the valid SMD values.

Table 1381. Possible SMD values of mPacket

mPacket type	Notation	Frame count	Value
Verify packet	SMD-V	—	0x07
Respond packet	SMD-R	—	0x19

Table 1381. Possible SMD values of mPacket (continued)

mPacket type	Notation	Frame count	Value
Express packet	SMD-E	—	0xD5
Preemptable packet start	SMD-S0	0	0xE6
	SMD-S1	1	0x4C
	SMD-S2	2	0x7F
	SMD-S3	3	0xB3
Continuation fragment	SMD-C0	0	0x61
	SMD-C1	1	0x52
	SMD-C2	2	0x9E
	SMD-C3	3	0x2A

frag_count

A frag_count is a modulo-4 counter that increments for each continuation fragment of the preemptable packet. The frag_count protects against mPacket reassembly errors by enabling detection of the loss of up to 3 packet fragments.

The frag_count field is present only in mPackets with SMD-C notation (continuation fragment). The frag_count is zero in the first continuation fragment of each preemptable packet.

Table 1382. Possible frag_count values

frag_count	Value
0	0xE6
1	0x4C
2	0x7F
3	0xB3

mData

The contents of the packet from the MAC, starting with the first byte after the SFD to the last byte before the FCS are sent in the mData fields of one or more mPackets for that frame. The minimum size of the mData field is 60 bytes.

CRC

The CRC field contains a cyclic redundancy check (CRC) and has an indication of the final mPacket of a frame. In the final mPacket of a frame, the CRC field contains the last 4 octets of the MAC frame (the FCS field).

For other mPackets, the CRC field contains an mCRC value. The mCRC is calculated on the octets of the packet from the first octet of the frame (the octet following the SFD of preemption frames) to the last octet of the packet transmitted in that mPacket by performing an XOR of the calculated 32-bit CRC value of the fragment and a value of 0x0000FFFF.

Summary of Packet Formats

- Express packet
  7bytes of Preamble, SMD-E, Data, and CRC.
- Complete preemptable packet
  7 bytes of Preamble, <Current Preemptable packet SMD>, Data, CRC.
- Initial fragment (non-final) of preemptable packet
  7 bytes of Preamble, <Current Preemptable packet SMD>, Data, mCRC.
- Continuation fragments (non-final) of preemptable packet
  6 bytes of Preamble, <Current Preemptable continuation fragment SMD>, <Current Preemptable continuation fragment FC>, Data, mCRC.
- Final fragment of preemptable packet
  6 bytes of Preamble, <Current Preemptable continuation fragment SMD>, <Current Preemptable continuation fragment FC>, Data, CRC.

Table 1383. Current and previous preemptable packet SMD values

Previous preemptable packet SMD	Current preemptable packet SMD
SMD-S0	SMS-D1
SMD-S1	SMS-D2
SMD-S2	SMD-S3
SMD-S3	SMD-S0

Table 1384. Current and previous preemptable fragment SMD values

Previous preemptable fragment SMD	Previous preemptable fragment FC	Current preemptable continuation fragment SMD	Current preemptable continuation fragment FC
SMD-S0	N/A	SMD-C0	FC0
SMD-S1	N/A	SMD-C1	FC0
SMD-S2	N/A	SMD-C2	FC0
SMD-S3	N/A	SMD-C3	FC0
SMD-C0	FC0	SMD-C0	FC1
SMD-C0	FC1	SMD-C0	FC2
SMD-C0	FC2	SMD-C0	FC3
SMD-C0	FC3	SMD-C0	FC0
SMD-C1	FC0	SMD-C1	FC1
SMD-C1	FC1	SMD-C1	FC2
SMD-C1	FC2	SMD-C1	FC3
SMD-C1	FC3	SMD-C1	FC0
SMD-C2	FC0	SMD-C2	FC1
SMD-C2	FC1	SMD-C2	FC2
SMD-C2	FC2	SMD-C2	FC3

Table 1384. Current and previous preemptable fragment SMD values (continued)

Previous preemptable fragment SMD	Previous preemptable fragment FC	Current preemptable continuation fragment SMD	Current preemptable continuation fragment FC
SMD-C2	FC3	SMD-C2	FC0
SMD-C3	FC0	SMD-C3	FC1
SMD-C3	FC1	SMD-C3	FC2
SMD-C3	FC2	SMD-C3	FC3
SMD-C3	FC3	SMD-C3	FC0

50.3.5.5.7 Transmit preemption

50.3.5.5.7.1 MTL Tx preemption

To support preemption MAC should have more than 1 TX queue with at least 1 Queue designated as Express Queue. (and 1 queue designated as preemption queue). When FPE is enabled (setting EFPE = 1 in MAC_FPE_CTRL_STS register), the MTL preempts a preemptable frame, when a “hold” request is asserted (EST/Qbv configured and enabled) express frames are available for transmission, that is, frame is present in MTL FIFO and is qualified for arbitration, after ensuring that the minimum mPacket mData field size is met.

Therefore, preemption occurs only if at least 60 bytes of the preemptable frame have been transmitted and at least 64 bytes (including the frame CRC) remain to be transmitted.

The earliest starting position of preemption is controlled by the AFSZ field of the MTL_FPE_CTRL_STS register. Preemption does not occur until at least 64 $\times$ (1+ AFSZ) - 4 bytes of the preemptable frame have been sent.

When preemption occurs, all the preemptable queues are blocked and only the express queues are allowed to arbitrate (if more than one express queue has traffic) and transmit.

Continuation fragment of the preempted frame is the first frame to be transmitted after “release” request is asserted (EST/Qbv configured and enabled) and all the express traffic transmission completes.

Note: All the PTP packets should be transmitted as express packets.

MTL communicates the following frame-type information to the MAC using a 2-bit preemption control signal on the MTI interface qualified by SoF and EoF:

- express frame
- preemption frame (full or fragment)
- continuation fragment (non-final or final)

Table 1385. Preemption control values on MTI interface for various frame types

Qualifier	Preemption control value	Frame type
SoF	00	Start express
SoF	01	Start preemption
SoF	10	Continuation fragment
SoF	11	Reserved
EoF	00	End of frame
EoF	01	End of fragment

If the mti_sof_o and mti_eof_o are sent in the same cycle on the MTI interface, the mti_preemp_ctrl (preemption control value) for EoF is taken as “00”, End of Frame.

MTL should wait for the previous fragment status to be received before resuming the continuation fragments of a preempted frame. Fragment status is described in detail in the Tx fragment status section below.

50.3.5.5.7.2 MAC Tx preemption

MAC supports preemption by implementing the functionality needed to generate the mPackets as described in *Section 50.3.5.5.6: mPacket format*.

Based on the Preemption Control value received on the MTI interface (qualified with SoF and EoF), MAC determines the frame type (shown in *Table 1385*) and generates mPackets accordingly.

When the preemption capability is active, MAC replaces the SFD of a preemption packet with an SMD-S value. A 2-bit rolling frame count is encoded in the SMD-S value.

The SMD-E value is the same as the SFD value so the SFD of an express packet does not need to be replaced.

Tx Fragment status

MAC sends Tx fragment status to indicate successful transmission of fragmented mPackets. To indicate a fragment status, bit-31 of the mti_txstatus_o field is set and all other values in the status field is set to ‘0’.

In case of a transmission error (underflow, jabber, and so on) the frame status is sent (and not a fragment status) with an error indication along with all other relevant status fields. The bit-31 of mti_txstatus_o is set to ‘0’ to indicate a Frame Status. In case of receiving an error status for a transmitted fragment, the MTL drops the remaining fragments and does not send any more continuation fragments.

50.3.5.5.8 Receive preemption

50.3.5.5.8.1 MAC receive preemption

When FPE is enabled, the MAC Receiver pases the incoming packets and differentiates between Express packets and preemptable packets. An SMD containing

an SMD-E indicates express packet, and SMD containing an SMD-S indicates the first mPacket of a preemptable packet.

If an mPacket containing an SMD-S is received when MAC has not completed receiving the previous preempted packet, MAC sets a CRC Error status for the previously received partial packet.

When an SMD-S is detected, MAC records the frame count indicated by the SMD and then begins sending data on the MRI interface.

The MAC checks the last four bytes of the mPacket. If the last four bytes of the mPacket do not match CRC, that indicates the end of the packet with or without a CRC error as per the CRC check result. If the last four octets of the mPacket match, that indicates that the packet was preempted.

An SMD containing an SMD-C indicates an mPacket that continues the data for a preempted packet. Upon receiving an SMD value of SMD-C, MAC checks the following:

1. A preempted packet is in progress.
2. The frame count indicated by the SMD matches the frame count of the packet in progress.
3. The frag_count value indicates the next fragment count.

If any of the above check fails, the mPacket is discarded and MAC sets a CRC Error status for the partially received packet.

If all the checks pass, the next fragment count is incremented modulo 4.

When a packet is preempted, the MAC saves the state of the partially received packet (filter check status, timestamp, length fields and so on.) and will be able to process any received Express packets before the continuation fragment is received.

The MAC Receiver sends a “dummy status” (all zeros in mri_rxstatus_o) for all the mPacket fragments successfully received and sends the Rx status with the final fragment. If an error is detected during any of the fragments the Rx status is sent and the fragment is marked as final fragment. All subsequent continuation fragments received for this packet are dropped in the MAC.

The MAC communicates the following frame type information to the MTL using a 2-bit preemption control signal on the MRI interface qualified by mri_sof_o and mri_eof_o:

- Express frame
- Preemption frame (full or fragment)
- Continuation fragment (non-final or final)

Table 1386. Preemption control values on MRI interface for various frame types


Qualifier	Preemption control value	Frame type
SoF	00	Start express
SoF	01	Start preemption
SoF	10	Continuation fragment
SoF	11	Reserved
EoF	00	End of frame
EoF	01	End of fragment

If the mri_sof_o and mri_eof_o are sent in the same cycle on the MRI interface, the mri_preemp_ctrl (preemption control value) for EoF is taken as '0' indicating End of Frame.

Data alignment

When a received frame cannot be fragmented on any byte boundary, MAC retains the unaligned bytes of data in the previous fragment and resends them with the next fragment as shown in the figure below:

Figure 1294. Data alignment feature of MAC



MTL can choose to ignore the partial data (based on Byte Enable value) that comes with End of Fragment and instead use the "data width aligned" data received in the first beat of the next continuation fragment.

MTL receive preemption

The MTL Rx must have at least 2 Rx queues to support FPE function as the preemptable packets and the express packets must be routed to separate Rx queues. The destination Rx queue of a received packet is controlled by MAC_RxQ_Ctrl[n] registers. Program these registers such that Preemptable traffic and express traffic are not routed to the same Rx queue. As the queue mapping for tagged packets is based on VLAN user-priority field, this implies that priority of preemptable and express packets are mutually exclusive. In other words, packets of a certain priority (traffic class) are either express or preemptable but cannot be both.

For the preemptable frames, in addition to the PSRQ (Priority Selected in Rx queue) based queue routing, a programmable “Frame Preemption Residue Queue” (FPRQ) is supported to route all other Preemption Packets received (Untagged, SA/ DA or VLAN Filter Fails forwarded due to RA being set or VTFE being reset).

Table 1387. Preemption control values on MRI Interface for various frame types

Preemption packet type	Queue routing
AV Tagged Packets passing the SA/DA and VLAN filters	PSRQ
DCB/Generic Tagged Packets passing the SA/DA and VLAN filters	PSRQ
Tagged Packets failing the SA/DA and VLAN filters without setting the Receive All (RA = 0) or setting VTFE = 1	Dropped
All other packets or when RA = 1	FPRQ

The express frames use Queue 0 as a default queue. So, in case of filter failures, Queue0 must not be used for receiving preemption frames.

When a fragment is received, it is pushed into its destination Rx queue. When this packet is preempted, and is followed by an express packet, it is pushed/stored in a different Rx queue. The MTL saves the context of the preempted frame, and processes one or more express frames. When the continuation fragment arrives, it restores the saved context and pushes the remainder of the fragmented frame into its Rx queue.

MTL receive arbitration

On the ARI Interface, data is fetched from the MTL Rx FIFO based on the arbitration selected in the MTL_Operation_Mode register. Frame based arbitration can be used only when all the MTL Preemption Queues are operating in Store and Forward mode, else there will be loss of bandwidth on the ARI interface because all the fragments of a preemptable packet is not available. Therefore, any express packets received between the fragments are blocked until all the fragments are received and transferred; this defeats the purpose of express traffic.

When operating in either Threshold (cut through) or Store and forward modes of operation, PBL based arbitration is recommended over Frame based arbitration. In case of PBL based arbitration, the watermark check is always performed and the arbitration/transfer of data in terms of chunks of “PBL” size of data which is almost similar to the concepts of “fragments”. Therefore the express queue packets get blocked for less time as well as the ARI interface transfers the data without loss of efficiency.

50.3.5.5.9 Received preemption frames support in offload engines

When Frame Preemption is enabled, all the packets processed by the Offload Engines (ARP, PTO) and PMT, PTP, PAUSE, and PFC packets must be received as express/normal packets. These offload engine logic and functions do not recognize preemption frames.

50.3.5.5.10 Verify and Respond mPackets

When FPE function is present, the MAC can receive and detect the Verify and Respond mPackets, even when FPE is not enabled by software. When MAC detects valid Verify/Respond mPackets, it notifies the software by setting the RVER and RRSP fields of MAC_FPE_CTRL_STS register respectively. Optionally an interrupt can be generated. As such packets have empty (all-zero) data payload, they are dropped inside the MAC and not forwarded to the MRI.

Software can set the SVER and SRSP fields of MAC_FPE_CTRL_STS register to request MAC to transmit Verify and Respond mPackets respectively. Upon successful transmission

of these frames, MAC clears the SVER/SRSP bits and sets the TVER and TRSP fields of MAC_FPE_CTRL_STS register. Optionally an interrupt can be generated when these events occur.

Note: For the preemption frames received with CRC error indication, ignore the following status fields:

- *Packet length*
- *Dribble error indication*
- *Runt frame indication*

Note: When FPE is configured, Forward Undersized Good Packets (FUP) bit of MTL_RxQ_Operation_ Mode register should not be set.

50.3.5.5.11 Frame preemption and MMC counter and interrupt registers

The following MMC counters and associated Interrupt registers are instantiated/present in the MAC when Frame Preemption feature and any one of the existing MMC counters are selected during RTL configuration.

Table 1388. MMC counters and associated interrupt registers

Frame assembly error counter	Description	Associated MMC counter
Frame assembly error counter	A 32-bit counter that provides the number of MAC frames with reassembly errors on the Receiver, due to mismatch in the Fragment Count value.	MMC_Rx_Packet_Assembly_Err_Cntr
Frame SMD error counter	A 32-bit counter that provides the number of received MAC frames rejected due to arriving with an SMD-C when there was no preceding preempted frame	MMC_Rx_Packet_SMD_Err_Cntr
Frame assembly OK counter	A 32-bit counter that provides the number of MAC frames that were successfully reassembled	MMC_Rx_Packet_Assembly_Ok_Cntr
MAC Rx fragment counter	A 32-bit counter that provides the number of additional mPackets received due to preemption	MMC_Rx_FPE_Fragment_Cntr
MAC Tx fragment counter	A 32-bit counter that provides the number of additional mPackets transmitted due to preemption	MMC_Tx_FPE_Fragment_Cntr
MAC Tx fragment counter	A 32-bit counter that maintains the count of number of times a hold request is given to MAC	MMC_Tx_Hold_Req_Cntr

50.3.5.5.12 Additional registers associated with MMC interrupts

Following are the additional registers associated with MMC interrupts for the MMC error counters:

- MMC_FPE_Tx_Interrupt
- MMC_FPE_Tx_Interrupt_Mask
- MMC_Rx_Interrupt
- MMC_FPE_Rx_Interrupt_Mask

50.3.6 VLAN and double VLAN handling

The Ethernet module supports the double VLAN tagging feature in which the MAC can process up to two VLAN tags (inner and outer). The Ethernet module supports the following:

- Insertion, replacement, or deletion of up to two VLAN tags in the Transmit path.
- Packet filtering and stripping based on any one of the two VLAN Tags in the Receive path. Stripping and providing up to two VLAN Tags in the Receive path as a part of the Receive status.
- Channel/queue based VLAN tag insertion on all transmitted packets.

50.3.6.1 VLAN processing in transmit path

Table 5-2 Double VLAN Processing Features in Tx Path5-2 describes the double VLAN processing features supported by the MAC on the Transmit side.

Table 1389. Double VLAN processing features in Tx path

Feature	Description
Support for C-VLAN and S-VLAN Tag types	The inner or outer VLAN tag can be of C-VLAN and S-VLAN type. The VLAN type is specified through the CSVL bit of MAC_VLAN_INCL and MAC_Inner_VLAN_Incl registers. The Ethernet module supports processing of any sequence of outer and inner VLAN tags. **Note:** The Ethernet module does not support the C-VLAN S-VLAN sequence. The MAC does not check whether the packet provided by the application has a valid sequence of the VLAN Tag types or the insertion or replacement operation results in invalid sequence of VLAN Tag type. Therefore, the application must provide correct sequence of VLAN Tag types and program the MAC in such a way that it results in correct sequence of VLAN Tag types in the transmitted packet. The application must ensure the following: – The inner tag should not be S-VLAN when outer C-VLAN Tag insertion is enabled. – The outer tag should not be C-VLAN when inner S-VLAN Tag insertion is enabled. – The inner tag should not be S-VLAN when outer tag should be replaced with C-VLAN. – The outer tag should not be C-VLAN when inner tag should be replaced with S-VLAN.

Table 1389. Double VLAN processing features in Tx path (continued)

Feature	Description
VLAN Tag deletion	You can enable the VLAN tag deletion for outer or inner tag through VLC field in the MAC_VLAN_INCL or MAC_Inner_VLAN_Incl register, respectively. When VLAN deletion is enabled, the MAC deletes the tag present at the corresponding position. When a packet has only one tag, it is considered as the outer tag. If inner tag deletion is enabled and the packet has only one tag, the MAC does not delete the tag.
VLAN Tag Insertion or Replacement	You can enable the VLAN tag insertion or replacement for outer or inner tag through VLC field in the MAC_VLAN_INCL or MAC_Inner_VLAN_Incl register, respectively. When VLAN tag insertion or replacement is enabled, the VLTI bit in the MAC_VLAN_INCL or MAC_Inner_VLAN_Incl register is used to determine whether the VLAN tag should be taken from the register or the Control Word.

The software can use the VLAN insertion, replacement, or deletion feature to instruct the MAC to do the following for Tx packets:

- Delete the VLAN Type and VLAN Tag fields.
- Insert or replace the VLAN Type and VLAN Tag fields. Insertion or replacement is done based on the setting of VLTI bit in the MAC_VLAN_INCL register as described in *Table 1390*.

Table 1390. VLAN insertion or replacement based on VLTI Bit

Condition	Description
VLTI bit is set	The MAC inserts or replaces the following: – VLAN Type field (C-VLAN or S-VLAN as indicated by the CSVL bit of MAC_VLAN_INCL register) – VLAN Tag field with the Content of the VT field of Transmit context descriptor of the packet.
VLTI bit is reset	The MAC inserts or replaces the following: – VLAN Type field (C-VLAN or S-VLAN as indicated by the CSVL bit of MAC_VLAN_INCL register) – VLAN Tag field with the VLT field of MAC_VLAN_INCL register

When VLAN replacement or deletion is enabled, the MAC checks if the VLAN Type field (0x8100 or 0x88a8) is present after the DA and SA fields in the Transmit packet. The replace or delete operation does not occur if the VLAN Type field is not detected in two bytes following the DA and SA fields. However, when VLAN insertion is enabled, the MAC does not check the presence of VLAN Type field in the Transmit packet and just inserts the VLAN Type and VLAN Tag fields.

You can enable the VLAN insertion, replacement, or deletion feature for all Tx packets or selective packets:

- Enabling VLAN insertion, replacement, or deletion for all packets. To enable this feature for all packets, program the VLC and VLP fields of MAC_VLAN_INCL register.
- Enabling VLAN insertion, replacement, or deletion for selective packets. To enable this feature for selective packets, Program the VTIR field of TDES2 Normal Descriptor.

50.3.6.2 VLAN processing in receive path

Table 1391 describes the features supported by the MAC on the Receive side and the corresponding bits in the MAC_VLAN_Tag register.

Table 1391. Double VLAN processing in Rx path

Feature	Description
Outer or inner VLAN tag-based filtering	The MAC can filter packets based on the outer or inner VLAN tag through the ERIVLT bit.
C-VLAN or S-VLAN tag-based filtering	The MAC can filter packets based on the C-VLAN or S-VLAN type based on the ERSVLM bit.
Outer and Inner VLAN Tag stripping	The MAC can strip the outer and inner VLAN Tags from received frame based on the EVLS and EIVLS bits.
16-bit outer and inner VLAN Tag and Type in Rx status	The MAC can provide the 16-bit outer and inner VLAN Tag and Type in the Rx status based on the EVLRXS and EIVLRXS bits, respectively.
Disabling or skipping checking of outer VLAN Tag type	The MAC can disable or skip checking of outer VLAN Tag type to match C-VLAN or S-VLAN based on the DOVLTC bit.

50.3.6.3 Queue/channel based VLAN tag insertion on Tx

Ethernet module supports channel/queue based VLAN tag insertion on all transmitted packets.

Queue/Channel specific VLAN tag registers are accessed using indirect addressing via the MAC_VLAN_INCL register. VLAN type and tag value can be independently programmed for each queue/channel.

When the CBTI field is set in the MAC_VLAN_INCL register, the VLAN tag is inserted on every packet that is transmitted from a queue/channel, with the programmed tag value taken from queue/channel specific VLAN tag register.

Refer to *Section 50.5.14: Programming sequence for queue/channel based VLAN inclusion register*.

50.3.7 Source address insertion, replacement, or deletion

Software can use the SA insertion or replacement feature to instruct the MAC to do the following for Tx packets:

- Insert the content of the MAC Address Registers in the SA field.
- Replace the content of the SA field with the content of the MAC Address Registers.

When SA insertion is enabled, the application must ensure that the packets sent to the MAC do not have the SA field. The MAC does not check whether the SA field is present in the Transmit packet and it inserts the content of MAC Address Registers in the SA field. Similarly, when SA replacement is enabled, the application must ensure that the SA field is present in the packets sent to the MAC. The MAC replaces the six bytes following the Destination Address field in the Transmit packet with the content of the MAC Address Registers.

You can enable the SA insertion or replacement feature for all Transmit packets or selective packets:

- To enable this feature for all packets, program the SARC field of the MAC_Configuration register.
- To enable this feature for selective packets, use the following method:
  Program the SA Insertion Control field (Bits[6:8] of TDES3 Normal Descriptor (Read Format)) in the first Transmit descriptor of the packet. When Bit 6 of TDES3 is set, the SA Insertion Control field indicates insertion or replacement by MAC Address1 registers. When Bit 6 of TDES3 is reset, it indicates insertion or replacement by MAC Address 0 registers.
- If both MAC_Configuration Register and TDES3 are programmed for SA insertion, then setting of MAC_Configuration register takes precedence.

If MAC Address1 Registers are not enabled, the MAC Address0 registers are used for insertion or replacement irrespective of the value of the most-significant bit of the SA Insertion Control field.

50.3.8 Packet filtering

The Ethernet module supports two types of RX filtering.

1. Fixed Filters
2. Flexible Receive Parsing based filtering (see *Section 50.3.8.6*)

Figure 1295 shows the filtering sequence for Rx packets.

The fixed filters sequence shown is valid when all the filters (L2, VLAN, L3, and L4) are active. If any of the Layer filters are not enabled, that filter is bypassed and the subsequent filter is applied. A packet that fails any of the filters is discarded. However, the discarded packet can be forwarded to the host based on the register control. For example, when Bit RA of MAC_Packet_Filter register is set to 1, all discarded packets are forwarded to the host but with its packet status indicating the specific filter-failure. If RA=0, Bits VTFE and IPFE of MAC_Packet_Filter register controls if the packets that fail the VLAN filter and Layer 3-4 filter should be discarded or forwarded to the host.


When FRP feature is enabled then we have the option to have a programmable lookup table based flexible Parser for filtering and steering the Rx packets. All incoming packets are parsed as per the programmable instructions in the memory. We get more flexibility with FRP:

- Do partial/group DA/SA match (bit mask instead of byte mask).
- Do partial/group VLAN match (Only perfect match in register filter).
- Can link DA/SA filter with VLAN filter, that is if DA1 match, then check VLAN1 else if DA2 match, then check VLAN2, and so on); Register based filter does not give that flexibility (sequential links).

FRP is completely flexible and can do any of the register filter functions. Only difference is that, it can check for patterns sequentially (1 field at a time) unlike register filtering which can compare in parallel and at line rate.

When Flexible Receive Parser (FRPE bit in MTL_Operation_mode register) is enabled, all the MAC packet filtering features should not be enabled.

Figure 1295. Filtering sequence for Rx packets



50.3.8.1 Source address or destination address filtering

The Address Filtering Module of the MAC checks the source address (SA) and destination address (DA) fields of each incoming packet.

50.3.8.1.1 Unicast destination address filtering

The MAC supports up to 32 MAC addresses for unicast perfect filtering. If perfect filtering is selected (HUC bit of MAC_Packet_Filter register is reset), the MAC compares all 48 bits of received unicast address with the programmed MAC address for any match. The default MacAddr0 is always enabled.

For MacAddr1 to MacAddr31 addresses, you can mask each byte during comparison with corresponding received DA byte by setting the corresponding Mask Byte Control bit in the register. This enables group address filtering for the DA.

In hash filtering mode (when HUC of MAC_Packet_Filter register bit is set), the MAC performs imperfect filtering for unicast addresses using a 64-bit Hash table. For hash filtering, the MAC uses the upper 6 bits CRC of the received destination address to index the content of the Hash table. A value of 00000 selects Bit 63 of selected register, and a value of 11111 selects Bit 0 of Hash Table register. If the corresponding bit (indicated by the 6-bit CRC) is set to 1, the unicast packet is considered to have passed the Hash filter; otherwise, the packet is considered to have failed the Hash filter.

50.3.8.1.2 Multicast destination address filtering

To program the MAC to pass all multicast packets, set the PM bit in *Section 50.2.2.3: MAC packet filter register (MAC_PACKET_FILTER)*. If the PM bit is reset, the MAC performs the filtering for multicast addresses based on the HMC bit of the MAC_Packet_Filter register.

In Perfect filtering mode, the multicast address is compared with the programmed MAC Destination Address registers (1–31). Group address filtering is also supported.

In Hash filtering mode, the MAC performs imperfect filtering using a 64-bit Hash table. The MAC uses the upper 6-bit CRC of received multicast address to index the content of the Hash table. A value of 000000 selects Bit 63 of selected register and a value of 111111 selects Bit 0 of the Hash Table register. If the corresponding bit is set to 1, the multicast packet is considered to have passed the Hash filter. Otherwise, the packet is considered to have failed the Hash filter.

50.3.8.1.3 Hash or perfect address filtering

To configure the DA filter to pass a packet when its DA matches either the Hash filter or the Perfect filter, set the HPF bit and the corresponding HUC or HMC bits in *Section 50.2.2.3: MAC packet filter register (MAC_PACKET_FILTER)*. This is applicable to both unicast and multicast packets. If the HPF bit is reset, only one of the filters (Hash or Perfect) is applied to receive packet.

50.3.8.1.4 Broadcast address filtering

The MAC does not filter any broadcast packets by default. To program the MAC to reject all broadcast packets, set the DBF bit in MAC_Packet_Filter register.

50.3.8.1.5 Unicast source address filtering

The MAC can perform perfect filtering based on the source address field of received packets. By default, the MAC compares the SA field with the values programmed in the SA registers. You can configure the MAC Address registers[1–31] to use SA instead of DA for comparison by setting Bit 1 of corresponding register.

The MAC also supports group filtering with SA. You can filter a group of addresses by masking one or more bytes of the address. The MAC drops the packets that fail the SA filter if the SAF bit is set in MAC_Packet_Filter register. Otherwise, the result of the SA filter is given as a status bit in the Receive Status word. When the SAF bit is set, the SA filter and DA filter result is ANDed to decide whether the packet needs to be forwarded. This means that the packet is dropped if either filter fails. The packet is forwarded to the application only if the packet passes both filters in-order.

50.3.8.1.6 Inverse filtering

For DA and SA filtering, you can invert the filter-match result at the final output by setting the DAIF and SAIF bits of MAC_Packet_Filter register. The DAIF bit is applicable for both Unicast and Multicast DA packets. The result of the unicast or multicast destination address filter is inverted in this mode. Similarly, when the SAIF bit is set, the result of unicast SA filter is reversed.

Table 1392 and *Table 1393* summarize the DA and SA filtering based on the type of packets received.

Table 1392. Destination address filtering

Packet type	PR	HPF	HUC	DAIF	HMC	PM	DBF	DA filter operation
Broadcast	1	X	X	X	X	X	X	Pass
	0	X	X	X	X	X	0	Pass
	0	X	X	X	X	X	1	Fail
Unicast	1	X	X	X	X	X	X	Pass all packets
	0	X	0	0	X	X	X	Pass on Perfect/Group filter match
	0	X	0	1	X	X	X	Fail on Perfect/Group filter match
	0	0	1	0	X	X	X	Pass on Hash filter match
	0	0	1	1	X	X	X	Fail on Hash filter match
	0	1	1	0	X	X	X	Pass on Hash or Perfect/Group filter match
	0	1	1	1	X	X	X	Fail on Hash or Perfect/Group filter match
Multicast	1	X	X	X	X	X	X	Pass all packets
	X	X	X	X	X	1	X	Pass all packets
	0	X	X	0	0	0	X	Pass on Perfect/Group filter match and drop Pause packets if PCF = 0x
	0	0	X	0	1	0	X	Pass on Hash filter match and drop Pause packets if PCF = 0x
	0	1	X	0	1	0	X	Pass on Hash or Perfect/Group filter match and drop Pause packets if PCF = 0x
	0	X	X	1	0	0	X	Fail on Perfect/Group filter match and drop Pause packets if PCF = 0x
	0	0	X	1	1	0	X	Fail on Hash filter match and drop Pause packets if PCF = 0x
	0	1	X	1	1	0	X	Fail on Hash or Perfect/Group filter match and drop Pause packets if PCF = 0x

Table 1393. Source address filtering

Packet type	PR	SAIF	SAF	SA filter operation
Unicast	1	X	X	Pass all packets.
	0	0	0	Pass status on Perfect or Group filter match but do not drop packets that fail
	0	1	0	Fail status on Perfect or Group filter match but do not drop packet
	0	0	1	Pass on Perfect or Group filter match and drop packets that fail
	0	1	1	Fail on Perfect or Group filter match and drop packets that fail

Note: When the RA bit of MAC_Packet_Filter register is set, all packets are forwarded to the system along with the correct result of the address filtering in the Rx Status.

50.3.8.2 VLAN filtering

The Ethernet module supports the following types of VLAN filtering:

- VLAN Tag Perfect Filtering
- VLAN Tag Hash Filtering

50.3.8.2.1 VLAN tag perfect filtering

In VLAN tag perfect filtering, the MAC compares the VLAN tag of received packet and provides the VLAN packet status to the application. Based on the programmed mode, the MAC compares the lower 12 bits or all 16 bits of received VLAN tag to determine the perfect match.

If VLAN tag perfect filtering is enabled, the MAC forwards the VLAN-tagged packets along with VLAN tag match status and drops the VLAN packets that do not match. You can also enable the inverse matching for VLAN packets by setting the VTIM bit of MAC_VLAN_Tag register. In addition, you can enable matching of S-VLAN tagged packets along with the default C-VLAN tagged packets by setting the ESVL bit of MAC_VLAN_Tag register. The VLAN packet status bit (Bit 21 of RDES0) indicates the VLAN tag match status for the matched packets.

Note: The source or destination address (if enabled) has precedence over the VLAN tag filters. This means that a packet that fails the source or destination address filter is dropped irrespective of the VLAN tag filter results.

50.3.8.2.2 VLAN tag hash filtering

The MAC provides VLAN tag hash filtering with a 16-bit Hash table. The MAC performs the VLAN hash matching based on the VTHM of the MAC_VLAN_Tag register. If the VTHM bit is set, the most significant four bits of CRC-32 of VLAN tag are used to index the content of the VLAN Hash Table register. A value of 1 in the VLAN Hash Table register, corresponding to the index, indicates that the VLAN tag of the packet matched and the packet should be forwarded. A value of 0 indicates that VLAN-tagged packet should be dropped.

The MAC also supports the inverse matching for VLAN packets. In the inverse matching mode, when the VLAN tag of a packet matches the perfect or hash filter, the packet should be dropped. If the VLAN perfect and VLAN hash match are enabled, a packet is considered

as matched if either the VLAN hash or the VLAN perfect filter matches. When inverse match is set, a packet is forwarded only when both perfect and hash filters indicate mismatch.

Table 1394 shows the different possibilities for VLAN matching and the final VLAN match status. When the RA bit of the MAC_Packet_Filter register is set, all packets are received and the VLAN match status is indicated in the VF bit of RDES2 Normal Descriptor (Write-Back Format). When the RA bit is not set and the VTFE bit is set in the MAC_Packet_Filter register, the packet is dropped if the final VLAN match status is Fail. In *Table 1394*, value *X* means that this column can have any value.

When VLAN VID is programmed to 0 in the VL field of MAC_VLAN_Tag register, all VLAN-tagged packets are considered as perfect matched but the status of the VLAN hash match depends on the VTHM and VTIM bits in MAC_VLAN_Tag register.

Table 1394. VLAN match status(1)

VID	VLAN perfect filter match result	VTHM bit	VLAN hash filter match result	VTIM bit	Final VLAN match status
VID = 0	Pass	0	X	X	Pass
	Pass	1	X	0	Pass
	Pass	1	Fail	1	Pass
	Pass	1	Pass	1	Fail
VID!= 0	Pass	X	X	0	Pass
	Fail	0	X	0	Fail
	Fail	1	Fail	0	Fail
	Fail	1	Pass	0	Pass
	Fail	0	X	1	Pass
	Pass	X	X	1	Fail
	Fail	1	Pass	1	Fail
	Fail	1	Fail	1	Pass

1. In this table, X represents any value.

Note: The 16 or 12 bits of VLAN Tag are considered for CRC-32 computation based on ETV bit in MAC_VLAN_Tag register. When ETV bit is reset, most significant four bits of CRC-32 of VLAN Tag are inverted and used to index the content of MAC_VLAN_Hash_Table register. When ETV bit is set, most significant four bits of CRC-32 of VLAN Tag are directly used to index the content of MAC_VLAN_Hash_Table register.

50.3.8.3 VLAN filter fail packets queue

When VLAN filtering is enabled, the VLAN Filter Fail Packets can be routed to a programmable Queue (VFFQ) when Bit RA = 1 or VTFE = 0 and the enable bit (VFFQE) for the queue is set.

1. RA and VTFE bits are implemented in the MAC_Packet_Filter register.
2. VFFQ and VFFQE fields are implemented in the MAC_RxQ_Ctrl4 register.

The packets that pass the VLAN filtering are routed based on the VLAN TAG priority field. The VLAN Tag priorities can be assigned to Rx Queues by programming the PSRQ field in

the corresponding MAC_RxQ_Ctrl2 and MAC_RxQ_Ctrl3 registers. The packets that fail the VLAN filter are discarded if RA = 0 or VTFE = 1. However when RA = 1 or VTFE = 0, the VLAN filter fail packets are still forwarded to the application. In such a scenario, when the VLAN Filter Fail Queue Enable (VFFQE) bit is set, the VLAN filter fail packets are forwarded to the Rx queue number programmed in the VFFQ bit. If VFFQE = 0, the Rx queue number is determined by the VLAN priority mapping as per the PSRQ fields.

The below table shows the Rx Queue routing table for Unicast tagged packets, with SA Filter enabled.

Table 1395. Rx queue routing table for unicast tagged packets

RA	VFTE	SA/DA filter results	VLAN filter result	VFFQE	Queue routing
X(1)	X	PASS	PASS	X	PSRQ
0	0	PASS	FAIL	0	PSRQ
0	0	PASS	FAIL	1	VFFQ
0	X	FAIL	X	X	DROPPED
0	1	PASS	FAIL	X	DROPPED
1	X	FAIL	X	0	UFFQ(2)/PSRQ
1	X	FAIL	X	1	UFFQ(2)/VFFQ
1	X	PASS	FAIL	0	PSRQ
1	X	PASS	FAIL	1	VFFQ

1. X: Don’t care condition.
2. When UFFQE is enabled else PSRQ.

50.3.8.4 Extended receive VLAN filtering and routing

The MAC Receiver can classify the received packets based on VLAN Tag and steer them to a specific Rx DMA channel. The MAC compares the received frame's VLAN Tag with all the enabled and relevant filters and provides a filtering result. If any of the perfect filters give a pass result and if the respective filter's DMA channel number is enabled, the frame is routed to that DMA channel.

In addition to filtering, routing can also be done. For more details about routing, refer to “Extended VLAN based DMA selection” in *Section 50.3.5.1.4.2: Dynamic (per packet) mapping*.

50.3.8.4.1 Comparison modes

For each VLAN Tag Filter, the application has the following comparison options:

- It can program the MAC to compare an outer VLAN Tag or an inner VLAN Tag with the programmed VID.
- It can choose if 12 or 16 bits of the VID field need to be compared.
- Type check can be disabled or enabled for each filter; if enabled, the application can choose if the VID comparison is for SVLAN or CVLAN type frames only.

For example, if a filter is enabled for 16-bit comparison, SVLAN Type, and Outer VLAN Tag, any single or double VLAN Tagged frames with Outer SVLAN Tags are compared with this filter, and a pass or fail result is obtained.

Note: The inner VLAN Tag comparison is applicable only if Double VLAN Tag processing is enabled through the MAC VLAN Control Register bit.

50.3.8.4.2 Filtering

When Extended RX VLAN Filtering and Routing feature is enabled, the application can enable both Perfect and Hash Filtering. The overall VLAN Filter Result is based on the perfect filter result and the Hash Filter result (if enabled). The filter result is passed to the application as part of the status bits.

Perfect Filtering is done based on the MAC_VLAN_Tag_Filter registers. For each VLAN Tag Filter, the MAC will compare the relevant VLAN Tag ID and gives a result. If any one of the VLAN Tag Filters gives a match then the frame is considered to have passed the VLAN Tag Filters. If the frame mismatches all the filters, then the frame is considered to have failed the VLAN filter. This behavior is applicable only when the Inverse Filtering is not enabled in MAC_VLAN_Tag_Ctrl Register.

If inverse Filtering is enabled and the frame has mis-matched all the relevant filters then it is considered to have passed the VLAN filter. If the frame matches any one of the relevant filters then it is considered as a fail. If none of the enabled filters can perform a comparison or if none of the filters are enabled, then the frame is bypassed to the application.

The overall filter result and the programming on the VTFE and RA bits of the MAC Filter Register determine if the frame will be dropped or forwarded to the application. If RA = 1 or VTFE = 0, it does not matter if the filter result is a pass or fail. The frame is always forwarded. If RA = 0 and VTFE = 1, only then, if the VLAN Tag Filter result is a pass does the MAC forward the frame. If the frame is forwarded to the application, then the relevant filter result is indicated through the Status bits.

50.3.8.4.3 Filter status

The Extended Receive VLAN Filtering and Routing feature provides two status bits to indicate the comparison result of the VLAN tags.

By default, the MAC indicates the VLAN Filter Status through one bit in the status – VF in RDES2. When Extended RX VLAN Filtering and Routing is enabled, two status bits are used to indicate the comparison result of VLAN tags. The Outer VLAN Tag Filter Pass and Inner VLAN Tag Filter Pass bits are defined in the following positions in various configurations. The status indicated through these bits is highly dependent on the programming as explained below.

In RDES2:

- Bit 15: Outer VLAN Tag Filter Status
- Bit 14: Inner VLAN Tag Filter Status

In ARI status: MAC Filter Status:

- Bit 15: Outer VLAN Tag Filter Status
- Bit 14: Inner VLAN Tag Filter Status

In MRI Status:

- Bit 47: Outer VLAN Tag Filter Status
- Bit 46: Inner VLAN Tag Filter Status

Outer VLAN Tag Filter Status (OTS)

- In perfect Filtering, without inverse filtering enabled, if this bit is set, it indicates that the framefs Outer VLAN tag has matched one of the VLAN tag filters.
- If this bit is reset, it indicates that the framefs Outer VLAN tag has either failed the relevant Outer VLAN tag filters or bypassed them.
- If none of the filters are enabled for Outer VLAN tag comparison, then this bit is reset.
- If Inverse Filtering is enabled and this bit is set, then the framefs VLAN tag has passed all the relevant VLAN tag filters. If it is reset, then it has failed at least one of or bypassed all the filters programmed for Outer VLAN tag comparison.
- This bit is valid for both single and double VLAN tagged frames.

Inner VLAN Tag Filter Status (ITS)

- In perfect Filtering, without inverse filtering enabled, if this bit is set, it indicates that the framefs Inner VLAN tag has matched one of the VLAN tag filters.
- If this bit is reset, it indicates that the framefs Inner VLAN tag has either failed the relevant Inner VLAN tag filters or bypassed them.
- If none of the filters are enabled for Inner VLAN tag comparison, then this bit is reset.
- If Inverse Filtering is enabled and this bit is set, then the framefs VLAN Tag has passed all the relevant VLAN tag filters. If it is reset, then it has failed at least one of or bypassed all the Filters programmed for Inner VLAN tag comparison.
- This bit is valid for only Double VLAN tagged frames, when double VLAN processing is enabled.

The application must look at the status bits and the programming to determine if the Frame has passed or failed the VLAN Filter.

Table 1396 and *Table 1397* show the possible Filter combinations and the corresponding filter results. These tables explain the scenarios when Double VLAN Processing and Hash VLAN filter are enabled in the design.

Caption for the table:

- VTIM: VLAN Tag Inverse Match Enable. Bit 17 in VLAN_Tag_Ctrl Register.
- HFO: Hash Filter enabled for Outer VLAN Tag Comparison. bit 25 and bit 27 in VLAN_Tag_Ctrl Register.
- HFI: Hash Filter enabled for Inner VLAN Tag Comparison. Bit 25 and bit 27 in VLAN_Tag_Ctrl Register.
- PFO: Perfect Filter comparison enabled for Outer VLAN Tag. Any of the MAC_VLAN_Tag_Filter Registers is enabled (bit 16 is set) and programmed for Outer VLAN Tag comparison (bit 20 is set to 0).
- PFI: Perfect Filter comparison enabled for Inner VLAN Tag. Any of the MAC_VLAN_Tag_Filter Registers is enabled (bit 16 is set) and programmed for Inner VLAN Tag comparison (bit 20 is set to 1).
- OTS: Outer VLAN Tag Filter Status.
- ITS: Inner VLAN Tag Filter Status.

Table 1396 shows the possible values of status bits (OTS and ITS) when at least one Perfect filter is enabled.

Table 1396. OTS and ITS bit values with at least one perfect filter enabled

VTIM	HFO	HFI	PFO	PFI	OTS	ITS
0	0	0	0	1	0	1/0
0	0	0	1	0	1/0	0
0	0	0	1	1	1/0	1/0
0	1	0	1	1	1/0	1/0
0	1	0	1	0	1/0	0
0	1	0	0	1	1/0	1/0
0	0	1	1	1	1/0	1/0
0	0	1	1	0	1/0	1/0
0	0	1	0	1	0	1/0
1	0	0	0	1	0	1/0
1	0	0	1	0	1/0	0
1	0	0	1	1	1/0	1/0
1	1	0	1	1	1/0	1/0
1	1	0	1	0	1/0	0
1	1	0	0	1	1/0	1/0
1	0	1	1	1	1/0	1/0
1	0	1	1	0	1/0	1/0
1	0	1	0	1	0	1/0

Table 1397 shows the possible values of status bits (OTS and ITS) when none of the perfect filters are enabled and only the VLAN Hash Filter is enabled.

Table 1397. OTS and ITS bit values with only VLAN hash filter enabled

VTIM	HFO	HFI	OTS	ITS
0	0	0	0	0
0	1	0	1/0	0
0	0	1	1/0	1/0
1	0	0	1/0	0
1	1	0	1/0	0
1	0	1	1/0	1/0

With no perfect filters enabled, any VLAN packet is considered to have bypassed the perfect filter. If Hash Filter is enabled for one of the Tags, then the respective Status bit depends on the Filter's result. The Status bits are set to 0 if VLAN Hash Filter is also not enabled.

If the value of ITS/OTS is shown as 1/0; then it indicates that the final result is dependent on the enabled relevant filter's result.

Example 1: The second row of *Table 1396* indicates that at least one Perfect Filter is enabled for Outer VLAN tag comparison and none of the filters are enabled for Inner VLAN tag comparison. Inverse VLAN Filtering is not enabled. The bit OTS is given as 1/0. If the received frame passes at least one of the enabled Outer VLAN Tag filters then the bit is set to 1. If the frame does not pass any of the enabled Outer VLAN Tag filters, then the bit is set to 0.

Example 2: Last Row of *Table 1396* indicates that Inverse Filtering is enabled, Hash Filter and at least one perfect filter is enabled for Inner VLAN Tag comparison, then if the received frame's Inner VLAN tag mismatches with both the Hash Filter and all the enabled Perfect filters, then the frame will have the ITS bit set to 1 else it is set to 0. OTS will be set to 0 as no comparison is performed.

50.3.8.4.4 Stripping

Each of the VLAN Tags has individual control over stripping. The programming options of Always strip, never strip, strip on pass and strip on fail are available. Inner or Outer VLAN Tag Stripping is based on the pass or fail results of the individual tag. If a tag is bypassed by all the relevant filters, stripping is not applicable for the tag.

- If strip on Pass is enabled for the outer VLAN Tag, then the stripping occurs only if the Outer VLAN tag has passed the relevant Filters. The Outer VLAN Tag Filter Result bit will be set.
- If strip on Fail is enabled for the outer VLAN Tag, then stripping occurs only if the Outer VLAN Tag has failed relevant filters. The Outer VLAN Tag Filter Result Bit will be reset.
- If the Outer VLAN tag of the received frame is bypassed by the entire filter (no comparison has been made), then the tag is not stripped, though the Status Bit is still 0.
- As multiple filters are enabled, it is possible that the received VLAN frame could have matched any one or more of the filters. The VLAN Tag's value is not always deterministic from the filter status bits.
- If the application strips the VLAN Tag based on the filter result, it might lose the VID. So the suggested use is, if Stripping is enabled for any of the tags, the tag can be put in the status. For this the application will have to enable the respective “VLAN Tag in Status” bit - 24 or 31 in the MAC VLAN Tag Control Register.

50.3.8.4.5 Programming guidelines for extended VLAN filtering and routing on receive

Refer to *Section 50.5.13: Programming guidelines for extended VLAN filtering and routing on Receive*.

50.3.8.5 Layer 3 and Layer 4 filtering

The Ethernet module supports Layer 3 and Layer 4 based packet filtering. The Layer 3 filtering refers to the IP Source or Destination Address filtering in the IPv4 or IPv6 packets whereas Layer 4 filtering refers to the Source or Destination Port number filtering in TCP or UDP.

The Layer 3 and Layer 4 packet filtering feature automatically enables the IPC Full Checksum Offload Engine on the Receive side. For Layer 3 or Layer 4 filtering operation, you must set the IPC bit of the MAC_Configuration register to enable the Rx Checksum Offload Engine.

When Layer 3 and Layer 4 filtering is enabled, the packets are filtered in the following way:

- Matched Packets: The MAC forwards the packets that match all enabled fields to the application along with the status. The MAC gives the matched field status only if the IPC bit of MAC_Configuration register is set and one of the following conditions is true:
  - All enabled Layer 3 and Layer 4 fields match.
  - At least one of the enabled field matches and other fields are bypassed or disabled.
- Unmatched Packets: The MAC drops the packets that do not match any of the enabled fields. You can use the inverse match feature to block or drop a packet with specific TCP or UDP over IP fields and forward all other packets. The aborted or partial packets can be dropped in the MTL Rx FIFO. If the Rx FIFO operates in the Threshold (cut-through) mode and the threshold is programmed to a small value, such that packet transfer to application starts before the failed Layer 3 and Layer 4 filter results are available, the application may receive a partial packet with appropriate abort status.
- Non-TCP or UDP IP Packets: By default, all non-TCP or UDP IP packets are bypassed from the Layer 3 and Layer 4 filters. You can optionally program the MAC to drop all non-TCP or UDP over IP packets.

Note: The source or destination address and VLAN tag filters (if enabled) have precedence over Layer 3 and Layer 4 filter. This means that a packet which fails the source or destination address or VLAN tag filter is dropped irrespective of the Layer 3 and Layer 4 filter results.

50.3.8.5.1 Layer 3 and Layer 4 filters register set

The MAC implements a set of registers for Layer 3 and Layer 4 based packet filtering. In a register set, there is a control register, such as MAC_L3_L4_Control0, to control the packet filtering. In addition, there are five address registers to program the Layer 3 and Layer 4 fields to be matched, such as:

- MAC_Layer4_Address0
- MAC_Layer3_Address0_Reg0
- MAC_Layer3_Address1_Reg0
- MAC_Layer3_Address2_Reg0
- MAC_Layer3_Address3_Reg0

50.3.8.5.2 Layer 3 filtering

The Ethernet module supports perfect matching or inverse matching for IP Source Address and Destination Address. In addition, you can match the complete IP address or mask the lower bits matching, that is, compare all bits of the address except the specified lower mask bits.

For IPv6 packets filtering, you can enable the last four data registers to contain the 128-bit IP Source Address or IP Destination Address. The IP Source Address or Destination Address should be programmed in the order defined in the IPv6 specification, that is, the first byte of the IP Source Address or Destination Address in the received packet is in the higher byte of the register and the subsequent registers follow the same order.

For IPv4 packet filtering, you can enable the second and third data registers to contain the 32-bit IP Source Address and IP Destination Address. The remaining two data registers are reserved. The IP Source Address or Destination Address should be programmed in the order defined in the IPv4 specification, that is, the first byte of IP Source Address and Destination Address in the received packet in the higher byte of the respective register.

50.3.8.5.3 Layer 4 filtering

The Ethernet module supports perfect matching or inverse matching for TCP or UDP Source and Destination Port numbers. However, you can program only one type (TCP or UDP) at a time. The first data register contains the 16-bit Source and Destination Port numbers of TCP or UDP, that is, the lower 16 bits for Source Port number and higher 16 bits for Destination Port number.


The TCP or UDP Source and Destination Port numbers should be programmed in the order defined in the TCP or UDP specification, that is, the first byte of TCP or UDP Source and Destination Port number in the received packet is in the higher byte of the register.

50.3.8.6 Flexible Receive Parser (FRP)

50.3.8.6.1 Overview of FRP

On enabling FRP, all incoming packets are parsed as per the programmable instructions in the memory. The Flexible Receive Parser operates over the first 128 bytes of the packet. The parser supports a maximum of 256 programmable instructions. The parser operates after the MAC receiver and before the MTL receiver FIFO controller. *Figure 1296* shows the functional block diagram of Flexible Receive Parser.

Figure 1296. FRP block diagram



50.3.8.6.2 Instruction table format of the FRP

Before you enable the Flexible Receive Parser, ensure that the software has built the 96-bit wide instruction table for the parser. Each instruction is programmed as an entry in the Instruction memory. The format of each entry in the Instruction table is shown in *Table 1398*.

Table 1398. Instruction table

Field offset	Field name	Description
31:0	MATCH_DATA	The 4-byte data. This data is used for comparing with incoming packet data starts at the frame offset as defined in [79:72] of the entry. The comparison is done only on those bits whose corresponding mask bits are set to 1 (MATCH_EN bits of [63:32]). See the notes (below this table) on the byte order relative to Ethernet arrival data and endianness supported by IP on the slave interface. The programming of this instruction table should adhere to the same.
63:32	MATCH_EN	When the MATCH_EN is set to 1, the corresponding Packet data bit is used for comparing. Otherwise, corresponding data bit is don't care.
64	AF	AF = Accept frame RF = Reject Frame IM = Inverse match NIC= Next Instruction Control match = MATCH_DATA & MATCH_EN Bits == (Packet data[frame offset*8 + 8*4]) & MATCH_EN bits **If IM = 0** ENTRY_MATCH = match **If IM = 1** ENTRY_MATCH = !match **If ENTRY_MATCH** ==1 **If AF = 1**, then put frame into DMA Chanel (as indicated in DMA CH Number, the [95:88] of this table) **else if RF = 1**, then reject/drop frame **else if !(AF|RF)** **if (NIC == 0)** continue parse from OK Index **else // (NIC == 1)** continue sequentially (parse the next entry in the instruction table) If ENTRY_MATCH == 0 **if (NIC == 1)** continue parse from OK Index **else //(NIC == 0)** continue sequentially (parse the next entry in the instruction table) **Note:** AF and RF should not be programmed together. However, if both AF and RF are programmed together, AF gets the priority in case of ENTRY_MATCH.
65	RF	
66	IM	
67	NIC	
71:68	Reserved	

Table 1398. Instruction table (continued)


Field offset	Field name	Description
79:72	Frame Offset	[77:72] indicates the frame offset in terms of 4 bytes. ([79:78] are always 0). Frame offset in the packet data to be compared for Match. This is in terms of 4 bytes. Value Actual Frame offset in bytes 0 0 1 4 2 8 … 31 124 Others Reserved The max value programmed in this instruction table should not exceed 31 (only 128 byte frame buffer).

87:80	OK Index	If (NIC==0)
		Memory Index to be used next when ENTRY_MATCH==1 and neither AF or RF is set to 1
		If (NIC==1)
		Memory Index to be used next when ENTRY_MATCH==0

95:88	DMA CH NO	Indicate the DMA Channel Number (1-bit for each). This will be used when ENTRY_MATCH == 1 and AF = 1 (Accept frame) The encoding is given by the following: bit[0]: DMA Channel Number 0 bit[1]: DMA Channel Number 1 bit[2]: DMA Channel Number 2 bit[7:4]: Reserved The DMA Channel number is encoded using bit wise as IP support multicasting/broadcast across DMA Channels.

The parser begins parsing from the zeroth entry, for each received packet. The subsequent parsing entry location (next entry or OK_INDEX[]) depends on the parser result of the current entry. *Figure 1297* shows the detailed flow.

Figure 1297. Instruction flow



The EOF_OFFSET in flowchart is equal to the least among the following:

- Actual Packet size
- 128, when frame pre-emption feature is not enabled
- 128, when frame pre-emption feature is enabled and packet is pre-emptible
- 64, when frame pre-emption feature is enabled and packet is Express Packet

50.3.8.6.3 Number of Valid Entries (NVE)

Indicates the number of valid entries in the instruction table. The default value is set to 256. Software can override this value by writing into MTL_RXP_Control_Status registers field NVE[7:0]. While parsing, if the Entry address is found to be is greater than NVE[7:0] + 1, an error is flagged in the MTL_RXP_Interrupt_Control_Status register bit[0], NVEOVIS (Number of Valid Entries overflow status). The IP generates an interrupt status (MTL_Interrupt_Status, bit[23], MTLPIS (MTL Parser Interrupt Status).

50.3.8.6.4 Number of Parsable Entries (NPE)

NPE indicates the number of entries that can be parsed on an incoming packet. The default value is set to 256. Software can override this value by writing into MTL_RXP_Control_Status registers field NPE[7:0] (Number of Parsable Entries) bits [23:16]. While parsing, if the number of parsed entries is more than NPE[7:0]+1, an error is flagged in the MTL_RXP_Interrupt_Control_Status register bit[1], NPEOVIS (Number of Parsable Entries Overflow Status). The IP generates an interrupt status MTL_Interrupt_Status, bit[23], MTLPIS (MTL Parser Interrupt Status).

While NVE[] indicates the number of valid entries in the Rx parser memory built by software, NPE[] indicates the worst-case parsable entries considering the various possible paths that the parser can take. (NVE[] >= NPE[]).

50.3.8.6.5 Frame Offset

Indicates the frame offset, in terms of 4 bytes; used while comparing against the current table entry. In an entry, an error is flagged in the MTL_RXP_Interrupt_Control_Status register bit[2], FOOVIS (Frame Offset Overflow Interrupt Status) in any of the following cases:

When frame offset is more than:

- Packet size.
- 128 if pre-emption is disabled.
- 128 if pre-emption is enabled and packet is pre-empitble.
- 64 if pre-emption is enabled and packet is an Express packet.

IP set an interrupt status (MTL_Interrupt_Status bit[23]) and MTLPIS (MTL Parser Interrupt Status).

If the frame ends after the (frame_offset*4) bytes but before ((frame_offset*4) + 4) bytes, the Receive parser declares Frame Offset Error if comparison is enabled (via MASK bits) for the non-received bytes; from (frame_offset*4) to ((frame_offset*4) + 4).

50.3.8.6.6 Frame Reject

In case an entry matches (considering the Inverse match, IM bit in the instruction table) and Frame Accept bit is not set, and Frame Reject bit (RF) is set, the frame is dropped. When a

frame is dropped due to RF = 1, the IP generates an interrupt status (MTL_Interrupt_Status, bit[23], MTLPIS (MTL Parser Interrupt Status).

50.3.8.6.7 Out of Order processing

The Rx parser flow can be out of order. The decision tree needs not be based on the order in which packet arrives. This implies that the next entry and next frame offset (OK_INDEX[]/FRAME_OFFSET[]) can be less than the current entry address and current Frame Offset.

For example, one can look for matching/mismatching IP header and then look for Ethernet Header to decide on Filtering/Channel Selection. Also, it can skip from higher address entry to lower address entry in the table.

50.3.8.6.8 Ethernet Line Speed dependency

To enable the maximum parsing ability the Rx parser block uses the application clock domain. It is assumed that the application clock frequency is higher enough than the MAC line rate clock frequency.

Example: Worst Case Processing Rate: 64B back-to-back (with 8B preamble and 12B IPG). A total of 84 cycles in 125MHz(8ns) clock. So, the requirement is one packet to be processed every 84 cycles of 8ns clock 672ns).

Initial Overhead (O) = 4 cycles. This is for the initial memory read latency and other overheads.

Jump Instruction Latency (J) = 3 cycles.

- Number of available cycles = ((64 + 8 + 12)*(RGMII clock period))/Application clock period (both periods in ns).
- Number of available cycles @ 125MHz RGMII and 200MHz Application clock = (84 * 8ns) / 5ns = 134.
- Number of entries that can be processed (Best Case) = (Number of available cycles) – O = 134-4 = 130.
- Number of entries that can be processed (Worst Case) = (Number of available cycles/J) – 4 = (134/3) – 4 = 40.

To summarize:

The IP supports a maximum of 256 entries in the Instruction table. To keep the line rate at 1 Gbps the maximum number of instructions that can be processed is as follows:

- At 1 Gbps, 200 MHz Application clock, 64 byte back-to back with 12 byte IPG and 8 byte Preamble.
- 0% Jumps Best Case = 130 entries (No Jumps).
- 100% Jumps Worst Case = 40 entries (All Jumps).
- 50% Jumps Case = 82 entries.
- 25% Jumps Case = 103 entries.

If packet parsing is not complete even after reaching the immediate next packet's end of the packet (EOP), the packet is dropped and considered as NPE[] overflow.

50.3.8.6.9 DMA channel selection

The MAC/MTL also determines the DMA channel number based on incoming packet fields. When the Rx parser is enabled (FRPE bit[16] is set to 1 in MTL_Operation_Mode register) the Rx parser overrides the DMA selection criteria of the MAC. When the Rx parser is disabled (FRPE bit[16] is set to 0 in MTL_Operation_Mode register) the MAC/MTL determines the DMA channel number.

50.3.8.6.10 Receive Queue selection

The Rx Queue is determined by the existing MAC functionality, irrespective of the enabling/disabling of the Rx Parser. This is because the Rx parser is mainly designed for selecting the DMA channel and Rx queuing is decided by the MAC to enable the proper functioning of the Pause/PFC feature.

When there are multiple queues and multiple DMA channels are enabled, a particular DMA channel might receive out of order packets. This is because queue selection is based on MAC criteria (VLAN Priority and other criteria) and Rx DMA channel selection is based on Rx parser. If in-order packet reception is necessary, you must program Single Queue configuration.

50.3.8.6.11 MAC Packet Filtering/Drop/Error handling

The MAC does the packet filtering based on the received packet fields. Disable the Packet Filtering features inside the MAC when the Rx parser is enabled. To disable the Packet Filtering features inside the MAC:

1. Set Promiscuous Mode (PR, bit[0] of MAC_Packet_Filter register).
2. Set all other bits in the MAC_Packet_Filter register to their default values.

When MAC decides to drop the packet (due to Rx MAC dependent Error) the packet is dropped irrespective of the Rx parser decision. The MAC issues the following errors:

- GMII error
- Receive Watch Dog error
- CRC error
- Giant Frame error

50.3.8.6.12 PAD Strip/ CRC Strip handling

The PAD Strip and CRC Strip are controlled by the software and applicable to all the received packets. When these features are enabled, software must build the Rx parser instructions accordingly.

50.3.8.6.13 VLAN Strip handling

The MAC supports stripping the VLANs, outer as well as inner VLAN. When MAC is programmed to strip the VLAN, the Rx parser considers those VLAN tags to be part of the incoming packet.

50.3.8.6.14 Multicast and Broadcast support

The IP supports multicast and broadcast only when PDC (packet duplication control) is enabled and the packet is routed to the highest queue number. When Rx Parser is enabled, the packet routing is decided by the DMA Channel Numbers (DMA CH NO, Bits[95:88]) in the Instruction table.

When Rx Parser is disabled, the packet routing is determined by DCS (DMA Channel Select) field of the MAC_AddressX_High register. For more details, see “Broadcast/Multicast Packet Duplication”.

DCS/DMA CH NO field is per DMA Channel control and therefore, multiple DMA channels can be selected for routing the packet.

50.3.8.6.15 Pre-emption support

The Rx parser supports 128 bytes parsing on all the incoming packets. So, it has 2 x 128 bytes storage. This is because, while parsing the current packet, the next packet needs to be stored.

When pre-emption is enabled, the pre-emptible packets might get fragmented just after 64 bytes in the middle of the parsing and the remaining data is expected to arrive after Express packet gets over; also, multiple back to back Express packets need to be processed till then. So, the context of the pre-emptible parser and associated data buffers need to be maintained while IP is still able to process back to back Express packets. This demands another 128 bytes storage. However, by keeping the total storage limit to 2 x 128 bytes. Following limitations apply to the parsable number of bytes for the Express Traffic:

- FRP Buffer size = 128
- Number of Bytes the Rx Parser can operate on the Express Traffic = 64
- Number of Bytes the Rx Parser can operate on the Pre-emptible Traffic = 128

The reduction of the parsing ability of the Express packet is done considering packet parameters that are well known in advance (via stream reservation protocol). The packets are generated and consumed within the LAN, and does not need deep frame parsing.

Note: The Express packet queue is always different from the pre-emptible queue.

50.3.8.6.16 Software access to the FRP memory

Software can read/write into the Rx parser memory, using the following registers via indirect addressing.

- MTL_RXP_Indirect_Acc_Control_Status
- MTL_RXP_Indirect_Acc_data

IP collects 4 x 32-bit data (parser table width) before initiating the writes. It also collects 4 x 32-bit (parser table width) data in advance before responding to the first read. For more details, see “Register Descriptions”.

50.3.8.6.17 Statistical counters

Following counters are available when flexible receive parser is enabled.

1. MTL_RXP_Drop_Cnt
   This counter is incremented when the Rx parser drops a packet due to RF = 1. For more details, see “Register Descriptions”.
2. DMA_RXP_Error_Cnt
   This counter is incremented when Rx parser encounters an error. The error scenarios are:
   – Entry address >= NVE[]
   – Number of parsed entries >= NPE[]
   – Frame offset in bytes > EOF / FRP_BUF_SIZE (for pre-emptible packet) / (FRP_BUF_SIZE/2) (for Express packet) data entry address
   – Parsing is not complete even after receiving next packet’s EOP

   For more details, see “Register Descriptions”.
3. DMA_CHn_Rxp_Accept_cnt (for n = 0 to 2)
   This is a per DMA channel counter. This counter is incremented when Rx parser accepts a packet due to AF = 1. For more details, see “Register Descriptions”.

50.3.8.6.18 Changing the instruction table by Software

Software can update the instruction table in the memory in the following ways:

- Disable the MAC Receiver and Receive Parser by setting the RE field of the MAC_Configuration register to 0 and FRPE bit of MTL_Operation_mode register to 0. Wait for Rx Parser to become inactive (RXPIA, MTL_RXP_Control_Status register bit[31]).
- (Optional) Program in the Entry address 0 to unconditionally (all MATCH_EN bit 0) skip to OK_INDEX[] (to certain location in the memory) where it is programmed to reject or accept all packets.

50.3.8.6.19 Receive Cut-Through functionality

In the case of cut-through mode, the Rx controller attempts to transfer the received packets to DMA just after the cut-through threshold amount of packet data is received (RTC field in the MTL_RxQx_Operation_Mode register. The RTC can take values 16, 32, 64, and 128). However due to Rx parser's result worst case arrival time can be more than the programmed cut-through threshold. So, the Rx controller delays the packet transfer to DMA accordingly. So, the cut-through functionality is re-defined as follows: The Rx controller attempts to transfer packet to DMA after at least RTC number of bytes have been received and Rx parser results are available.

50.3.8.6.20 Receive Packet Drop indication

In most cases, the packet drops internally in the Rx Queue. However, back-to-back packets can arrive for the same queue and first packet's Rx parser result is not available when the second packet arrives. In such cases, the packet cannot be flushed internally and forwarded to DMA or the Application Interface and status is indicated accordingly. For more details, see RDES2, bit 16(RXPD) in “Receive Normal Descriptor (Write-Back Format)”.

50.3.8.6.21 Runt Packet handling

The Rx parser is designed for worst case minimum packet size to be of 64 B. If the runt packet is received (should be indicated by MAC), the Rx parser assumes that it gets

dropped in the MAC. This is because, back-to-back runt packets (< 64 B) cannot be handled in the Rx parser.

50.3.8.6.22 Uncorrectable ECC Error handling

When the parser detects an uncorrectable ECC error while parsing the parser memory, the packet is not dropped. Instead, the packet is sent to the application with an Error Indication. The RXPI (RX Parser Incomplete) is set in the packet status along with Error Summary (ES) bit. For more details, see “Receive Normal Descriptor (Write-Back Format)”.

50.3.8.6.23 Enabling/Disabling the FRP

To enable the Flexible Receive Parser, set bit[16] (FRPE, Flexible Rx Parser Enable) to 1, in the MTL_Operation_Mode register. You must disable the MAC receiver (block the traffic on the receiver) before enabling or disabling the flexible receive parser. To disable the MAC Receiver, set the RE (bit[0]) bit of MAC_Configuration Register to 0.

50.3.9 IEEE 1588 timestamps

The IEEE 1588 defines a Precision Time Protocol (PTP) which enables precise synchronization of clocks in measurement and control systems implemented with technologies such as network communication, local computing, and distributed objects. The PTP applies to systems communicating by local area networks supporting multicast messaging, including (but not limited to) Ethernet. This protocol enables heterogeneous systems that include clocks of varying inherent precision, resolution, and stability to synchronize. The protocol supports system-wide synchronization accuracy in the sub-microsecond range with minimal network and local clock computing resources.

The Ethernet module supports the IEEE 1588-2002 (version 1) and IEEE 1588-2008 (version 2). The IEEE 1588-2002 supports PTP transported over UDP/IP. The IEEE 1588-2008 supports PTP transported over Ethernet. The Ethernet module provides programmable support for both standards. It supports the following features:

- Supports both timestamp formats.
- Provides an option to take snapshot of all packets or only PTP type packets.
- Provides an option to take snapshot of only event messages.
- Provides an option to take the snapshot based on the clock type: ordinary, boundary, end-to-end transparent, and peer-to-peer transparent.
- Provides an option to select the node to be a master or slave for ordinary and boundary clock.
- Identifies the PTP message type, version, and PTP payload in packets sent directly over Ethernet and sends the status.
- Provides an option to measure sub-second time in digital or binary format.

50.3.9.1 Clock types

The Ethernet module supports the following clock types defined in the IEEE 1588-2008:

- Ordinary Clock
- Boundary Clock
- End-to-End Transparent Clock
- Peer-to-Peer Transparent Clock

50.3.9.1.1 Ordinary clock

The ordinary clock in a domain supports a single copy of the protocol. The ordinary clock has a single PTP state and a single physical port. In typical industrial automation applications, an ordinary clock is associated with an application device such as a sensor or an actuator. In telecom applications, the ordinary clock can be associated with a timing demarcation device.

The ordinary clock can be a grandmaster or a slave clock. It supports the following features:

- Sends and receives PTP messages. The timestamp snapshot can be controlled.
- Maintains the data sets such as timestamp values.

Table 1399 shows the messages for which you can take the timestamp snapshot on the receive side for master and slave nodes.

Table 1399. Ordinary clock: PTP messages for snapshot

Master	Slave
Delay_Req	SYNC

For an ordinary clock, you can take the snapshot of either of the following PTP message types: version 1 or version 2. You cannot take the snapshots for both PTP message types. You can take the snapshot by setting the TSVER2ENA bit and selecting the snapshot mode in MAC_Timestamp_Control register.

50.3.9.1.2 Boundary clock

The boundary clock typically has several physical ports communicating with the network. The messages related to synchronization, master-slave hierarchy, and signaling terminate in the protocol engine of the boundary clock and such messages are not forwarded. The PTP message type status given by the MAC helps to identify the type of message and take appropriate action.

The boundary clock is similar to the ordinary clock except for the following features:

- The clock data sets are common to all ports of the boundary clock.
- The local clock is common to all ports of the boundary clock.

50.3.9.1.3 End-to-End transparent clock

The end-to-end transparent clock supports the end-to-end delay measurement mechanism between the slave clocks and the master clock. The end-to-end transparent clock forwards all messages like normal bridge, router, or repeater. The residence time of a PTP packet is the time taken by the PTP packet from the Ingress port to the Egress port.

The residence time of a SYNC packet inside the end-to-end transparent clock is updated in the correction field of the associated Follow_Up PTP packet before it is transmitted. Similarly, the residence time of a Delay_Req packet, inside the end-to-end transparent clock, is updated in the correction field of the associated Delay_Resp PTP packet before it is transmitted. Therefore, the snapshot needs to be taken at both Ingress and Egress ports only for the messages mentioned in the bullet points below. The snapshot is taken by setting the SNAPTYPSEL bits to ‘10’ in the MAC_Timestamp_Control register.

End to End transparent clock: PTP messages for snapshot:

- SYNC
- Delay_Req

50.3.9.1.4 Peer-to-Peer transparent clock

The peer-to-peer transparent clock differs from the end-to-end transparent clock in the way it corrects and handles the PTP timing messages. In all other aspects, it is identical to the end-to-end transparent clock.

In the peer-to-peer transparent clock, the computation of the link delay is based on an exchange of Pdelay_Req, Pdelay_Resp, and Pdelay_Resp_Follow_Up messages with the link peer. The residence time of the Pdelay_Req and the associated Pdelay_Resp packets is added and inserted into the correction field of the associated Pdely_Resp_Followup packet. Therefore, support for taking snapshot for the event messages related to Pdelay is added as mentioned in the below bullet points.

Peer-to-Peer transparent clock: PTP messages for snapshot


- SYNC
- Pdelay_Req
- Pdelay_Resp

The snapshot is taken by setting the SNAPTYPESEL bit to ‘11’ in MAC_Timestamp_Control register.

50.3.9.2 Delay Request-Response mechanism

The system or network is classified into the master and slave nodes for distributing the timing and clock information. *Figure 1298*, shows the process that PTP uses for synchronizing a slave node to a master node by exchanging PTP messages.

Figure 1298. Networked time synchronization



As shown, the PTP uses the following process:


1. The master broadcasts the PTP Sync messages to all its nodes. The Sync message contains the reference time information of the master. This message leaves the system of the master at t1. This time must be captured for Ethernet ports at MII.
2. The slave receives the Sync message and also captures the exact time, t2, using its timing reference.
3. The master sends a Follow_up message to the slave, which contains t1 information for later use.
4. The slave sends a Delay_Req message to the master and notes the exact time, t3, at which this packet leaves the MII interface.
5. The master receives the message, capturing the exact time t4, at which the message enters its system.
6. The master sends the t4 information to the slave in the Delay_Resp message.
7. The slave uses the four values of t1, t2, t3, and t4 to synchronize its local timing reference to the timing reference of the master.

Most of the PTP implementation is done in the software above the UDP layer. However, the hardware support is required to capture the exact time when specific PTP packets enter or leave the Ethernet port at the MII interface. This timing information must be captured and returned to the software for proper implementation of PTP with high accuracy.

50.3.9.3 Peer-to-Peer PTP Transparent Clock (P2P TC) message support

The IEEE 1588-2008 supports peer-to-peer PTP (Pdelay) message in addition to the SYNC, Delay Request, Follow-up, and Delay Response messages. *Figure 1299* shows the method to calculate the propagation delay in clocks supporting peer-to-peer path correction.

Figure 1299. Propagation delay calculation in clocks



As shown, the propagation delay is calculated in the following way:

1. Port 1 issues a Pdelay_Req message and generates a timestamp (t1) for the Pdelay_Req message.
2. Port 2 receives the Pdelay_Req message and generates a timestamp (t2) for this message.
3. Port 2 returns a Pdelay_Resp message and generates a timestamp (t3) for this message.

To minimize errors because of any frequency offset between the two ports, Port 2 returns the Pdelay_Resp message as quickly as possible after the receipt of the Pdelay_Req message. Port 2 returns any one of the following:

a) Difference between the timestamps t2 and t3 in the Pdelay_Resp message
b) Difference between the timestamps t2 and t3 in the Pdelay_Resp_Follow_Up message
c) Timestamps t2 and t3 in the Pdelay_Resp and Pdelay_Resp_Follow_Up messages, respectively

4. Port 1 generates a timestamp (t4) on receiving the Pdelay_Resp message.
5. Port 1 uses all four timestamps to compute the mean link delay.

50.3.9.4 Reference timing source

To get a snapshot of the time, the MAC requires a reference time in 64-bit format as defined in the IEEE 1588-2002 (80-bit format as defined in the IEEE 1588-2008).

50.3.9.4.1 Internal reference time

Ethernet module provides the following options for using the reference timing source in a node:

- External Timestamp Input

  This option takes an external 64-bit timing reference and its clock as input. The clock input is used to synchronize the timing reference to the MAC clock domain.
- Internal Reference Time (80-bit)

  This option takes only the reference clock input and uses it to internally generate the Reference time (also called the system time) and capture timestamps.

The Ethernet module provides an Internal Reference Time (80-bit). It takes the reference clock input and uses it to internally generate the Reference time (also called the system time) and capture timestamps. The timestamp has the following fields:

- UInteger48 secondsField: The seconds field is the integer portion of the timestamp in units of seconds. It is 48-bit wide. For example, 2.000000001 seconds are represented as secondsField = 0x0000_0000_0002.
- UInteger32 nanosecondsField: The nanoseconds field is the fractional portion of the timestamp in units of nanoseconds. For example, 2.000000001 nanoseconds are represented as nanoSeconds = 0x0000_0001.

The nanoseconds field supports the following two modes:

- Digital rollover mode: In this mode, the maximum value in the nanoseconds field is 0x3B9A_C9FF, that is, (10e9-1) nanoseconds.
- Binary rollover mode: In this mode, the nanoseconds field rolls over and increments the seconds field after value 0x7FFF_FFFF. Accuracy is ~0.466 ns per bit.

Note: These modes are set through TSCTRLSSR bit in MAC_Timestamp_Control register.

50.3.9.4.2 External timestamp input

The 64-bit timing reference is split into the following two 32-bit signals:

- Upper 32-bits providing the time in seconds.
- Lower 32-bits providing the time in nanoseconds.

This timing reference is used to timestamp the packets.

50.3.9.4.3 IEEE 1588 higher word register

The timestamp maintained in the MAC is 64-bit wide. The overflow to upper 16-bits of seconds register happens once in 130 years. You can read the values of the upper 16-bits of the seconds field from the CSR register.

Note: This Higher Word Register can be invoked only when the “System Time Source” is “Internal”.

50.3.9.4.4 Fixed Pulse-Per-Second output

The Ethernet module supports the pulse-per-second (PPS) output that is given to indicate 1 second interval (default). You can change the frequency of the PPS output by setting the PPSCTRL0 field in the MAC_PPS_Control register.

50.3.9.4.5 Flexible Pulse-Per-Second output

The Ethernet module also provides the flexibility to program the start or stop time, width, and interval of the pulse generated on the ptp_pps_o output. The Ethernet module provides the following features with the flexible PPS output:

- Supports programming the start or stop time in terms of system time.
- Supports programming the start point of the single pulse and start and stop points of the pulse train in terms of 64-bit system time. The Target Time registers are used to program the start and stop time.
- Supports programming the stop time in advance, that is, you can program the stop time before the actual start time has elapsed.
- Supports programming the width between the rising edge and corresponding falling edge of PPS signal output in terms of number of units of sub-second increment value programmed in the MAC_Sub_Second_Increment register. You can program the width of pulse from 1 to 2^{32}-1 units of sub-second increment value.
- Supports programming the interval, between the rising edges of PPS signal, in terms of number of units of sub-second increment value. You can program the interval between pulses from 1 to 2^{32}-1 units of sub-second increment value .
- Provides the option to cancel the programmed PPS start or stop request.
- Indicates error if the start or stop time being programmed has already elapsed.

Note: The PTP Reference clock mentioned in the following sections is the clock at which the system time gets updated. When the TSCFUPDT bit of MAC_Timestamp_Control register is set to 0, this clock is similar to the clk_ptp_ref_i clock. In the Fine Correction mode, this is the clock tick at which the system time gets updated (using incr_sub_sec_reg shown in Figure 1300).

50.3.9.4.5.1 PPS Start or Stop time

You can initially program the start time in the Target Time register. If required, you can again program the start or stop time but you can do it only after the earlier programmed value is synchronized to the PTP clock domain. Bit 0 of MAC_PPS*n*_Target_Time_Nanoseconds register indicates that the synchronization is complete. This enables you to program the start or stop time in advance even before the earlier stop or start time has elapsed.

To ensure proper PPS signal output, you should program advanced system time for the start or stop time. If the application programs a start or stop time that has already elapsed, the MAC sets an error status bit indicating the programming error. If enabled, the MAC also sets the Target Time Reached interrupt event. The application can cancel the start or stop request only if the corresponding start or stop time has not elapsed. If the time has elapsed, the cancel command has no effect.

50.3.9.4.5.2 PPS width and interval

The PPS width and interval are programmed in terms of granularity of system time, that is, number of the units of sub-second increment value. For example, to have a PPS pulse width of 40 ns and interval of 100 ns with PTP reference clock of 50 MHz, you should program the width and interval to values 2 and 5, respectively. You can achieve smaller granularity by using a faster PTP reference clock.

Before giving the command to trigger a pulse or pulse train on the PPS output, you should program or update the interval and width of the PPS signal output.

50.3.9.4.6 Auxiliary snapshots with external events

The auxiliary snapshot feature allows you to store a snapshot of the system time based on an external event. The event is considered to be the rising edge of the ptp_aux_ts_trig_i sideband signal.

The Ethernet module has two auxiliary snapshot inputs and depth 4 of a single common auxiliary snapshot FIFO. The snapshots taken for any input are stored in a common FIFO. The application can read the MAC_Timestamp_Status register to know the timestamp of which input is available for reading at the top of this FIFO.

The MAC stores these snapshots in a FIFO. Only 64-bits of the timestamp are stored in the FIFO. You can read the upper 16-bits of seconds from the MAC_System_Time_Higher_Word_Seconds register. When a snapshot is stored, the MAC indicates this to the application with an interrupt. The value of the snapshot is read through a FIFO register access. If the FIFO becomes full and an external trigger to take the snapshot is asserted, a snapshot trigger-missed status (ATSSTM) is set in the MAC_Timestamp_Status register. This indicates that the latest auxiliary snapshot of the timestamp is not stored in the FIFO. The latest snapshot is not written to the FIFO when it is full.

When an application reads the 64-bit timestamp from the FIFO, the space becomes available to store the next snapshot. You can clear a FIFO by setting the ATSFC bit in MAC_Auxiliary_Control register. When multiple snapshots are present in the FIFO, the count is indicated in Bits[4:6] of MAC_Timestamp_Status register.

50.3.9.4.7 System time register module

The 64-bit time is maintained in this module and updated using the input reference clock (clk_ptp_ref_i). This time is the source for taking snapshots (timestamps) of Ethernet packets being transmitted or received at the MII interface.


The system time counter can be initialized or corrected using the coarse correction method. In this method, the initial value or the offset value is written to the Timestamp Update register. For initialization, the system time counter is written with the value in the Timestamp Update register. For system time correction, the offset value is added to or subtracted from the system time.

In the fine correction method, the frequency drift of a slave clock (clk_ptp_ref_i) with respect to the master clock (as defined in IEEE 1588-2002) is corrected over a period of time instead of in one clock, as in coarse correction. This helps maintain linear time and does not introduce drastic changes (or a large jitter) in the reference time between PTP Sync message intervals. In this method, an accumulator sums up the contents of the Addend register, as shown in *Figure 1300*. The arithmetic carry that the accumulator generates is used as a pulse to increment the system time counter. The accumulator and the addend are 32-bit registers. The accumulator acts as a high-precision frequency multiplier or divider.

Note: You must connect a PTP clock with a frequency higher than the frequency required for the specified accuracy.

This algorithm is shown in *Figure 1300*.

Figure 1300. System time update using fine method



The System Time Update logic requires a 50-MHz clock frequency to achieve 20-ns accuracy. The frequency division is the ratio of the reference clock frequency to the required clock frequency. For example, if the reference clock (clk_ptp_ref_i) is 66 MHz, this ratio is calculated as 66 MHz / 50 MHz = 1.32. Therefore, the default addend value to be set in the register is 2^{32} / 1.32, 0xC1F07C1F.

If the reference clock drifts lower, for example, to 65 MHz, the ratio is 65 / 50, or 1.3 and the value to set in the addend register is 2^{32} / 1.30, or 0xC4EC4EC4. If the clock drifts higher, for example, to 67 MHz, the addend register must be set to 0xBF0B7672. When the clock drift is nil, the default addend value of 0xC1F07C1F (2^{32} / 1.32) must be programmed.

In 5-12, the constant value used to accumulate the sub-second register is decimal 43, which achieves an accuracy of 20 ns in the system time (in other words, it is incremented in 20 ns steps). Two different methods are used to update the System Time register depending on the configuration.

The software must calculate the drift in frequency based on the Sync messages and accordingly update the Addend register.

Initially, the slave clock is set with FreqCompensationValue0 in the Addend register. This value is as follows:

$FreqCompensationValue_0 = 2^{32}$ / FreqDivisionRatio

If MasterToSlaveDelay is initially assumed to be the same for consecutive Sync messages, the algorithm given in this section must be applied. After a few Sync cycles, frequency lock occurs. The slave clock can then determine a precise MasterToSlaveDelay value and re-synchronize with the master using the new value.

The algorithm is as follows:

- At time $MasterSyncTime_n$ the master sends the slave clock a Sync message. The slave receives this message when its local clock is $SlaveClockTime_n$ and computes $MasterClockTime_n$ as
  $MasterClockTime_n = MasterSyncTime_n + MasterToSlaveDelay_n$
- The master clock count for current Sync cycle, $MasterClockCount_n$ is
  $MasterClockCount_n = MasterClockTime_n – MasterClockTime_{n-1}$ (assuming that MasterToSlaveDelay is the same for Sync cycles n and n – 1)
- The slave clock count for current Sync cycle, $SlaveClockCount_n$ is
  $SlaveClockCount_n = SlaveClockTime_n – SlaveClockTime_{n-1}$
- The difference between master and slave clock counts for current Sync cycle, $ClockDiffCount_n$ is
  $ClockDiffCount_n = MasterClockTime_n – SlaveClockTime_n$
- The frequency-scaling factor for slave clock, $FreqScaleFactor_n$ is
  $FreqScaleFactor_n = (MasterClockCount_n + ClockDiffCount_n) / SlaveClockCount_n$
- The frequency compensation value for Addend register, $FreqCompensationValue_n$ is
  $FreqCompensationValue_n = FreqScaleFactor_n \times FreqCompensationValue_{n-1}$

In theory, this algorithm achieves lock in one Sync cycle. However, it may take several cycles, because of changing network propagation delays and operating conditions. This algorithm is self-correcting. If the slave clock is initially set to an incorrect value from the master, the algorithm corrects it at the cost of more Sync cycles.

50.3.9.5 Transmit path functions

The MAC captures a timestamp when the Start Packet Delimiter (SFD) of a packet is sent on the MII interface. The packets, for which you want to capture timestamps, can be controlled on per-packet basis. Each Transmit packet can be marked to indicate whether a timestamp should be captured for it.

The MAC does not process the transmitted packets to identify the PTP packets. You need to specify the packets for which you want to capture timestamps. You can do this by using the control bits in the Transmit descriptor. The MAC returns the timestamp to the software inside the corresponding Transmit descriptor, thus connecting the timestamp automatically to the specific PTP packet. The 64-bit timestamp information is written to the TDES0 and TDES1 fields. The TDES0 field holds the 32 least significant bits of the timestamp.

50.3.9.6 Receive path functions

The MAC can be programmed to capture the timestamp of all packets received on the MII interface or to process packets to identify the valid PTP messages. You can control the snapshot of the time to be sent to the application by using the following options of the MAC_Timestamp_Control register:

- Enable snapshot for all packets
- Enable snapshot for IEEE 1588 version 1 or version 2 timestamp
- Enable snapshot for PTP packets transmitted directly over Ethernet or UDP-IP-Ethernet
- Enable timestamp snapshot for the received packet for IPv4 or IPv6
- Enable timestamp snapshot only for EVENT messages (SYNC, DELAY_REQ, PDELAY_REQ, or PDELAY_RESP)
- Enable the node to be a master or slave and select the snapshot type

This feature controls the type of messages for which snapshots are taken.

The DMA returns the timestamp to the software inside the corresponding Receive Descriptor. The extended status, containing the timestamp message status and the IPC status, is written in normal descriptor RDES1 and the snapshot of the timestamp is written in RDES0 and RDES1 fields of context descriptor. The RDES0 field holds the 32 least significant bits of the timestamp.

Note: The Ethernet module also supports the PTP messages over VLAN packets.

50.3.9.7 Timestamp correction

According to the IEEE 1588 specification, a timestamp must be captured when the message timestamp point (leading edge of the first bit of the octet immediately following the Start Frame Delimiter octet) crosses the boundary between the node and the network. Because the reference timing source (the PTP clock ***clk_ptp_ref_i***) is different from the MAC Tx or Rx clock, the captured timestamp must be corrected for latency issues because of synchronization. In addition, latency issues between the internal snapshot point and the recommended capture point (the boundary between the node and the network), must also be corrected.

50.3.9.7.1 Ingress correction

In the Receive side the timestamp captured at the internal snapshot point is corrected for latency and synchronization by adding the correction value (Ingress Correction Value) programmed in the Ingress Correction register. The value that needs to be programmed in the ingress correction register is calculated as follows:

The timestamp correction because of synchronization is compensated by adding INGRESS_SYNC_CORR to the synchronized timestamp value as follows:

```
INGRESS_SYNC_CORR = -(2*PTP_CLK_PER)
```

The latency correction between the message timestamp point and the internal timestamp snapshot point is done by subtracting the latency value (INGRESS_LATENCY) with the captured timestamp as follows:

```
Ingress Correction = INGRESS_SYNC_CORR - INGRESS_LATENCY
```

Ingress correction is performed by programming the TSIC field in the MAC Timestamp Ingress correction register. The ingress correction is always negative and has a unit of nanoseconds. The value is represented in complement form as follows:

When TSCTRLSSR bit in MAC_Timestamp_Control register is set, this has an accuracy of 1 ns.

It is represented by setting bit 0 to 30 and bits 1:31 containing 10^9 - <ingress_correction_value> represented in binary. For example, if the required correction value is -5 ns, then the programmed value is 0xBB9A_C9FB.

When TSCTRLSSR bit in MAC_Timestamp_Control register is reset, this has an accuracy of ~0.466 ns. It is represented by setting bit 0 to 30 and bits 1:31 containing 2^31 - <ingress_correction_value> represented in binary.

50.3.9.7.2 Egress correction

In the Transmit side the timestamp captured at the internal snapshot point is corrected for latency and synchronization by adding the correction value (Egress Correction Value)

programmed in the Egress Correction register. The value that needs to be programmed in the egress correction register is calculated as follows:

The timestamp correction because of synchronization is compensated by adding EGRESS_SYNC_CORR to the synchronized timestamp value as follows:

When Enable one step timestamp feature is selected,

```
EGRESS_SYNC_CORR = (1*PTP_CLK_PER + 4*TX_CLK_PER)
```

Otherwise,

```
EGRESS_SYNC_CORR = -(2*PTP_CLK_PER)
```

The egress latency correction between the recommended capture point and the internal timestamp snapshot point is done by adding the latency value (EGRESS_LATENCY) with the captured timestamp as follows:

```
Egress Correction = EGRESS_SYNC_CORR + EGRESS_LATENCY
```

Egress correction is performed by programming the TSEC field in the MAC Timestamp Egress correction register. The egress correction can be positive or negative and has a unit of nanoseconds. Negative values are represented in complement form as follows:

When TSCTRLSSR bit in MAC_Timestamp_Control register is set, this has an accuracy of 1 ns.

If the correction is positive, it is represented by setting bit 0 to 31 and bits 1:31 containing <egress_correction_value> represented in binary. The value must not exceed 0x3B9A_C9FF. If the correction is negative, it is represented by setting bit 0 to 30 and bits 1:31 containing 10^9 - <egress_correction_value> represented in binary.

For example, if the required correction value is -5 ns, then the programmed value should be 0xBB9A_C9FB

When TSCTRLSSR bit in MAC_Timestamp_Control register is reset, this has an accuracy of ~0.466 ns. If the correction is positive, it is represented by setting bit 0 to 31 and bits 1:31 containing <egress_correction_value> represented in binary. The maximum value is 0x7FFF_FFFF. If the correction is negative, it is represented by setting bit 0 to 30 and bits 1:31 containing 2^31 - <egress_correction_value> represented in binary.

50.3.9.8 Frequency range of reference timing clock

The timestamp information is transferred across asynchronous clock domains, that is, from the MAC clock domain to the application clock domain. Therefore, a minimum delay is required between two consecutive timestamp captures. This delay is 4 clock cycles of MII and 3 clock cycles of PTP clocks. If the delay between two timestamp captures is less than this delay, the MAC does not take a timestamp snapshot for the second packet.

50.3.9.8.1 Maximum PTP clock frequency

The maximum PTP clock frequency is limited by the maximum resolution of the reference time (1 ns resulting in 1 GHz) and the timing constraints achievable for logic operating on the PTP clock. In addition, the resolution or granularity of the reference time source determines the accuracy of the synchronization. Therefore, a higher PTP clock frequency gives better system performance.

50.3.9.8.2 Minimum PTP clock frequency

The minimum PTP clock frequency depends on the time required between two consecutive SFD bytes and the time taken for synchronizing the time to the MII clock domain. This relationship is given in the following equation:

Equation 34

3 × PTP clock period + 4 × MII clock period <= Minimum gap between two SFDs

The MII clock frequency is fixed by IEEE specification. Therefore, the minimum PTP clock frequency required for proper operation depends on the operating mode and operating speed of the MAC as shown in *Table 1400*.

Note: It is recommended that you use a clock that has constant frequency, preferably a divided application clock.
When IEEE 1588 timestamp feature is enabled with internal timestamp, use a PTP clock frequency which is greater than 5 MHz. This is because the 8-bit MAC_Sub_Second_Increment register limits the minimum PTP frequency that can be used to ~4 MHz.

Table 1400. Minimum PTP clock frequency example

Mode	Minimum gap between two SFDs	Minimum PTP frequency with internal timestamp
10 Mbps full duplex	168 MII clocks (128 clocks for a 64-byte packet + 24 clocks of min IFG + 16 clocks of preamble)	5 MHz
10 Mbps half duplex	48 MII clocks (8 clocks for a JAM pattern sent just after SFD because of collision + 24 IFG + 16 preamble)	5 MHz
100 Mbps full duplex	168 MII clocks (128 clocks for a 64-byte packet + 24 clocks of min IFG + 16 clocks of preamble)	5 MHz
100 Mbps half duplex	48 MII clocks (8 clocks for a JAM pattern sent just after SFD because of collision + 24 IFG + 16 preamble)	5 MHz
1000 Mbps full duplex	84 GMII clocks (64 clocks for a 64-byte packet + 12 clocks of min IFG + 8 clocks of preamble)	5 MHz

50.3.9.9 PTP processing and control

Table 1401 shows the common message header for the PTP messages. This format is taken from the IEEE 1588-2008.

Table 1401. Message format defined in IEEE 1588-2008

Bits								Octets	Offset
0	1	2	3	4	5	6	7		
transportSpecific				messageType				1	0
Reserved				versionPTP				1	1
messageLength								2	2
domainNumber								1	4
Reserved								1	5
flagField								2	6
correctionField								8	8
Reserved								4	16
sourcePortIdentity								10	20
sequenceId								2	30
controlField(1)								1	32
logMessageInterval								1	33

1. ControlField is used in version 1. In version 2, messageType field is used for detecting different message types.

There are some fields in the Ethernet payload that you can use to detect the PTP packet type and control the snapshot to be taken. These fields are different for the following PTP packets:

- PTP Packets over IPv4Packets over IPv4
- PTP Frames over IPv6Frames over IPv6
- PTP Packets over EthernetPackets over Ethernet

50.3.9.9.1 PTP packets over IPv4

Table 1402 provides information about the fields that are matched to control snapshot for the PTP packets sent over UDP over IPv4 for IEEE 1588 version 1 and 2. The octet positions for the tagged packets are offset by 4. This is based on the IEEE 1588-2008, *Annex D* and the message format defined in *Table 1402*.

Table 1402. IPv4-UDP PTP packet fields required for control and status

Field matched	Octet position	Matched value	Description
MAC Packet Type	12, 13	0x0800	IPv4 datagram
IP version and Header Length	14	0x45	IP version is IPv4
Layer 4 Protocol	23	0x11	UDP

Table 1402. IPv4-UDP PTP packet fields required for control and status (continued)

Field matched	Octet position	Matched value	Description
IP Multicast Address (IEEE 1588 version 1)	30, 31, 32, 33	0xE0, 0x00, 0x01, 0x81 (or 0x82 or 0x83 or 0x84)	Multicast IPv4 addresses allowed: 224.0.1.129 224.0.1.130 224.0.1.131 224.0.1.132
IP Multicast Address (IEEE 1588 version 2)	30, 31, 32, 33	0xE0, 0x00, 0x01, 0x81 (Hex) 0xE0, 0x00, 0x00, 0x6B (Hex)	PTP Primary multicast address: 224.0.1.129 PTP Pdelay multicast address: 224.0.0.107
UDP Destination Port	36, 37	0x013F, 0x0140	0x013F: PTP event message(1) 0x0140: PTP general messages
PTP Control Field (IEEE 1588 version 1)	74	0x00, 0x01, 0x02, 0x03, 0x04	0x00: SYNC 0x01: Delay_Req 0x02: Follow_Up 0x03: Delay_Resp 0x04: Management
PTP Message Type Field (IEEE 1588 version 2)	42 (nibble)	0x0, 0x1, 0x2, 0x3, 0x8, 0x9, 0xB, 0xC, 0xD	0x0: SYNC 0x1: Delay_Req 0x2: Pdelay_Req 0x3: Pdelay_Resp 0x8: Follow_Up 0x9: Delay_Resp 0xA: Pdelay_Resp_Follow_Up 0xB: Announce 0xC: Signaling 0xD: Management
PTP Version	43 (nibble)	0x1 or 0x2	0x1: Supports PTP version 1 0x2: Supports PTP version 2

1. PTP event messages are SYNC, Delay_Req (IEEE 1588 version 1 and 2) or Pdelay_Req, Pdelay_Resp (IEEE 1588 version 2 only).

50.3.9.9.2 PTP frames over IPv6

Table 1403 provides information about the fields that are matched to control the snapshots for the PTP packets sent over UDP over IPv6 for IEEE 1588 version 1 and 2. The octet positions for the tagged packets are offset by 4. This is based on the IEEE 1588-2008, *Annex D* and the message format defined in *Table 1403*.

Table 1403. IPv6-UDP PTP packet fields required for control and status

Field matched	Octet position	Matched value	Description
MAC Packet Type	12, 13	0x86DD	IP datagram
IP Version	14 (Bits [0:3])	0x6	IP version is IPv6
Layer 4 Protocol	20(1)	0x11	UDP
PTP Multicast Address	38 – 53	FF0x:0:0:0:0:0:0:181 (Hex) FF02:0:0:0:0:0:0:6B (Hex)	PTP Primary multicast address: FF0x:0:0:0:0:0:0:0:181 (Hex) PTP Pdelay multicast address: FF02:0:0:0:0:0:0:0:6B (Hex)
UDP Destination Port	56, 57(1)	0x013F, 0x140	0x013F: PTP event message 0x0140: PTP general messages
PTP Control Field (IEEE 1588 version 1)	94(1)	0x00, 0x01, 0x02, 0x03, or 0x04	0x00: SYNC 0x01: Delay_Req 0x02: Follow_Up 0x03: Delay_Resp 0x04: Management (version1)
PTP Message Type Field (IEEE 1588 version 2)	62(1) (nibble)	0x0, 0x1, 0x2, 0x3, 0x8, 0x9, 0xB, 0xC, or 0xD	0x0: SYNC 0x1: Delay_Req 0x2: Pdelay_Req 0x3: Pdelay_Resp 0x8: Follow_Up 0x9: Delay_Resp 0xA: Pdelay_Resp_Follow_Up 0xB: Announce 0xC: Signaling 0xD: Management
PTP Version	63 (nibble)	0x1 or 0x2	0x1: Supports PTP version 1 0x2: Supports PTP version 2

1. The Extension Header is not defined for PTP packets.

50.3.9.9.3 PTP packets over Ethernet

Table 1404 provides information about the fields that are matched to control the snapshots for the PTP packets sent over Ethernet for IEEE 1588 version 1 and 2. The octet positions for the tagged packets are offset by 4. This is based on the IEEE 1588-2008, *Annex D* and the message format defined in Table 5-12 Message Format Defined in IEEE 1588-2008n 5-12.

Table 1404. Ethernet PTP packet fields required for control and status

Field matched	Octet position	Matched value	Description
MAC Destination Multicast Address(1)	0–5	01-1B-19-00-00-00 01-80-C2-00-00-0E	All PTP messages can use any of the following multicast addresses(2): 01-1B-19-00-00-00 01-80-C2-00-00-0E(3)
MAC Packet Type	12, 13	0x88F7	PTP Ethernet packet
PTP Control Field (IEEE 1588 version 1)	46	0x00, 0x01, 0x02, 0x03, or 0x04	0x00: SYNC 0x01: Delay_Req 0x02: Follow_Up 0x03: Delay_Resp 0x04: Management
PTP Message Type Field (IEEE 1588 version 2)	14 (nibble)	0x0, 0x1, 0x2, 0x3, 0x8, 0x9, 0xB, 0xC, or 0xD	0x0: SYNC 0x1: Delay_Req 0x2: Pdelay_Req 0x3: Pdelay_Resp 0x8: Follow_Up 0x9: Delay_Resp 0xA: Pdelay_Resp_Follow_Up 0xB: Announce 0xC: Signaling 0xD: Management
PTP Version	15 (nibble)	0x1 or 0x2	0x1: Supports PTP version 1 0x2: Supports PTP version 2

1. The unicast address match of destination addresses (DA), programmed in MAC address 0 to 31, is used if the TSENMACADDR bit of MAC_Timestamp_Control register is set.
2. IEEE 1588-2008, *Annex F.*
3. The MAC does not consider the PTP version 1 messages with Peer delay multicast address (01-80-C2-00-00-0E) as valid PTP messages.

50.3.9.10 One-step timestamp

The Ethernet module supports the one-step timestamp feature. When this feature is enabled, the MAC identifies the offset in the packet and inserts the timestamp received from the application at that offset.

You can enable the one-step timestamp feature for a packet by setting Bit 11 (OSTC) in ATI Control Word. The inserted timestamp consists of 80-bits, the 64-bit TSSL and TSSH received from the application and the content of higher 16 bits of Higher Timestamp Word register.

Note: The one-step timestamp feature is supported only for the PTP over Ethernet packets. It is not supported for PTP over IPv4/IPv6 packets because the timestamp insertion happens in the MAC and the IP payload checksum needs to be updated. However, the checksum computation happens in the MTL.

50.3.9.10.1 MAC transmit PTP mode

Depending upon the type of message and its mode, the MAC updates the following fields of Transmit PTP packets:

- Correction Field in the PTP header of messages
- OriginTimestamp in SYNC, Delay_Req, and Pdelay_Req messages

Table 1405 shows how the PTP mode is selected based on the settings of SNAPTYPSEL, TSMSTRENA, and TSEVNTENA bits of the *Section 50.2.2.153: Timestamp control register (MAC_TIMESTAMP_CONTROL)* and the fields that are updated for the incoming PTP packets based on the message type in that mode, during the one-step timestamping operation.

Table 1405. MAC transmit PTP mode and one-step timestamping operation

Programming			Mode	Per packet control(1)			Messages processed on Tx
SNAPTYPSEL	TSMSTRENA	TSEVNTENA		TTSE	OSTC	TTS	
X	X	X	N/A	1	X	X	Timestamp is captured and returned to application
X	X	X	N/A	X	0	X	OST operation is not performed (PTP packet is not modified)
2'b00	X	0	End-to-end transparent	0	1	Ingress TS	Sync (correction field for residence time and Ingress Asym cor)
							Delay_Req (correction field for residence time and Egress Asym Cor)
2'b00	0	1	Ordinary or Boundary Slave	1	1	X	Delay_Req (originTimestamp field) Delay_Req (correction field for Egress Asym cor)
2'b00	1	1	Ordinary or Boundary Master	0	1	X	Sync (originTimestamp field) Sync (correction field for sub-nanosecond cor)
2'b01	X	0	End-to-End Transparent with support for peer delay mechanism	0	1	Ingress TS	Sync (correction field for residence time and Ingress Asym cor)
						Ingress TS	Pdelay_Req (correction field for residence time and Egress Asym Cor)
						Ingress TS	Pdelay_Resp (correction field for residence time and Ingress Asym Cor)

Table 1405. MAC transmit PTP mode and one-step timestamping operation (continued)

Programming			Mode	Per packet control(1)			Messages processed on Tx
SNAPTYPSEL	TSMSTRENA	TSEVNTENA		TTSE	OSTC	TTS	
2’b01	0	1	Ordinary or Boundary Slave with support for peer delay mechanism or Peer to Peer Transparent	0	1	Ingress TS	Sync (correction field for residence time and Ingress Asym cor) (applicable only for Peer to Peer transparent clock operation)
				1	1	X	Delay_Req (originTimestamp field) Delay_Req (correction field for Egress Asym cor)
				1	1	X	Pdelay_Req (originTimestamp field) Pdelay_Req (correction field for Egress Asym Cor)
				0	1	Ingress TS for Pdelay_Req	Pdelay_Resp (correction field for turnaround time and Ingress Asym Cor)
2’b01	1	1	Ordinary or Boundary Master with support for peer delay mechanism	0	1	X	Sync (originTimestamp field) Sync (correction field for sub-nanosecond cor)
				1	1	X	Pdelay_Req (originTimestamp field) Pdelay_Req (correction field for Egress Asym Cor)
				0	1	Ingress TS for Pdelay_Req	Pdelay_Resp (correction field for turnaround time and Ingress Asym Cor)
2'b10	X	X	End-to-End Transparent	0	1	Ingress TS	Sync (correction field for residence time and Ingress Asym cor)
						Ingress TS	Delay_Req (correction field for residence time and Egress Asym Cor)
2'b11	X	X	Peer-to-Peer Transparent	0	1	Ingress TS	Sync (correction field for residence time and Ingress Asym cor)
				1	1	X	Pdelay_Req (originTimestamp field) Pdelay_Req (correction field for Egress Asym Cor)
				0	1	Ingress TS for Pdelay_Req	Pdelay_Resp (correction field for turnaround time and Ingress Asym Cor)

1. The per packet control values provided here are the recommended settings used by devices in typical PTP operation, for the programmed mode.

Note: Residence time/ turnaround time is calculated as the difference between the captured timestamp (egress timestamp) and the ingress timestamp. When sub-nanosecond feature is enabled, residence time calculation includes sub-nanosecond accuracy. Clocks supporting peer delay mechanism does not use delay request or response, but it is included in OST for flexibility.

50.3.10 TCP/IP offloading features

50.3.10.1 IPv4 ARP offload

The Ethernet module supports the Address Recognition Protocol (ARP) Offload for IPv4 packets. The Ethernet module generates the ARP reply packets for appropriate ARP request packets**.** The ARP packet for IPv4 is L2 layer packet with Length/Type of 0x0806.

The ARP offloading process is as follows:

1. The MAC receiver gets an ARP request if the Target Protocol Address of request matches the IPv4 address programmed in the L3 register of the MAC.
2. The MAC generates an ARP reply packet.
3. The MAC copies the Sender Hardware Address field in the ARP request to the following fields:
   – DA field of the Ethernet packet header.
   – Target Hardware Address field of the ARP reply packet.
4. The MAC copies the Sender Protocol Address field in the ARP request to the Target Protocol Address field in the ARP reply packet.
5. The MAC places its MAC address in the following fields:
   – SA field of the Ethernet packet header.
   – Sender Hardware Address field of the ARP reply packet.
6. The MAC copies the Target Protocol Address field in the ARP request to the Sender Protocol Address field in the ARP reply packet.
7. The MAC sets the opcode field in ARP reply packet to 2 indicating ARP reply.
8. The MAC recalculates the CRC and performs padding for generated ARP reply packet.
9. The MAC transmitter sends the ARP reply.

The MAC processes only one ARP request at a time. It does not store the fields of multiple ARP requests. If the MAC receives an ARP request when it is already processing an earlier ARP request, the MAC does not generate the ARP reply for new ARP request. The MAC forwards the new ARP request packet to application with ARP Reply Not Generated (Bit 21) status bit set. However, in power-down mode, if the MAC receives an ARP request when it is already processing an earlier ARP request, the MAC drops the new ARP request.

If the Disable CRC check bit of the MAC Extension Configuration bit is set, then the MAC does not check for valid CRC of an ARP request Packet. The ARP request Packet must always have a valid CRC. It can generate an ARP response packet if the other conditions are valid.

50.3.10.2 Checksum offload engine

Communication protocols such as TCP and UDP implement checksum fields, which help determine the integrity of data transmitted over a network. The most widespread use of Ethernet is to encapsulate TCP and UDP over IP datagrams. Therefore, the MAC has a Checksum Offload Engine (COE) to support checksum calculation and insertion in the Transmit path, and error detection in the Receive path.

Note: On the transmit path the Checksum Offload Engine is present in Queue0 only.

50.3.10.2.1 Transmit checksum offload engine

The COE module supports two types of checksum calculation and insertion. The checksum engine can be controlled for each packet by setting the CIC bits (TDES3 Bits[14:15]).

Note: The checksum for TCP, UDP, or ICMP is calculated over a complete packet, and then inserted into its corresponding header field. Because of this requirement, when this function is enabled, the Tx FIFO automatically operates in the store-and-forward mode even if the Ethernet module is configured for Threshold (cut-through) mode.
You must make sure that the Tx FIFO is deep enough to store a complete packet before that packet is transferred to the MAC transmitter. The reason being that when space is not available to accept the programmed burst length of data, then the MTL Tx FIFO starts reading to avoid dead-lock. When reading starts, the COE fails and consequently all succeeding packets may get corrupted because of improper recovery. Therefore, you must enable the checksum insertion only in the packets that are less than the following number of bytes in size: TXFIFO_SIZE – ((PBL + N) × (DATAWIDTH/8)), Where N= 5

50.3.10.2.1.1 IP header checksum engine

In IPv4 datagrams, the integrity of the header fields is indicated by the 16-bit Header Checksum field (the eleventh and twelfth bytes of the IPv4 datagram). The COE detects an IPv4 datagram when the Type field of Ethernet packet has the value 0x0800 and the Version field of IP datagram has the value 0x4. The checksum field of the input packet is ignored during calculation and replaced with the calculated value.

IPv6 headers do not have a checksum field. Therefore, the COE does not modify the IPv6 header fields.

The result of this IP header checksum calculation is indicated by the IP Header Error status bit in the Transmit status (Bit 31). This status bit is set whenever the values of the Ethernet Type field and the Version field of IP header are not consistent, or when the Ethernet packet does not have enough data, as indicated by the IP header Length field. In other words, this bit is set when an IP header error is asserted under the following circumstances:

- For IPv4 datagrams:
  - The received Ethernet type is 0x0800, but the Version field of IP header is not equal to 0x4.
  - The IPv4 Header Length field indicates a value less than 0x5 (20 bytes).
  - The total packet length is less than the value given in the IPv4 Header Length field
- For IPv6 datagrams:
  - The Ethernet type is 0x86dd but the IP header Version field is not equal to 0x6.
  - The packet ends before the IPv6 header (40 bytes) or extension header (as given in the corresponding Header Length field in an extension header) is completely received.

50.3.10.2.1.2 TCP/UDP/ICMP checksum engine

The TCP/UDP/ICMP Checksum Engine processes the IPv4 or IPv6 header (including extension headers) and determines whether the encapsulated payload is TCP, UDP, or ICMP. The checksum is calculated for the TCP, UDP, or ICMP payload and inserted into its corresponding field in the header. The Tx COE can work in the following two modes:

- The TCP, UDP, or ICMPv6 pseudo-header is not included in the checksum calculation and is assumed to be present in the Checksum field of the input packet. This engine

includes the Checksum field in the checksum calculation, and then replaces the Checksum field with the final calculated checksum.

- The engine ignores the Checksum field, includes the TCP, UDP, or ICMPv6 pseudo-header data into the checksum calculation, and overwrites the checksum field with the final calculated value.

Note: For ICMP-over-IPv4 packets, the Checksum field in the ICMP packet must always be 16'h0000 in both modes, because pseudo-headers are not defined for such packets. If it does not equal 16'h0000, an incorrect checksum may be inserted into the packet.

The result of this operation is indicated by the Payload Checksum Error status bit in the Transmit Status vector (Bit 19). This engine sets the Payload Checksum Error status bit when it detects that the packet has been forwarded to the MAC Transmitter engine in the store-and-forward mode without the end of packet (EOP) being written to the FIFO, or when the packet ends before the number of bytes indicated by the Payload Length field in the IP Header is received. When the packet is longer than the indicated payload length, the COE ignores them as stuff bytes, and no error is reported. When this engine detects the first type of error, it does not modify the TCP, UDP, or ICMP header. For the second error type, it still inserts the calculated checksum into the corresponding header field.

Table 1406 describes the functions supported by Transmit Checksum Offload engine based on the packet type. When the MAC does not insert the checksum, it is indicated as “No” in the table.

Note: You should not enable checksum insertion for IPv4 or IPv6 packets that are greater than the frame size constraint specified in Transmit Checksum Offload Engine because it may result in incorrect checksum insertion or unexpected behavior.

Table 1406. Transmit checksum offload engine functions for different packet types

Packet type	Hardware IP header checksum insertion	Hardware TCP/UDP checksum insertion
Non-IPv4 or IPv6 packet	No	No
IPv4 packet is greater than 1522 bytes (2000 bytes when IEEE 802.3ad Support for 2K Packets is enabled in MAC) but less than or equal to the frame size constraint specified in Transmit Checksum Offload Engine.	Yes	Yes
IPv6 packet is greater than 1522 bytes (2000 bytes when IEEE 802.3ad Support for 2 K Packets is enabled in MAC) but less than or equal to the frame size constraint specified in Transmit Checksum Offload Engine.	Not applicable	Yes
IPv4 with TCP, UDP, or ICMP	Yes	Yes
IPv4 packet has IP options (IP header is longer than 20 bytes)	Yes	Yes
Packet is an IPv4 fragment	Yes	No
IPv4 packet has TCP header with Options fields	Yes	Yes
IPv6 packet with the following next header fields in main or extension headers		
Hop-by-hop options (in IPv6 main header)	Not applicable	Yes
Hop-by-hop options (in IPv6 extension header)	Not applicable	No
Destinations options	Not applicable	Yes

Table 1406. Transmit checksum offload engine functions for different packet types (continued)

Packet type	Hardware IP header checksum insertion	Hardware TCP/UDP checksum insertion
Routing (with segment left 0)	Not applicable	No
Routing (with segment left > 0)	Not applicable	No
TCP, UDP, or ICMP	Not applicable	Yes
Authentication	Not applicable	Yes
Any other next header field in main or extension headers	Not applicable	No
IPv4 Tunnels		
IPv4 packet in an IPv4 tunnel	Yes (IPv4 tunnel header)	No
IPv6 packet in an IPv4 tunnel	Yes (IPv4 tunnel header)	No
IPv6 Tunnels		
IPv4 packet in an IPv6 tunnel	Not applicable	No
IPv6 packet in an IPv6 tunnel	Not applicable	No
IPv4 packet has 802.3ac tag (with C-VLAN Tag or S-VLAN Tag when enabled).	Yes	Yes
IPv6 packet has 802.3ac tag (with C-VLAN Tag or S-VLAN Tag when enabled).	Not applicable	Yes
IPv4 frames with security features (such as encapsulated security payload)	Yes	No
IPv6 frames with security features (such as encapsulated security payload)	Not applicable	No

50.3.10.2.2 Receive checksum offload engine

You can enable the Receive Checksum Offload Engine (Rx COE) by setting the IPC bit of MAC_Configuration register. When enabled, both IPv4 and IPv6 packet in the received Ethernet packets are detected and processed for data integrity. The MAC receiver identifies IPv4 or IPv6 packets by checking for value 0x0800 or 0x86DD, respectively, in the Type field of the received Ethernet packet. This identification is applicable to single VLAN-tagged packets. It is also applicable to double VLAN-tagged packets when the EDVLP bit of the MAC_VLAN_Tag register is set.

The Rx COE calculates the IPv4 header checksums and checks that they match the received IPv4 header checksums. The result of this operation (pass or fail) is sent in the receive status word. The IP Header Error bit is set for any mismatch between the indicated payload type (Ethernet Type field) and the IP header version, or when the received packet does not have enough bytes, as indicated by the Length field of the IPv4 header (or when fewer than 20 bytes are available in an IPv4 or IPv6 header).

This engine also identifies a TCP, UDP, or ICMP payload in the received IP datagrams (IPv4 or IPv6) and calculates the checksum of such payloads properly, as defined in the TCP, UDP, or ICMP specifications. This engine includes the TCP, UDP, or ICMPv6 pseudo-header bytes for checksum calculation and checks whether the received checksum field matches the calculated value. The result of this operation is given as a Payload Checksum

Error bit in the receive status word. This status bit is also set if the length of the TCP, UDP, or ICMP payload does not match the expected payload length given in the IP header.

Table 1407 describes the functions supported by the Rx COE based on the packet type. When the payload of an IP packet is not processed (indicated as “No” in the table), the information (whether the checksum engine is bypassed or not) is given in the receive status, as described in *Table 1418*.

Note: The MAC does not append any payload checksum bytes to the received Ethernet packets.

Table 1407. Receive checksum offload engine functions for different packet types

Packet type	Hardware IP header checksum checking	Hardware TCP/UDP/ICMP checksum checking
Non-IPv4 or IPv6	No	No
IPv4 packet is greater than 1522 bytes (2000 bytes when IEEE 802.3ad Support for 2K Packets is enabled in the MAC)	Yes	Yes
IPv6 packet is greater than 1522 bytes (2000 bytes when IEEE 802.3ad Support for 2K Packets is enabled in the MAC)	Not applicable	Yes
IPv4 with TCP, UDP, or ICMP	Yes	Yes
IPv4 header's protocol field contains a protocol other than TCP, UDP, or ICMP	Yes	No
IPv4 packet has IP options (IP header is longer than 20 bytes)	Yes	Yes
Packet is an IPv4 fragment	Yes	No
IPv6 packet with the following next header fields in main or extension headers		
Hop-by-hop options (in IPv6 main header)	Not applicable	Yes
Hop-by-hop options (in IPv6 extension header)	Not applicable	No
Destinations options	Not applicable	Yes
Routing (with segment left 0)	Not applicable	Yes
Routing (with segment left > 0)	Not applicable	No
TCP, UDP, or ICMP	Not applicable	Yes
Any other next header field in main or extension headers	Not applicable	No
IPv4 packet has TCP header with Options fields	Yes	Yes
IPv4 Tunnels		
IPv4 packet in an IPv4 tunnel	Yes (IPv4 tunnel header)	No
IPv6 packet in an IPv4 tunnel	Yes (IPv4 tunnel header)	No
IPv6 Tunnels		
IPv4 packet in an IPv6 tunnel	Not applicable	No
IPv6 packet in an IPv6 tunnel	Not applicable	No
IPv4 packet has 802.3ac tag (with C-VLAN Tag or S-VLAN Tag when enabled).	Yes	Yes

Table 1407. Receive checksum offload engine functions for different packet types (continued)

Packet type	Hardware IP header checksum checking	Hardware TCP/UDP/ICMP checksum checking
IPv6 packet has 802.3ac tag (with C-VLAN Tag or S-VLAN Tag when enabled).	Not applicable	Yes
IPv4 frames with security features (such as encapsulated security payload)	Yes	No
IPv6 frames with security features (such as encapsulated security payload)	Not applicable	No

50.3.10.2.2.1 Splitting header on receive

Optionally, the incoming receive packet header can be split such that the header and the payload are stored in different buffers in the system memory.

Header splitting is also useful for non-IP packets such as AVB traffic which are generally multicast type. This enables the application to store the packet header of AVB streams and payload for AVTP (Audio Video Transport Protocol) packets and the DMA can process the header and payload of the received packets separately.

Table 1408 shows how DMA processes a packet depending upon its type and the value of the SPLM bit.

Table 1408. Split header support depending on the packet type

Packet type	SPLM	Description
TCP or UDP packet	00 (L3/L4 split)	The DMA writes the Ethernet header + IP header + TCP or UDP header into the header buffer.
IP packet (not TCP/UDP)		The DMA writes the Ethernet header + IP header into the header buffer.
Non-IP packet		The DMA does not split the header and payload
IP packet and non IP packet	01 (L2 split)	The DMA writes the Ethernet header based on split offset (SPLOFST) into the header buffer.
IP packet	10 (combination of L2 or L3/L4 split)	L3/L4 split
Non-IP packet		L2 split
NA	11	Reserved

Note: L3/L4 split is applicable for IP packets that are either untagged or VLAN stripped.

The IP header includes IPv4 options in case of a IPv4 packet, and IPv6 extension headers in case of IPv6 frames. The points at which the L3/L4 header is split are shown in the below figure.

Figure 1301. L3/L4 header split points





Figure 1302 shows the IP header split for L2. The split is based on SPLM filed which is a programmable 2-bit field of MAC_Ext_Cfg1 register. The programmable offset field allows the frames to be split at a fixed length starting from the Length/Type field, which is indicated by the SPLOFST field of the MAC_Ext_Cfg1 register. For more details, refer to *Section 50.2: Memory map and registers description*.

Figure 1302. L2 header split



Refer to *Section 50.5.11: Programming guidelines for split header on Receive*.

50.3.10.3 Using the TCP/IP Segmentation Offload (TSO) engine

50.3.10.3.1 Introduction to the TSO engine


The TCP Segmentation Offload (TSO) engine is useful in offloading the TCP segmentation functions to the hardware.

It also supports UDP Segmentation Offload (USO) in which the UDP payload is segmented in the hardware. There are no sequencing/ordering controls available or updated in the segments, so it can be used in point to point applications in which out of order packets are not expected by the receiver. The description and flow of TSO mentioned in this section is same as USO, any deviation is provided as notes.

50.3.10.3.2 Description of TCP segmentation offload engine

In the TCP segmentation offload (TSO) feature, the DMA splits a large TCP packet into multiple small packets and passes these packets to the MTL as shown in *Figure 1303*.


Figure 1303. TCP segmentation offload overview



50.3.10.3.2.1 DMA operation with TSO feature

Figure 1304 shows the TSO flow.

Figure 1304. TCP segmentation offload flow



For the TSO feature, the Tx DMA operation is as follows:

1. The application sets up the Transmit descriptor (TDES0-TDES3) and sets the Own bit (TDES3[31]) after setting up the corresponding data buffer(s) with Ethernet Packet data.
2. The application increases the offset value of the Descriptor Tail pointer of the DMA Tx channel.
3. While in the Run state, the DMA fetches the next available descriptor and does one of the following:
   a) If the descriptor is a context descriptor and the context is not between the first and last descriptors of a packet, the DMA stores the context values.
   b) If the descriptor is a context descriptor and the context is between the first and last descriptors of a packet, the DMA closes the context descriptor indicating a Context Descriptor Error (TDES3[23]) and fetches the next descriptor.
   c) If the descriptor is a normal descriptor, the DMA checks for the TSE bit. If TSE bit is not set, the DMA continues with the default mode of operation or OSF operation (if enabled).
4. The DMA calculates the number of segments from the TCP payload length(TDES3[17:0]) and the MSS value.
5. The DMA goes through channel arbitration to fetch the data buffers. The DMA fetches the header and payload separately.
6. For the first segment, the DMA fetches the header from the system memory and stores it in the TSO memory (if present and when the length of header is not greater than the TSO memory size).
   If the current segmented packet is not the first segment, the DMA fetches the header from the local TSO memory if available. Otherwise, it will fetch the header buffer in system memory again, as done for the first segment. In such cases (header not available is TSO memory), the DMA will not close the first descriptor containing the header buffer until the header for last segment is fetched.
7. The required fields in the header bytes are modified/updated as per the segmentation requirements and written into the corresponding MTL TxQ.
8. The DMA then takes the payload buffer pointer, fetches the MSS number of payload bytes from the system memory and directly pushes it into the MTL TxQ. In case the buffer(s) in the descriptor do not have enough data for the MSS payload (except for the last segment), the DMA closes this descriptor.
9. The DMA jumps to Step 3 and repeats the process until the last segment is written into the TxQ.
10. The DMA closes the last descriptor and also the first descriptor (containing the header buffer when it is not stored in TSO memory) and then moves on to the next packet transfer.

The DMA repeats all these steps if more descriptors are available. When no descriptor is available, the DMA enters the suspend state.

Note: The TSO engine determines whether to perform TSO or USO operation based on the THL field (TCP Header Length) in TDES3 of first Normal Tx descriptor for the packet. The value of 2 indicates USO and any value greater than or equal to 5 indicates TSO.

The DMA repeats all these steps if more descriptors are available. When no descriptor is available, the DMA enters the suspend state.

50.3.10.3.2.2 TCP/IP header fields

While segmenting a TCP packet, the DMA automatically updates the TCP/IP header fields. *Table 1409* describes how the TCP and IP headers are updated.

Table 1409. TSO: TCP and IP header fields

Packet sequence	TCP header	IP header
First packet	– The sequence number is not updated. The value provided in the header is used. – The TCP checksum is calculated again. – If set, the FINand PSH flags are cleared.	– IPv4 Header – Total Length = MSS + TCP Header Length + IP Header Length – Identification field is not modified It is sent as per the header provided by the software – IPv4 Header Checksum is recalculated. – IPv6 Header Payload Length = MSS + TCP Header Length + IP Extension Header Length
Subsequent packets	– The sequence number is updated. The MSS value is added to the sequence number value of previous segment. – If set, the FINand PSH flags are cleared. – The TCP checksum is calculated again.	– IPv4 Header – Total Length = MSS + TCP Header Length + IP Header Length – Identification field = Previous Identification Field + 1 – IPv4 Header Checksum is recalculated – IPv6 Header Payload Length = MSS + TCP Header Length + IP Extension Header Length
Last packet	– The sequence number is updated. The MSS value is added to the sequence number value of previous segment. – If FINand PSH flags were set in original header, these flags are set. – The TCP checksum is calculated again.	– IPv4 Header – Total Length = Remaining payload + TCP Header – Identification field = Previous Identification Field + 1. – IPv4 Header Checksum is recalculated – IPv6 Header Payload Length = Remaining Payload Length + TCP Header Length + IP Extension Header Length

Note: In case of USO, the engine updates only the following fields in the IP-UDP headers:

- *Total Length, Identification Field, and Header Checksum field in IPv4 header*
- *Payload Length field in IPv6 header*
- *Length and Checksum field in UDP header*


50.3.10.3.2.3 Header and payload fields of segmented packets

After segmentation, the split packets use the same header as the parent TCP packet for header fields other than the ones described in *Table 1409*. *Figure 1305* shows how the same header is used for the header fields of segmented packets.

The application must create the header in Buffer 1 of the first descriptor of the packet to be segmented and provide the header length in TDES2 of the first descriptor (FD = 1). When

the FD bit is set, the DMA reads the header from the header buffer to which the TDES0 is pointing. Buffer 2 of the first descriptor can be used for payload and TDES0 and TDES1 of subsequent descriptors. For subsequent descriptors (FD = 0), the address to which the TDES0 and TDES1 are pointing is treated as payload buffer address of the same packet.

Figure 1305. Header and payload fields of segmented packets



50.3.10.3.2.4 Context descriptor sequence

You can use the context descriptor to provide the MSS value for segmentation. The application must provide the context descriptor before the normal descriptor to be used for the corresponding TCP packet. If the application wants to provide a new MSS, it must create the context descriptor in the descriptor list before the first normal descriptor of the packet to be segmented with the new MSS value. The MSS value in the context descriptor is valid only if the TCMSSV bit of TDES3 in context descriptor is set and the OSTC bit is reset.

When the application provides a context descriptor with a valid MSS value, the DMA internally stores the MSS value and uses this MSS value for all subsequent packets that have the TSO Enabled through the TSE bit of TDES3 normal descriptor.

50.3.10.3.3 Building the descriptor and the packet for the TSO feature

Set the TSE bit of TDES3 of first normal descriptor. If the TSE bit is set in TDES3 for a non TCP/IP packet, the DMA behavior is unpredictable.

The application must program the length of the TCP packet payload in TDES3[17:0] and the TCP header in TDES3[22:19]. The maximum length of TCP packet payload that can be segmented is 256 KB.

Note: The TDES3[22:19] field is used as slot number in case of AV configurations. If both TSO and AV are enabled for the same DMA Tx channel (TSE bit is set in DMA_Tx_Control_Register), then you must not enable slot checking for that DMA Tx Channel (do not set ESC bit in DMA_CH[n]_Slot_Function_Control_Status).

The header of the packet including Ethernet header, L3 header and L4 header should be provided in Buffer1 of the first normal descriptor of the TSO packet. Only buffer 1 of the first normal descriptor of a packet enabled for TSO is taken as the buffer containing the header.

The TCP payload can begin from buffer 2 of the first normal descriptor and continue to buffer1 and buffer 2 of second normal descriptor and subsequent descriptors.

The TCP payload may span across multiple buffers and multiple descriptors. The size of buffers containing the TCP payload should add up to be equal to the TCP payload length provided in TDES3[17:0] of the first normal descriptor.

The MAC always calculates and appends CRC and inserts Padding (if required) for all packets segmented by the DMA. If the TSE bit of TDES3 is enabled, the CRC PAD Control (CPC) field of TDES3 is reserved. To determine the size of a TCP packet after segmentation, the DMA uses the Maximum Segment Size (MSS) provided by the application through context descriptor. The DMA segments only those packets which have payload size greater than MSS. The application must provide the MSS by either programming the MSS value in the DMA_CH#_Control register or by providing a context descriptor. The DMA uses the last programmed value of MSS or the last MSS value provided through context (whichever is provided later).

The header length plus the MSS size (which is equal to the size of each TCP segment) should not exceed 16383 bytes otherwise the MAC transmitter truncates the packet after 16383 bytes causing a CRC error.

The header length plus MSS size plus programmed PBL value in DMA_CH#_Tx_Control register should be lesser than the Tx Queue size programmed in TQS field of MTL_TxQ#_Operation_mode register. Synopsys recommends a MSS+header equal to half the programmed Tx Queue size.

The DMA also supports segmentation of VLAN Tagged TCP/IP frames, so if the TCP packet has a VLAN Tag, then the same tag is used for all the segments irrespective of the VLAN tag type provided (C-VLAN or S-VLAN). The VLAN Tag insert/replace control bits are used for all segments.

If the Double VLAN Feature is selected, then the DMA passes both the tags for all segments irrespective of the VLAN tag types provided (C-VLAN or S-VLAN). The VLAN Tag Insert/Replace control bits for both tags is applicable for all segments.

If Double VLAN feature is not selected, then the application must not set the TSE bit in TDES3 for a TCP/IP packet with two tags. The DMA behavior in this scenario is unpredictable.

If the TSE bit is set in TDES3 for the packet and TCP header length provided is less than 5 (meaning an invalid TCP header because it is less than 20 bytes), the DMA does not perform segmentation, instead it transmits the entire packet as a single packet. In this scenario, the CRC pad control bits are forced by DMA to 2'b00 (MAC does CRC and padding) and checksum insertion control bits are forced to 2'b11 (Hardware does the checksum calculation for both header and payload).

50.3.11 Memory access in Debug mode

The Ethernet module supports the debug access to the FIFO memory. When you enable this feature, you must program the entire selected Tx memory to Tx Queue 0 and Rx memory to Rx Queue 0. In addition, the offload features such as Checksum Offload Engine and IEEE timestamp should not be enabled with this feature.

When this feature is enabled, the MAC insert the pad (if required) and computed CRC in the Transmit packet. The FIFOs operate in the store-and-forward mode.

50.3.11.1 Slave mode access

You can use this mode to send or receive a packet through a slave interface. The following sections describe how to transmit or receive a packet through a slave interface.

50.3.11.1.1 Transmitting packets through a slave interface

To write a packet to the Tx memory through a slave interface, complete the steps given in *Table 1410*.

Table 1410. Steps to write a packet to Tx memory through a slave interface

Register name	Step number and description
MTL_DBG_CTL	Select the FIFO for slave access by using the DBGMOD and FDBGEN fields.
MTL_FIFO_DEBUG_DATA	Write the Packet control word.
MTL_DBG_CTL	Complete the following: a. Set the PKTSTATE field to Control field. b. Set the FIFOSEL field to Tx FIFO. c. Set the FIFOWREN bit. d. Reset the FIFORDEN bit.
MTL_DBG_STS	Read the FIFOBUSY bit and wait till this bit is low. When this bit is low, read the LOCR field to know the number of free locations.
MTL_FIFO_DEBUG_DATA	Write the SOP, the first word of the packet data.
MTL_DBG_CTL	Complete the following steps: a. Set the PKTSTATE field to SOP. b. Set the FIFOSEL field to Tx FIFO. c. Set the FIFOWREN bit.
MTL_DBG_STS	Read the FIFOBUSY bit and wait till this bit is low. When this bit is low, read the LOCR field to know the number of free locations.
MTL_FIFO_DEBUG_DATA	Write subsequent data words.
MTL_DBG_CTL	Complete the following steps: a. Set the PKTSTATE field to Packet Data. b. Set the FIFOSEL field to Tx FIFO. c. Set the FIFOWREN bit.
MTL_DBG_STS	Read the FIFOBUSY bit and wait till this bit is low. When this bit is low, read the LOCR field (if required).
MTL_DBG_CTL and MTL_DBG_STS	Repeat Write subsequent data words. and Read the FIFOBUSY bit and wait till this bit is low. When this bit is low, read the LOCR field (if required). till the penultimate word of the packet data.
MTL_FIFO_DEBUG_DATA	Write the last data word in the FDBGDATA field.

Table 1410. Steps to write a packet to Tx memory through a slave interface (continued)

Register name	Step number and description
MTL_DBG_CTL	Complete the following steps: a. Set the PKTSTATE field to EOP. b. Set the FIFOSEL field to Tx FIFO. c. Set the FIFOWREN bit. d. Set the number of valid bytes in the field.
MTL_DBG_STS	Read the FIFOBUSY bit and wait till this bit is low. When this bit is low, read the LOCR field to know the number of free locations.

After Read the FIFOBUSY bit and wait till this bit is low. When this bit is low, read the LOCR field to know the number of free locations. in *Table 1410*, the core automatically initiates the packet transmission. The status of the packet transmission can be obtained as explained in *Table 1410*. To get the status of a Tx packet, complete the steps given in *Table 1411*.

Table 1411. Steps to get the status of a Tx packet

Register name	Step number and description
MTL_DBG_STS	Wait for the STSI interrupt bit to set.
MTL_DBG_CTL	Complete the following steps: a. Set the FIFOSEL field to Tx Status FIFO. b. Reset the FIFWREN bit. c. Set the FIFORDEN bit.
MTL_DBG_CTL	Read the FIFOBUSY bit and wait till this bit is low.
MTL_FIFO_DEBUG_DATA	Read the FDBGDATA field.

50.3.11.1.2 Receiving packets through a slave interface

To read a packet from the Rx memory through a slave interface, complete the steps given in *Table 1412*.

Table 1412. Steps to read a packet from Rx memory through a slave interface

Register name	Step number and description
MTL_DBG_CTL	Select the FIFO for slave access by using the DBGMOD and FDBGEN fields.
MTL_DBG_STS	Wait for the PKTI interrupt.
MTL_DBG_CTL	Complete the following: a. Set the FIFOSEL field to Rx FIFO. b. Reset the FIFOWREN bit. c. Set the FIFORDEN bit.
MTL_DBG_STS	Read the FIFOBUSY bit and wait till this bit is low.

Table 1412. Steps to read a packet from Rx memory through a slave interface

Register name	Step number and description
MTL_DBG_CTL	Read the PKTSTATE and fields.
MTL_FIFO_DEBUG_DATA	Read the data in the FDBGDATA field.
MTL_DBG_STS	Read the LOCR field to know the number of available locations.
MTL_DBG_STS, MTL_DBG_CTL, MTL_FIFO_DEBUG_DATA	Repeat Read the FIFOBUSY bit and wait till this bit is low. through Read the LOCR field to know the number of available locations. till the complete packet, along with the Rx status, is received. **Note:** The format of the received packet is as follows First (One or multiple words) Last Status Word (One Word. Acts as delimiter between the status and data) Frame Data Word (multiple) Last Frame Data Word (One Word. Acts as a delimited among subsequent packets on the received Queue)

50.3.11.2 Debug mode access

Debug mode enables you to do both the following operations:

- Write and Read back the Tx Queue
- Read and Write to the Tx Queue

This mode is useful for Memory BIST applications.

50.3.11.2.1 Writing to FIFO memory in debug mode

To write to FIFO memory in the debug mode, complete the steps given in *Table 1413*.

Table 1413. Steps to write to FIFO memory in debug mode

Register name	Step number and description
MTL_DBG_CTL	Select the FIFO for debug access by using the DBGMOD and FDBGEN fields.
MTL_FIFO_DEBUG_DATA	Write the data in the FDBGDATA field.
MTL_DBG_CTL	Complete the following: – Set the FIFOSEL field to Tx FIFO, Rx FIFO, or TSO FIFO. – Reset the FIFORDEN bit. – Set the FIFOWREN bit.
MTL_DBG_STS	Read the FIFOBUSY bit and wait till this bit is low. When this bit is low, read the LOCR field (if required).
MTL_DBG_CTL - MTL_DBG_STS	Repeat Complete the following: and Read the FIFOBUSY bit and wait till this bit is low. When this bit is low, read the LOCR field (if required). twice to write one complete data word in 64-bit mode.

50.3.11.2.2 Reading from FIFO memory in debug mode

To read from FIFO memory in the debug mode, complete the steps given in *Table 1414*.

Table 1414. Steps to read from FIFO memory in debug mode

Register name	Step number and description
MTL_DBG_CTL	Select the FIFO for debug access by using the DBGMOD and FDBGEN fields. Complete the following: a. Set the FIFOSEL field to Tx FIFO, Rx FIFO, or TSO FIFO. b. Reset the FIFOWEN bit. c. Set the FIFORDEN bit.
MTL_DBG_STS	Read the FIFOBUSY bit and wait till this bit is low. When this bit is low, read the LOCR field (if required).
MTL_FIFO_DEBUG_DATA	Read the data in the FDBGDATA field.
MTL_DBG_STS	Read the LOCR field (if required).
MTL_DBG_CTL, MTL_DBG_STS, MTL_FIFO_DEBUG_DATA	Repeat Complete the following: and Read the LOCR field (if required). twice to read one complete data word in 64-bit mode.

50.3.12 Loopback

The MAC supports Loopback of transmitted packets to its receiver. By default, the MAC Loopback function is disabled. You can enable this feature by programming the LM bit of the MAC_Configuration register.

You can enable loopback for all PHY interfaces. The data is always looped back on the MII interface irrespective of which PHY interface is selected. The loopback data is also passed through the corresponding interface block. The following are some guidelines for using the loopback mode:

- Enable loopback only with the full-duplex mode. In half-duplex mode, the carrier sense signal (crs) or collision (col) signal inputs get sampled which may result into issues such as packet dropping.
- If the loopback mode is enabled without connecting a PHY chip, you should externally generate the Tx and Rx clocks and provide these clocks to the MAC.
- Do not loop back big packets. Big packets may get corrupted in the loopback FIFO.
- The MAC does not process ARP or PMT packets that are looped back.

50.3.13 MAC flow control

This section describes the flow control for Transmit and Receive paths.

The Transmit Flow Control involves transmitting Pause packets in full-duplex mode and backpressure in half-duplex mode to control the flow of packets from the remote end.

In the Receive path, the Flow Control is functional only in the full-duplex mode. The MAC receiver detects or processes the Pause packets and responds to such packets by stopping the MAC transmitter.

50.3.13.1 Transmit flow control

The Transmit Flow Control involves transmitting Pause packets in full-duplex mode and backpressure in half-duplex mode to control the flow of packets from the remote end.

The Transmit Flow Control is enabled independently for each Rx queue when TFE bit is set in MAC_Q0_Tx_Flow_Ctrl /MAC_Q1_TX_Flow_Ctrl register.

The software can request the MAC to send a Pause packet or initiate backpressure by setting the FCB_BPA bit in the corresponding MAC_Q0_Tx_Flow_Ctrl /MAC_Q1_TX_Flow_Ctrl register.

The hardware can automatically trigger TX flow control based on the Rx Queue Threshold**.** The hardware flow control operation of the MAC is enabled when the EHFC bit of the corresponding MTL_RxQ*n*_Operation_Mode register is set. The flow control signal to the MAC is asserted when the fill level of the Rx queue crosses the threshold configured in the RFA field of the MTL_RxQ*n*_Operation_Mode register. This flow control signal is de-asserted when the fill-level of the queue falls below the threshold configured in the RFD field.

Table 1415, describes the flow control in the Tx path for Queue 0 based on the setting of the following bits:

- EHFC bit of the MTL_RxQ0_Operation_Mode register
- TFE bit of the MAC_Q0_Tx_Flow_Ctrl register
- DM bit of the MAC_Configuration register
- RFA field of the MTL_RxQ0_Operation_Mode register
- RFD field of the MTL_RxQ0_Operation_Mode register
- FCB_BPA bit of the MAC_Q0_Tx_Flow_Ctrl

Flow control is similar for Queue1.

Table 1415. TX MAC flow control

EHFC	TFE	DM	Description
x	0	x	The MAC transmitter does not perform the flow control or backpressure operation.
0	1	0	The MAC transmitter performs backpressure when FCB_BPA of the MAC_Q0_Tx_Flow_Ctrl register is set.
1	1	0	The MAC transmitter performs backpressure when FCB_BPA of the MAC_Q0_Tx_Flow_Ctrl register is set. In addition, the MAC TX performs backpressure when the Rx Queue level crosses the threshold set by the RFA field of the MTL_RxQ0_Operation_Mode register.
0	1	1	The MAC transmitter sends the pause packet when FCB_BPA of the MAC_Q0_Tx_Flow_Ctrl register is set.
1	1	1	The MAC transmitter sends the pause packet when FCB_BPA of MAC_Q0_Tx_Flow_Ctrl register is set. In addition, the MAC TX sends a pause packet when the Rx Queue level crosses the threshold set by the RFA field of the MTL_RxQ0_Operation_Mode register.

50.3.13.1.1 Flow control in full-duplex mode

In full-duplex mode, the Ethernet module uses IEEE 802.3x Pause packets for flow control. *Table 1416*, describes the fields of a Pause packet. When the FCB_BPA bit is set, the MAC generates and transmits a single Pause packet. If the FCB bit is set again after the Pause packet transmission is complete, the MAC sends another Pause packet irrespective of whether the pause time is complete or not. To extend the pause or terminate the pause prior to the time specified in the previously-transmitted Pause packet, the application should program the Pause Time register with appropriate value and then again set the FCB bit.

Table 1416. Pause packet fields

Field	Description
DA	Contains the special multicast address
SA	Contains the MAC address 0
Type	Contains 8808
MAC Control opcode	Contains 0001 for IEEE 802.3x Pause Control packets
PT	Contains Pause time specified in the PT field of the MAC_Q0_Tx_Flow_Ctrl /MAC_Q1_TX_Flow_Ctrl register

50.3.13.1.2 Flow control in half-duplex mode

In half-duplex mode, the MAC uses the deferral mechanism for the flow control (backpressure). When the application requests to stop receiving packets, the MAC sends a JAM pattern of 32 bytes when it senses a packet reception, provided the transmit flow control is enabled. This results in a collision and the remote station backs off. If the application requests a packet to be transmitted, it is scheduled and transmitted even when the backpressure is activated. If the backpressure is kept activated for a long time (and more than 16 consecutive collision events occur), the remote stations abort the transmission because of excessive collisions.

50.3.13.2 Receive flow control

In the Receive path, the Flow Control is functional only in the full-duplex mode. If any Pause packet is received in the half-duplex mode, the packet is considered as a normal control packet. You can enable the Pause flow control by setting the RFE bit in the MAC_Rx_Flow_Ctrl register. *Table 1417*, describes the flow control in the Rx path based on the setting of the following bits:

- RFE bit of MAC_Rx_Flow_Ctrl register
- DM bit of MAC_Configuration register

Table 1417. RX MAC flow control

RFE	DM	Description
0	x	The MAC receiver does not detect the received Pause packets.
1	0	The MAC receiver does not detect the received Pause packets but recognizes such packets as Control packets.
1	1	The MAC receiver detects or processes the Pause packets and responds to such packets by stopping the MAC transmitter.

When the RFE bit is enabled, the MAC transmitter is blocked when the 802.3x Pause packet is received.

The following list describes the Rx flow control:

1. The MAC checks the destination address of the received Pause packet for either of the following:
   – Multicast destination address: The DA matches the unique multicast address specified for the control packet (48'h0180C2000001).
   – Unicast destination address: The DA matches the content of the MAC Address Register 0 and the UP bit of MAC_Rx_Flow_Ctrl register is set.
   If the UP bit is set and the MAC processes Pause packets with unicast destination address in addition to the unique multicast address.
2. The MAC decodes the following fields of the received packet:
   – Type field: This field is checked for 16'h8808.
   – Opcode field: This field is checked for 16'h0001 (Pause packet).
   – Pause Time: The Pause time (for Pause packet) is captured to determine the time for which transmitter needs to be blocked. If the byte count of the status indicates 64 bytes and there is no CRC error, the MAC pauses the transmission of any data packet for the duration of the decoded Pause Time value multiplied by the slot time (64 byte times).
3. The MAC transfers the received control packet to the application based on the setting of the PCF field in MAC_Packet_Filter register.
4. If subsequent Pause packets are received before the earlier Pause Time expires, the MAC updates the Pause Timer with new value.

50.3.14 MAC management counters

The counters in the MAC Management Counters (MMC) module can be viewed as an extension of the register address space of the CSR module. The MMC module maintains a set of registers for gathering statistics on the received and transmitted packets. The register set includes a control register for controlling the behavior of the registers, two 32-bit registers containing interrupts generated (receive and transmit), and two 32-bit registers containing masks for the Interrupt register (receive and transmit). These registers are accessible from the Application through the CSR. Each register is 32-bit wide. The width of each MMC counter is 32-bit.

The MMC counters are free running. There is no separate enable for the counters to start. If a particular MMC counter is present, it starts counting when corresponding packet is received or transmitted. The Receive MMC counters are updated for packets that are passed by the Address Filter (AFM) block. The statistics of packets, dropped by the AFM module, are not updated unless they are runt packets of less than 6 bytes (DA bytes are not received fully). To get statistics of all packets, you should set Bit 31 in the MAC_Packet_Filter register.

The MMC module gathers statistics on encapsulated IPv4, IPv6, TCP, UDP, or ICMP payloads in received Ethernet packets.

The following definitions define the terminology.

- Transmitted packets are considered “good” if transmitted successfully. In other words, a transmitted packet is good if the packets transmission is not aborted because of any of the following errors:
  - Jabber Timeout
  - No Carrier or Loss of Carrier
  - Late Collision
  - Packet Underflow
  - Excessive Deferral
  - Excessive Collision
- Received packets are considered “good” if none of the following errors exists:
  - CRC error
  - Runt packet (shorter than 64 bytes)
  - Alignment error (in 10/100 Mbps only)
  - Length error (non-Type packet only)
  - Out of Range (non-Type packet only, longer than 1518 bytes)
  - MII_RXER Input error
- The maximum transmit frame size depends on the frame type, as follows:
  - Untagged frame maxsize = 1518
  - VLAN Frame maxsize = 1522
  - Jumbo Frame maxsize = 9018
  - JumboVLAN Frame maxsize = 9022
- The maximum receive packet size depends on the packet type and control bits (JE, S2KP, GPSLCE and EDVLP), as shown in *Table 1418*

Table 1418. Size of the maximum receive packet size

JE	S2KP	GPSLCE	EDVLP	Untagged frame maxsize in bytes	Single VLAN frame maxsize in bytes	Double VLAN frame maxsize in bytes
1	X	X	1	9018	9022	9026
0	1	X	X	2000	2000	2000
0	0	1	1	GPSL	GPSL+4	GPSL+8
0	0	0	1	1518	1522	1526
1	X	X	0	9018	9022	9022
0	0	1	0	GPSL	GPSL+4	GPSL+4
0	0	0	0	1518	1522	1522

50.3.15 Low power modes

This chapter describes the low power modes supported by the Ethernet module. It contains the following sections:

- Energy Efficient Ethernet
- Power Management

50.3.15.1 Energy Efficient Ethernet

Energy Efficient Ethernet (EEE) is an operational mode that enables the IEEE 802.3 Media Access Control (MAC) sub layer along with a family of Physical layers to operate in the Low-Power Idle (LPI) mode. The EEE operational mode supports the IEEE 802.3 MAC operation at 100 Mbps. The Ethernet module supports the IEEE 802.3az-2010 for EEE.

The LPI mode allows power saving by switching off the parts of the communication device functionality when there is no data to be transmitted and received. The systems on both sides of the link can disable some functionalities to save power during the periods of low-link utilization. The MAC controls whether the system should enter or exit the LPI mode and communicates this to the PHY.

The EEE specifies the capabilities, negotiation methods that the link partners can use to determine whether EEE is supported, and then select the set of parameters that are common to both devices.

Note: The EEE feature is not supported when the MAC is configured to use the RMII PHY interface. Even if the MAC supports multiple PHY interfaces, you should activate the EEE mode only when the MAC is operating with the MII interface.
According to the Energy Efficient Ethernet standard (IEEE 802.3az-2010), the LPI mode is supported only in the full-duplex mode. Therefore, you should not enable the LPI mode when the MAC Transmitter is configured for the half-duplex mode.

50.3.15.1.1 Transmit path functions

In the Transmit path, the software must set the LPIEN bit of the MAC_LPI_Control_Status register to indicate to the MAC to stop transmission and initiate the LPI protocol. The MAC completes the transmission in progress, generates its transmission status, and starts transmitting the LPI pattern instead of the IDLE pattern if the link status has been up continuously for a period specified in the LPI LS TIMER field of MAC_LPI_Timers_Control register. The PHY Link Status bit of the LPI Control and Status Register indicates the link status of the PHY.

Note: According to the Energy Efficient Ethernet standard (IEEE 802.3az-2010), the PHY must not stop the TxCLK clock during the LPI state in the MII (10 or 100) mode.

To make the PHY enter the LPI state, the MAC performs the following tasks:

1. De-asserts TX_EN.
2. Asserts TX_ER.
3. Sets TXD[3:0] to 0x1 (for 100 Mbps).
4. Updates the status (TLPIEN bit of MAC_LPI_Control_Status register) and generates an interrupt.

To bring the PHY out of the LPI state, that is, when the software resets the LPIEN bit, the MAC performs the following tasks:


1. Stops transmitting the LPI pattern and starts transmitting the IDLE pattern.
2. Starts the LPI TW TIMER
   The MAC cannot start the transmission until the wake-up time specified for the PHY expires. The auto-negotiated wake-up interval is programmed in the TWT field of the MAC_LPI_Timers_Control register.
3. Updates the LPI exit status (TLPIEX bit of the MAC_LPI_Control_Status register) and generates an interrupt.

Figure 1306 shows the behavior of TX_EN, TX_ER, and TXD[3:0] signals during the LPI mode transitions.

Note: The MAC maintains the same state as the TX_EN, TX_ER, and TXD signals for the entire duration during which the PHY remains in the LPI state.

The MAC does not stop the TX_CLK clock. You can stop this clock (as shown in Figure 1306) if your PHY supports it and when the MAC sets the sbd_tx_clk_gating_ctrl_o signal to 1. The sbd_tx_clk_gating_ctrl_o signal is asserted after 9 Tx Clock Cycles, one Pulse Synchronizer delay (BCM22), and one CSR clock cycle. The assertion of the sbd_tx_clk_gating_ctrl_o signal is dependent on the LPITCSE bit of the MAC_LPI_Control_Status Register.
If the MAC is in the Tx LPI mode and the Tx clock is stopped, the application should not write to CSR registers that are synchronized to Tx clock domain.
If the MAC is in the LPI mode and the application issues a soft reset or hard reset, the MAC transmitter comes out of the LPI mode.

Figure 1306. LPI transitions (transmit)



50.3.15.1.1.1 Automated entry/exit of LPI mode in TX path

The MAC transmitter can be programmed to enter and exit LPI IDLE mode automatically based on whether it is IDLE for a specific period of time or has a packet to transfer. These modes are enabled and controlled by MAC_LPI_Control_Status register.

When LPITXA (Bit[12]) and LPITXEN (Bit[15]) of MAC_LPI_Control_Status register are set, the MAC transmitter enters LPI IDLE state when the MAC transmit path (including the MTL layers and DMA layers) are idle. The MAC transmitter will exit the LPI IDLE state and clear the LPITXEN bit as soon as any of functions in the TX path (DMA, MTL or MAC) becomes non-idle due to initiation of a packet transfer.

In addition to the above, when Bit[11] (LPIATE) is also set, the MAC transmitter will enter LPI IDLE state only if the Transmit path remains in idle state (no activity) for the time period indicated by the value in MAC_LPI_Entry_Timer. In this mode also, the MAC transmitter will exit the LPI IDLE state as soon as any of the functions becomes non-idle. However, the LPITXEN bit is not cleared but remains active so that re-entry to LPI IDLE state is possible without any software intervention when the MAC becomes idle again.

When both LPIATE and LPITXA bits are cleared, you can directly control the entry and exit of LPI IDLE state by programming the LPITXEN bit.

50.3.15.1.2 Receive path functions

In the receive path, when the PHY receives the signals from the link partner to enter into the LPI state, the PHY and MAC perform the following tasks:

1. The PHY asserts RX_ER.
2. The PHY sets RXD[7:0] to 0x01.
3. The PHY de-asserts RX_DV.
4. The MAC updates the RLPIEN bit of the MAC_LPI_Control_Status register and immediately generates an interrupt.

Note: If the LPI pattern is detected for a very short duration (that is, less than 2 cycles of Rx clock), the MAC does not enter the Rx LPI mode.
If the duration between end of the current Rx LPI pattern and start of the next Rx LPI pattern, is very short (that is, less than 2 cycles of Rx clock), then the MAC exits and again enters the Rx LPI mode. The MAC does not give the Rx LPI Exit and Entry interrupts.


The PHY maintains the same state of the RX_ER, RXD, and RX_DV signals for the entire duration during which it remains in the LPI state.

When the PHY receives signals from the link partner to exit the LPI state, the PHY and MAC perform the following tasks:

1. The PHY de-asserts RX_ER and returns to a normal inter-packet state.
2. The MAC updates the RLPIEX bit of the MAC_LPI_Control_Status register and generates an interrupt immediately. The sideband signal lpi_intr_o (synchronous to Rx clock) is also asserted.

Figure 1307 shows the behavior of RX_ER, RX_DV, and RXD[3:0] signals during the LPI mode transitions.

Figure 1307. LPI transitions (receive)



Note: If the RX_CLK_stoppable bit (in the PHY register written through MDIO) is asserted when the PHY is indicating LPI to the MAC, the PHY may halt the RX_CLK at any time more than 9 clock cycles after the start of the LPI state as shown in Figure 1307.
If the MAC is in the LPI mode and the application issues a soft reset or hard reset, the MAC receiver comes out of the LPI mode during reset. If the LPI pattern is still received after the reset is de-asserted, the MAC receiver again enters the LPI state.
If the RX clock is stopped in the RX LPI mode, the application should not write to the CSR registers that are being synchronized to the RX clock domain.
When the PHY sends the LPI pattern, if EEE feature is enabled, the MAC automatically enters the LPI state. There is no software control to prevent the MAC from entering the LPI state.

50.3.15.1.3 LPI timers

The transmitter maintains the following two timers that are loaded with the respective values from the MAC_LPI_Timers_Control and MAC_LPI_Entry_Timer registers:

- LPI LS TIMER: The LPI LS TIMER counts, in milliseconds, the time expired since the link status is up. Software should get the PHY link status by reading the PHY register and accordingly update the PLS bit.
  This timer is cleared every time the link goes down. It starts to increment when the link is up again and continues to increment until the value of the timer becomes equal to the terminal count. Once the terminal count is reached, the timer remains at the same value as long as the link is up. The terminal count is the value programmed in Bits[6:15] of the MAC_LPI_Timers_Control register. The MII interface does not assert the LPI pattern unless the terminal count is reached. This ensures a minimum time for which no LPI pattern is asserted after a link is established with the remote station. This period is defined as 1 second in the IEEE 802.3-az-2010. The LPI LS TIMER is 10-bit wide. Therefore, the software can program up to 1023 milliseconds.
- LPI TW TIMER: The LPI TW TIMER counts, in microseconds, the time expired since the de-assertion of LPI. The terminal count should be programmed in Bit[16:31] of MAC_LPI_Timers_Control register. The terminal count of the timer is the value of resolved Transmit TW that is the auto-negotiated time after which the MAC can resume the normal transmit operation. After exiting the LPI mode, the MAC resumes its normal

operation after the TW timer reaches the terminal count.
The MAC supports the LPI TW TIMER in units of microsecond. The LPI TW TIMER is 16-bit wide. Therefore, the software can program up to 65535 µs.

- LPI AUTO ENTRY TIMER: This timer counts in steps of eight microseconds, the time for which the MAC transmit path has to remain in idle state (no activity), before the MAC Transmitter enters the LPI IDLE state and starts transmitting the LPI pattern. This timer is enabled when LPITE bit in MAC_LPI_Control_Status register is set.

50.3.15.2 Power management

The power management (PMT) block supports the reception of network (remote) wake-up packets and magic packets. The PMT block does not perform the clock gate function, but generates interrupts for remote wake-up packets and magic packets that the MAC receives.

When you enable the power-down mode in the PMT block, the MAC drops all received packets and does not forward any packet to the MTL RxFIFO or the application. The MAC comes out of the power-down mode only when a magic packet or a remote wake-up packet is received and the corresponding detection is enabled.

The PMT block is available in the receive path of MAC. You can select both types of power management packet (remote wake-up packet and magic packet). You can use the RWKPKTEN and MGKPKTEN bits of the MAC_PMT_Control_Status register to generate power management events. The application should program these bits. You can access the PMT registers in the similar manner as you access the MAC CSR registers.

Note: The magic packet feature is implemented based on the Magic Packet Technology white paper. The remote wake-up packet feature is implemented based on the Device Class Power Management Reference Specification and various implementation-specific white papers.

50.3.15.2.1 PMT block registers

The following are the PMT block registers:

- MAC_PMT_Control_Status
- MAC_RWK_Packet_Filter

50.3.15.2.2 Remote wake-up packet detection

When the MAC is in sleep mode and the remote wake-up bit is enabled in the MAC_PMT_Control_Status, the normal operation is resumed after a remote wake-up packet is received. The application writes all eight wake-up filter registers, by performing a sequential Write to address (00C4H). The application enables remote wake-up by writing 1 to the RWKPKTEN bit of the MAC_PMT_Control_Status register.

The PMT block supports 4 programmable filters that allow support of different receive packet patterns. If the incoming packet passes the address filtering of Filter Command, and if Filter CRC-16 matches the CRC of the incoming pattern, the MAC identifies the packet as a wake-up packet.

The Filter Offset determines the offset from which the packet is to be examined. The Filter Byte Mask determines which bytes of the packet must be examined. The bit 0 of Byte Mask must be set to zero.

The remote wake-up CRC block determines the CRC value that is compared with Filter CRC-16. The remote wake-up packet is checked only for length error, FCS error, dribble bit

error, MII error, and collision. In addition, the remote wake-up packet is checked to ensure that it is not a runt packet. Even if the remote wake-up packet is more than 512 bytes long, if the packet has a valid CRC value, it is considered valid. The remote wake-up packet detection is updated in the PMT Control and Status register for every remote wake-up packet received. A PMT interrupt to the application triggers a Read to the PMT Control and Status register to determine reception of a remote wake-up packet.

Note: The watchdog timeout limit for a remote wake-up frame is 2048 bytes irrespective of the value programmed in WD bit of MAC_Configuration register and PWE bit in MAC_Watchdog_Timeout register.
The value programmed in DCRCC bit of MAC_Ext_Configuration register is applicable to a remote wake-up frame only when Enable IPv4 ARP Offload is selected in the configuration.

50.3.15.2.3 Magic packet detection

The magic packet is based on a method that uses the magic packet technology from Advanced Micro Device to power up the sleeping device on the network. The MAC receives a specific packet of information, called a magic packet, addressed to the node on the network.

The MAC checks only those magic packets that are addressed to the MAC or a multicast address (including broadcast address) to determine whether these packets meet the wake-up requirements. The magic packets that pass the address filtering (unicast or multicast (including broadcast) address) are checked to determine whether they meet the remote wake-up packet data format of 6 bytes of all ones followed by a Unicast MAC Address (that matches the value in MAC Address 0) appearing 16 times.

The application enables the magic packet wake-up by writing 1 to the MGKPKTEN bit of the MAC_PMT_Control_Status register. The PMT block constantly monitors each packet addressed to the node for a specific magic packet pattern. Each packet received is checked for a 48’hFF_FF_FF_FF_FF_FF pattern following the destination and source address field. The PMT block then checks the packet for 16 repetitions of the MAC address without any breaks or interruptions. In case of a break in the 16 repetitions of the address, the PMT block again scans the 48’hFF_FF_FF_FF_FF_FF pattern in the incoming packet. The 16 repetitions can be anywhere in the packet, but must be preceded by the synchronization stream (48’hFF_FF_FF_FF_FF_FF). The device can also accept a multicast packet, as long as the 16 duplications of the MAC address are detected. If the number of repetitions of 8'hFF are more than 6, the PMT block checks for 16 repetitions of the MAC address without any breaks or interruptions, after the last 6 repetitions of 8'hFF.

If the MAC address of a node is 48'h00_11_22_33_44_55, the MAC scans for the following data sequence:

Destination Address Source Address …….. FF FF FF FF FF FF

00 11 22 33 44 55 00 11 22 33 44 55 00 11 22 33 44 55 00 11 22 33 44 55

00 11 22 33 44 55 00 11 22 33 44 55 00 11 22 33 44 55 00 11 22 33 44 55

00 11 22 33 44 55 00 11 22 33 44 55 00 11 22 33 44 55 00 11 22 33 44 55

00 11 22 33 44 55 00 11 22 33 44 55 00 11 22 33 44 55 00 11 22 33 44 55

…CRC

The Ethernet module checks the remote wake-up packet only for length error, FCS error, dribble bit error, MII error, collision. In addition, the remote wake-up packet is checked to

ensure that it is not a runt packet. Even if the remote wake-up packet is more than 512 bytes long, if the packet has a valid CRC value, the Ethernet module considers it a valid packet.

The magic packet detection is updated in the MAC_PMT_Control_Status register for the received magic packet. A PMT interrupt to the Application triggers a read to the MAC_PMT_Control_Status register to determine whether a magic packet has been received.

Note: The watchdog timeout limit for a magic packet is 2048 bytes irrespective of the value programmed in WD bit of MAC_Configuration register and PWE bit in MAC_Watchdog_Timeout register.
The value programmed in DCRCC bit of MAC_Ext_Configuration register is applicable to a magic packet only when Enable IPv4 ARP Offload is selected in the configuration.

50.3.15.2.4 System considerations during power down

The Ethernet module neither gates nor stops clocks when the power-down mode is enabled. Power saving by clock gating must be done outside the core by the application. The receive data path must be clocked with clk_rx_i during the power-down mode, because it is involved in the magic packet or remote wake-up packet detection. However, the application path clock can be gated during the power-down mode. The transmit Path clock must be gated during the power-down mode only if ARP Offload is not enabled.

The recommended power-down and wake-up sequence is as follows.

1. Disable the Transmit DMA (if applicable) and wait for any previous packet transmissions to complete. These transmissions can be detected when Transmit Interrupt [Bit 31 of the register] is received.
2. Disable the MAC transmitter and MAC receiver by clearing the appropriate bits in the MAC_Configuration register.
3. Wait until the Receive DMA empties all the packets from the Rx FIFO to system memory. You can do this by reading the appropriate bits of Debug registers in the DMA and MTL CSR space.
4. Enable Power-Down mode by appropriately configuring the PMT registers.
5. Enable the MAC Receiver and enter the Power-Down mode.
6. Gate the application and transmit clock (transmit clock must be gated only if ARP Offload is not enabled) inputs to the core (and other relevant clocks in the system) to reduce power and enter Sleep mode.
7. On receiving a valid remote wake-up packet, the Ethernet module asserts the pmt_intr_o signal and exits the Power-Down mode.
8. On receiving the interrupt, the system must enable the application and transmit clock inputs to the core.
9. Read the PMT Status register to clear the interrupt, then enable the other modules in the system and resume normal operation.

50.3.16 Interrupts

Interrupt can be generated as a result of various events in the Ethernet IP core. These events are captured in status registers and interrupt enables are provided for each source of interrupt such that the interrupt signal (interrupt) is asserted for an event only when the corresponding interrupt enable is set.

The interrupt status and corresponding enable registers are organized in a hierarchical manner so that it is easier for software to traverse and identify the source of interrupt event quickly. When interrupt is asserted, the DMA_Interrupt_Status register is first level that indicates the major blocks for the interrupt event source. This register is read-only, and it contains bits corresponding to each DMA channel (TX and RX pair), the MTL, and the MAC. The software application must then read one (or more) of the following registers corresponding to the bits that are set:

- DMA_CH*n*_STATUS register
- MTL_INTERRUPT_STATUS register
- MAC_INTERRUPT_STATUS register

The interrupt is a level signal and will get de-asserted only when all the enabled interrupt events are cleared in their respective status registers and correspondingly all the bits in the DMA_Interrupt_Status register are cleared.

50.3.16.1 DMA interrupts

The DMA_CHn_STATUS register captures all the interrupt events of that TxDMA and RxDMA channel pair. The DMA_CH*n*_Interrupt_Enable register contains the corresponding enable bits for each of the interrupt event. There are two groups of interrupts in the DMA channel namely Normal and Abnormal interrupts. They are indicated by Bits[16:17] of DMA_CHn_STATUS register respectively. The normal group is for events that happen during the normal transfer of packets (TI, RI, TBU) while the abnormal interrupt events are for error events. Interrupt events are cleared by writing 1 to the corresponding bit position. When all the enabled interrupt events are cleared (including the NIS and AIS), the interrupt source from the DMA Channel is cleared and the corresponding bit in register is also cleared.

Interrupts are not queued. If the same interrupt event occurs again before the driver responds to the previous one, no additional interrupts are generated. For example, Receive Interrupt Bit[25] of DMA_CHn_STATUS register indicates that one or more packets were transferred to the application buffer. The driver must scan all descriptors, from the last recorded position to the first one, owned by the DMA to determine how many packets are received.

An interrupt is generated only once for multiple events. The driver must scan the register for the cause of the interrupt and clear the source in the respective Status register. The interrupt is cleared only when all the bits of the DMA_Interrupt_Status register are cleared.

50.3.16.1.1 Periodic scheduling of DMA Transmit and Receive Interrupt

It is not preferable to generate interrupts for every packet transferred by DMA (RI and TI) for system throughput performance reasons. The Ethernet IP gives the flexibility to schedule the interrupt at regular intervals using two methods:

1. Set Interrupt on Completion bit in Transmit descriptor (TDES2[0]) once for every “required” number of packets to be transmitted.
2. Similarly, set the IOC (RDES3[1]) bit only at some specific intervals of Receive descriptors. This way, whenever a received packet transfer to system memory is complete and any of the descriptors used for that packet transfer has the IOC bit set, only then the RI event is generated.

In addition to above, an interrupt timer (DMA_CHn_RX_INTERRUPT_WATCHDOG_TIMER) is given for flexible control and periodic scheduling of Receive Interrupt. When this interrupt timer is programmed with a

non-zero value, it gets activated as soon as the Rx DMA completes a transfer of a received packet to system memory without asserting the Receive Interrupt because the corresponding interrupt of completion IOC bit (RDES3[1]) is not set. When this timer runs out as per the programmed value, RI bit is set and the interrupt is asserted if the corresponding RIE is enabled in DMA_CH*n*_Interrupt_Enable register. The timer is stopped and cleared before it expires, if the RI is set for a packet transfer whose descriptor's IOC was set. The timer is reactivated automatically after the next packet transfer is complete without the RI event being generated.

50.3.16.1.2 Per DMA channel Transfer Complete Interrupt

The Transmit Transfer complete interrupt (TI) and Receive Transfer complete interrupt (RI) is reflected in DMA_CHn_STATUS register. The TI bit is set whenever the Tx DMA channel closes the a descriptor in which the IOC (Interrupt On Completion - TDES2[0]) bit is set. Similarly, the RI bit is set whenever the Rx DMA channel closes the descriptor with LD bit set and in any of the descriptors used for transferring that packet, IOC (Interrupt Enable on completion - RDES3[1]) bit is set.

The common interrupt output signal is asserted for the Transfer complete interrupts only when the corresponding interrupts are enabled in DMA_CH*n*_Interrupt_Enable register.

50.3.16.2 MTL interrupts

In MTL, the interrupts are mainly related to exception events in the TxQ or RxQ in the Transmit and Receive paths respectively. The interrupt status are captured and organized in a hierarchical manner in order to identify the root cause quickly.

The MTL_INTERRUPT_STATUS register identifies the top level modules that can cause the interrupt to be asserted.

- Bits[30:31] identify 2 Queues (Tx or Rx). They are read-only bits and the application should read the corresponding MTL_Q*n*_Interrupt_Status register to identify the exact cause and set the corresponding bits to 1 to clear the interrupt event. The assertion of interrupt due to these events is enabled by the corresponding enable bits in MTL_Q*n*_Interrupt_Enable register.
- Bit[15] is made high in case the event is present in the MAC core. The application should in turn read the MTL_INTERRUPT_STATUS register to identify the cause.
- Bit[14] is related to indirect access completion events to the TxFIFO and RxFIFO memory in Debug Mode.

50.3.16.3 MAC interrupts

Interrupts can be generated from the MAC as a result of various events. These interrupt events are combined with the events in the DMA. The MAC interrupts are of level type, that is, the interrupt remains asserted (high) until it is cleared by the application or software.

The MAC_INTERRUPT_STATUS register describes the events that can cause an interrupt from the MAC. The MAC interrupts are enabled by default. Each event can be prevented from asserting the interrupt by setting the corresponding mask bits in the MAC_INTERRUPT_ENABLE register.

The interrupt register bits only indicate the block from which the event is reported. You must read the corresponding status registers and other registers to clear the interrupt. For example, when set high, Bit 26 of the MAC_INTERRUPT_STATUS register indicates that

the LPI interrupt status has changed. You must read the TLPIEN bit of MAC_LPI_Control_Status register to clear this interrupt event.

The interrupts from the MAC are combined (OR'ed) and given as the MACIS bit in the DMA_Interrupt_Status register.

50.3.16.4 LPI interrupt

The MAC generates the LPI interrupt when the Tx or Rx side enters or exits the LPI state. The interrupt mci_intr_o (interrupt in EQOS-DMA configurations) is asserted when the LPI interrupt status is set. The LPI interrupt can be cleared by reading the MAC_LPI_Control_Status register.

When the MAC exits the Rx LPI state, then in addition to the mci_intr_o (interrupt in EQOS-DMA configurations), the sideband signal lpi_intr_o (synchronous to Rx clock) is asserted. You can use the lpi_intr_o signal to trigger the external clock-gating circuitry to restore the application clock to the MAC. The lpi_intr_o signal, synchronous to the Rx clock domain, is provided so that you can stop the application clock when the MAC is in the LPI state. If you do not want to gate-off the application clock during the Rx LPI state, you can leave the lpi_intr_o signal unconnected and use the mci_intr_o (interrupt in EQOS-DMA configurations) signal to detect Rx LPI exit.

The lpi_intr_o signal is generated in the Rx clock domain. It may not be cleared immediately after the MAC_LPI_Control_Status register is read. This is because the clear signal, generated in CSR clock domain, has to cross the Rx clock domain, and then clear the interrupt source. This delay is at least four clock cycles of Rx clock and can be significant when the Ethernet module is operating in the 10 Mbps mode.

50.3.16.5 PMT interrupts

The PMT interrupt signal is asserted when a valid remote wake-up packet is received. In addition to the interrupt, the pmt_intr_o (synchronous to Rx clock) signal is asserted. The pmt_intr_o signal, synchronous to the Rx clock domain, is provided so that you can stop the application clock when the MAC is in the power-down mode.

You can use the pmt_intr_o interrupt to trigger the external clock-gating circuitry to restore the application clock and Tx clock to the MAC. If you do not want to gate-off these clocks during the power-down mode, you can leave the pmt_intr_o signal unconnected and use the interrupt to detect the MAC wake-up operation.

The pmt_intr_o signal is generated in the Rx clock domain. It is not cleared immediately when the PMT Control and Status register is read. This is because the resultant clear signal has to cross to the Rx clock domain, and then clear the interrupt source. This delay is at least four clock cycles of Rx clock and can be significant when the Ethernet module is operating in the 10 Mbps mode.

When software resets the PWRDWN bit in Remote Wake-Up Packet Detection register, the MAC comes out of the power-down mode, but this event does not generate the PMT interrupt.

50.3.16.6 Overview of interrupt for MDIO transaction completion

This is to generate an interrupt on completion of MDIO read or write transactions. The application does not need to poll the GMII Busy bit of MAC_MDIO_Address register to know the completion of MDIO commands.

50.3.16.6.1 Related registers

The following are the registers are modified for the design changes:

- MAC_INTERRUPT_STATUS
- MAC_INTERRUPT_ENABLE

50.3.17 PHY interfaces

Refer to the Device Configuration chapter for PHY interfaces configuration.

50.3.17.1 Station management agent

50.3.17.1.1 Introduction to station management agent

The application can access the PHY registers through the Station Management Agent (SMA) module. SMA is a two-wire Station Management interface (MIM).

50.3.17.1.2 Functional description of station management agent

In the ethernet module core, the gmii_mdc_o clock is derived from the APB clock, using a divider-counter. The divide factor depends on the clock range setting (CR field) in the MAC_MDIO_Address register.

Select the clock divide factor as mentioned in the description of CR field of MAC_MDIO_Address register, to meet IEEE specifications. However, if your system supports higher clock frequencies on the MIM interface, there is a provision to select a different divider.

The MDIO frame structure is as follows:

Table 1419. MDIO clause 45 frame structure

Field	Description
IDLE	The mdio line is three-state; there is no clock on gmii_mdc_o.
PREAMBLE	32 continuous bits of value 1
START	Start of packet is 2’b00
OPCODE	– 2’b00 – 2’b01 – 2’b10 – 2’b11
PHY ADDR	5-bit address select for one of 32 PHYs
DEV ADDR	5-bit address select for one of 32 devices

Table 1419. MDIO clause 45 frame structure (continued)

Field	Description
TA	Turnaround – 2'bZ0: Read and post-read increment address – 2'b10: Write and address MDIO accesses Where Z is the tri-state level
DATA/ADDRESS	16-bit value: For an address cycle (OPCODE = 2'b00), this frame contains the address of the register to be accessed on the next cycle. For the data cycle of a write frame, this field contains the data to be written to the register. For read or post-read increment address frames, this field contains the contents of the register read from the PHY. – In address and data write cycles, the ethernet module drives the MDIO line during the transfer of these 16 bits. – In read and post-read increment address cycles, the PHY drives the MDIO line during the transfer of these 16 bits.

The frame structure for Clause 22 frames is also supported. The C45E bit in the MAC_MDIO_Address register can be programmed to enable Clause 22 or Clause 45 mode of operation. The table below shows the Clause 22 frame format.

Table 1420. MDIO clause 22 frame structure

Field	Description
IDLE	The mdio line is three-state; there is no clock on gmii_mdc_o.
PREAMBLE	32 continuous bits of value 1
START	Start of packet is 2'b01
OPCODE	– 2'b01 for Write – 2'b10 for Read
PHY ADDR	5-bit address select for one of 32 PHYs
DEV ADDR	5-bit address to select the register within each MMD
TA	Turnaround – 2'bZ0: Read and post-read increment address – 2'b10: Write and address MDIO accesses Where Z is the tri-state level
DATA/ADDRESS	Any 16-bit value: – In a write operation, the ethernet module drives MDIO. – In read operation, the PHY drives MDIO.


In addition to normal read and write operations, the SMA also supports post-read increment address while operating in Clause 45 mode.

50.3.17.1.2.1 GMII/MII management write operation

After the Station Management Agent receives the PHY address and the write data from the MAC CSR module, the SMA starts a write operation to the PHY registers.

The following figure illustrates the flow for a Write operation from the SMA module to the PHY registers.

Figure 1308. SMA write operation flow



When you set Bit[3:2] to 2'b01 and Bit 0 in the MAC_MDIO_Address register, the MAC CSR module transfers the PHY address, the register address in PHY, and the write data (MAC_MDIO_Data register) to the SMA to initiate a Write operation into the PHY registers. At this point, the SMA module starts a Write operation on the GMII Management Interface using the Management Packet Format specified in the GMII specifications (as per IEEE 802.3-2002, Section 22.2.4.5).

When the SMA module starts a Write operation, the write data packet is transmitted on the MDIO line. The MAC drives the MDIO line for complete duration of the packet. The Busy bit is set high until the write operation is complete. The CSR ignores the Write operations performed to the MAC_MDIO_Address register or the MAC_MDIO_Data register during this period (the Busy bit is high). When the Write operation is complete, the SMA module indicates this to the CSR, and the CSR resets the Busy bit.

The packet format for the Write operation is shown in the following figure:

Figure 1309. Packet format for the write operation

IDLE	PREAMBLE	START	OPCODE	PHY ADDR	REG ADDR	TA	DATA	IDLE
Z	1111...11	01	01	AAAAA	RRRRR	10	DDD...DDD	Z

50.3.17.1.2.2 GMII/MII management read operation

After the Station Management Agent receives the PHY address and the register address in the PHY from the MAC CSR module, the SMA initiates a Read operation to the PHY registers.

The flow of a Management read operation is as follows:

1. Set Bit[3:2] to 2'b11 and Bit 0 in the MAC_MDIO_Address register.
2. The MAC CSR module transfers the PHY address and the register address in PHY to the SMA to initiate a Read operation in the PHY registers.
3. The SMA module starts a Read operation on the GMII Management Interface using the Management Packet Format specified in the GMII specifications (as per IEEE 802.3-2002, Section 22.2.4.5).
4. When the SMA module starts a Read operation on the MDIO, the CSR ignores the Write operations to the MAC_MDIO_Address or MAC_MDIO_Data register during this period (the Busy bit is high) and the transaction is completed without any error on the MCI interface.
5. When the Read operation is complete, the SMA indicates this to the CSR.
6. The CSR resets the Busy bit and updates the MAC_MDIO_Data register with the data read from the PHY.

For more information about the communication from the application to the PHYs, refer to the Reconciliation Sublayer and Media Independent Interface Specifications sections of the IEEE 802.3z, 1000BASE Ethernet.

The packet format for the Read operation is as follows:

Figure 1310. Packet format for the read operation

IDLE	PREAMBLE	START	OPCODE	PHY ADDR	REG ADDR	TA	DATA	IDLE
Z	1111...11	01	01	AAAAA	RRRRR	10	DDD...DDD	Z

Note: The MAC drives the MDO on negedge of MDC so that it can be sampled on posedge with sufficient setup or hold time (half cycle of MDC). Similarly, the PHY can drive MDI on negedge so that the MAC samples it on posedge, thus providing half cycle setup or hold time.

50.3.17.1.2.3 Preamble suppression

The IEEE standard specifies 32-bit preamble (all-ones) for the MDIO frames. The ethernet module provides controls to support preamble suppression, it will transmit MDIO frames with only 1 preamble bit. The preamble suppression can be enabled by setting PSE bit of MAC_MDIO_Address register.

50.3.17.1.2.4 Trailing clocks and back to back transactions

The ethernet module drives MDC clock on the gmii_mdc_o port for duration of the MDIO frame. There is no clock driven during the idle period. The trailing clocks feature can be used if the PHY needs the MDC clock to be active for some cycles after the MDIO frame. The NTC field in MAC_MDIO_Address register allows programming of trailing clocks from 0 to 7.

The ethernet module supports Back to Back transactions which allows start of next MDIO frame even before the trailing clocks are completed for previous MDIO frame. This feature can be enabled by setting BTB bit in MAC_MDIO_Address register when trailing clocks feature is also enabled. When Back to Back transactions is enabled, the GMII Busy will be cleared immediately after MDIO frame completion allowing the software to issue next command, which will be executed by ethernet module while trailing clocks are still on for previous MDIO frame. When Back to Back transactions is not enabled, the GMII Busy will be cleared after the trailing clocks are completed for MDIO frame.


50.3.17.1.3 Interrupt for MDIO transaction completion

The application does not need to poll the GMII Busy bit of MAC_MDIO_Address register to know the completion of MDIO commands.

GMII busy bit is set to instruct the SMA to initiate a Read or Write access to the MDIO slave. After the completion of the command, the busy signal is de-asserted to indicate the completion of MDIO transaction.

A pulse generated at the falling edge of the busy signal is used to set the MDIO interrupt status bit of MAC Interrupt Status register. The interrupt is generated only if the MDIO Interrupt Enable bit of MAC Interrupt Enable bit is set.

Figure 1311. MDIO interrupt timing diagram



50.3.17.2 Reduced Gigabit Media Independent Interface

50.3.17.2.1 Introduction to Reduced Gigabit Media Independent Interface (RGMII)

The RGMII block has the following characteristics:

- Supports 10 Mbps, 100 Mbps, and 1000 Mbps operation rates.
- Extracts the in-band (link speed, link status, and duplex mode) status signals from the PHY and provides them to the MAC for link detection.

50.3.17.2.2 Signal conversion

The RGMII block performs the following conversions as described in the sections below.

50.3.17.2.2.1 Transmit data conversion

As defined in the RGMII specification, multiplexing of data and control in Gigabit mode is accomplished by using both edges of the Transmit clock. The RGMII block accepts the 8-bit GMII transmit data from the MAC GMII (gmii_txd[7:0]) on the rising edge of clk_tx_i. For Gigabit operation, the RGMII block then converts gmii_txd[7:0] to two 4-bit nibbles and transmits the data on the RGMII transmit data port (rgmii_txd_o[3:0]) as follows:

- At the rising edge of clk_tx_i, rgmii_txd_o[3:0] contains gmii_txd[3:0].
- At the falling edge of clk_tx_i (rising edge of clk_tx_180_i), rgmii_txd_o[3:0] contains gmii_txd[7:4].

For 10/100 mode, the Transmit data to the PHY is 4 bits. Therefore, for 10/100 mode, the RGMII block drives the gmii_txd[3:0] data to the PHY on rgmii_txd_o[3:0] at the rising edge of clk_tx_i.

50.3.17.2.2.2 Transmit control signal conversion

The RGMII block accepts the GMII transmit control signals (gmii_txen and gmii_txer) from the MAC GMII on the rising edge of clk_tx_i. The RGMII block then multiplexes gmii_txen and gmii_txer onto the rgmii_tctl_o output (as required by the RGMII specification) as follows:

- At the rising edge of clk_tx_i, rgmii_tctl_o is gmii_txen.
- At the falling edge of clk_tx_i (rising edge of clk_tx_180_i), rgmii_tctl_o is the logical XOR of gmii_txen and gmii_txer.

The table below shows the mapping of the PLS_DATA.request parameters from the MAC to the corresponding signaling on the GMII and RGMII control and data signals.

Table 1421. Encoding of gmii_txen, gmii_txer, rgmii_tctl_o, and rgmii_txd_o signals

gmii_txen	gmii_txer	gmii_txd(1)	rgmii_tctl_o (2)	Description	PLS_DATA.request Parameter
0	0	0x00–0xFF	0,0	Normal inter-packet	TRANSMIT_COMPLETE
0	1	0x00	0,1	Reserved	ZERO, ONE (8 bits)
0	1	0x01	0,1	LPI pattern	TRANSMIT_LPI in EEE mode
0	1	0x02–0x0E0,1	0,1	Reserved	
0	1	0x0F	0,1	Carrier extend	EXTEND (8 bits)
0	1	0x10–0x1E	0,1		
0	1	0x1F	0,1	Carrier extend	EXTEND_ERROR (8 bits)
0	1	0x20–0xFF	0,1	Reserved	

Table 1421. Encoding of gmii_txen, gmii_txer, rgmii_tctl_o, and rgmii_txd_o signals (continued)

gmii_txen	gmii_txer	gmii_txd(1)	rgmii_tctl_o (2)	Description	PLS_DATA.request Parameter
1	0	0x00–0xFF	1,1	Normal data transmission	ZERO, ONE (8 bits)
1	1	0x00–0xFF	1,0	Transmit error propagation	No applicable parameter

1. If the RGMII interface is configured to transmit the configuration during the IPG, rgmii_txd[3:0] reflects the Duplex Mode, Port Select, Speed (encoded as 00 for 10 Mbps, 01 for 100 Mbps, and 10 for 1000 Mbps), and Link Up/Down bits of the MAC_Configuration register during this period.
2. Values at rising, falling edges of clk_tx_i

50.3.17.2.2.3 Receive data conversion

For 1000 Mbps mode, the RGMII block registers the 4-bit data on the rgmii_rxd_i[3:0] signal at both edges of the Receive clock (clk_rx_i) and transfers the resulting 8-bit data to the ethernet module GMII on the rising edge of clk_rx_i clock, as follows:

- gmii_rxd[3:0] is the value received on rgmii_rxd_i[3:0] at the rising edge of clk_rx_i
- gmii_rxd[7:4] is the value received on rgmii_rxd_i[3:0] at the falling edge of clk_rx_i (rising edge of clk_rx_180_i)

For 10/100 mode, the RGMII block registers the 4-bit data on rgmii_rxd_i[3:0] only at the rising edge of clk_rx_i and transfers the data to the ethernet module GMII on the rising edge of clk_rx_i, as follows:

- gmii_rxd[3:0] is the value received on rgmii_rxd_i[3:0] at the rising edge of clk_rx_i
- gmii_rxd[7:4] is 0x0

50.3.17.2.2.4 Receive control signal conversion

The RGMII block samples the rgmii_rctl_i signal from the PHY at both edges of the clk_rx_i clock and drives the resulting GMII receive control signals to the ethernet module GMII as follows:

- gmii_rxdv is the value received on rgmii_rctl_i at the rising edge of clk_rx_i.
- gmii_rxer is the logical XOR of the following two signals/
  - The value received on rgmii_rctl_i at the rising edge of clk_rx_i (gmii_rxdv).
  - The value received on rgmii_rctl_i at the falling edge of clk_rx_i (rising edge of clk_rx_180_i).

50.3.17.2.2.5 Receive status signal conversion

To generate the GMII link status signals, the RGMII block decodes the rgmii_rxd_i[3:0] value sampled at the rising edge of clk_rx_i when the value of rgmii_rctl_i is 0 for both the rising and falling edges of clk_rx_i (normal inter-packet value). The following are the decoded status signals:

- link_status is the value of rgmii_rxd_i[0]
- link_speed is the value of rgmii_rxd_i[2:1]
- link_mode is the value of rgmii_rxd_i[3]

The table below shows the mapping of the PLS_DATA.indicate parameters from the ethernet module to the corresponding signaling on the GMII and RGMII control and data signals. In addition, the RGMII block asserts gmii_crs to the ethernet module GMII when any of the following conditions is true:

- The gmii_rxdv is true.
- The gmii_rxdv is false, gmii_rxer is true, and the value of gmii_rxd is 0xFF
- a carrier extend, carrier extend error, or false carrier occurs in Gigabit mode (see table below).
- Afalse carrier occurs in 10/100 mode.
- The RGMII is transmitting data, carrier extend, or carrier extend error on the RGMII transmit outputs.

The RGMII block asserts gmii_col to the MAC GMII when both of the following conditions are true:

- The RGMII is transmitting data, carrier extend, or carrier extend error on the RGMII transmit outputs.
- The RGMII is asserting either gmii_crs or gmii_rxdv signal.

Table 1422. Decoding of rgmii_rctl_i and rgmii_rxd_i

rgmii_rctl_i	gmii_rxd[7:0] ([3:0] in 10/100 mode)(1)	gmii_rxdv	gmii_rxer	Description	PLS_DATA.indicate or PHY_status Parameter
0,0	XXXXXXX0 or XXXXXXX1	0	0	Normal inter-packet	Indicates link status: 0 down 1 up
0,0	XXXXX00X or XXXXX01X or XXXXX10X or XXXXX11X	0	0	Normal inter-packet	Indicates Receive clock frequency: 00 2.5 MHz 01 25 MHz 10 125 MHz 11 Reserved
0,0	XXXX1XXX or XXXX0XXX	0	0	Normal inter-packet	Indicates duplex status: 0 half-duplex 1 full-duplex
0,1	0x01 (or 0x1 in 10/100 mode)	0	1	Low Power Idle (LPI)	Remote MAC in LPI in the Energy Efficient Ethernet (EEE) mode
0,1	0x0E (or 0xE in 10/100 mode)	0	1	False carrier indication	False carrier present
0,1	0x0F	0	1	Carrier extend	EXTEND (8 bits)
0,1	0x1F	0	1	Carrier extend error	ZERO, ONE (8 bits)
0,1	0xFF (or 0xF in 10/100 mode)	0	1	Carrier sense	PLS_Carrier.Indicate
1,1	0x00–0xFF	1	0	Normal data reception	ZERO, ONE (8 bits)
1,0	0x00–0xFF	1	1	Data reception error	ZERO, ONE (8 bits)

1. Values at rising, falling edges of clk_rx_i

50.3.17.3 Reduced Media Independent Interface

50.3.17.3.1 Introduction to Reduced Media Independent Interface

The Reduced Media Independent Interface (RMII) specification reduces the pin count between Ethernet PHYs and Switch ASICs (only in 10/100 mode).


The RMII block has the following characteristics:

- Supports 10 Mbps and 100 Mbps operating rates. It does not support the 1000 Mbps operation.
- Provides independent 2-bit wide Transmit and Receive paths.

50.3.17.3.1.1 Transmit bit ordering

Each nibble from the MII interface must be transmitted on the RMII interface di-bit at a time with the order of di-bit transmission shown in below figure. The lower order bits (D1 and D0) are transmitted first followed by higher order bits (D2 and D3).

Figure 1312. Transmit bit ordering




50.3.17.3.1.2 RMII transmit timing diagrams

RMII transmit timing diagrams depict the various MII transmissions.

Figure 1313 through *Figure 1316* show MII-to-RMII transaction timing.


The figure below shows the start of MII transmission and the following RMII transmission in 100-Mbps mode.

Figure 1313. Start of MII and RMII transmission in 100-Mbps mode




The figure below shows the end of packet transmission for MII and RMII in 100-Mbps mode.

Figure 1314. End of MII and RMII transmission in 100-Mbps mode




The figure below shows the start of MII transmission and the following RMII transmission in 10-Mbps mode.

Figure 1315. Start of MII and RMII transmission in 10-Mbps mode



The figure below shows the end of MII transmission and RMII transmission in 10-Mbps mode.


Figure 1316. End of MII and RMII transmission in 10-Mpbs mode



50.3.17.3.1.3 Receive bit ordering

Each nibble is transmitted to the MII interface from the di-bit received from the RMII interface in the nibble transmission order shown in the below figure. The lower order bits (D0 and D1) are received first, followed by the higher order bits (D2 and D3).

Figure 1317. Receive bit ordering



50.3.18 Safety

To make an IP better suited for applications in the automotive space, functional safety has been considered throughout the IP development process. ISO 26262 addresses functional safety and requires the hardware components to be analyzed with respect to their ability to detect and/or control the effects of random hardware faults. Random hardware faults can occur at any point in time during the life-cycle of the hardware component. They can take the form of permanent faults, or transient faults, and require safety mechanisms to be in place to ensure that severe consequences do not occur as a result of those faults.

The module includes the internal safety mechanisms which assist in detecting and handling random hardware faults. These complement the mechanisms already defined in the module protocol. The automotive safety features are targeted to improve the reliability and reduce

the time taken to detect faults in the controller. The module supports the following features for automotive safety:

- Error Correction Code (ECC) Protection for all Memories
- On-Chip Data Path Parity Protection
- FSM Parity and Timeout Protection
- AHB Master Interface Timeout Protection

50.3.18.1 Error Correction Code (ECC) Protection for Memories

50.3.18.1.1 Overview

Error Correction Code (ECC) protects all local memories of the module. ECC can correct single-bit error and detect double-bit error.

At the write interface, ECC check bits are computed on the contents of the data bus and respective write address. These ECC check bits are appended with the data that is written to the memory.

At the read interface, ECC check bits are recomputed on the content of the read data and the respective read address. This recomputed ECC is compared with the ECC check bits received from memory. When an ECC correctable error is detected over the range of the address bit position, it is treated as an uncorrectable error. This is because data might have been read from a different location.

50.3.18.1.2 Diagnostic Support for the Error Management

Following statistics are provided for monitoring the error behavior on each of the memory blocks.

- Error status provided to management
  - A separate status for correctable, uncorrectable, and address mismatch is specified in the MTL_ECC_Interrupt_Status register.
  - Memory locations at which correctable and uncorrectable errors are detected is specified in the MTL_ECC_Err_Addr_Status register. In addition, a control bit (MEEAO field of MTL_ECC_Control register) decides, whether the first erred memory address is reported or the latest erred memory address is reported.
  - MTL_ECC_Err_Cntr_Status register has separate counters to count the number of correctable and uncorrectable errors.
- Interrupts provided to management
  - Separate interrupts are generated for correctable and uncorrectable errors.
  - sbd_sfty_ue_intr_o interrupt is generated when uncorrectable errors are detected and these errors cannot be masked.
  - sbd_sfty_ce_intr_o interrupt is generated when correctable errors are detected and the corresponding interrupt enable bits are set.
  - To find the root cause of the error, read the DMA/MTL_Safety_Interrupt_Status and DMA/MTL_ECC_Interrupt_Status registers.
  - To clear the interrupt, write 1 in the respective interrupt status bit in DMA/MTL_ECC_Interrupt_Status registers.
- The status/counters/interrupts are generated per memory.
- MTL Tx and Rx memory is logically divided into multiple queues. But, ECC diagnostics (status/counter/interrupts) are common to all queues.

50.3.18.1.3 Handling the Uncorrectable Errors

Recovery from an uncorrectable error is based on the memory block and the operating mode of Ethernet module.

50.3.18.1.3.1 MTL Tx memory

If an uncorrectable error is detected, the packet is terminated with a forcible EOF. A CRC error is introduced by MAC for the transmitted packet, and the remaining packets in the FIFO are flushed and flush status (Bit 13) is indicated to the application in the TDES3 write-back descriptor belonging to that queue.

When an uncorrectable error is detected and reported by asserting the safety uncorrectable interrupt, reset the module to ensure proper functionality.

50.3.18.1.3.2 MTL Rx memory

When an uncorrectable error is detected, reset the module to ensure proper functionality.

50.3.18.1.3.3 MTL EST memory

This section is applicable only if the module configuration supports EST feature.

When an uncorrectable error is detected in the MTL EST memory, the module follows this sequence of actions for recovery:

1. The module disables the EST feature by resetting the EEST bit of MTL_EST_Control register. It sets all the gates to open state, generates an interrupt, and sets the status in the MTL_ECC_Interrupt_status register. This allows the software to reprogram the correct value in the EST memory.
2. The location of the uncorrected error in the EST memory is available in the ESTUEA/ESTCEA field of the MTL_EST_ECC_Err_Addr_Status register.

50.3.18.1.3.4 MTL Rx Parser memory

This section is applicable only if the module configuration supports FRP feature.

When an uncorrectable error is detected in the MTL Rx Parser memory, an error indication is provided to the Rx Parser block. The parser halts the parsing of the corresponding packet and all subsequent packets are accepted and marked as 'Parsing Incomplete (RXPI)' in the packet status of descriptor.

50.3.18.1.4 ECC Error Injection Capabilities

The module supports error injection capabilities for each memory as a static configuration. The position where the errors are injected in the data word is random. For each memory, 3 control bits are provided to inject errors. The 3 bits are:

- A single bit to enable error injection.
- Two bits to indicate the type of error to be injected:
  - 00: 1 bit error
  - 01: 2 bit error
  - 10: 3 bit error
  - 11: 1 bit error in address field

The control bit descriptions for:

- Tx/Rx FIFO memory are specified in the MTL_DBG_CTL register.
- EST memory are specified in the MTL_EST_GCL_Control register. Applicable only if the module configuration has EST feature enabled.
- RX parser memory are specified in the MTL_RXP_Indirect_Acc_Control_Status register.
- Applicable only if the module configuration has EST feature enabled.

While using debug mode for ECC error injection:

- There should be no traffic.
- When multiple CSR writes are required for writing single data word into the memory, the application should ensure that all the CSR writes corresponding to one memory write maintains the same value for the error injection control word.

50.3.18.2 On-Chip Data Path Parity Protection

50.3.18.2.1 Overview

This feature provides parity protection for Transmit and Receive data paths, where feasible. For every byte of data, one bit parity is generated.

At the transmit side, the data from the host memory is protected with parity until it is written into the MTL Tx FIFO.

At the receive side, data from the MTL Rx FIFO read side is protected with parity until it is sent to the host.

By default, even parity generation/detection is enabled. You can program to select odd parity generation/detection (OPE bit of MTL_DPP_Control register). It is recommended to keep the default value that is even parity.

Module does not support parity protection for data paths in MAC and MTI/MRI interface side in MTL. This is because data manipulation and offloading is performed on the data.

50.3.18.2.2 Transmit Datapath Parity Protection

The transmit DMA fetches the data packet and descriptors from the host memory through the AHB Master interface. The descriptors are consumed in the transmit DMA.

When the TSO feature is enabled, the transmit DMA modifies some of the header fields of the packet for segmentation. So the header data from TSO controller and the control data from the data transmit module are multiplexed with data from host memory and sent on the ATI interface, to MTL.


When the TSO feature is not enabled, the fetched packet is transferred by the transmit DMA to the MTL TXFIFO after aligning/concatenating the fetched data (when necessary) into different burst transfers. The transmit DMA also generates and pushes the “control words” for each packet in the same data path before the start of a packet.

In the MTL, when TX Checksum Offload Engine is enabled, the data packet is stored/written into the TXFIFO memory. The calculated checksums and the generated control signals are also written into the TXFIFO memory. Therefore, the input data from the ATI interface along with the internally generated checksum control word are multiplexed and then written into the MTL TX FIFO.

Transmit status received from MAC is written into a FIFO and sent to the DMA where it is updated along with the descriptor write-back status and then written to the host memory.

Figure below describes the locations of parity generators and checkers in the transmit data path:

Figure 1318. Transmit Datapath Parity Protection



Following are the locations of the parity generators and checkers in the transmit data path:

- Parity is generated on the input data port, PG1.
- A parity check is performed on the input parity data received from the application interface, PC1, and the respective error status is specified in the ATPES field of MAC_DPP_FSM_Interrupt_status register. This check identifies if the fault is internal or external to Ethernet module.
- A parity is generated on the control data received from the data transmit module, PG2.
- When TCP segmentation is enabled, parity is generated on the modified header data provided by the DMA TSO controller, PG3.
- When TCP segmentation is enabled, parity check is performed on the feedback header data, PC2, which is originally generated from the DMA TSO controller. The respective parity error is reported in the TPES field of MAC_DPP_FSM_Interrupt_status register.
- As the read descriptor data is consumed in both data transmit and data receive modules, parity check is performed on this data, PC3. The respective parity error is reported in RDPES field of MAC_DPP_FSM_Interrupt_status register.
- Parity is generated on the modified Tx write-back status which is generated from DMA data unit, PG4.
- When the checksum offloading is enabled parity is generated on the checksum data generated in MTL, PG5.
- Parity check is performed at the transmit write controller in MTL, PC4 before writing the data to TX FIFO. The parity generation is terminated at this checker because the ECC protection for memories feature protects the external memory paths. The respective


parity error status is reported in MPES field of MAC_DPP_FSM_Interrupt_status register.

- If transmit Status drop disabled in MTL, parity is generated on the status received from MAC, PG6
- If transmit Status drop is disabled in MTL, parity check is performed on the Tx Status which is transferred on ATI interface, PC5. The respective parity error status is reported in MTSPES bit of MAC_DPP_FSM_Interrupt_Status register.

50.3.18.2.3 Receive Data Path Parity Protection

On the receive side, the data packet and status from the MTL Rx FIFO are sent to DMA where it is multiplexed with the descriptor write-back status from the data transmit/receive module, before transferring to the host.

Figure 1319. Receive Datapath Parity Protection



Following are the locations of parity generators and checkers in the receive data path:

- Parity is generated on the MTL Rx FIFO read data, PG7 after ECC correction.
- Parity is generated on the DMA Rx write-back descriptor status after the update by the DMA data unit, PG8.
- Parity check is performed on the output data of AHB Master interface, PC6 and the respective parity error status is reported in the ARPES field of MAC_DPP_FSM_Interrupt_Status register.

50.3.18.2.4 Parity Error Injection

Each parity generator supports a control to inject parity error. When enabled, the parity of the first valid data at the generators are flipped. Application must set the appropriate bit in the MTL_DPP_Control register; after the respective parity bit is flipped the hardware clears the same. After the generator inserts error in the generated parity data, the subsequent parity checker should detect the mismatch and report the error status in the MAC_DPP_FSM_Interrupt_Status register.

For example, to insert an error in the input data at parity generator PG1, the sequence of operations are as follows:

1. Application sets the IPEID bit of MTL_DPP_Control register.
2. The parity generator PG1 inserts an error in the parity bits generated for the first valid data.
3. After the error is inserted, IPEID field of the MTL_DPP_Control register is reset.

As the data traverses through multiple paths, the subsequent checkers PC3 or PC4 in this example detects the parity mismatch and reports the error status in MAC_DPP_FSM_Interrupt_Status register and generates the sbd_sfty_ue_intr_o interrupt.

50.3.18.2.5 Interrupt for Parity Error

Ethernet module generates an interrupt, sbd_sfty_ue_intr_o to indicate to the application if any parity error is detected. Appropriate status is indicated in DMA/MTL_Safety_Interrupt_Status and MAC_DPP_FSM_Interrupt_Status registers. All the parity errors reported by the different checkers are logged in the MAC_DPP_FSM_Interrupt_Status register.

50.3.18.3 FSM Parity and Timeout Protection

The FSM protection feature supports FSM parity and FSM time out protection.

50.3.18.3.1 FSM State Parity Protection

The module implements one-hot encoding scheme for holding the state register. Odd parity is implemented on all the FSM state register bits. Parity is monitored for every clock, after the reset is de-asserted. When a bit flips due to transient errors or permanent faults, the erroneous FSM is set to its default state and an uncorrectable error is indicated.

When the FSM state parity protection is enabled, by setting PRTYEN field of MAC_FSM_Control Register, the FSM state error is indicated by setting the FSMPES field of the MAC_DPP_FSM_Interrupt_Status register. Also, the Safety Interrupt (sbd_sfty_ue_intr_o) is asserted when an FSM Error is detected.

Error Injection mode is also supported for FSM parity error check. Program the Error Injection enable for the respective clock domain denoted by [23:16] bits of MAC_FSM_Control register.

The FSM Parity error is classified as non-recoverable error and software intervention (IP reset) is required to recover from the error state.


50.3.18.3.2 FSM Timeout Protection

The FSM Timeout feature provides a mechanism to ensure that all FSMs in the module can complete a transaction and return to a known completion state (IDLE or any other state that indicates completion of a transaction/transfer) within the programmed timeout value.

Program the TMR field of MAC_FSM_ACT_Timer register with a value that indicates the number of APB cycles required to generate a 1 microsecond tic. This microsecond tic is internally used to generate the programmed timeout duration. Two timeout tics (normal mode timeout and large mode timeouts) are generated to provide flexibility to choose one per clock domain, by using the bits [31:24] of MAC_FSM_Control Register. Supported values for Timeout duration are 1µs, 1.024ms, 16.384ms, 65.5536ms, 262.144ms, 1048.576ms (~1sec), 4194.304ms (~4s), 8.388s, 16.777s, and 33.554s which is based on

the programmable bits NTMRMD and LTMRMD fields of MAC_FSM_ACT_Timer register. Interface timeouts are based on the normal mode tic generation; only the FSM timeouts depend on either normal or large tick selection.

Figure 1320. FSM Timeout Timing diagram



In *Figure 1320*, the timer ticks are generated based on the programmable timeout value. The timer ticks are synchronized and made available in all the clock domains that have the FSMs.

At every timer tick, all the FSMs are monitored for being in active state (non-IDLE state, which indicates the FSM is actively processing transactions or hand-shakes) and an FSM active flag bit is set. The active flag bit is implemented for every FSM that is monitored for timeout. When the FSM reaches an IDLE or transaction completion state, the active flag bit of that FSM is reset. At the subsequent timer tick, all the FSMs' active flag bits are monitored and any flag that is set indicates a timeout for that FSM. This process of setting the flag and checking at subsequent timer tick is repeated at every tick.

Timeout Error Injection per clock domain is enabled by programming [15:8] fields of MAC_FSM_Control register. When Timeout error injection enable is set for a clock domain, the FSMs in that clock domain automatically timeout and generate an interrupt even without traffic. As error injection is a debug mode, TMR value need not indicate 1us, but can be programmed to a smaller value at which debug mode ticks are needed. FSM Timeout and Parity Error Injection modes can be used for testing at key-on/key-off.

The FSM timeout status is specified in the [15:8] field of MAC_DPP_FSM_Interrupt_Status register as per the respective clock domains. One FSM timeout status bit is made available per clock domain. The safety interrupt (sbd_sfty_ue_intr_o) is asserted when the timeout error is set for any of the clock domains.

The module does not attempt to recover from a FSM timeout condition and relies on the application to take the corrective action (resetting the module).

50.3.18.4 AHB Master Interface Timeout Protection

This feature provides timeout protection to the AHB Master Interface request. The timeout is triggered when AHB master interface initiates SEQ, NON-SEQ and BUSY transfers on HTRANS[1:0]; and HREADY is not asserted by Slave within the programmed time (TMR field of MAC_FSM_ACT_Timer) the timeout is triggered.

The Timeout status for the AHB master interface is set in the MSTTES field of the MAC_DPP_FSM_Interrupt_Status register.

The hardware does not attempt to recover from AHB Master Interface hangs and relies on software to take appropriate corrective action.

The Safety interrupt (sbd_sfty_ue_intr_o) is asserted when AHB Master Interface timeout status is set.

50.4 Descriptors

50.4.1 Overview

The DMA in the Ethernet subsystem transfers data based on a linked list of descriptors. The application creates the descriptors in the system memory. The Ethernet module supports the following two types of descriptors:

- Normal Descriptor: Normal descriptors are used for packet data and to provide control information applicable to the packets to be transmitted
- Context Descriptor: Context descriptors are used to provide control information applicable to the packet to be transmitted


Each normal descriptor contains two buffers and two address pointers. These buffers enable the adapter port to be compatible with various types of memory management schemes.

Note: There is no limit for number of descriptors that can be used for a single packet.

50.4.2 Descriptor structure

The Ethernet module supports the ring structure for DMA descriptor.

Figure 1321. Descriptor ring structure



In Ring structure, descriptors are separated by the DWord number programmed in the DSL field of the DMA_CH*n*_Control register. The application needs to program the total ring length, that is, the total number of descriptors in ring span in the following registers of a DMA channel:

- Transmit Descriptor Ring Length Register (DMA_CH*n*_TxDesc_Ring_Length)
- Receive Descriptor Ring Length Register (DMA_CH*n*_RxDesc_Ring_Length)

The Descriptor Tail Pointer Register contains the pointer to the descriptor address (*N*). The base address and the current descriptor pointer decide the address of the current descriptor that the DMA can process. The descriptors up to one location less than the one indicated by the descriptor tail pointer (*N* – 1) are owned by the DMA. The DMA continues to process the descriptors until the following condition occurs:


```
Current Descriptor Pointer == Descriptor Tail Pointer;
```

The DMA goes into the Suspend mode when this condition occurs. The application must perform a write to the Descriptor Tail pointer register and update the tail pointer so that the following condition is true:

```
Current Descriptor Pointer < Descriptor Tail Pointer;
```

The DMA automatically wraps around the base address when the end of ring is reached, as shown in *Figure 1322*.

Figure 1322. DMA descriptor ring




For descriptors owned by the application, the OWN bit of DES3 is reset to 0. For descriptors owned by the DMA, the OWN bit is set to 1. If the application has only one descriptor in the beginning, the application sets the last descriptor address (tail pointer) to Descriptor Base Address + 1. The DMA processes the first descriptor and then waits for the application to advance the tail pointer.

50.4.2.1 Descriptor structure for split header support

Ethernet module supports splitting the incoming receive packet header such that the header and the payload are stored in different buffers in the system memory. For more details about splitting header on receive packets, refer to *Section 50.3.10.2.2.1: Splitting header on receive*.


The figure below shows the descriptor structure without the Split Header feature.

Figure 1323. Descriptors without split header feature



The figure below shows the descriptor structure with the Split Header feature.

Figure 1324. Descriptors with split header feature



The DMA writes the header of the received packet by using the header address to which the RDES0 in the first descriptor is pointing (FD bit of RDES3 is set). The DMA writes the payload of the received packet into the buffer address to which the RDES2 is pointing. For subsequent descriptors (FD is set to 0), the address to which RDES0 (Header address) is pointing is not used. The payload is written only to buffers to which the RDES2 (payload address) is pointing.

The DMA writes the header length in RDES2 of the first receive descriptor (RDES3[2] (FD Bit) is set) for the packet. The packet length is written in RDES3 of the last receive descriptor (RDES3[3] (LD Bit) set). The buffer length for the payload is set by the driver through the RBSZ field in the corresponding DMA Channel Register 2 (Receive Control Register). The DMA fills receive buffers fully in all except the last descriptor.

The header length is taken to be the value based on the bits programmed in the MAC Extended Configuration Register HDSMS field (Bits [9:11]).

50.4.2.2 Descriptor endianness

The descriptor addresses must be aligned to configured bus width (DWord for 64-bit bus). The data bus can be configured for either little-endian or big-endian format.

Figure 1325 shows the normal Receive and Transmit descriptors for 64-bit data bus when the endian mode of data bus is little-endian or big-endian and the endian mode of descriptors is reverse-endian.

Figure 1325. Rx/Tx descriptors in same-Endian mode for 64-Bit, little-endian data bus





Figure 1325 and *Figure 1326* show the normal Receive and Transmit descriptors for 64-bit data bus when the endian mode of data bus is big-endian and the endian mode of descriptors is reverse-endian. In 64-bit big-endian data bus systems, when the descriptors are configured for reverse endianness, the order of the descriptor subset is reversed from the default (7-3 Rx/Tx Descriptors in Same-Endian Mode for 64-Bit, Little-Endian Data Bus). For example, Bits[63:32] are DES0 while Bits[31:0] are DES1.

Figure 1326. Rx/Tx descriptors in reverse-endian mode for 64-Bit, big-endian data bus




50.4.3 Transmit descriptor

The DMA in the Ethernet module requires at least one descriptor for a transmit packet. In addition to two buffers, two byte-count buffers, and two address pointers, the transmit descriptor has control fields which can be used to control the MAC operation on per-transmit packet basis. The Transmit Normal descriptor has the following two formats: Read format and Write-Back format.

50.4.3.1 Transmit normal descriptor (Read format)

Figure 1327 shows the Read format for a Transmit normal descriptor.

Figure 1327. Transmit descriptor Read format



50.4.3.1.1 TDES0 normal descriptor (Read format)

Table 1423. TDES0 normal descriptor (Read format)

Field	Description
0:31 BUF1AP	Buffer 1 Address Pointer or TSO Header Address Pointer These bits indicate the physical address of Buffer 1. These bits indicate the TSO Header Address pointer when the following bits are set: – TSE bit of TDES3 – FD bit of TDES3

50.4.3.1.2 TDES1 normal descriptor (Read format)

Table 1424. TDES1 normal descriptor (Read format)

Field	Description
0:31 BUF2AP	Buffer 2 Address Pointer This bit indicates the physical address of Buffer 2 when a descriptor ring structure is used. There is no limitation for the buffer address alignment.

50.4.3.1.3 TDES2 normal descriptor (Read format)

Figure 1328. TDES2 normal descriptor (Read format)

0	1	2:15	16:17	18:31
IOC	TTSE	B2L	VTIR	HL or B1L

Table 1425. TDES2 normal descriptor (Read format)

Field	Description
0 IOC	Interrupt on Completion This bit sets the TI bit in the DMA_CHn_STATUS register after the present packet has been transmitted.
1 TTSE	Transmit Timestamp Enable This bit enables the IEEE1588 time stamping for Transmit packet referenced by the descriptor.
2:15 B2L	Buffer 2 Length The driver sets this field. When set, this field indicates Buffer 2 length.
16:17 VTIR	VLAN Tag Insertion or Replacement These bits request the MAC to perform VLAN tagging or untagging before transmitting the packets. The application must set the CRC Pad Control bits appropriately when VLAN Tag Insertion, Replacement, or Deletion is enabled for the packet. The following list describes the values of these bits: 00 Do not add a VLAN tag. 01 Remove the VLAN tag from the packets before transmission. This option should be used only with the VLAN packets. 10 Insert a VLAN tag with the tag value programmed in the MAC_VLAN_INCL register or context descriptor. 11 Replace the VLAN tag in packets with the tag value programmed in the MAC_VLAN_INCL register or context descriptor. This option should be used only with the VLAN packets.
18:31 HL or B1L	Header Length or Buffer 1 Length For Header length only bits [9:0] are taken. The size 13:0 is applicable only when interpreting buffer 1 length. If the TCP Segmentation Offload feature is enabled through the TSE bit of TDES3, this field is equal to the header length. When the TSE bit is set in TDES3, the header length includes the length in bytes from Ethernet Source address till the end of the TCP header. The maximum header length supported for TSO feature is 1023 bytes. The maximum header length supported for TSO feature is 1023 bytes. If the TCP Segmentation Offload feature is not enabled, this field is equal to Buffer 1 length.

50.4.3.1.4 TDES3 normal descriptor (Read format)

Figure 1329. TDES3 normal descriptor (Read format)

0	1	2	3	4:5	6:8	9:12	13	14:15	16	17:31
OWN	CTXT	FD	LD	CPC	SAIC	SLOTNUM/THL	TSE	CIC/TPL	TPL	FL/TPL

Table 1426. TDES3 normal descriptor (Read format)

Field	Description
0 OWN	Own Bit When this bit is set, it indicates that the DMA owns the descriptor. When this bit is reset, it indicates that the application owns the descriptor. The DMA clears this bit after it completes the transfer of data given in the associated buffer(s).
1 CTXT	Context Type This bit should be set to 1'b0 for normal descriptor.
2 FD	First Descriptor When this bit is set, it indicates that the buffer contains the first segment of a packet.
3 LD	Last Descriptor When this bit is set, it indicates that the buffer contains the last segment of the packet. When this bit is set, the B1L or B2L field should have a non-zero value.
4:5 CPC	CRC Pad Control This field controls the CRC and Pad Insertion for Tx packet. This field is valid only when the first descriptor bit (TDES3[2]) is set. The following list describes the values of Bits[4:5]: 00 CRC and Pad Insertion - The MAC appends the cyclic redundancy check (CRC) at the end of the transmitted packet of length greater than or equal to 60 bytes. The MAC automatically appends padding and CRC to a packet with length less than 60 bytes. 01 CRC Insertion (Disable Pad Insertion) - The MAC appends the CRC at the end of the transmitted packet but it does not append padding. The application should ensure that the padding bytes are present in the packet being transferred from the Transmit Buffer, that is, the packet being transferred from the Transmit Buffer is of length greater than or equal to 60 bytes. 10 Disable CRC Insertion - The MAC does not append the CRC at the end of the transmitted packet. The application should ensure that the padding and CRC bytes are present in the packet being transferred from the Transmit Buffer. 11 CRC Replacement - The MAC replaces the last four bytes of the transmitted packet with recalculated CRC bytes. The application should ensure that the padding and CRC bytes are present in the packet being transferred from the Transmit Buffer. This field is valid only for the first descriptor. *Note: When the TSE bit is set, the MAC ignores this field because the CRC and pad insertion is always done for segmentation.*

Table 1426. TDES3 normal descriptor (Read format) (continued)

Field	Description
6:8 SAIC	SA Insertion Control These bits request the MAC to add or replace the Source Address field in the Ethernet packet with the value given in the MAC Address 0 register. The application must set the CRC Pad Control bits appropriately when SA Insertion Control is enabled for the packet. Bit 6 specifies the MAC Address Register (1 or 0) value that is used for Source Address insertion or replacement. The following list describes the values of Bits[7:8]: 00 Do not include the source address 01 Include or insert the source address. For reliable transmission, the application must provide frames without source addresses. 10 Replace the source address. For reliable transmission, the application must provide frames with source addresses. 11 Reserved This field is valid only for the first descriptor and when the First Segment control bit (TDES3 [29]) is set.
9:12 SLOTNUM or THL	SLOTNUM: Slot Number Control Bits in AV Mode These bits indicate the slot interval in which the data should be fetched from the corresponding buffers addressed by TDES0 or TDES1. When the Transmit descriptor is fetched, the DMA compares the slot number value in this field with the slot interval maintained in the RSN field DMA_CH*n*_Slot_Function_Control_Status. It fetches the data from the buffers only if a value matches. These bits are valid only for the AV channels. THL: TCP/UDP Header Length If the TSE bit is set, this field contains the length of the TCP/UDP header. The minimum value of this field must be 5 for TCP header. The value must be equal to 2 for UDP header. This field is valid only for the first descriptor.
13 TSE	TCP Segmentation Enable When this bit is set, the DMA performs the TCP/UDP segmentation or UDP fragmentation for a packet depending on the TSE_MODE[1:0] bit of the DMA_CH*n*_Tx_Control Register. This bit is valid only if the FD bit is set.
14:15 CIC or TPL	Checksum Insertion Control or TCP Payload Length These bits control the checksum calculation and insertion. The following list describes the bit encoding: 00 Checksum Insertion Disabled. 01 Only IP header checksum calculation and insertion are enabled. 10 IP header checksum and payload checksum calculation and insertion are enabled, but pseudo-header checksum is not calculated in hardware. 11 IP Header checksum and payload checksum calculation and insertion are enabled, and pseudo-header checksum is calculated in hardware. This field is valid when TSE bit is reset. When the TSE bit is set, this field contains the upper bits [17:16] of the TCP Payload. This allows the TCP/UDP packet length field to be spanned across TDES3[17:0] to provide 256 KB packet length support. This field is valid only for the first descriptor.


Table 1426. TDES3 normal descriptor (Read format) (continued)

Field	Description
16 TPL	Reserved or TCP Payload Length When the TSE bit is reset, this bit is reserved. When the TSE bit is set, this is Bit 15 of the TCP payload length [17:0].
17:31 FL or TPL	Frame Length or TCP Payload Length This field is equal to the length of the packet to be transmitted in bytes. When the TSE bit is not set, this field is equal to the total length of the packet to be transmitted: Ethernet Header Length + TCP /IP Header Length – Preamble Length – SFD Length + Ethernet Payload Length When the TSE bit is set, this field is equal to the lower 15 bits of the TCP payload length in case of segmentation. In case of segmentation, this length does not include Ethernet header or TCP/UDP/IP header length.

50.4.3.1.5 Transmit normal descriptor (Write-Back format)

The write-back format is applicable only for the last descriptor of the corresponding packet. The LD bit (TDES3[3]) is set in the descriptor where the DMA writes back the status and timestamp information for the corresponding Transmit packet.

Figure 1330. Transmit descriptor Write-Back format



50.4.3.1.6 TDES0 normal descriptor (Write-Back format)

This format is only applicable to the last descriptor of a packet.

Table 1427. TDES0 normal descriptor (Write-Back format)

Field	Description
0:31 TTSL	Transmit Packet Timestamp Low The DMA updates this field with least significant 32 bits of the timestamp captured for the corresponding Transmit packet. The DMA writes the timestamp only if TTSE bit of TDES2 is set in the first descriptor of the packet. This field has the timestamp only if the Last Segment bit (LS) in the descriptor is set and the Timestamp status (TTSS) bit is set.

50.4.3.1.7 TDES1 normal descriptor (Write-Back format)

This format is only applicable to the last descriptor of a packet.

Table 1428. TDES1 normal descriptor (Write-Back format)

Field	Description
0:31 TTSH	Transmit Packet Timestamp High The DMA updates this field with the most significant 32 bits of the timestamp captured for corresponding Receive packet. The DMA writes the timestamp only if the TTSE bit of TDES2 is set in the first descriptor of the packet. This field has the timestamp only if the Last Segment bit (LS) in the descriptor is set and Timestamp status (TTSS) bit is set.

50.4.3.1.8 TDES2 normal descriptor (Write-Back format)

This format is applicable only to the last descriptor of a packet.

Table 1429. TDES2 normal descriptor (Write-Back format)

Field	Description
0:31	Reserved

50.4.3.1.9 TDES3 normal descriptor (Write-Back format)

This format is applicable only to the last descriptor of a packet.

Figure 1331. TDES3 normal descriptor (Write-Back format)

0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
OWN	CTXT	FD	LD	Reserved				DE	Reserved					TTSS	Reserved
16	**17**	**18**	**19**	**20**	**21**	**22**	**23**	**24**	**25**	**26**	**27**	**28**	**29**	**30**	**31**
ES	JT	FF	PCE	LoC	NC	LC	EC	CC				ED	UF	DB	IHE

Table 1430. TDES3 normal descriptor (Write-Back format)

Field	Description
0 OWN	Own Bit When this bit is set, it indicates that the Ethernet module DMA owns the descriptor. The DMA clears this bit when it completes the packet transmission. After the write-back is complete, this bit is set to 'b0.
1 CTXT	Context Type This bit should be set to 'b0 for Normal descriptor.
2 FD	First Descriptor This bit indicates that the buffer contains the first segment of a packet.
3 LD	Last Descriptor This bit is set 'b1 for last descriptor of a packet. The DMA writes the status fields only in the last descriptor of the packet.
8 DE	Descriptor Error When this bit is set, it indicates that the descriptor content is incorrect. The DMA sets this bit during write-back while closing the descriptor. Descriptor Errors can be: – Incorrect sequence from the context descriptor. For example, a location after the first descriptor for a packet. – All 1s – CTXT, LD, and FD bits set to 1 **Note:** When Descriptor Error occurs due to All 1s or CTXT, LD, and FD bits set to 1, the Transmit DMA closes the transmit descriptor with DE and LD bits set to 1. When IOC bit in TDES2 of corresponding first descriptor is set to 1, Transmit DMA will set the TI bit in the DMA_CH#_Status register **Note:** Based on CTXT, LD, and FD bits of the transmit descriptor, the subsequent descriptor might be considered as the First Descriptor (even if FD bit is not set) and partial packet is sent.
14 TTSS	Tx Timestamp Status This status bit indicates that a timestamp has been captured for the corresponding transmit packet. When this bit is set, TDES2 and TDES3 have timestamp values that were captured for the Transmit packet. This field is valid only when the Last Segment control bit (TDES3 [3]) in a descriptor is set. This bit is valid only when IEEE1588 timestamping feature is enabled; otherwise, it is reserved.
16 ES	Error Summary This bit indicates the logical OR of the following bits: TDES3[31]: IP Header Error TDES3[17]: Jabber Timeout TDES3[18]: Packet Flush TDES3[19]: Payload Checksum Error TDES3[20]: Loss of Carrier TDES3[21]: No Carrier TDES3[22]: Late Collision TDES3[23]: Excessive Collision TDES3[28]: Excessive Deferral TDES3[29]: Underflow Error

Table 1430. TDES3 normal descriptor (Write-Back format) (continued)

Field	Description
17 JT	Jabber Timeout This bit indicates that the MAC transmitter has experienced a jabber time-out. This bit is set only when the JD bit of the MAC_Configuration register is not set.
18 FF	Packet Flushed This bit indicates that the DMA or MTL flushed the packet because of a software flush command given by the CPU.
19 PCE	Payload Checksum Error This bit indicates that the Checksum Offload engine had a failure and did not insert any checksum into the encapsulated TCP, UDP, or ICMP payload. This failure can be either because of insufficient bytes, as indicated by the Payload Length field of the IP Header or the MTL starting to forward the packet to the MAC transmitter in Store-and-Forward mode without the checksum having been calculated yet. This second error condition only occurs when the Transmit FIFO depth is less than the length of the Ethernet packet being transmitted to avoid deadlock, the MTL starts forwarding the packet when the FIFO is full, even in the store-and-forward mode. This error can also occur when Bus Error is detected during packet transfer. When the Full Checksum Offload engine is not enabled, this bit is reserved.
20 LoC	Loss of Carrier This bit indicates that Loss of Carrier occurred during packet transmission (that is, the MII_CRS signal was inactive for one or more transmit clock periods during packet transmission). This is valid only for the packets transmitted without collision and when the MAC operates in the half-duplex mode.
21 NC	No Carrier This bit indicates that the carrier sense signal form the PHY was not asserted during transmission.
22 LC	Late Collision This bit indicates that packet transmission was aborted because a collision occurred after the collision window (64 byte times including Preamble in MII mode). This bit is not valid if Underflow Error is set.
23 EC	Excessive Collision This bit indicates that the transmission was aborted after 16 successive collisions while attempting to transmit the current packet. If the DR bit is set in the MAC_Configuration register, this bit is set after first collision and the transmission of the packet is aborted.
24:27 CC	Collision Count This 4-bit counter value indicates the number of collisions occurred before the packet was transmitted. The count is not valid when the EC bit is set.
28 ED	Excessive Deferral This bit indicates that the transmission ended because of excessive deferral of over 24288 bit times (155680 bits times in 1000 Mbps mode or Jumbo Packet enabled mode) if DC bit is set in the MAC_Configuration register. When TBS is enabled in full duplex mode and this bit is set, it indicates that the frame has been dropped after the expiry time has reached.

Table 1430. TDES3 normal descriptor (Write-Back format) (continued)


Field	Description
29 UF	Underflow Error This bit indicates that the MAC aborted the packet because the data arrived late from the system memory. The underflow error can occur because of either of the following conditions: The DMA encountered an empty Transmit Buffer while transmitting the packet The application filled the MTL Tx FIFO slower than the MAC transmit rate The transmission process enters the suspended state and sets the underflow bit corresponding to a queue in the MTL_INTERRUPT_STATUS register.
30 DB	Deferred Bit This bit indicates that the MAC deferred before transmitting because of presence of carrier. This bit is valid only in the half-duplex mode.
31 IHE	IP Header Error When IP Header Error is set, this bit indicates that the Checksum Offload engine detected an IP header error. This bit is valid only when Tx Checksum Offload is enabled. Otherwise, it is reserved. If COE detects an IP header error, it still inserts an IPv4 header checksum if the Ethernet Type field indicates an IPv4 payload. In full duplex mode, when EST/Qbv is enabled and this bit is set, it indicates the frame drop status due to Frame Size error or Schedule Error.

50.4.3.1.10 Transmit context descriptor

The Transmit Context descriptor can be provided any time before a packet descriptor. The context is valid for the current packet and subsequent packets. The context descriptor is used to provide the timestamps for one-step timestamp correction, VLAN Tag ID for VLAN insertion feature, and SA insertion bit for SA insertion. Write back is done on a context descriptor only to reset the OWN bit.

Note: The VLAN Tag IDs and MSS values, provided by the application in a context descriptor with their corresponding Valid bits set, are stored internally by the DMA.
When the outer or inner VLAN tag is provided with the Valid bit set, the DMA always passes the last valid VLAN tag to the MTL. The application cannot invalidate the valid VLAN tag stored by the DMA. The VLAN tag is inserted or replaced based on the control inputs provided for the packet.
The Inner VLAN Tag Control input is used only for the next packet that immediately follows the context descriptor. The application must provide a context descriptor before the normal descriptor of each packet for which the DMA should use the inner VLAN Tag control input.

Figure 1332. Transmit context descriptor format



50.4.3.1.11 TDES0 context descriptor

Table 1431. TDES0 context descriptor

Field	Description
0:31 TTSL	Transmit Packet Timestamp Low For one-step correction, the driver can provide the lower 32 bits of timestamp in this descriptor word. The DMA uses this value as the low word for doing one-step timestamp correction. This field is valid only if the OSTC and TCMSSV bits of TDES3 context descriptor are set.

50.4.3.1.12 TDES1 context descriptor

Table 1432. TDES1 context descriptor

Field	Description
0:31 TTSH	Transmit Packet Timestamp High For one-step correction, the driver can provide the upper 32 bits of timestamp in this descriptor. The DMA uses this value as the high word for doing one-step timestamp correction. This field is valid only if the OSTC and TCMSSV bits of TDES3 context descriptor are set.

50.4.3.1.13 TDES2 context descriptor

Table 1433. TDES2 context descriptor

Field	Description
0:15 IVT	Inner VLAN Tag When the IVLTV bit of TDES3 context descriptor is set and the TCMSSV and OSTC bits of TDES3 context descriptor are reset, TDES2[0:15] contains the inner VLAN Tag to be inserted in the subsequent Transmit packets.
16:17	Reserved
18:31 MSS	Maximum Segment Size When the Enable TCP Segmentation Offloading for TCP/IP Packets option is selected, the driver can provide maximum segment size in this field. This segment size is used while segmenting the TCP/IP payload. This field is valid only if the TCMSSV bit of TDES3 context descriptor is set and the OSTC bit of the TDES3 context descriptor is reset.

50.4.3.1.14 TDES3 context descriptor

Figure 1333. TDES3 context descriptor

0	1	2:3	4	5	6:7	8	9:13	14	15	16:31
OWN	CTXT	Reserved	OSTC	TCMSSV	Reserved	DE	Reserved	IVLTV	VLTV	VT

Table 1434. TDES3 context descriptor

Field	Description
0 OWN	Own Bit When this bit is set, it indicates that the Ethernet module DMA owns the descriptor. When this bit is reset, it indicates that the application owns the descriptor. The DMA clears this bit when either of the following conditions is true: The DMA completes the packet reception. The buffers associated with the descriptor are full.
1 CTXT	Context Type This bit should be set to 1'b1 for Context descriptor.
2:3	Reserved
4 OSTC	One-Step Timestamp Correction Enable When this bit is set, the DMA performs a one-step timestamp correction with reference to the timestamp values provided in TDES0 and TDES1.
5 TCMSSV	One-Step Timestamp Correction Input When this bit and the OSTC bit are set, it indicates that the Timestamp Correction input provided in TDES0 and TDES1 is valid. When the OSTC bit is reset and this bit and the TSE bit of TDES3 are set in subsequent normal descriptor, it indicates that the MSS input in TDES2 is valid.

Table 1434. TDES3 context descriptor (continued)

Field	Description
6:7	Reserved
8 DE	Descriptor Error When this bit is set, it indicates that the descriptor content is incorrect. The DMA sets this bit during write-back while closing the context descriptor. Descriptor Errors can be: – Incorrect sequence from the context descriptor. For example, a location before the first descriptor for a packet. – All 1s. – CD, LD, and FD bits set to 1. **Note:** When Descriptor Error occurs due to All 1s or CTXT, LD, and FD bits set to 1, the Transmit DMA closes the transmit descriptor with DE and LD bits set to 1. When IOC bit in TDES2 of corresponding first descriptor is set to 1, Transmit DMA will set the TI bit in the DMA_CHn_STATUS register **Note:** Based on CTXT, LD, and FD bits of the transmit descriptor, the subsequent descriptor might be considered as the First Descriptor (even if FD bit is not set) and partial packet is sent.
9:11	Reserved
12:13 IVTIR	Inner VLAN Tag Insert or Replace When this bit is set, these bits request the MAC to perform Inner VLAN tagging or untagging before transmitting the packets. If the packet is modified for VLAN tags, the MAC automatically recalculates and replaces the CRC bytes. The following list describes the values of these bits: 00 Do not add the inner VLAN tag. 01 Remove the inner VLAN tag from the packets before transmission. This option should be used only with the VLAN frames. 10 Insert an inner VLAN tag with the tag value programmed in the MAC_VLAN_INCL register or context descriptor. 11 Replace the inner VLAN tag in packets with the tag value programmed in the MAC_Inner_VLAN_Incl register or context descriptor. This option should be used only with the VLAN frames.
14 IVLTV	Inner VLAN Tag Valid When this bit is set, it indicates that the IVT field of TDES2 is valid.
15 VLTV	VLAN Tag Valid When this bit is set, it indicates that the VT field of TDES3 is valid.
16:13 VT	VLAN Tag This field contains the VLAN Tag to be inserted or replaced in the packet. This field is used as VLAN Tag only when the VLTI bit of the MAC_VLAN_INCL register is reset.

50.4.4 Receive descriptor

The DMA in the Ethernet module attempts to read a descriptor only if the Tail Pointer is different from the Base Pointer or current pointer. It is recommended to have a descriptor ring with a length that can accommodate at least two complete packets received by the MAC. Otherwise, the performance of the DMA is impacted greatly because of the unavailability of the descriptors. In such situations, the RxFIFO in MTL becomes full and starts dropping packets.

The following Receive descriptors are present:


- Normal
- Context descriptors

All RX descriptors are prepared by the software and given to the DMA as “Normal” Descriptors with the content as shown in *Section 50.4.4.1: Receive normal descriptor (Read format)*. The DMA reads this descriptor and after transferring a received packet (or part of) to the buffers indicated by the descriptor, the Rx DMA will close the descriptor with the corresponding packet status. The format of this status is given in the *Section 50.4.4.2: Receive normal descriptor (Write-Back format)*.

For some packets, the normal descriptor bits are not enough to write the complete status. For such packets, the RX DMA will write the extended status to the next descriptor (without processing or using the Buffers Pointers embedded in that descriptor). The format and content of this descriptor write back is described in *Section 50.4.4.3: Receive context descriptor*.

50.4.4.1 Receive normal descriptor (Read format)

Figure 1334. Receive normal descriptor (Read format)



Note: In the Receive Descriptor (Read format), if the Buffer Address field is all 0s, the Ethernet module does not transfer data to that buffer and skips to the next buffer or next descriptor.

50.4.4.1.1 RDES0 normal descriptor (Read format)

Table 1435. RDES0 normal descriptor (Read format)

Field	Description
0:31 BUF1AP	Header or Buffer 1 Address Pointer When the SPH bit of Control register of a channel is reset, these bits indicate the physical address of Buffer 1. When the SPH bit is set, these bits indicate the physical address of Header Buffer where the Rx DMA writes the L2/L3/L4 header bytes of the received packet. The application can program a byte-aligned address for this buffer which means that the LS bits of this field can be non-zero. However, while transferring the start of packet, the DMA performs a Write operation with RDES0[30:31] (or RDES0[29:31]/[28:0] in case of 64-/128-bit configuration) as zero. However, the packet data is shifted as per actual offset as given by buffer address pointer. If the address pointer points to a buffer where the middle or last part of the packet is stored, the DMA ignores the offset address and writes to the full location as indicated by the data-width.

50.4.4.1.2 RDES1 normal descriptor (Read format)

Table 1436. RDES1 normal descriptor (Read format)

Field	Description
0:31	This field is reserved.

50.4.4.1.3 RDES2 normal descriptor (Read format)

Table 1437. RDES2 normal descriptor (Read format)

Field	Description
0:31 BUF2AP	Buffer 2 Address Pointer These bits indicate the physical address of Buffer 2. When the SPH bit of the DMA_CH#_Control register is set, the buffer address pointer must be bus width-aligned, that is, RDES2[28:31, 29:31, or 30:31] = 0 corresponding to 128, 64, or 32 bus width. LSBs are ignored internally. When the SPH bit of the DMA_CH#_Control register is reset, there is no limitations on the RDES2 value. However, the RxDMA uses the LS Bits of the pointer address only while transferring the start bytes of a packet. If the BUF2AP is giving the address of a buffer in which the middle or last part of a packet is stored, the DMA ignores BUF2AP[28:31, 29:31, or 30:31] (corresponding to 128- or 64- or 32-bit data-bus) and writes to the complete location.

50.4.4.1.4 RDES3 normal descriptor (Read format)

Figure 1335. RDES3 normal descriptor (Read format)


0	1	2:5	6	7	8:31
OWN	IOC	Reserved	BUF2V	BUF1V	Reserved

Table 1438. RDES3 normal descriptor (Read format)

Field	Description
0 OWN	Own Bit When this bit is set, it indicates that the Ethernet module DMA owns the descriptor. When this bit is reset, it indicates that the application owns the descriptor. The DMA clears this bit when either of the following conditions is true: The DMA completes the packet reception The buffers associated with the descriptor are full
1 IOC	Interrupt Enabled on Completion When this bit is set, an interrupt is issued to the application when the DMA closes this descriptor.
2:5	Reserved
6 BUF2V	Buffer 2 Address Valid When this bit is set, it indicates to the DMA that the buffer 2 address specified in RDES2 is Valid. The application must set this bit so that the DMA can use the address, to which the Buffer 2 address in RDES2 is pointing, to write received packet data.
7 BUF1V	Buffer 1 Address Valid When set, this indicates to the DMA that the buffer 1 address specified in RDES1 is valid. The application must set this value if the address pointed to by Buffer 1 address in RDES1 can be used by the DMA to write received packet data.
8:31	Reserved

50.4.4.2 Receive normal descriptor (Write-Back format)

Figure 1336. Receive normal descriptor (Write-Back format)



50.4.4.2.1 RDES0 normal descriptor (Write-Back format)

Figure 1337. RDES0 normal descriptor (Write-Back format)

0:15	16:31
IVT	OVT

Table 1439. RDES0 normal descriptor (Write-Back format)

Field	Description
0:15 IVT	Inner VLAN Tag This field contains the Inner VLAN tag of the received packet if the RS0V bit of RDES3 is set. This is valid only when Double VLAN tag processing and VLAN tag stripping are enabled.
16:31 OVT	Outer VLAN Tag This field contains the Outer VLAN tag of the received packet if the RS0V bit of RDES3 is set.

50.4.4.2.2 RDES1 normal descriptor (Write-Back format)

The status fields in write-back format are valid only for the last descriptor (RDES3[28] is set).

Figure 1338. RDES1 normal descriptor (Write-Back format)

0:15	16	17	18	19	20:23	24	25	26	27	28	29:31
OPC	TD	TSA	PV	PFT	PMT	IPCE	IPCB	IPV6	IPV4	IPHE	PT

Table 1440. RDES1 normal descriptor (Write-Back format)

Field	Description
0:15 OPC	OAM Sub-Type Code, or MAC Control Packet opcode OAM Sub-Type Code If bits[13:15] of RDES3 are set to 111, this field contains the OAM sub-type and code fields. MAC Control Packet opcode If bits[13:15] of RDES3 are set to 110, this field contains the MAC Control packet opcode field.
16 TD	Timestamp Dropped This bit indicates that the timestamp was captured for this packet but it got dropped in the MTL Rx FIFO because of overflow. This bit is available only when you select the Timestamp feature. Otherwise, this bit is reserved.

Table 1440. RDES1 normal descriptor (Write-Back format) (continued)

Field	Description
17 TSA	Timestamp Available When Timestamp is present, this bit indicates that the timestamp value is available in a context descriptor word 2 (RDES2) and word 1(RDES1). This is valid only when the Last Descriptor bit (RDES3 [3]) is set. The context descriptor is written in the next descriptor just after the last normal descriptor for a packet.
18 PV	PTP Version This bit indicates that the received PTP message has the IEEE 1588 version 2 format. When this bit is reset, it indicates the IEEE 1588 version 1 format. This bit is available only when you select the Timestamp feature. Otherwise, this bit is reserved.
19 PFT	PTP Packet Type This bit indicates that the PTP message is sent directly over Ethernet. This bit is available only when you select the Timestamp feature. Otherwise, this bit is reserved.
20:23 PMT	PTP Message Type These bits are encoded to give the type of the message received: 0000 No PTP message received 0001 SYNC (all clock types) 0010 Follow_Up (all clock types) 0011 Delay_Req (all clock types) 0100 Delay_Resp (all clock types) 0101 Pdelay_Req (in peer-to-peer transparent clock) 0110 Pdelay_Resp (in peer-to-peer transparent clock) 0111 Pdelay_Resp_Follow_Up (in peer-to-peer transparent clock) 1000 Announce 1001 Management 1010 Signaling 1011–1110 Reserved 1111 PTP packet with Reserved message type These bits are available only when you select the Timestamp feature.
24 IPCE	IP Payload Error When this bit is set, it indicates either of the following: The 16-bit IP payload checksum (that is, the TCP, UDP, or ICMP checksum) calculated by the MAC does not match the corresponding checksum field in the received segment. The TCP, UDP, or ICMP segment length does not match the payload length value in the IP Header field. The TCP, UDP, or ICMP segment length is less than minimum allowed segment length for TCP, UDP, or ICMP. Bit 16 (ES) of RDES3 is not set when this bit is set.
25 IPCB	IP Checksum Bypassed This bit indicates that the checksum offload engine is bypassed.
26 IPV6	IPv6 header Present This bit indicates that an IPV6 header is detected.
27 IPV4	IPV4 Header Present This bit indicates that an IPV4 header is detected.

Table 1440. RDES1 normal descriptor (Write-Back format) (continued)

Field	Description
28 IPHE	IP Header Error When this bit is set, it indicates either of the following: The 16-bit IPv4 header checksum calculated by the MAC does not match the received checksum bytes. The IP datagram version is not consistent with the Ethernet Type value. Ethernet packet does not have the expected number of IP header bytes. This bit is valid when either bit 26 or bit 27 is set.
29:31 PT	Payload Type These bits indicate the type of payload encapsulated in the IP datagram processed by the Receive Checksum Offload Engine (COE): 000 Unknown type or IP/AV payload not processed 001 UDP 010 TCP 011 ICMP 110 AV Tagged Data Packet 111 AV Tagged Control Packet 101 AV Untagged Control Packet 100 IGMP if IPV4 Header Present bit is set else data center bridging (DCB) link layer discovery protocol (LLDP) Control Packet If the COE does not process the payload of an IP datagram because there is an IP header error or fragmented IP, it sets these bits to 000.

50.4.4.2.3 RDES2 normal descriptor (Write-Back format)

Figure 1339. RDES2 normal descriptor (Write-Back format)

0:2	3	4	5:12	13	14	15	16	17	18:20	21	22:31
L3L4FM	L4FM	L3FM	MADRM	HF	DAF	SAF	OTS	ITS	Reserved	ARPNR	HL

Table 1441. RDES2 normal descriptor (Write-Back format)

Field	Description
0:2 L3L4FM	Layer 3 and Layer 4 Filter Number Matched These bits indicate the number of the Layer 3 and Layer 4 Filter that matched the received packet: 000 Filter 0 This field is valid only when Bit 3 or Bit 4 is set high. When more than one filter matches, these bits give the number of lowest filter. **Note:** This status is not available when Flexible RX Parser is enabled.
3 L4FM	Layer 4 Filter Match When this bit is set, it indicates that the received packet matches one of the enabled Layer 4 Port Number fields. This status is given only when one of the following conditions is true: Layer 3 fields are not enabled and all enabled Layer 4 fields match All enabled Layer 3 and Layer 4 filter fields match When more than one filter matches, this bit gives the layer 4 filter status of filter indicated by Bits[0:2]. **Note:** This status is not available when Flexible RX Parser is enabled.
4 L3FM	Layer 3 Filter Match When this bit is set, it indicates that the received packet matches one of the enabled Layer 3 IP Address fields. This status is given only when one of the following conditions is true: All enabled Layer 3 fields match and all enabled Layer 4 fields are bypassed. All enabled filter fields match. When more than one filter matches, this bit gives the layer 3 filter status of filter indicated by Bits[0:2]. **Note:** This status is not available when Flexible RX Parser is enabled.
5:12 MADRM	MAC Address Match or Hash Value When the HF bit is reset, this field contains the MAC address register number that matched the Destination address of the received packet. This field is valid only if the DAF bit is reset. When the HF bit is set, this field contains the hash value computed by the MAC. A packet passes the hash filter when the bit corresponding to the hash value is set in the hash filter register. **Note:** This status is not available when Flexible RX Parser is enabled.
13 HF	Hash Filter Status When this bit is set, it indicates that the packet passed the MAC address hash filter. Bits[5:12] indicate the hash value. **Note:** This status is not available when Flexible RX Parser is enabled.
14 DAF	Destination Address Filter Fail When this bit is set, it indicates that the packet failed the DA Filter in the MAC. When Flexible RX Parser is disabled, and this bit is set, it indicates that the packet failed the DA Filter in the MAC. When Flexible RX Parser is enabled, this bit is set to indicate that the packet parsing is incomplete (RXPI) due to ECC error. **Note:** When this bit is set, ES bit of RDES3 is also set.

Table 1441. RDES2 normal descriptor (Write-Back format) (continued)

Field	Description
15 SAF	SA Address Filter Fail When this bit is set, it indicates that the packet failed the SA Filter in the MAC. When Flexible RX Parser is disabled, and this bit is set, it indicates that the packet failed the SA Filter in the MAC. When Flexible RX Parser is enabled, this bit is set to indicate that the packet is dropped (RXPD) by the parser. **Note:** When this bit is set, ES bit of RDES3 is also set.
16 OTS	Outer VLAN Tag Filter Status (OTS) This bit is valid for both Single and Double VLAN Tagged frames.
17 ITS	Inner VLAN Tag Filter Status (ITS) This bit is valid only for Double VLAN Tagged frames.
18:20	Reserved
21 ARPNR	ARP Reply Not Generated When this bit is set, it indicates that the MAC did not generate the ARP Reply for received ARP Request packet. This bit is set when the MAC is busy transmitting ARP reply to earlier ARP request (only one ARP request is processed at a time).
22:31HL	L3/L4 Header Length This field contains the length of the header of the packet split by the MAC at L3 or L4 header boundary as identified by the MAC receiver. This field is valid only when the first descriptor bit is set (FD = 1). The header data is written to the Buffer 1 address of corresponding descriptor. If header length is zero, this field is not valid. It implies that the MAC did not identify and split the header.

50.4.4.2.4 RDES3 normal descriptor (Write-Back format)

Figure 1340. RDES3 normal descriptor (Write-Back format)

0	1	2	3	4	5	6	7	8	9	10	11	12	13:15	16	17:31
OWN	CTXT	FD	LD	RS2V	RS1V	RS0V	CE	GP	RWT	OE	RE	DE	LT	ES	PL

Table 1442. RDES3 normal descriptor (Write-Back format)

Field	Description
0 OWN	Own Bit When this bit is set, it indicates that the Ethernet module DMA owns the descriptor. When this bit is reset, it indicates that the application owns the descriptor. The DMA clears this bit when either of the following conditions is true: The DMA completes the packet reception. The buffers associated with the descriptor are full.
1 CTXT	Receive Context Descriptor When this bit is set, it indicates that the current descriptor is a context type descriptor. The DMA writes 1'b0 to this bit for normal receive descriptor. When CTXT and FD bits are used together, {CTXT, FD} 00 Intermediate Descriptor 01 First Descriptor 10 Reserved 11 Descriptor Error (due to all 1s) **Note:** When Descriptor Error occurs, the Receive DMA closes the receive descriptor indicating Descriptor Error. This receive descriptor is skipped and the buffer addresses are not used to write the packet data Receive DMA will set the CDE bit in DMA_CH#_Status register but not the RI bit even when IOC is set, as this is not marked as last receive descriptor for the packet. The subsequent valid receive descriptor is used to write the packet data.
2 FD	First Descriptor When this bit is set, it indicates that this descriptor contains the first buffer of the packet. If the size of the first buffer is 0, the second buffer contains the beginning of the packet. If the size of the second buffer is also 0, the next descriptor contains the beginning of the packet.
3 LD	Last Descriptor When this bit is set, it indicates that the buffers to which this descriptor is pointing are the last buffers of the packet.
4 RS2V	Receive Status RDES2 Valid When this bit is set, it indicates that the status in RDES2 is valid and it is written by the DMA. This bit is valid only when the LD bit of RDES3 is set.
5 RS1V	Receive Status RDES1 Valid When this bit is set, it indicates that the status in RDES1 is valid and it is written by the DMA. This bit is valid only when the LD bit of RDES3 is set.
6 RS0V	Receive Status RDES0 Valid When this bit is set, it indicates that the status in RDES0 is valid and it is written by the DMA. This bit is valid only when the LD bit of RDES3 is set.
7 CE	CRC Error When this bit is set, it indicates that a Cyclic Redundancy Check (CRC) Error occurred on the received packet. This field is valid only when the LD bit of RDES3 is set.
8 GP	Giant Packet When this bit is set, it indicates that the packet length exceeds the specified maximum Ethernet size of 1518, 1522, or 2000 bytes (9018 or 9022 bytes if jumbo packet enable is set). **Note:** Giant packet indicates only the packet length. It does not cause any packet truncation.

Table 1442. RDES3 normal descriptor (Write-Back format) (continued)

Field	Description
9 RWT	Receive Watchdog Timeout When this bit is set, it indicates that the Receive Watchdog Timer has expired while receiving the current packet. The current packet is truncated after watchdog timeout.
10 OE	Overflow Error When this bit is set, it indicates that the received packet is damaged because of buffer overflow in Rx FIFO. **Note:** This bit is set only when the DMA transfers a partial packet to the application. This happens only when the Rx FIFO is operating in the threshold mode. In the store-and-forward mode, all partial packets are dropped completely in Rx FIFO.
11 RE	Receive Error When this bit is set, it indicates that the MII_RXER signal is asserted while the MII_RX_DV signal is asserted during packet reception. This error also includes carrier extension error in the MII and half-duplex mode. Error can be of less or no extension, or error (rxd!= 0f) during extension.
12 DE	Dribble Bit Error When this bit is set, it indicates that the received packet has a non-integer multiple of bytes (odd nibbles). This bit is valid only in the MII Mode.
13:15 LT	Length/Type Field This field indicates if the packet received is a length packet or a type packet. The encoding of the 3 bits is as follows: 000 The packet is a length packet 001 The packet is a type packet. 011 The packet is a ARP Request packet type 100 The packet is a type packet with VLAN Tag 101 The packet is a type packet with Double VLAN Tag 110 The packet is a MAC Control packet type 111 The packet is a OAM packet type 010 Reserved


Table 1442. RDES3 normal descriptor (Write-Back format) (continued)

Field	Description
16 ES	Error Summary When this bit is set, it indicates the logical OR of the following bits: RDES3[7]: CRC Error RDES3[12]: Dribble Error RDES3[11]: Receive Error RDES3[9]: Watchdog Timeout RDES3[10]: Overflow Error RDES3[8]: Giant Packet RDES2[14]: Destination Address Filter Fail, when Flexible RX Parser is enabled. RDES2[15]: SA Address Filter Fail, when Flexible RX Parser is enabled. This field is valid only when the LD bit of RDES3 is set.
17:31 PL	Packet Length These bits indicate the byte length of the received packet that was transferred to system memory (including CRC). This field is valid when the LD bit of RDES3 is set and Overflow Error bits are reset. The packet length also includes the two bytes appended to the Ethernet packet when IP checksum calculation is enabled and the received packet is not a MAC control packet. This field is valid when the LD bit of RDES3 is set. When the Last Descriptor and Error Summary bits are not set, this field indicates the accumulated number of bytes that have been transferred for the current packet.

50.4.4.3 Receive context descriptor

This descriptor is read-only for the application. Only DMA can write to this descriptor. The context descriptor provides information about the extended status related to the last received packet. The Bit 1 of RDES3 indicates the context type descriptor.

Figure 1341. Receive context descriptor



50.4.4.3.1 RDES0 context descriptor

Table 1443. RDES0 context descriptor

Field	Description
0:31 RTSL	Receive Packet Timestamp Low The DMA updates this field with least significant 32 bits of the timestamp captured for corresponding Receive packet. When this field and the RTSH field of RDES1 show all-ones value, the timestamp must be considered as corrupt.

50.4.4.3.2 RDES1 context descriptor

Table 1444. RDES1 context descriptor

Field	Description
0:31 RTSH	Receive Packet Timestamp High The DMA updates this field with most significant 32 bits of the timestamp captured for corresponding receive packet. When this field and the RTSL field of RDES0 show all-ones value, the timestamp must be considered as corrupt.

50.4.4.3.3 RDES2 context descriptor

Table 1445. RDES2 context descriptor

Field	Description
0:31	Reserved

50.4.4.3.4 RDES3 context descriptor

Figure 1342. RDES3 context descriptor

0	1	2	3:31
OWN	CTXT	DE	Reserved

Table 1446. RDES3 context descriptor

Field	Description
0 OWN	Own Bit When this bit is set, it indicates that the DMA owns the descriptor. When this bit is reset, it indicates that the application owns the descriptor. The DMA clears this bit when either of the following conditions is true: The DMA completes the packet reception. The buffers associated with the descriptor are full.
1 CTXT	Receive Context Descriptor When this bit is set, it indicates that the current descriptor is a context descriptor. The DMA writes 1'b1 to this bit for context descriptor. DMA writes 2fb11 to indicate a descriptor error due to all 1s. When CTXT and DE bits are used together, {CTXT, DE} 00 Reserved 01 Reserved 10 Context Descriptor 11 Descriptor Error **Note:** When Descriptor Error occurs, the Receive DMA closes the receive descriptor indicating Descriptor Error. This receive descriptor is skipped and the buffer addresses are not used to write the packet data Receive DMA will set the CDE bit in DMA_CH#_Status register but not the RI bit even when IOC is set, as this is not marked as last receive descriptor for the packet. The subsequent valid receive descriptor is used to write the packet data.
2 DE	Descriptor Error Refer to the CTXT bit description for details of using the DE bit along with CTXT bit.
3:31	Reserved

50.4.5 Enhanced descriptor for time-based scheduling


The time-based scheduling feature needs Enhanced Descriptors (that are 32 Bytes) to be enabled on all the DMA channels that intend to use the feature (by setting the EDSE bit of DMA_CH*n*_TX_Control register).

The structure of 32-byte descriptor for the context and the normal descriptor in Read and Write formats are described in the following sections.

50.4.5.1 Enhanced context descriptor (Read, 32-bit mode)


The first 16 bytes of the enhanced context descriptor (ETDESC4 to ETDESC7) are reserved and must be zeros. The fields present in last bytes of the descriptor (TDESC0 to TDESC3) are same as the context descriptor (TDESC0 to TDESC3) in 16 byte format.

Figure 1343. Enhanced context descriptor - Read



50.4.5.2 Enhanced context descriptor (Write, 32-bit mode)

Figure 1344. Enhanced context descriptor - Write



50.4.5.3 Enhanced Normal descriptor - Read (32-bit mode)

The fields present in the first 16 bytes of the Enhanced Descriptor format of normal descriptor are as follows:

- LTV


  Launch Time Valid indicates the Launch Time (LT) and GSN fields present in the descriptor are valid.

  The LTV must be set only if the FD bit of the descriptor is not.
- GSN

  This field indicates the GCL slot number associated with the packet.
- Launch Time (LT)


  This field indicates the Launch Time associated with the packet.

Figure 1345. Enhanced normal descriptor - Read (32-bit mode)



50.4.5.4 Enhanced normal descriptor (Write, 32-bit mode)

Figure 1346. Enhanced normal descriptor Write (32-bit mode)



Note: All the enhanced descriptor examples, assumes a 32-bit data width configuration. However, the same definitions are valid in 64- and 128-bit configurations.

In both the write back formats, no modifications can be done to the extended 16 bytes. The rest of the 16 bytes (TDESC0 to TDESC3) are written back as per the previous 16 bytes Descriptor format.

Fetch time when enabled overrides the AV slot function.

When TSO is enabled, the Launch and Fetch times are applicable to first segment that is transferred, all subsequent segments do not have any time restrictions.

When an unaligned new GCL list (with a different CTR) is installed it is recommended not to have traffic during the installation of the new list. Any traffic during the switching of the lists might have unpredictable behavior regarding Fetch, Launch, and Launch expiry as the CTR and BTR values get updated while the frame is being processed.

50.5 Programming guidelines

This section provides the instructions for initializing the DMA or MAC registers in the proper sequence.

50.5.1 Initializing DMA

Complete the following steps to initialize the DMA:

1. Provide a software reset. This resets all of the MAC internal registers and logic (bit 31 of *DMA mode register (DMA_MODE)*).
2. Wait for the completion of the reset process (poll bit 31 of the *DMA mode register (DMA_MODE)*, which is only cleared after the reset operation is completed).
3. Program the following fields to initialize the *DMA system bus mode register (DMA_SYSBUS_MODE)*:
   a) AAL
   b) Fixed burst or undefined burst
   c) Burst mode values for AHB bus interface
4. Create a descriptor list for transmit and receive. In addition, ensure that the receive descriptors are owned by DMA (set bit 0 of descriptor TDES3/RDES3).

Note: Descriptor address from start to end of the ring should not cross the 4 GB boundary.

5. Program the Transmit and Receive Ring length registers (DMA_CH*n*_TxDesc_Ring_Length and DMA_CH*n*_RxDesc_Ring_Length). The ring length programmed must be at least 4.
6. Initialize receive and transmit descriptor list address with the base address of the transmit and receive descriptor (DMA_CH*n*_TxDesc_List_Address, DMA_CH*n*_RxDesc_List_Address). Also, program transmit and receive tail pointer registers indicating to the DMA about the available descriptors (DMA_CH*n*_TxDesc_Tail_Pointer and DMA_CH*n*_RxDesc_Tail_Pointer).
7. Program the settings of the following registers for the parameters such as maximum burst-length (PBL) initiated by DMA, descriptor skip lengths, OSP in case of TxDMA, RBSZ in case of RxDMA, and so on:
   a) DMA_CH*n*_TX_Control
   b) DMA_CH*n*_TX_Control
   c) DMA_CH*n*_TX_Control
8. Enable the interrupts by programming the DMA_CH*n*_Interrupt_Enable register.
9. Start the Receive and Transmit DMAs by setting SR (bit 31) of the DMA_CH*n*_RX_Control and ST (bit 31) of the DMA_CH*n*_TX_Control register.
10. Repeat steps *4* to *9* for all the Tx DMA and Rx DMA channels selected in the hardware.

50.5.2 Initializing MTL registers

Complete the following steps to initialize the MTL registers:

1. Program the Tx Scheduling (SCHALG) and Receive Arbitration Algorithm (RAA) fields in MTL_Operation_Mode to initialize the MTL operation for multiple Tx and Rx queues.
2. Program the Receive Queue to DMA mapping in the MTL_RxQ_DMA_Map0 register.

3. Program the following fields to initialize the mode of operation in the MTL_TxQ0_Operation_Mode register:
   a) Transmit Store And Forward (TSF) or Transmit Threshold Control (TTC) in case of threshold mode.
   b) Transmit Queue Enable (TXQEN) to value 2‘b10 to enable Transmit Queue0.
   c) Transmit Queue Size (TQS).
4. Program the following fields to initialize the mode of operation in the MTL_RxQ0_Operation_Mode register:
   a) Receive Store and Forward (RSF) or RTC in case of Threshold mode.
   b) Flow Control Activation and De-activation thresholds for MTL Receive FIFO (RFA and RFD).
   c) Error Packet and undersized good Packet forwarding enable (FEP and FUP)
   d) Receive Queue Size (RQS).
5. Repeat previous two steps for the second MTL Tx and Rx queue.

50.5.3 Initializing MAC

The following MAC Initialization operations can be performed after DMA initialization. If the MAC initialization is completed before the DMA is configured, enable the MAC receiver (last step in the following sequence) only after the DMA is active. Otherwise, received frames fill the Rx FIFO and overflow.

1. Provide the MAC address registers: MAC_Address0_High and MAC_Address0_Low. For more than one MAC address program the MAC addresses appropriately.
2. Program the following fields to set the appropriate filters for the incoming frames in the MAC_Packet_Filter register:
   a) Receive All
   b) Promiscuous mode
   c) Hash or Perfect Filter
   d) Unicast, multicast, broadcast, and control frames filter settings
3. Program the following fields for proper flow control in the MAC_Q0_Tx_Flow_Ctrl register:
   a) Pause time and other Pause frame control bits
   b) Transmit Flow control bits
   c) Flow Control Busy
4. Program the MAC_INTERRUPT_ENABLE register, as required.
5. Program the appropriate fields in the MAC_Configuration register. For ex: Inter-packet gap while transmission and jabber disable.
6. Set bit 31 and 30 in MAC_Configuration registers to start the MAC transmitter and receiver.

50.5.3.1 For normal operation

Complete the following steps:

1. For normal transmit and receive interrupts, read the interrupt status. Then, poll the descriptors, reading the status of the descriptor owned by the Host (either transmit or receive).
2. Set appropriate values for the descriptors, ensuring that transmit and receive descriptors are owned by the DMA to resume the transmission and reception of data.
3. If the descriptors are not owned by the DMA (or no descriptor is available), the DMA goes into SUSPEND state. The transmission or reception can be resumed by freeing the descriptors and writing the descriptor tail pointer to Tx/Rx tail pointer register.
   a) DMA_CH*n*_TxDesc_Tail_Pointer
   b) DMA_CH*n*_RxDesc_Tail_Pointer
4. The values of the current host transmitter or receiver descriptor address pointer can be read for the debug process.
   a) DMA_CH*n*_Current_App_TxDesc
   b) DMA_CH*n*_Current_App_RxDesc
5. The values of the current host transmit buffer address pointer and receive buffer address pointer can be read for the debug process.
   a) DMA_CH*n*_Current_App_TxBuffer
   b) DMA_CH*n*_Current_App_RxBuffer

50.5.3.2 For stopping and starting transmission

Complete the following steps to pause the transmission for some time.

Note: The steps are provided for Channel 0.

1. Disable the transmit DMA (if applicable) by clearing Bit 31 (ST) of the DMA_CH*n*_TX_Control register.
2. Wait for any previous frame transmissions to complete. You can check this by reading the appropriate bits of the MTL_TxQ0_Debug register (TRCSTS is not 01 and TXQSTS=0).
3. Disable the MAC transmitter and MAC receiver by clearing Bit 31 (RE) and Bit 30(TE) of the MAC_Configuration register.
4. Disable the receive DMA (if applicable), after making sure that the data in the Rx FIFO is transferred to the system memory (by reading the appropriate bits of the MTL_RxQ0_Debug register, PRXQ=0 and RXQSTS=00).
5. Make sure that both Tx Queue and Rx Queue are empty (TXQSTS is 0 in the MTL_TxQ0_Debug register and RXQSTS is 0 in the MTL_RxQ0_Debug register).
6. To restart the operation, first start the DMAs, and then enable the MAC transmitter and receiver.

Note: Do not change the configuration (such as duplex mode, speed, port, or loop back) when the MAC is actively transmitting or receiving. The Software should change these parameters only when the MAC transmitter and receiver are not active.
Similarly the DMA related configuration should not be changed when Transmit and Receive DMA are in active.

50.5.3.3 Programming guidelines for switching to new descriptor list in RxDMA

Switching to a new descriptor list is different in the Rx DMA compared to the Tx DMA. Switching to a new descriptor list is permitted when the RxDMA is in SUSPEND state, as clarified by the following points:

- Generally, RxDMA prepares the descriptors in advance.
- If the RxDMA goes to SUSPEND due to descriptors not being available, a major failure occurs (software is not able to free the filled-up descriptors/buffers). If this issue is not rectified immediately, frames will be lost because of an RxFIFO Overflow. Therefore, the software is allowed to create a new descriptor list and program the RxDMA to start using it immediately, without going into STOP state.

50.5.4 Programming guidelines for multi-channel multi-queuing

Following are the steps for Transmit:

1. Program the Transmit queue size in the TQS field of MTL_TxQ*n*_Operation_Mode register. Based on the value programmed in TQS field, the size of the queue is determined. In the Transmit operation, the number of channels is equal to the number of the queues. Due to this reason, the Channel to Queue mapping is fixed.
2. Enable ST bit of DMA_CH*n*_TX_Control register and corresponding TXQEN in MTL_TxQ*n*_Operation_Mode register.
3. The scheduling method need to be programmed in SCHALG of the MTL_Operation_Mode register.
4. In case of CBS algorithm in AVB queues, the following registers also needs to be programmed as required:
   a) MTL_TxQ*n*_ETS_Control
   b) MTL_TxQ*n*_SendSlopeCredit
   c) MTL_TxQ*n*_HiCredit
   d) MTL_TxQ*n*_LoCredit

Following are the steps for Receive:

1. Program the Receive queue size in the RQS field of MTL_RxQ*n*_Operation_Mode Register. Based on the value programmed in RQS field, the size of the queue is determined.
2. Enable the Receive Queues 0 to 1 in the fields RXQ0EN to RXQ1EN in MAC_RxQ_Ctrl0 Register for AV. In DMA configurations, SR bit of statically or dynamically mapped DMA_CH*n*_RX_Control Register and corresponding RXQ*n*_EN in MAC_RxQ_Ctrl0 Register needs to be enabled.
3. The MAC routes the Rx packets to the Rx Queues based on following packet types:
   a) AV PTP Packets: Based on the programming of AVPTPQ in MAC_RxQ_Ctrl1 Register.
   b) AV Untagged Control packets: Based on the programming of AVCPQ in MAC_RxQ_Ctrl1 register.
   c) VLAN Tag Priority field in VLAN Tagged packets: Program PSRQ1-0 of the MAC_RxQ_Ctrl2 register for the routing of tagged packets based on the USP (user Priority) field of the received packets to the Rx Queues 0 to 1.
   d) The AV tagged control and data packets are also routed based on PSRQ field of the MAC_RxQ_Ctrl2 register.

4. If multiple RX DMA channels are enabled, the following programming should be done for proper arbitration and mapping:
   a) Program the RAA field of MTL_Operation_Mode register to select the arbitration algorithm to decide which RxQ is read out from the RxFIFO memory.
   b) Program the MTL_RxQ*n*_Control to decide the weights and the packet arbitration for each RxQ.
   c) If static mapping is programmed in MTL_RxQ_DMA_Map0 register (RXQ*n*DADMACH is reset to 0), bits RXQx2DMA and others need to be programmed to select the channel for which each queue is mapped.
   d) Set RXQ*n*DADMACH bit in MTL_RxQ_DMA_Map0 Register to select dynamic mapping of packets in each RxQueue.
   e) In dynamic channel mapping, the routing of a packet to a specific RxDMA channel is decided by the value of DCS field in the lowest MAC Address Register.

Note: The priorities set in PSRQ1-0 should be unique.

50.5.4.1 Programming guidelines for recovering from DMA channel failure

When the DMA channel issues a bus error, follow these steps to recover from the failure.

50.5.4.1.1 Recovering from the receive DMA channel failure

Follow these steps if you get bus error in the Receive DMA channel:

1. Set the RPF bit to 1. This flushes all the packets one after the other.
   This step is optional. However, setting this bit prevents HOL (head-of-line) blocking in the Rx queues when packets sent to the RXDMA are stopped due to bus error.
2. Re-program the specific Registers of the DMA channel.
3. Start the DMA channel.

50.5.4.1.2 Recovering from the transmit DMA channel failure

1. Stop the specific DMA channel, even if it is in active state.
2. Flush the corresponding MTL queue.
3. Re-program the specific Registers of the DMA channel.
4. Start the DMA channel.

50.5.5 Programming guidelines for MII link state transitions

The following steps are to be performed when the link is down but the Transmit and Receive clocks are running:

Note: The steps are provided for Channel 0.

1. Disable the Transmit DMA (if applicable) by clearing Bit 31 (ST) of DMA_CH*n*_TX_Control register.
2. Disable the MAC receiver by clearing Bit 29 (RE) of the MAC_Configuration register
3. Wait for any previous frame transmissions to complete. You can check this by reading the appropriate bits of MTL_TxQ0_Debug register (TRCSTS is not 01).
   -or-
   Flush the Tx FIFO for faster empty operation.
4. Disable the MAC transmitter by clearing Bit 30 (TE) of the MAC_Configuration register.

5. Make sure that both Tx Queue and Rx Queue are empty (TXQSTS is 0 in the MTL_TxQ0_Debug register and RXQSTS is 0 in the MTL_RxQ0_Debug register).
6. After the link is up, read the PHY registers to know the latest configuration and accordingly program the MAC registers.
7. Restart the operation by starting the Tx DMA, and then enabling the MAC Transmitter and Receiver.

You do not need to disable the Rx DMA. As the Receiver is disabled, the FIFO does not get any data in the Rx FIFO.

Do the following steps when the link is down and the Transmit and Receive clocks are stopped:

Note: The steps are provided for Channel 0.

1. Disable the MAC Transmitter and Receiver by clearing bits RE and TE of MAC_Configuration register. This will not take effect immediately as the clocks are absent.
2. Wait till the link is up and the clocks are restored.
3. Wait for the completion of the transfer of any partial frame if any at time of stopping of Transmit/Receive clock. This can be checked by reading the MAC_Debug Register (should be all-zero). Some old packets may still remain in the TXFIFO as the MAC Transmitter is stopped.
4. Read the PHY registers to know the latest operating mode and accordingly program the MAC registers.
5. Restart the MAC Transmitter and Receiver by setting RE and TE bits.

50.5.6 Programming guidelines for IEEE 1588 timestamping

50.5.6.1 Initialization guideline for system time generation

The timestamp feature is enabled by setting Bit 31 of the MAC_Timestamp_Control register. However, it is essential that the timestamp counter should be initialized after this bit is set. Complete the following steps during for initialization:

1. Mask the Timestamp Trigger interrupt by clearing the bit 15 of MAC_INTERRUPT_ENABLE register.
2. Set Bit 31 of MAC_Timestamp_Control register to enable timestamping.
3. Program MAC_Sub_Second_Increment Register based on the PTP clock frequency.
4. If you are using the Fine Correction approach, program MAC_Timestamp_Addend and set Bit 26 of MAC_Timestamp_Control register.
5. Poll the MAC_Timestamp_Control register until Bit 26 is cleared.
6. Program Bit 30 of MAC_Timestamp_Control register to select the Fine Update method (if required).
7. Program MAC_System_Time_Seconds_Update Register and MAC_System_Time_Nanoseconds_Update Register with the appropriate time value.
8. Set Bit 29 in MAC_Timestamp_Control register.
   The timestamp counter starts operation as soon as it is initialized with the value written in the Timestamp Update registers.

If one-step timestamping is enabled:

a) To enable one-step timestamping, program Bit 4 of the TDES Context Descriptor.

b) Program registers MAC_Timestamp_Ingress_Asym_Corr and MAC_Timestamp_Egress_Asym_Corr to update the correction field in PDelay_Req PTP messages.

9. Enable the MAC receiver and transmitter for proper timestamping.

Note: If timestamp operation is disabled by clearing Bit 31 of MAC_Timestamp_Control Register, you need to repeat all these steps to restart the timestamp operation.

50.5.6.2 System time correction

To synchronize or update the system time in one process (coarse correction method), complete the following steps:

1. Set the offset (positive or negative) in the Timestamp Update registers (MAC_System_Time_Seconds_Update and MAC_System_Time_Nanoseconds_Update).
2. Set Bit 28 (TSUPDT) of the MAC_Timestamp_Control Register.
   The value in the Timestamp Update registers is added to or subtracted from the system time when the TSUPDT bit is cleared.

To synchronize or update the system time to reduce system-time jitter (fine correction method), complete the following steps:

1. With the help of the algorithm explained in System Time Register Module, calculate the rate by which you want to make the system time increments slower or faster.
2. Update the MAC_Timestamp_Addend with the new value and set Bit 26 of the MAC_Timestamp_Control register.
3. Wait for the time for which you want the new value of the Addend register to be active. You can do this by enabling the Timestamp Trigger interrupt after the system time reaches the target value.
4. Program the required target time in the MAC_PPS0_Target_Time_Seconds register and the MAC_PPS0_Target_Time_Nanoseconds register.
5. Enable the Timestamp interrupt in bit 19 of MAC_INTERRUPT_ENABLE register.
6. Set bit 27 in Register MAC_Timestamp_Control.
7. When this trigger causes an interrupt, read MAC_INTERRUPT_STATUS register.
8. Reprogram MAC_Timestamp_Addend register with the old value and set bit 26 again.

50.5.7 Programming guidelines for AV feature

Complete the following steps to initialize the DMA for AV feature:

1. Provide a software reset to reset all QOS internal registers and logic (bit 31 in DMA_Mode register).
2. Wait for the completion of the reset process. Poll bit 31 of the DMA_Mode register, which is cleared only after the reset operation is completed.
3. Program the fields to initialize the DMA register by setting the values in DMA_Mode register.
4. Create a proper descriptor list for transmit and receive. In addition, ensure that the DMA owns the Transmit and Receive descriptors. When OSF mode is used, at least two TX descriptors are required.

5. Make sure that your software creates three or more different transmit or receive descriptors in the list before reusing any of the descriptors.
6. Program the Transmit and Receive Ring length registers. The ring length programmed must be at least 4. Then initialize receive and transmit descriptor list address with the base address of transmit and receive descriptor. Finally program the Transmit and Receive tail pointer registers indicating to the DMA about the available descriptors:
   a) DMA_CH*n*_TxDesc_Ring_Length
   b) DMA_CH*n*_RxDesc_Ring_Length
   c) DMA_CH*n*_TxDesc_List_Address
   d) DMA_CH*n*_RxDesc_List_Address
   e) DMA_CH*n*_TxDesc_Tail_Pointer
   f) DMA_CHn_RxDesc_Tail_Pointer
7. Program the following fields to initialize the mode of operation in the MTL_TxQ1_Operation_Mode register:
   a) Transmit Store And Forward (TSF)
   b) Transmit Threshold Control (TTC)
   c) Transmit Queue Enable (TXQEN) to value 2‘b10 to enable Transmit Queue0
   d) Transmit Queue Size (TQS)
8. Enable the interrupts by programming the DMA_CH*n*_Interrupt_Enable register.
9. Repeat steps *4* through *9* for all additional channels of AV feature.
10. Program the CBS control register, idleSlope, sendSlope, hiCredit, and loCredit registers of the AV Queues.
11. Start the Receive and Transmit DMA by setting bit 31 of the DMA_CH*n*_TX_Control register and bit 31 of the DMA_CH*n*_RX_Control register.

50.5.7.1 Enabling slot number checking

The slot number check feature is used to specify the intervals at which the DMA Channels mapped to AV Queues fetches the frames from the AHB system bus. This feature is useful for a uniform and periodic transfer of the AV traffic from the host memory. The feature is available only when you enable time-stamping and program the MAC_Sub_Second_Increment register. Complete the following steps to enable the slot number checking:

Note: These steps should be completed after Step 10 and before Step 11 of Section 50.5.7: Programming guidelines for AV feature.

1. Enable time-stamping by following the steps described in *Section 50.5.6.1: Initialization guideline for system time generation*.
2. Make sure that the SLOTNUM field (bits 9:12) of TDES3 Normal Descriptor (Read Format) contains a valid slot number. You can read the current reference slot number from the DMA_CH*n*_Slot_Function_Control_Status.
3. Set Bit 31 (ESC) of the Slot Function Control and Status register of a channel to enable the slot number checking.

50.5.7.2 Enabling average bits per slot reporting

The CBS Status register of the additional AV channels provides information about the average bits that are transmitted in a slot. The software can asynchronously read this

register to retrieve information about the average bits transmitted per slot. Complete the following steps to enable average bits per slot reporting:

1. Enable time-stamping by following the steps described in *Section 50.5.6.1: Initialization guideline for system time generation*.
2. Program Bits [25:27], SLC, of the MTL_TxQ*n*_ETS_Control register of a channel with number of slots over which the average transmitted bits per slot need to be computed.
3. Enable Bit 22 (ABPSSIE) of the MTL_Q*n*_Interrupt_Control_Status register of a channel to generate the average bits per slot interrupt.
4. Read Bits [15:31], ABS, from the MTL_TxQ*n*_ETS_Status register of a channel on each interrupt.

Note: The software can read the ABS bits in polling mode even if the ABPSIE bit is not enabled. When high, bit 30 (ABPSIS) of the MTL_TxQn_ETS_Status register indicates that a new value is updated in the ABS field.

The frequency of this interrupt depends on the value programmed in the Step 2. For example, when you program value 0 in the SLC field, the interrupt is generated at every 125 microsecond.
When not required, you can disable this interrupt to stop the interrupt flooding.

50.5.8 Programming guidelines for energy efficient ethernet

50.5.8.1 Entering and exiting the Tx LPI mode

For entering and exiting the Tx LPI Mode, complete the following steps:

1. Read the PHY register through the MDIO interface, check if the remote end has the EEE capability, and then negotiate the timer values.
2. Program the PHY registers through the MDIO interface (including the RX_CLK_stoppable bit that indicates to the PHY whether to stop Rx clock in LPI mode).
3. Program Bits[6:15] and Bits[16:31] in MAC_LPI_Timers_Control register.
4. Read the link status of the PHY chip by using the MDIO interface and update Bit 14 of MAC_LPI_Control_Status accordingly. This update should be done whenever the link status in the PHY chip changes.
5. Program the MAC_1US_Tic_Counter as per the frequency of the clock used for accessing the CSR slave port.
6. Program the MAC_LPI_Entry_Timer register (LPIET) with the IDLE time for which the MAC should wait before entering the LPI state on its own.
7. Set LPIET and LPITXA (bit[11:12]) of MAC_LPI_Control_Status register to enable the auto-entry into LPI and auto-exit of MAC from LPI state.
8. Set Bit 15 of MAC_LPI_Control_Status register to make the MAC Transmitter enter the LPI state.
   The MAC enters the LPI mode after completing all scheduled packets and remains IDLE for the time indicated by LPIET. It sets the TLPIEN (bit[31]) after entry to LPI state.
9. When a packet is scheduled for transmission (when the TxDMA comes out of IDLE state or when a packet is presented at ATI or MTI interface), the MAC Transmitter exits

LPI state automatically. It waits for TWT time before setting the TLPIEX interrupt status bit and then resume the packet transmission.

10. MAC Transmitter re-enters LPI state if it remains IDLE for LPIET time and sets the TLPIEN bit and the entry-exit cycle continues.
11. Reset LPITXEN in case the application wants to over-ride the auto-entry/exit modes and make the MAC Transmitter exit the LPI state directly.

Note: To make the MAC enter the LPI state only after it completes the transmission of all queued frames in the Tx FIFO, you should set Bit 12 in MAC_LPI_Control_Status register.
To switch off the MII Transmit Clock during the LPI state, use the sbd_tx_clk_gating_ctrl_o signal for gating the clock input.
To switch off the CSR clock or power to the rest of the system during the LPI state, you should wait for the TLPIEN interrupt of MAC_LPI_Control_Status register to be generated. Restore the clocks before performing step 6 when you want to come out of the LPI state.

50.5.8.2 Gating off the CSR clock in the LPI mode

You can gate off the CSR clock to save the power when the MAC is in the Low-Power Idle (LPI) mode.

50.5.8.3 Gating off the CSR clock in the Rx LPI mode

The following operations are performed when the MAC receives the LPI pattern from the PHY.

1. The MAC RX enters the LPI mode and the Rx LPI entry interrupt status [RLPIEN] interrupt of MAC_LPI_Control_Status register is set.
2. The interrupt pin is asserted. The interrupt is cleared when the host reads the MAC_LPI_Control_Status register.

After the interrupt is asserted and the MAC Tx is also in the LPI mode, you can gate-off the CSR clock. If the MAC TX is not in the LPI mode when you gate off the CSR clock, the events on the MAC transmitter do not get reported or updated in the CSR.

For restoring the CSR clock, wait for the LPI exit indication from the PHY after which the MAC asserts the LPI exit interrupt on lpi_intr_o (synchronous to clk_rx_i). The lpi_intr_o interrupt is cleared when MAC_LPI_Control_Status register is read.

50.5.8.4 Gating off the CSR clock in the Tx LPI mode

The following operations are performed when Bit 15 (LPIEN) of MAC_LPI_Control_Status register is set:

1. The Transmit LPI Entry interrupt (TLPIEN bit of MAC_LPI_Control_Status register) is set.
2. The interrupt pin is asserted. The interrupt is cleared when the host reads the MAC_LPI_Control_Status register.

After the interrupt is asserted and the MAC RX is also in the LPI mode, you can gate off the CSR clock. If the MAC RX is not in the LPI mode when you gate off the CSR clock, the events on the MAC receiver do not get reported or updated in the CSR.

For restoring the CSR clock, switch on the CSR clock when the MAC has to come out of the TX LPI mode. After the CSR clock is resumed, reset Bit 15 (LPIEN) of MAC_LPI_Control_Status register to bring the MAC out of the LPI mode.

50.5.9 Programming guidelines for flexible Pulse-Per-Second (PPS) output

50.5.9.1 Generating single pulse on PPS

1. Program 11 or 10 (for interrupt) in Bits [25:26], TRGTMODSEL, of the MAC_PPS_Control register. This instructs the MAC to use the Target Time registers (MAC_PPS0_Target_Time_Seconds and MAC_PPS0_Target_Time_Nanoseconds) for start time of PPS signal output.
2. Program the start time value in the Target Time registers (MAC_PPS0_Target_Time_Seconds and MAC_PPS0_Target_Time_Nanoseconds).
3. Program the width of the PPS signal output in MAC_PPS0_Width Register.
4. Program Bits [28:31], PPSCMD, of MAC_PPS_Control to 0001. This instructs the MAC to generate single pulse on the PPS signal output at the time programmed in the Target Time registers.

When the PPSCMD is executed (PPSCMD bits = 0), you can cancel the pulse generation by giving the Cancel Start Command (PPSCMD=0011) before the programmed start time elapses. You can also program the behavior of the next pulse in advance. To program the next pulse:

1. Program the start time for the next pulse in the Target Time registers. This time should be more than the time at which the falling edge occurs for the previous pulse.
2. Program the width of the next PPS signal output in MAC_PPS0_Width.
3. Program Bits [28:3], PPSCMD, of MAC_PPS_Control to generate a single pulse after the time at which the previous pulse is de-asserted. This instructs the MAC to generate single pulse on the PPS signal output, at the time programmed in Target Time registers.

If you give this command before the previous pulse becomes low, then the new command overwrites the previous command and the QOS may generate only 1 extended pulse.

50.5.9.2 Generating a pulse train on PPS

1. Program 11 or 10 (for interrupt) in Bits [25:26], TRGTMODSEL, of MAC_PPS_Control register. This instructs the MAC to use the Target Time registers (MAC_PPS0_Target_Time_Seconds and MAC_PPS0_Target_Time_Nanoseconds) for start time of the PPS signal output.
2. Program the start time value in the Target Time registers (MAC_PPS0_Target_Time_Seconds and MAC_PPS0_Target_Time_Nanoseconds).
3. Program the interval value between the train of pulses on the PPS signal output in MAC_PPS0_Interval Register.
4. Program the width of the PPS signal output in MAC_PPS0_Width Register.
5. Program Bits[28:3], PPSCMD, of MAC_PPS_Control Register to 0010. This instructs the MAC to generate train of pulses on the PPS signal output with start time programmed in Target Time registers.

By default, the PPS pulse train is free-running unless stopped by ‘STOP Pulse train at time’ or ‘STOP Pulse Train immediately’ commands

6. Program the stop value in the Target Time registers. Ensure that Bit 0 (TSTRBUSY) of MAC_PPS0_Target_Time_Nanoseconds Register is reset before programming the Target Time registers again.
7. Program the PPSCMD field (bit [28:31]) of MAC_PPS_Control to 0100. This stops the train of pulses on PPS signal output after the programmed stop time specified in Step *6* elapses.

You can stop the pulse train at any time by programming 0101 in the PPSCMD field. Similarly, you can cancel the Stop Pulse train command (given in Step 7) by programming 0110 in the PPSCMD field before the time (programmed in Step 6) elapses. You can cancel the pulse train generation by programming 0011 in the PPSCMD field before the programmed start time (in Step 2) elapses.

50.5.9.3 Generating an Interrupt without affecting the PPS

The Bits [25:26], TRGTMODSEL, of the MAC_PPS_Control Register enable you to program the Target Time registers (MAC_PPS0_Target_Time_Seconds and MAC_PPS0_Target_Time_Nanoseconds) to do any one of the following:

- Generate only interrupts
- Generate interrupts and the PPS start and stop time
- Generate only PPS start and stop time

To program the Target Time registers to generate only interrupt event:

1. Program 00 (for interrupt) in Bits [25:26], TRGTMODSEL, of MAC_PPS_Control register. This instructs the MAC to use the Target Time registers for target time interrupt.
2. Program a target time value in the Target Time registers. This instructs the MAC to generate an interrupt when the target time elapses.
   If Bits [25:26], TRGTMODSEL, are changed (for example, to control the PPS), then the interrupt generation is over-written with the new mode and new programmed Target Time register value.

50.5.10 Programming guidelines for TSO

The TCP Segmentation Offload (TSO) engine is used to offload the TCP segmentation functions to the hardware. To program the TSO, set the TSE bit to enable TCP packet segmentation, and program descriptor fields to enable TSO for the current packet.

Complete the following steps to program TSO:

1. Program the TSE bit of corresponding DMA_CH[n]_Tx_Control register to enable TCP packet segmentation in that DMA.
2. In addition to the normal transfer descriptor setting, the following descriptor fields must be programmed to enable TSO for the current packet:
   a) Enable TSE in Bit 18 of TDES3.
   b) Program the length of the un-segmented TCP/IP packet payload in bits [17:0] of TDES3 and the TCP header in bits [22:19] of TDES3.
   c) Program the maximum size of the segment in MSS of DMA_CH[n]_Control register or MSS in the context descriptor.

If MSS field is programmed in both DMA_CH[n]_Control register and in the context descriptor, the latest software programmed sequence is considered.

3. The header of the unsegmented TCP/IP packet should be in Buffer 1 of the first descriptor and this buffer must not hold any payload bytes. The payload is allocated to Buffer 2 and the buffers of the subsequent descriptors.

Note: If TSE is enabled in TDES3 for a non-TCP-IP packet, the result is unpredictable.

50.5.11 Programming guidelines for split header on Receive

Split Header support is an optional feature that you can enable by selecting the Enable Split Header Feature option and by setting the SPH bit in the DMA_CH#_Control register. The DMA can process the header and payload of received packets separately.

When split header support is enabled, the buffer 1 (RDES0) of the descriptors is used only for the header. Therefore the DMA writes the header of the received packet in buffer 1 when FD bit of RDES3 is set. The payload of the received packet is directed to the buffer2 (RDES2).

For subsequent descriptors (FD is set to 0), buffer1 is not used and the payload is written only to buffer 2. When the host enables split header structure by setting the SPH Bit[24] of register DMA_CH[n]_Control_register, the host must ensure that Buffer1 is always valid in all descriptors by creating Buffer1 and indicating this by setting Bit[24] (BUF1V) of RDES3 for all descriptors.

50.5.12 Programming guidelines for VLAN filtering on Receive

1. Program MAC_VLAN_Tag Register for the following bit to select the filtering method:
   a) ETV: Enable 12-Bit VLAN Tag Comparison or 16-bit VLAN Tag comparison. VTHM: VLAN Tag Hash Table Match Enable.
   b) ERIVLT: Enable inner VLAN Tag or outer VLAN Tag (to enable the inner or outer VLAN Tag filtering, Double VLAN Processing should enabled by setting EDVLP).
   c) ERSVLM: Enable Receive S-VLAN Match or C-VLAN match (for S-VLAN processing to be enabled, set ESVL).
   d) DOVLTC: Ignores VLAN Type for Tag Match.
   e) VTIM: to enable VLAN Tag Inverse Match instead of the normal VLAN Tag matching.
2. Program VL of MAC_VLAN_Tag register for the 12-bit or 16-bit VLAN tag.
3. If Hash filtering of VLAN tag is enabled, program MAC_VLAN_Hash_Table Register. The upper four bits of the calculated CRC are used to index the contents of the VLAN Hash table. For example, a hash value of 4b'1000 selects Bit 8 of the VLAN Hash table.

50.5.13 Programming guidelines for extended VLAN filtering and routing on Receive

For the indirect access of the per VLAN Tag registers, follow these steps:

- Write
  - Write the required data into the MAC VLAN Tag Data register.
  - Program the VLAN Tag Control Register's OFS field with the required Filter Register's offset and command type to the CT field. For a write command, set this bit to 0.
  - Write 1 to the OB field and wait till the OB bit is reset to do the next write. This will guarantee that the appropriate VLAN Tag Filter Register has been programmed.
- Read
  - Program the VLAN Tag Control Register's OFS Field with the required register's offset and command type to the CT field. For a read command, set this bit to 1.
  - Write 1 to the OB field and wait till the OB bit is reset. The appropriate VLAN Tag Filter register's value is available in the MAC VLAN Tag Data Register.

50.5.14 Programming sequence for queue/channel based VLAN inclusion register

To program the queue/channel-based VLAN inclusion register, complete the following steps:

Note: Indirect VLAN include registers are not accessed while setting the CBTI bit.

1. Set the CBTI bit of MAC_VLAN_INCL register to 1, to enable queue/channel based VLAN Tag insertion on all transmitted packets. This bit must be set before any indirect access to the queue/channel specific MAC_VLAN_INCLn register.
2. Program the VLAN Tag and VLAN Type to be inserted in packets from a particular queue/channel in VLT and CSVL fields of MAC_VLAN_INCL register; corresponding offset address in ADDR field (0 for queue/channel 0, 1 for queue/channel 1, and so on) must be set. Set the RDWR bit to 0 to indicate write access. The write to byte 0 (byte 3 in Big Endian mode) of MAC_VLAN_INCL register initiates access to indirect access MAC_VLAN_INCLn register.
3. The BUSY bit of MAC_VLAN_INCL register is set by ethernet module to indicate the progress of access to indirect access MAC_VLAN_INCLn register. On completion of the access, the BUSY bit is cleared.
   The application must not attempt subsequent access to MAC_VLAN_INCL *n* register when the BUSY bit is 1.
4. Repeat step 2 and step 3 to program VLAN Tag and VLAN Type to be inserted in packets from the remaining queues/channels. The application must ensure that the required VLAN Tag and VLAN Type for all the queues/channels are programmed; otherwise unintended VLAN Tag and VLAN Type might be inserted.

50.5.15 Programming guidelines for EST

Program the gate control values and time intervals in the Software Owned Gate Control List (SWOL) along with the other EST related registers that are described in *Section 50.2: Memory map and registers description* to appropriate values. The following sub-sections provide step by step details for programming the GCL and the other EST related registers.

50.5.15.1 Programming the GCL and GCL linked registers

Follow these steps to program the Gate Control List (GCL) and the four other registers implemented per GCL.

1. The GCL and the four other GCL-linked registers should be accessed via indirect addressing using the MTL_EST_GCL_Control and MTL_EST_GCL_Data registers. The SWOL bit of the MTL_EST_Status register indicates if GCL0 or GCL1 is owned by software.
2. To program the GCL, write the 32-bit write data to MTL_EST_GCL_Data register. Then program TL_EST_GCL_Control register to write the write address and other control information.
3. In the MTL_EST_GCL_Data register, Write Data consists of up to 8 bits (configurable) of Gate Controls and up to 24 bits (configurable) of Time Interval. Gate Close is indicated by programming a '0' and Gate Open is indicated by programming a '1'. For a 4-TC and 20-bit Time Interval Configuration, the data width is 24-bits and the remaining 8-bits are reserved/read-only. The data should be written in the following format.

```
{8'h0, TC3, TC2, TC1, TC0, 20-bit Time Interval} where TCx = 0 or 1.
```

4. MTL_EST_GCL_Control register: Program the SRWO bit to 1 (to start a Write Op) and program the address and R/W fields appropriately.
5. Poll and check for the SRWO bit to be cleared by hardware to indicate the completion of the previous operation before initiating a new R/W operation via the same indirect addressing mode.
6. Repeat steps 3, 4, 5 until the programming of the GCL is completed.
7. Using the same indirect addressing method described above, program the BTR, CTR, TER and LLR registers. Set the GCRR bit in the MTL_EST_GCL_Control register appropriately. The GCRR bit interprets the address field as belonging to these registers (instead of the GCL).

After programming of the GCL and the related registers, program the MTL_EST_Control register to allow hardware to own and process the GCL.

When the List Length (as indicated in LLR) is 1, the associated Time Interval should be smaller than the value of the Cycle Time Register. Otherwise, an error is reported (as detailed in the Error handling section) as a single set of gate controls add no value in the TSN context.

Note: The time unit in all the GCL related registers is Seconds and Nano-seconds. In cases where internally generated PTP System Time is used, the nano-seconds field must be programmed to use the Digital Rollover mode. (TSCTRLSSR field of MAC_Timestamp_Control must be set to value '1')

50.5.15.2 Programming the EST registers

After completing the steps mentioned in *Section 50.5.15.1: Programming the GCL and GCL linked registers*, program the MTL_EST_Control register.

1. Set the Current Time Offset Value and Time Internal Left Shift fields of the MTL_EST_Control register appropriately. Also, set the Enable EST (EEST) and Switch to SWOL (SWOL) bits.

Note: The CTOV recommendations for GMII for SPRAM configurations are:
96 xTx clock period, for 32- and 64-bit data width configurations.
128 xTx clock period for 128-bit data width configurations.

The CTOV recommendations for GMII for non-SPRAM configurations are:
30 xTx clock period, when SA/VLAN insertion is enabled.
22 xTx clock period, when SA/VLAN insertion is not enabled.

2. This will enable the hardware to own and process the new GCL and make a switch to the new GCL at the BTR value. The hardware provides an interrupt (if enabled) when the switch to the new list happens.
3. Appropriate action has to be taken by software to address any other interrupts (explained in the Interrupts section) received during the hardware execution of the GCL.

Set the SSWL (Switch to Software Owned List) bit in the MTL_EST_Control register to hand-off to hardware. Software is not allowed to write to the GCL and GCL linked registers when the SSWL bit is set, because the new GCL might be in use by the hardware.

The SSWL is reset/cleared by the hardware when it successfully switches to the new list. The hardware also flips the SWOL bit to indicate the new GCL that the software owns.

To install a new GCL, program the GCL it owns (indicated by SWOL bit) as described in *Section 50.5.15.1: Programming the GCL and GCL linked registers* and then program the MTL_EST_Control register as described above.

Ensure that the new BTR is set to an appropriate value to avoid BTRError that might need software intervention in some cases.

To avoid transmission overruns, the packet length (frame size) information should be available at all times. Therefore, in the DMA configurations, program the packet length in the first descriptor of every Tx frame.

Similarly, in the MTL configuration, provide the packet length in the control word.

Note: To avoid transmission overruns, the Packet Length provided in the Transmit Descriptor should account for the SA and VLAN insertion, if applicable, that is, Packet Length should represent the actual packet length on the Ethernet line.

50.5.16 Programming the launch time in time-based scheduling

The launch time is programmed in the Enhanced Normal Tx Descriptors in DMA configurations and is driven as a control word in MTL configurations as follows:

The OSTC and Launch Time features are mutually exclusive and should not be used together; in case of a conflict (if OSTC = LTV = 1 in MTL configuration), priority is given to OSTC and the Launch Time is ignored.

In DMA configuration, if a context descriptor is received with a valid OSTC values immediately before receiving a first normal descriptor with LTV bit set, then the LTV is ignored.

50.5.17 Programming guidelines for ECC protection for memories

Programming guidelines for the ECC protection for memories:

- Enable the ECC feature for the respective memory by setting the appropriate bit in MTL_ECC_Control register.
- A correctable interrupt (sbd_sfty_ce_intr_o) or an uncorrectable interrupt (sbd_sfty_ue_intr_o) are generated to indicate to the application if any correctable/uncorrectable/address errors are detected. Appropriate status is indicated in the DMA/MTL_ECC_Interrupt_Status register.
- Debug mode is provided for each memory to specify errors.

Note: Enable the ECC feature before the traffic is online (or after the reset). Otherwise false interrupts might be triggered.

50.5.17.1 Programming guidelines for ECC hardware error injection (debug mode)

Follow these steps for ECC Hardware Error Injection:

- Enable the ECC error injection feature for MTL TX/RX and DMA TSO, by setting the appropriate bit in the MTL_DBG_CTL register. For more details about accessing memory in debug mode, refer to Accessing Memory In Slave/Debug Mode.
- Enable the ECC error injection feature for the EST memory by setting the appropriate bit in the EST_GCL_Control register.
- Enable the ECC error injection for RX Parser memory by setting the appropriate bit in the MTL_RXP_ Indirect_Acc_Control_Status register. To access Rx Parser memory in debug mode, disable the Rx Parser feature by setting the FRPE bit of MTL_Opeartion_Mode register to 0.
- Where multiple CSR writes are required, for writing single data word into the memory, the application should ensure that all the CSR writes corresponding to one memory write should have the same value for the error injection control word.

50.5.18 Programming guidelines for On-Chip datapath parity protection

Follow these steps for on-chip datapath parity protection:

- Set the EDPP bit of MTL_DPP_Control register to enable the generation of parity and detection of parity Mismatch on datapath. An odd parity generation/detection can be enabled by setting the OPE bit of MTL_DPP_control register else by default even parity generation/detection will be active.
- An uncorrectable interrupt (sbd_sfty_ue_intr_o) is generated ti indicate to the application if any parity Mismatches are detected and the appropriate status will be indicated in DMA/MTL_Safety_Interrupt_ status and MAC_DPP_FSM_Interrupt_Status register.
- Debug mode is supported for each parity generator, to insert error. For details of how to insert errors, refer to Parity Error Injection.

Note: To avoid false safety interrupts, enable the datapath parity protection before the start of Rx or Tx traffic.

50.5.19 Programming guidelines for FSM parity and timeout

Follow these steps to program the FSM parity and timeout:

- Set the PRTYEN and TMOUTEN fields of MAC_FSM_Control register to enable the FSM parity and timeout feature respectively.
- For parity error detection, force the FSMs to enter into a state with even number of 1s and wait for the safety uncorrectable interrupt to be set with FSMPES of MAC_DPP_FSM_Interrupt_Status.
- For Error Injection mode in FSM parity, select the appropriate clock domain for which parity error injection should be set using the [23:16] bits of MAC_FSM_Control register. Wait for the safety uncorrectable interrupt to be set with FSMPES of MAC_DPP_FSM_Interrupt_Status.
- For FSM Timeouts, program the large and normal mode values indicated by LTMRMD and NTMRMD of MAC_FSM_ACT_Timer register.
- Select large or normal mode tic generation per clock domain by using the [31:24] bits of MAC_FSM_Control Register.
- Set the TMR field of the MAC_ACT_Timer field with the appropriate number of CSR clock cycles used to generate 1us tic.
- Force the FSM in a particular clock domain to be in an active state for Timeout duration (for example, T-2T). Check for the safety interrupt and the status bit for the corresponding clock domain getting set in [15:8] bits of MAC_DPP_FSM_Interrupt_Status register.
- For Error Injection mode in FSM timeout, select the appropriate clock domain for which timeout error injection must be set using the [15:8] bits of MAC_FSM_Control register. Wait for the safety uncorrectable interrupt along with the corresponding error status set in MAC_DPP_FSM_Interrupt_Status.
- For application /CSR interface timeout, only normal mode tic generation is used. Based on the timeouts of configured interface, appropriate fields (MSTTES, SLVTES) of MAC_DPP_FSM_interrupt_ Status is set along with the safety interrupt.

51 FlexRay communication controller (FlexRay)

51.1 Introduction

51.1.1 Reference

The following documents are referenced in this chapter. They may be consulted for further information on the FlexRay communication controller's operation.

- FlexRay Communications System Protocol Specification, Version 2.1 Rev A[u]
- FlexRay Communications System Electrical Physical Layer Specification, Version 3.0

51.1.2 Color coding

Throughout this chapter, some items are displayed in an italicized, colored font.

FlexRay protocol parameters, constants, and variables are highlighted with *blue italics*. An example is the parameter *gdActionPointOffset*.

FlexRay protocol states are highlighted in *green italics*. An example is the state *POC:normal active*.

51.1.3 Overview

The Communication Controller (CC) is a FlexRay communication controller that implements the *FlexRay Communications System Protocol Specification, Version 2.1 Rev A.*


The CC has three main components:

- Controller Host Interface (CHI)
- Protocol Engine (PE)
- Clock Domain Crossing unit (CDC)

A block diagram of the CC with its surrounding modules is given in *Figure 1347*.

u. The FlexRay specifications have been developed for automotive applications. The FlexRay specifications have been neither developed nor tested for non-automotive applications.

Figure 1347. FlexRay block diagram



The protocol engine has two transmitter units, TxA and TxB, and two receiver units, RxA and RxB, for sending and receiving frames through the two FlexRay channels. The time control unit (TCU) is responsible for maintaining global clock synchronization to the FlexRay network. The overall activity of the protocol engine (PE) is controlled by the sequencer engine (SEQ).

The controller host interface provides host access to the module's configuration, control, and status registers, as well as to the message buffer configuration, control, and status registers. The message buffers themselves, which contain the frame header and payload data received or to be transmitted, as well as the slot status information, are stored in the FlexRay memory area.

The clock domain crossing unit implements signal crossing from the controller host interface (CHI) clock domain to the PE clock domain and vice versa, to allow for asynchronous PE and CHI clock domains.

The CC stores the frame header and payload data of frames received or of frames to be transmitted in the FlexRay memory area. The application accesses the FlexRay memory area to retrieve and provide the frames to be processed by the CC. In addition to the frame header and payload data, the CC stores the synchronization frame related tables in the FlexRay memory area for application processing.

The FlexRay memory area is located in the system memory of the MCU. The CC has access to the FlexRay memory area via its bus master interface (BMIF). The host provides the start address of the FlexRay memory area within the system memory by programming the *Section 51.5.2.5: System Memory Base Address Register (FR_SYMBADR)*. All FlexRay memory area related offsets are stored in offset registers. The physical address pointer into the FlexRay memory area is calculated using the offset values the FlexRay memory base address.

Note: The CC does not provide a memory protection scheme for the FlexRay memory area.

51.1.4 Features

The CC provides the following features:

- FlexRay Communications System Protocol Specification, Version 2.1 Rev A-compliant protocol implementation
- FlexRay Communications System Electrical Physical Layer Specification, Version 3.0-compliant bus driver interface
- Single channel support
  - FlexRay Port A can be configured to be connected either to physical FlexRay channel A or physical FlexRay channel B
- FlexRay bus data rates of 10 Mbit/s, 8 Mbit/s, 5 Mbit/s, and 2.5 Mbit/s supported
- 256 configurable message buffers with
  - Individual frame ID filtering
  - Individual channel ID filtering
  - Individual cycle counter filtering
- Message buffer header, status, and payload data stored in dedicated FlexRay memory area
  - Allows for flexible and efficient message buffer implementation
  - Ensures consistent data access by means of a buffer-locking scheme
  - Application can lock multiple buffers at the same time
- Size of message buffer payload data section configurable from 0–254 bytes
- Two independent message buffer segments with configurable size of payload data section
  - Each segment can contain message buffers assigned to the static segment and message buffers assigned to the dynamic segment at the same time
- Zero padding for transmit message buffers in static segment
  - Applied when the frame payload length exceeds the size of the message buffer data section
- Transmit message buffers configurable with state/event semantics
- Message buffers can be configured as
  - Receive message buffer
  - Transmit message buffer
- Individual message buffers can be reconfigured
  - Individual message buffers can be disabled safely
  - Disabled message buffers can be reconfigured
- Two independent receive FIFOs
  - One receive FIFO per channel
  - Up to 255 entries for each FIFO
  - Global frame ID filtering, based on both value/mask filters and range filters
  - Global channel ID filtering
  - Global message ID filtering for the dynamic segment
- Four configurable slot error counters
- Four dedicated slot status indicators
  - Used to observe slots without using receive message buffers

- Measured value indicators for clock synchronization
  - Internal synchronization frame ID and synchronization frame measurement tables can be copied into the FlexRay memory area
- Fractional macroticks are supported for clock correction
- Maskable interrupt sources provided via individual and combined interrupt lines
- One absolute timer
- One timer that can be configured as absolute or relative
- SECDED for protocol engine data RAM
- SEDDED for CHI lookup table RAM

51.1.5 Modes of operation

This section describes the basic operational power modes of the CC.

51.1.5.1 Disabled mode

The CC enters Disabled mode during hard reset or when the host clears the 'MEN' field in the Module Configuration Register (FR_MCR). The host can clear this field by writing '0' and only when the module is in *POC:default config* mode. The Disabled mode can be checked by reading the module enable field, MEN, in the *Module Configuration Register (FR_MCR)* .

No communication is performed on the FlexRay bus.

All registers with the write access conditions *Any Time* and *Disabled mode* can be accessed for writing as stated in *Section 51.5: Memory map and register description*.

The application configures the CC by accessing the configuration fields in the *Module Configuration Register (FR_MCR)* as described in *Section 51.7.2.1: Module initialization*.

51.1.5.1.1 Leave Disabled mode

The CC leaves Disabled mode and enters Normal mode, when the application writes 1 to FR_MCR[MEN].

Note: Once the CC is enabled, it cannot be disabled later.

51.1.5.2 Normal mode

In this mode, the CC is fully functional. The CC indicates that it is in Normal mode by asserting FR_MCR[EN].

51.1.5.2.1 Enter Normal mode

This mode is entered when the application requests that the CC leave Disabled mode. If Normal mode is entered after leaving Disabled mode, the application has to perform the protocol initialization described in *Section 51.7.2.2: Protocol initialization* to achieve full FlexRay functionality.

Depending on the values of the SCM, CHA, and CHB fields in the *Module Configuration Register (FR_MCR)*, the corresponding FlexRay bus driver ports are enabled and driven.

51.2 External signal description

This section lists and describes the CC signals connected to external pins. These signals are summarized in *Table 1447* and described in detail in *Section 51.2.1: Detailed signal description*.

Note: The off-chip FR_A_RX, FR_A_TX, and $\overline{\text{FR_A_TX_EN}}$ signals are available on each package option. The availability of the other off-chip signals depends on the package option and is chip-specific.

Table 1447. External signal properties

Name	Direction	Active	Reset	Function
FR_A_RX	Input	—	—	Receive Data Channel A
FR_A_TX	Output	—	1	Transmit Data Channel A
$\overline{\text{FR_A_TX_EN}}$	Output	Low	1	Transmit Enable Channel A
FR_B_RX	Input	—	—	Receive Data Channel B
FR_B_TX	Output	—	1	Transmit Data Channel B
$\overline{\text{FR_B_TX_EN}}$	Output	Low	1	Transmit Enable Channel B
FR_DBG[0]	Output	—	0	Debug Strobe Signal 0
FR_DBG[1]	Output	—	0	Debug Strobe Signal 1
FR_DBG[2]	Output	—	0	Debug Strobe Signal 2
FR_DBG[3]	Output	—	0	Debug Strobe Signal 3

51.2.1 Detailed signal description

This section provides a detailed description of the CC signals connected to external pins.

51.2.1.1 FR_A_RX – Receive Data Channel A

The FR_A_RX signal carries the receive data for channel A from the corresponding FlexRay bus driver.

51.2.1.2 FR_A_TX – Transmit Data Channel A

The FR_A_TX signal carries the transmit data for channel A to the corresponding FlexRay bus driver.

51.2.1.3 $\overline{\text{FR_A_TX_EN}}$ – Transmit Enable Channel A

The $\overline{\text{FR_A_TX_EN}}$ signal indicates to the FlexRay bus driver that the CC is attempting to transmit data on channel A.

51.2.1.4 FR_B_RX – Receive Data Channel B

The FR_B_RX signal carries the receive data for channel B from the corresponding FlexRay bus driver.

51.2.1.5 FR_B_TX – Transmit Data Channel B

The FR_B_TX signal carries the transmit data for channel B to the corresponding FlexRay bus driver

51.2.1.6 $\overline{\text{FR_B_TX_EN}}$ – Transmit Enable Channel B

The $\overline{\text{FR_B_TX_EN}}$ signal indicates to the FlexRay bus driver that the CC is attempting to transmit data on channel B.

51.2.1.7 FR_DBG[3], FR_DBG[2], FR_DBG[1], FR_DBG[0] – Strobe Signals

These signals provide the selected debug strobe signals. For details on the debug strobe signal selection, refer to *Section 51.6.16: Strobe signal support*.

51.3 Controller host interface clocking

The clock for the CHI is derived from the system bus clock and has the same phase and frequency as the system bus clock. There are two constraints for the minimum CHI clock frequency.

- The first constraint corresponds to the number of utilized message buffers and is specified in *Section 51.7.5: Number of usable message buffers*.
- The second constraint corresponds to the value of the TIMEOUT field in the *Section 51.5.2.33: System Memory Access Timeout Register (FR_SYMATOR)* and is specified in *Section 51.7.1.1: Configure System Memory Access Timeout Register (FR_SYMATOR)*.

51.4 Protocol engine clocking

The clock for the protocol engine can be generated by two sources. The first source is the internal crystal oscillator and the second source is an internal PLL. The clock source to be used is selected by the clock source select field, CLKSEL, in the *Section 51.5.2.4: Module Configuration Register (FR_MCR)*.

Note: Refer to the device clocking details for the exact clock sources used.

51.4.1 Oscillator clocking

If the protocol engine is clocked by the internal crystal oscillator, a 40 MHz crystal or CMOS-compatible clock must be connected to the oscillator pins. The crystal or clock must fulfill the requirements given by the *FlexRay Communications System Protocol Specification, Version 2.1 Rev A.*

51.4.2 PLL clocking

If the protocol engine is clocked by the internal PLL, the PLL clock should be divided down appropriately to generate the 40 MHz and 180 degree phase-shifted 40 MHz clocks and provide them to the PE. For more details, refer to the clocking chapter of the device reference manual.

51.5 Memory map and register description

The CC occupies 8 KB (8192 bytes) of address space starting at the CC base address defined by the memory map of the MCU.

Note: The following registers are 16-bit write accessible only:

- *Strobe Signal Control Register (FR_STBSCR)*
- *PE DRAM Access Register (FR_PEDRAR)*
- *PE DRAM Data Register (FR_PEDRDR)*
- *Sync Frame ID Rejection Filter Register (FR_SFIDRFR)*
- *Slot Status Selection Register (FR_SSSR)*
- *Slot Status Counter Condition Register (FR_SSCCR)*
- *Receive Shadow Buffer Index Register (FR_RSBIR)*
- *Receive FIFO Range Filter Configuration Register (FR_RFRFCFR)*
- *Message Buffer Cycle Counter Filter Register (FR_MBCCFRn)*
- *Message Buffer Frame ID Register (FR_MBFIDRn)*
- *Message Buffer Index Register (FR_MBIDXRn)*
- *Message Buffer Data Field Offset Register (FR_MBDORn)*
- *LRAM ECC Error Test Register (FR_LEETRn)*

51.5.1 Memory map

The complete memory map of the CC is shown in *Table 1448*. The addresses presented here are the offsets relative to the CC base address, which is defined by the MCU address map.

Table 1448. FlexRay memory map

Address offset	Register name	Location
Module configuration and control		
0x0000	Module Version Register (FR_MVR)	*Section 51.5.2.3*
0x0002	Module Configuration Register (FR_MCR)	*Section 51.5.2.4*
0x0004	System Memory Base Address High Register (FR_SYMBADHR)	*Section 51.5.2.5*
0x0006	System Memory Base Address Low Register (FR_SYMBADLR)	*Section 51.5.2.5*
0x0008	Strobe Signal Control Register (FR_STBSCR)	*Section 51.5.2.6*
0x000A	Strobe Port Control Register (FR_STBPCR)	*Section 51.5.2.7*
0x000C	Message Buffer Data Size Register (FR_MBDSR)	*Section 51.5.2.8*
0x000E	Message Buffer Segment Size and Utilization Register (FR_MBSSUTR)	*Section 51.5.2.9*
PE access registers		
0x0010	PE DRAM Access Register (FR_PEDRAR)	*Section 51.5.2.10*
0x0012	PE DRAM Data Register (FR_PEDRDR)	*Section 51.5.2.11*

Table 1448. FlexRay memory map (continued)

Address offset	Register name	Location
Interrupt and error handling		
0x0014	Protocol Operation Control Register (FR_POCR)	*Section 51.5.2.12*
0x0016	Global Interrupt Flag and Enable Register (FR_GIFER)	*Section 51.5.2.13*
0x0018	Protocol Interrupt Flag Register 0 (FR_PIFR0)	*Section 51.5.2.14*
0x001A	Protocol Interrupt Flag Register 1 (FR_PIFR1)	*Section 51.5.2.15*
0x001C	Protocol Interrupt Enable Register 0 (FR_PIER0)	*Section 51.5.2.16*
0x001E	Protocol Interrupt Enable Register 1 (FR_PIER1)	*Section 51.5.2.17*
0x0020	CHI Error Flag Register (FR_CHIERFR)	*Section 51.5.2.18*
0x0022	Message Buffer Interrupt Vector Register (FR_MBIVEC)	*Section 51.5.2.19*
0x0024	Channel A Status Error Counter Register (FR_CASERCR)	*Section 51.5.2.20*
0x0026	Channel B Status Error Counter Register (FR_CBSERCR)	*Section 51.5.2.21*
Protocol status		
0x0028	Protocol Status Register 0 (FR_PSR0)	*Section 51.5.2.22*
0x002A	Protocol Status Register 1 (FR_PSR1)	*Section 51.5.2.23*
0x002C	Protocol Status Register 2 (FR_PSR2)	*Section 51.5.2.24*
0x002E	Protocol Status Register 3 (FR_PSR3)	*Section 51.5.2.25*
0x0030	Macrotick Counter Register (FR_MTCTR)	*Section 51.5.2.26*
0x0032	Cycle Counter Register (FR_CYCTR)	*Section 51.5.2.27*
0x0034	Slot Counter Channel A Register (FR_SLTCTAR)	*Section 51.5.2.28*
0x0036	Slot Counter Channel B Register (FR_SLTCTBR)	*Section 51.5.2.29*
0x0038	Rate Correction Value Register (FR_RTCORVR)	*Section 51.5.2.30*
0x003A	Offset Correction Value Register (FR_OFCORVR)	*Section 51.5.2.31*
0x003C	Combined Interrupt Flag Register (FR_CIFR)	*Section 51.5.2.32*
0x003E	System Memory Access Time-Out Register (FR_SYMATOR)	*Section 51.5.2.33*
Sync frame counter and tables		
0x0040	Sync Frame Counter Register (FR_SFCNTR)	*Section 51.5.2.34*
0x0042	Sync Frame Table Offset Register (FR_SFTOR)	*Section 51.5.2.35*
0x0044	Sync Frame Table Configuration, Control, Status Register (FR_SFTCCSR)	*Section 51.5.2.36*
Sync frame filter		
0x0046	Sync Frame ID Rejection Filter Register (FR_SFIDRFR)	*Section 51.5.2.37*
0x0048	Sync Frame ID Acceptance Filter Value Register (FR_SFIDAFVR)	*Section 51.5.2.38*
0x004A	Sync Frame ID Acceptance Filter Mask Register (FR_SFIDAFMR)	*Section 51.5.2.39*

Table 1448. FlexRay memory map (continued)

Address offset	Register name	Location
Network management vector		
0x004C	Network Management Vector Register 0 (FR_NMVR0)	Section 51.5.2.40
0x004E	Network Management Vector Register 1 (FR_NMVR1)	
0x0050	Network Management Vector Register 2 (FR_NMVR2)	
0x0052	Network Management Vector Register 3 (FR_NMVR3)	
0x0054	Network Management Vector Register 4 (FR_NMVR4)	
0x0056	Network Management Vector Register 5 (FR_NMVR5)	
0x0058	Network Management Vector Length Register (FR_NMVLR)	Section 51.5.2.41
Timer configuration		
0x005A	Timer Configuration and Control Register (FR_TICCR)	Section 51.5.2.42
0x005C	Timer 1 Cycle Set Register (FR_TI1CYSR)	Section 51.5.2.43
0x005E	Timer 1 Macrotick Offset Register (FR_TI1MTOR)	Section 51.5.2.44
0x0060	Timer 2 Configuration Register 0 (FR_TI2CR0)	Section 51.5.2.45
0x0062	Timer 2 Configuration Register 1 (FR_TI2CR1)	Section 51.5.2.46
Slot status configuration		
0x0064	Slot Status Selection Register (FR_SSSR)	Section 51.5.2.47
0x0066	Slot Status Counter Condition Register (FR_SSCCR)	Section 51.5.2.48
Slot status		
0x0068	Slot Status Register 0 (FR_SSR0)	Section 51.5.2.49
0x006A	Slot Status Register 1 (FR_SSR1)	
0x006C	Slot Status Register 2 (FR_SSR2)	
0x006E	Slot Status Register 3 (FR_SSR3)	
0x0070	Slot Status Register 4 (FR_SSR4)	
0x0072	Slot Status Register 5 (FR_SSR5)	
0x0074	Slot Status Register 6 (FR_SSR6)	
0x0076	Slot Status Register 7 (FR_SSR7)	
0x0078	Slot Status Counter Register 0 (FR_SSCR0)	Section 51.5.2.50
0x007A	Slot Status Counter Register 1 (FR_SSCR1)	
0x007C	Slot Status Counter Register 2 (FR_SSCR2)	
0x007E	Slot Status Counter Register 3 (FR_SSCR3)	
MTS generation		
0x0080	MTS A Configuration Register (FR_MTSACFR)	Section 51.5.2.51
0x0082	MTS B Configuration Register (FR_MTSBCFR)	Section 51.5.2.52

Table 1448. FlexRay memory map (continued)

Address offset	Register name	Location
Shadow buffer configuration		
0x0084	Receive Shadow Buffer Index Register (FR_RSBIR)	*Section 51.5.2.53*
Receive FIFO – Configuration		
0x0086	Receive FIFO Watermark and Selection Register (FR_RFWMSR)	*Section 51.5.2.54*
0x0088	Receive FIFO Start Index Register (FR_RFSIR)	*Section 51.5.2.55*
0x008A	Receive FIFO Depth and Size Register (FR_RFDSR)	*Section 51.5.2.56*
Receive FIFO – Control		
0x008C	Receive FIFO A Read Index Register (FR_RFARIR)	*Section 51.5.2.57*
0x008E	Receive FIFO B Read Index Register (FR_RFBRIR)	*Section 51.5.2.58*
Receive FIFO – Filter		
0x0090	Receive FIFO Message ID Acceptance Filter Value Register (FR_RFMIDAFVR)	*Section 51.5.2.59*
0x0092	Receive FIFO Message ID Acceptance Filter Mask Register (FR_RFMIDAFMR)	*Section 51.5.2.60*
0x0094	Receive FIFO Frame ID Rejection Filter Value Register (FR_RFFIDRFVR)	*Section 51.5.2.61*
0x0096	Receive FIFO Frame ID Rejection Filter Mask Register (FR_RFFIDRFMR)	*Section 51.5.2.62*
0x0098	Receive FIFO Range Filter Configuration Register (FR_RFRFCFR)	*Section 51.5.2.63*
0x009A	Receive FIFO Range Filter Control Register (FR_RFRFCTR)	*Section 51.5.2.64*
Dynamic segment status		
0x009C	Last Dynamic Transmit Slot Channel A Register (FR_LDTXSLAR)	*Section 51.5.2.65*
0x009E	Last Dynamic Transmit Slot Channel B Register (FR_LDTXSLBR)	*Section 51.5.2.66*
Protocol configuration		
0x00A0 0x00A2 … 0x00DC	Protocol Configuration Register 0 (FR_PCR0) Protocol Configuration Register 1 (FR_PCR1) … Protocol Configuration Register 30 (FR_PCR30)	*Section 51.5.2.67.1* *Section 51.5.2.67.2* … *Section 51.5.2.67.31*
0x00DE	Stop Watch Count High Register (FR_STPWHR)	*Section 51.5.2.68*
0x00E0	Stop Watch Count Low Register (FR_STPWLR)	*Section 51.5.2.68*
Event output and StopWatch configuration		
0x00E2	Protocol Event Output Enable and StopWatch Control Register (FR_PEOER)	*Section 51.5.2.69*
0x00E4–0x00E5	Reserved	

Table 1448. FlexRay memory map (continued)

Address offset	Register name	Location
Receive FIFO – Configuration		
0x00E6	Receive FIFO Start Data Offset Register (FR_RFSDOR)	*Section 51.5.2.70*
0x00E8	Receive FIFO System Memory Base Address High Register (FR_RFSYMBADHR)	*Section 51.5.2.71*
0x00EA	Receive FIFO System Memory Base Address Low Register (FR_RFSYMBADLR)	*Section 51.5.2.71*
0x00EC	Receive FIFO Periodic Timer Register (FR_RFPTR)	*Section 51.5.2.72*
Receive FIFO – Control		
0x00EE	Receive FIFO Fill Level and POP Count Register (FR_RFFLPCR)	*Section 51.5.2.73*
ECC registers		
0x00F0	ECC Error Interrupt Flag and Enable Register (FR_EEIFER)	*Section 51.5.2.74*
0x00F2	ECC Error Report and Injection Control Register (FR_EERICR)	*Section 51.5.2.75*
0x00F4	ECC Error Report Address Register (FR_EERAR)	*Section 51.5.2.76*
0x00F6	ECC Error Report Data Register (FR_EERDR)	*Section 51.5.2.77*
0x00F8	ECC Error Report Code Register (FR_EERCR)	*Section 51.5.2.78*
0x00FA	ECC Error Injection Address Register (FR_EEIAR)	*Section 51.5.2.79*
0x00FC	ECC Error Injection Data Register (FR_EEIDR)	*Section 51.5.2.80*
0x00FE	ECC Error Injection Code Register (FR_EEICR)	*Section 51.5.2.81*
0x0100–0x07FF	Not Implemented	
Message buffers configuration, control and status		
0x0800	Message Buffer Configuration, Control, Status Register 0 (FR_MBCCSR0)	*Section 51.5.2.82*
0x0802	Message Buffer Cycle Counter Filter Register 0 (FR_MBCCFR0)	*Section 51.5.2.83*
0x0804	Message Buffer Frame ID Register 0 (FR_MBFIDR0)	*Section 51.5.2.84*
0x0806	Message Buffer Index Register 0 (FR_MBIDXR0)	*Section 51.5.2.85*
0x0808	Message Buffer Configuration, Control, Status Register 1 (FR_MBCCSR1)	*Section 51.5.2.82*
0x080A	Message Buffer Cycle Counter Filter Register 1 (FR_MBCCFR1)	*Section 51.5.2.83*
0x080C	Message Buffer Frame ID Register 1 (FR_MBFIDR1)	*Section 51.5.2.84*
0x080E	Message Buffer Index Register 1 (FR_MBIDXR1)	*Section 51.5.2.85*
…	…	…
0x0FF8	Message Buffer Configuration, Control, Status Register (FR_MBCCSR255)	*Section 51.5.2.82*
0x0FFA	Message Buffer Cycle Counter Filter Register (FR_MBCCFR255)	*Section 51.5.2.83*
0x0FFC	Message Buffer Frame ID Register (FR_MBFIDR255)	*Section 51.5.2.84*
0x0FFE	Message Buffer Index Register (FR_MBIDXR255)	*Section 51.5.2.85*

Table 1448. FlexRay memory map (continued)

Address offset	Register name	Location
0x1000 0x1002 … 0x1206	Message Buffer Data Field Offset Register 0 (FR_MBDOR0) Message Buffer Data Field Offset Register 1 (FR_MBDOR1) … Message Buffer Data Field Offset Register 259 (FR_MBDOR259)	*Section 51.5.2.86*
0x1208–0x120B	Reserved	
0x1210 0x1212 … 0x121A	LRAM ECC Error Test Register 0 (FR_LEETR0) LRAM ECC Error Test Register 1 (FR_LEETR1) … LRAM ECC Error Test Register 5 (FR_LEETR5)	*Section 51.5.2.87*
0x121C–0x1FFF	Not Implemented	

51.5.2 Register descriptions

This section provides detailed descriptions of all registers in ascending address order, presented as 16-bit wide entities.

51.5.2.1 Register reset

All registers except the Message Buffer Cycle Counter Filter Registers (FR_MBCCFRn), Message Buffer Frame ID Registers (FR_MBFIDRn), and Message Buffer Index Registers (FR_MBIDXRn) are reset to their reset value on system reset. The registers mentioned above are located in physical memory blocks and, thus, they are not affected by reset. For some register fields, additional reset conditions exist. These additional reset conditions are described in the detailed description of the register. The additional reset conditions are explained in *Table 1449*.

Table 1449. Additional register reset conditions

Condition	Description
Protocol RUN Command	The register field is reset when the application writes RUN command “0101” to the POCCMD field in the *Section 51.5.2.12: Protocol Operation Control Register (FR_POCR)*.
Message Buffer Disable	The register field is reset when the application has disabled the message buffer. This happens when the application writes 1 to the message buffer disable trigger bit FR_MBCCSRn[EDT] while the message buffer is enabled (FR_MBCCSRn[EDS] = 1) and the CC grants a disable to the application by clearing the FR_MBCCSRn[EDS] bit.

51.5.2.2 Register write access

This section describes the write access restriction terms that apply to all registers.

51.5.2.2.1 Register write access restriction

For each register bit and register field, the write access conditions are specified in the detailed register description. A description of the write access conditions is given in

Table 1450. If, for a specific register field, none of the given write access conditions is fulfilled, any write attempt to this register field is ignored without any notification. The values of the fields are not changed. The condition term [A or B] indicates that the register or field can be written to if at least one of the conditions is fulfilled. The condition term [A and B] indicates that the register or field can be written to if both conditions are fulfilled.

Table 1450. Register write access restrictions

Condition	Indication	Description
Anytime	—	No write access restriction.
Disabled mode	FR_MCR[MEN] = 0	Write access only when CC is in Disabled mode.
Normal mode	FR_MCR[MEN] = 1	Write access only when CC is in Normal mode.
POC:config	FR_PSR0[PROTSTATE] = *POC:config*	Write access only when protocol is in the *POC:config* state.
MB_DIS	FR_MBCCSRn[EDS] = 0	Write access only when related Message Buffer is disabled.
MB_LCK	FR_MBCCSRn[LCKS] = 1	Write access only when related Message Buffer is locked.
IDL	FR_EEIRICR[BSY] = 0	Write access only when ECC configuration is idle.

51.5.2.2.2 Register write access requirements

All registers can be accessed with 8-bit, 16-bit, and 32-bit wide operations.

For some of the registers, at least a 16-bit wide write access is required to ensure correct operation. This write access requirement is described in the Memory map and register definition section. If an 8-bit wide write access is performed to any of these registers, this access is ignored without notification.

51.5.2.2.3 Internal register access

The following memory-mapped registers are used to access multiple internal registers.

- Strobe Signal Control Register (FR_STBSCR)
- Slot Status Selection Register (FR_SSSR)
- Slot Status Counter Condition Register (FR_SSCCR)
- Receive Shadow Buffer Configuration Data

Each of these memory-mapped registers provides a SEL field and a WMD bit. The SEL field is used to select the internal register. The WMD bit controls the write mode. If WMD is set to 0 during the write access, all fields of the internal register are updated. If WMD is set to 1, only the SEL field is changed. All other fields of the internal register remain unchanged. This allows for reading back the values of the selected internal register in a subsequent read access.

51.5.2.3 Module Version Register (FR_MVR)

Offset: 0x0000 Access: Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	CHIVER								PEVER							
W																
Reset	1	0	1	0	0	1	0	1	0	1	1	0	1	0	0	0

Figure 1348. Module Version Register (FR_MVR)

This register provides the CC version number. The module version number is derived from the CHI version number and the PE version number.

Table 1451. FR_MVR field descriptions

Field	Description
0:7 CHIVER	**CHI Version Number** This field provides the version number of the controller host interface.
8:15 PEVER	**PE Version Number** This field provides the version number of the protocol engine.

51.5.2.4 Module Configuration Register (FR_MCR)

Access: Read/Write
Write: SBFF, SCM, CHB, CHA, ECCE, FUM, FAM, CLKSEL, BITRATE: Disabled mode

Offset: 0x0002

Write: MEN: Disabled or *POC:default config*
SFFE: Disabled Mode or *POC:config*

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	MEN	SBFF	SCM	CHB	CHA	SFFE	ECCE	Reserved(1)	FUM	FAM	0	CLKSEL	BITRATE			0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

1. It is read as 0. Application must not write 1 to this bit.

Figure 1349. Module Configuration Register (FR_MCR)

This register defines the global configuration of the CC.

Table 1452. FR_MCR field descriptions

Field	Description
0 MEN	**Module Enable** This bit indicates whether or not the CC is in Disabled mode. The application requests that the CC leave Disabled mode by writing 1 to this bit Before leaving Disabled mode, the application must configure the SCM, SBFF, CHB, CHA, TMODE, and BITRATE values. For details, refer to *Section 51.1.5: Modes of operation*. 0 Write: only during *POC:default config*, CC disable Read: CC disabled 1 Write: enable CC Read: CC enabled **Note:** If the CC is enabled, it can only be disabled during mode: POC:default config
1 SBFF	**System Bus Failure Freeze** This bit controls the behavior of the CC in case of a system bus failure. 0 Continue normal operation 1 Transition to Freeze mode
2 SCM	**Single Channel Device Mode** This control bit defines the channel device mode of the CC as described in *Section 51.6.10: Channel device modes*. 0 CC works in Dual-Channel Device mode 1 CC works in Single-Channel Device mode
3 CHB	**Channel Enable** protocol related parameter: *pChannels* The semantic of this control bit depends on the channel device mode controlled by the SCM bit and is given *Table 1453*.
4 CHA	**Channel Enable** protocol related parameter: *pChannels* The semantic of this control bit depends on the channel device mode controlled by the SCM bit and is given *Table 1453*.
5 SFFE	**Synchronization Frame Filter Enable** This bit controls the filtering for received synchronization frames. For details, refer to *Section 51.6.15: Sync frame filtering*. 0 Synchronization frame filtering disabled 1 Synchronization frame filtering enabled
6 ECCE	**ECC Functionality Enable** This bit controls the ECC memory error detection functionality. For details, refer to *Section 51.6.24: Memory content error detection*. 0 ECC functionality (injection, detection, reporting, response) disabled 1 ECC functionality enabled
8 FUM	**FIFO Update Mode** This bit controls the FIFO update behavior when the interrupt flags FR_GIFER[FAFAIF] and FR_GIFER[FAFBIF] are written by the application (refer to *Section 51.6.9.8: FIFO update*) 0 FIFOA/FIFOB is updated on writing 1 to FR_GIFER[FAFAIF] /FR_GIFER[FAFBIF] 1 FIFOA/FIFOB) is *not* updated on writing 1 to FR_GIFER[FAFAIF]/FR_GIFER[FAFBIF]

Table 1452. FR_MCR field descriptions (continued)

Field	Description
9 FAM	**FIFO Address Mode** This bit controls the location of the system memory base address for the FIFOs (refer to *Section 51.6.9.2: FIFO configuration*). 0 FIFO Base Address located in *Section 51.5.2.5: System Memory Base Address Register (FR_SYMBADR)* 1 FIFO Base Address located in *Section 51.5.2.71: Receive FIFO System Memory Base Address Register (FR_RFSYMBADR)*
11 CLKSEL	**Protocol Engine Clock Source Select** This bit is used to select the clock source for the protocol engine. 0 PE clock source is generated by on-chip crystal oscillator. 1 PE clock source is generated by on-chip PLL.
12:14 BITRATE	**FlexRay Bus Bit Rate** This field defines the FlexRay bus bit rate. 000 10.0 Mbit/s 001 5.0 Mbit/s 010 2.5 Mbit/s 011 8.0 Mbit/s 100 Reserved 101 Reserved 110 Reserved 111 Reserved

Table 1453. FlexRay channel selection

SCM	CHB	CHA	Description
Dual channel device modes			
0	0	0	ports FR_A_RX, FR_A_TX, and $\overline{\text{FR_A_TX_EN}}$ not driven by CC ports FR_B_RX, FR_B_TX, and $\overline{\text{FR_B_TX_EN}}$ not driven by CC
	0	1	ports FR_A_RX, FR_A_TX, and $\overline{\text{FR_A_TX_EN}}$ driven by CC—connected to FlexRay channel A ports FR_B_RX, FR_B_TX, and $\overline{\text{FR_B_TX_EN}}$ not driven by CC
	1	0	ports FR_A_RX, FR_A_TX, and $\overline{\text{FR_A_TX_EN}}$ not driven by CC ports FR_B_RX, FR_B_TX, and $\overline{\text{FR_B_TX_EN}}$ driven by CC—connected to FlexRay channel B
	1	1	ports FR_A_RX, FR_A_TX, and $\overline{\text{FR_A_TX_EN}}$ driven by CC—connected to FlexRay channel A ports FR_B_RX, FR_B_TX, and $\overline{\text{FR_B_TX_EN}}$ driven by CC—connected to FlexRay channel B

Table 1453. FlexRay channel selection (continued)

SCM	CHB	CHA	Description
Single channel device mode			
1	0	0	ports FR_A_RX, FR_A_TX, and $\overline{\text{FR_A_TX_EN}}$ not driven by CC ports FR_B_RX, FR_B_TX, and $\overline{\text{FR_B_TX_EN}}$ not driven by CC
	0	1	ports FR_A_RX, FR_A_TX, and $\overline{\text{FR_A_TX_EN}}$ driven by CC—connected to FlexRay channel A ports FR_B_RX, FR_B_TX, and $\overline{\text{FR_B_TX_EN}}$ not driven by CC
	1	0	ports FR_A_RX, FR_A_TX, and $\overline{\text{FR_A_TX_EN}}$ driven by CC—connected to FlexRay channel B ports FR_B_RX, FR_B_TX, and $\overline{\text{FR_B_TX_EN}}$ not driven by CC
	1	1	Reserved

51.5.2.5 System Memory Base Address Register (FR_SYMBADR)

Offset: 0x0004 Access: Read/Write
Write: Disabled mode

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	SMBA															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1350. System Memory Base Address High Register (FR_SYMBADHR)

Offset: 0x0006 Access: Read/Write
Write: Disabled mode

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	SMBA												0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1351. System Memory Base Address Low Register (FR_SYMBADLR)

Note: The system memory base address must be set before the CC is enabled.

The system memory base address registers define the base address of the FlexRay memory area within the system memory. The base address is used by the bus master interface (BMIF) to calculate the physical memory address for system memory accesses.

Table 1454. FR_SYMBADR field descriptions

Field	Description
SMBA	**System Memory Base Address** This is the value of the system memory base address for the individual message buffers and sync frame table. This is the value of the system memory base address for the receive FIFO if FR_MCR[FAM] is set to 1. It is defined as a byte address.

51.5.2.6 Strobe Signal Control Register (FR_STBSCR)

Offset: 0x0008

Access: Read/Write(1)
Write: Anytime

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	SEL				0	0	0	ENB	0	0	STBPSEL	
W	WMD															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

1. 16-bit write access required

Figure 1352. Strobe Signal Control Register (FR_STBSCR)

This register is used to assign the individual protocol timing-related strobe signals given in *Table 1456* to the external strobe ports. Each strobe signal can be assigned to at most one strobe port. Each write access to registers overwrites the previously-written ENB and STBPSEL values for the signal indicated by SEL. If more than one strobe signal is assigned to one strobe port, the current values of the strobe signals are combined with a binary OR and presented at the strobe port. If no strobe signal is assigned to a strobe port, the strobe port carries logic 0. For more detailed and timing information refer to *Section 51.6.16: Strobe signal support*.

Note: In Single-channel device mode, channel B-related strobe signals are undefined and should not be assigned to the strobe ports.

Table 1455. FR_STBSCR field descriptions

Field	Description
0 WMD	**Write Mode** This control bit defines the write mode of this register. 0 Write to all fields in this register on write access. 1 Write to SEL field only on write access.
4:7 SEL	**Strobe Signal Select** This control field selects one of the strobe signals given in *Table 1456* to be enabled or disabled and assigned to one of the four strobe ports.
11 ENB	**Strobe Signal Enable** The control bit is used to enable and disable the strobe signal selected by STBSSEL. 0 Strobe signal is disabled and not assigned to any strobe port. 1 Strobe signal is enabled and assigned to the strobe port selected by STBPSEL.
14:15 STBPSEL	**Strobe Port Select** This field selects the strobe port that the strobe signal selected by the SEL is assigned to. All strobe signals that are enabled and assigned to the same strobe port are combined with a binary OR operation. 00 Assign selected signal to FR_DBG[0]. 01 Assign selected signal to FR_DBG[1]. 10 Assign selected signal to FR_DBG[2]. 11 Assign selected signal to FR_DBG[3].

Table 1456. Strobe signal mapping

SEL		Description	Channel	Type	Offset(1)	Reference
Dec	Hex					
0	0x0	Arm	—	value	+1	MT start
1	0x1	mt	—	value	+1	MT start
2	0x2	Cycle start	—	pulse	0	MT start
3	0x3	Minislot start	—	pulse	0	MT start
4	0x4	Slot start	A	pulse	0	MT start
5	0x5		B			
6	0x6	Receive data after glitch filtering	A	value	+4	FR_A_RX
7	0x7		B			FR_B_RX
8	0x8	Channel idle indicator	A	level	+5	FR_A_RX
9	0x9		B			FR_B_RX
10	0xA	Syntax error detected	A	pulse	+4	FR_A_RX
11	0xB		B			FR_B_RX
12	0xC	Content error detected	A	level	+4	FR_A_RX
13	0xD		B			FR_B_RX
14	0xE	Receive FIFO almost-full interrupt signals	A	value	n.a.	RX FIFO A Almost Full Interrupt
15	0xF		B			RX FIFO B Almost Full Interrupt

1. Given in PE clock cycles

51.5.2.7 Strobe Port Control Register (FR_STBPCR)

Offset: 0x000A Access: Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	STB3EN	STB2EN	STB1EN	STB0EN
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1353. Strobe Port Control Register (FR_STBPCR)

This register is used to enable and disable the strobe port signals. Each disabled port will stay disabled even when strobe signals are assigned to it.

Table 1457. FR_STBPCR field descriptions

Field	Description
12 STB3EN	**Strobe Port 3 Enable** This control bit defines whether the FR_DBG[3] port is enabled or disabled. 0 Strobe port FR_DBG[3] disabled 1 Strobe port FR_DBG[3] enabled
13 STB2EN	**Strobe Port 2 Enable** This control bit defines whether the FR_DBG[2] port is enabled or disabled. 0 Strobe port FR_DBG[2] disabled 1 Strobe port FR_DBG[2] enabled
14 STB1EN	**Strobe Port 1 Enable** This control bit defines whether the FR_DBG[1] port is enabled or disabled. 0 Strobe port FR_DBG[1] disabled 1 Strobe port FR_DBG[1] enabled
15 STB0EN	**Strobe Port 0 Enable** This control bit defines whether the FR_DBG[0] port is enabled or disabled. 0 Strobe port FR_DBG[0] disabled 1 Strobe port FR_DBG[0] enabled

51.5.2.8 Message Buffer Data Size Register (FR_MBDSR)

Offset: 0x000C

Access: Read/Write
Write: *POC:config*

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	MBSEG2DS							0	MBSEG1DS						
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1354. Message Buffer Data Size Register (FR_MBDSR)

This register defines the size of the message buffer data section for the two message buffer segments in a number of two-byte entities.

The CC provides two independent segments for the individual message buffers. All individual message buffers within one segment have to have the same size for the message buffer data section. This size can be different for the two message buffer segments.

Table 1458. FR_MBDSR field descriptions

Field	Description
1:7 MBSEG2DS	**Message Buffer Segment 2 Data Size** The field defines the size of the message buffer data section in two-byte entities for message buffers within the *second* message buffer segment.
9:15 MBSEG1DS	**Message Buffer Segment 1 Data Size** The field defines the size of the message buffer data section in two-byte entities for message buffers within the *first* message buffer segment.

51.5.2.9 Message Buffer Segment Size and Utilization Register (FR_MBSSUTR)

Offset: 0x000E

Access: Read/Write
Write: *POC:config*

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	LAST_MB_SEG1								LAST_MB_UTIL							
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Figure 1355. Message Buffer Segment Size and Utilization Register (FR_MBSSUTR)

This register defines the last individual message buffer that belongs to the first message buffer segment and the number of the last used individual message buffer.

Table 1459. FR_MBSSUTR field descriptions

Field	Description
0:7 LAST_MB_SEG1	**Last Message Buffer In Segment 1** This field defines the message buffer number of the last individual message buffer that is assigned to the *first* message buffer segment. The individual message buffers in the *first* segment correspond to the message buffer control registers FR_MBCCSRn, FR_MBCCFRn, FR_MBFIDRn, and FR_MBIDXRn with n ≤ LAST_MB_SEG1. The first message buffer segment contains LAST_MB_SEG1 + 1 individual message buffers. **Note:** The first message buffer segment contains at least one individual message buffer. The individual message buffers in the *second* message buffer segment correspond to the message buffer control registers FR_MBCCSRn, FR_MBCCFRn, FR_MBFIDRn, FR_MBIDXRn with LAST_MB_SEG1 < n < 256. **Note:** If LAST_MB_SEG1 = 255, all individual message buffers belong to the first message buffer segment and the second message buffer segment is empty.
8:15 LAST_MB_UTIL	**Last Message Buffer Utilized** This field defines the message buffer number of last utilized individual message buffer. The message buffer search engine examines all individual message buffer with a message buffer number n ≤ LAST_MB_UTIL. **Note:** If LAST_MB_UTIL=LAST_MB_SEG1, all individual message buffers belong to the first message buffer segment and the second message buffer segment is empty.

51.5.2.10 PE DRAM Access Register (FR_PEDRAR)

Offset: 0x0010

Access: Read/Write(1)
Write: Normal mode

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	INST				ADDR											DAD
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

1. 16-bit write access required

Figure 1356. PE DRAM Access Register (FR_PEDRAR)

The FR_PEDRAR is used to trigger write and read operations on the PE data memory (PE DRAM). These operations are used for memory error injection and memory error observation.

Each write access to this register initiates a read or write operation on the PE DRAM. The access done status bit, DAD, is cleared after the write access and is set if the PE DRAM access has been finished.

In case of an PE DRAM write access, the data provided in FR_PEDRDR is written into the PE DRAM, read back from the PE DRAM, and are stored into the FR_PEDRDR.

In case of an PE DRAM read access, the requested data is read from PE DRAM and stored into the FR_PEDRDR.

For a detailed description, refer to *Section 51.6.24: Memory content error detection*.

Table 1460. FR_PEDRAR field descriptions

Field	Description
0:3 INST	**PE DRAM Access Instruction** This field defines the operation to be executed on the PE DRAM. 0011 PE DRAM write: Write FR_PEDRDR[DATA] to PE DRAM address ADDR (16-bit) 0101 PE DRAM read: Read Data from PE DRAM address ADDR (16-bit) into FR_PEDRDR[DATA] other reserved
4:14 ADDR	**PE DRAM Access Address** This field defines the address in the PE DRAM to be written to or read from.
15 DAD	**PE DRAM Access Done** This status bit is cleared when the application has written to this register and is set when the PE DRAM access has finished. 0 PE DRAM access running 1 PE DRAM access done

51.5.2.11 PE DRAM Data Register (FR_PEDRDR)

Offset: 0x0012

Access: Read/Write(1)
Write: Normal mode

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	DATA															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

1. 16-bit write access required.

Figure 1357. PE DRAM Data Register (FR_PEDRDR)

This register provides the data to be written to or read from the PE DRAM by the access initiated by write access to the FR_PEDRAR.

Table 1461. FR_PEDRDR field descriptions

Field	Description
0:15 DATA	Data

51.5.2.12 Protocol Operation Control Register (FR_POCR)

Offset: 0x0014

Access: Read/Write
Write: Normal mode

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	EOC_AP		ERC_AP		BSY_ WMC	0	0	0	POCCMD			
W	WME															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1358. Protocol Operation Control Register (FR_POCR)

The application uses this register to issue:

- Protocol control commands
- External clock correction commands

Protocol control commands are issued by writing to the POCCMD field. For more information on protocol control commands, refer to *Section 51.7.6: Protocol control command execution*.

External clock correction commands are issued by writing to the EOC_AP and ERC_AP fields. For more information on external clock correction, refer to *Section 51.6.11: External clock synchronization*.

Table 1462. FR_POCR field descriptions

Field	Description
0 WME	**Write Mode External Correction** This bit controls the write mode of the EOC_AP and ERC_AP fields. 0 Write to EOC_AP and ERC_AP fields on register write 1 No write to EOC_AP and ERC_AP fields on register write
4:5 EOC_AP	**External Offset Correction Application** This field is used to trigger the application of the external offset correction value defined in the Protocol Configuration Register 29 (FR_PCR29). 00 Do not apply external offset correction value 01 Reserved 10 Subtract external offset correction value 11 Add external offset correction value
6:7 ERC_AP	**External Rate Correction Application** This field is used to trigger application of the external rate correction value defined in the Protocol Configuration Register 21 (FR_PCR21). 00 Do not apply external rate correction value 01 Reserved 10 Subtract external rate correction value 11 Add external rate correction value

Table 1462. FR_POCR field descriptions (continued)

Field	Description
8 BSY_WMC	**Protocol Control Command Write Busy (BSY)** This status bit indicates the acceptance of the protocol control command issued by the application via the POCCMD field. The CC sets this status bit when the application has issued a protocol control command via the POCCMD field. The CC clears this status bit when protocol control command was accepted by the PE. When the application issues a protocol control command while the BSY bit is asserted, the CC ignores this command, sets the protocol command ignored error flag PCMI_EF in the CHI Error Flag Register (FR_CHIERFR), and will not change the value of the POCCMD field. (0) Command write idle, command accepted and ready to receive new protocol command (1) Command write busy, command not yet accepted, not ready to receive new protocol command **Write Mode Command (WMC)** This bit controls the write mode of the POCCMD field. (0) Write to POCCMD field on register write (1) Do not write to POCCMD field on register write
12:15 POCCMD	**Protocol Control Command** The application writes to this field to issue a protocol control command to the PE. The CC sends the protocol command to the PE immediately. While the transfer is running, the BSY bit is set. 0000 ALLOW_COLDSTAR: Immediately activate capability of node to cold start cluster. 0001 ALL_SLOTS: Delayed(1) transition to the All Slots Transmission mode. 0010 CONFIG: Immediately transition to the *POC:config* state. 0011 FREEZE: Immediately transition to the *POC:halt* state. 0100 READY, CONFIG_COMPLETE: Immediately transition to the *POC:ready* state. 0101 RUN: Immediately transition to the *POC:startup start* state. 0110 DEFAULT_CONFIG: Immediately transition to the *POC:default config* state. 0111 HALT: Delayed transition to the *POC:halt* state 1000 WAKEUP: Immediately initiate the wakeup procedure. 1001 Reserved 1010 Reserved 1011 Reserved 1100 Reserved 1101 Reserved 1110 Reserved 1111 Reserved

1. Delayed means on completion of current communication cycle.

51.5.2.13 Global Interrupt Flag and Enable Register (FR_GIFER)

Offset: 0x0016

Access: Read/Write
Write: Normal mode

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	MIF	PRIF	CHIF	WUPIF	FAFBIF	FAFAIF	RBIF	TBIF	MIE	PRIE	CHIE	WUPIE	FAFBIE	FAFAIE	RBIE	TBIE
W				w1c	w1c	w1c										
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1359. Global Interrupt Flag and Enable Register (FR_GIFER)

This register controls some of the interrupt request lines and provides the corresponding interrupt flags. The interrupt flags MIF, PRIF, CHIF, RBIF, and TBIF are the outcome of a binary OR of the related individual interrupt flags and interrupt enables. The generation scheme for these flags is depicted in *Figure 1507*. For more details on interrupt generation, refer to *Section 51.6.20: Interrupt support*. These flags are cleared automatically when all of the corresponding interrupt flags or interrupt enables in the related interrupt flag and enable registers are cleared by the application.

Table 1463. FR_GIFER field descriptions

Field	Description
0 MIF	**Module Interrupt Flag** This interrupt flag is set if at least one of the other interrupt flags in this register and the related interrupt enable bit are set. 0 No interrupt flag and related interrupt enable bit are set 1 At least one of the other interrupt flags in this register and the related interrupt bit are set
1 PRIF	**Protocol Interrupt Flag** This interrupt flag is set if at least one of the individual flags in the Protocol Interrupt Flag Register 0 (FR_PIFR0) and Protocol Interrupt Flag Register 1 (FR_PIFR1) and the related interrupt enable bit are set. 0 No individual protocol interrupt flag and related interrupt enable bit are set 1 At least one of the individual protocol interrupt flags and the related interrupt enable bit are set
2 CHIF	**CHI Interrupt Flag** This interrupt flag is set if at least one of the error flags in the CHI Error Flag Register (FR_CHIERFR) and the CHI error interrupt enable bit FR_GIFER[CHIE] are set. 0 All CHI error flags are equal to 0 or the CHI error interrupt is disabled 1 At least one CHI error flag and the CHI error interrupt enable are is set
3 WUPIF	**Wakeup Interrupt Flag** This interrupt flag is set when the CC has received a wakeup symbol on the FlexRay bus. The application can determine on which channel the wakeup symbol was received by reading the related wakeup flags WUB and WUA in the Protocol Status Register 3 (FR_PSR3). 0 No wakeup symbol received on FlexRay bus 1 Wakeup symbol received on FlexRay bus

Table 1463. FR_GIFER field descriptions (continued)

Field	Description
4 FAFBIF	**Receive FIFO Channel B Almost Full Interrupt Flag** This interrupt flag is set when one of the following events occurs: a) The current number of FIFO B entries is equal to or greater than the watermark defined by the WM field in the Receive FIFO Watermark and Selection Register (FR_RFWMSR), and the CC writes a received message into the FIFO B, or b) The current number of FIFO B entries is at least 1 and the periodic timer as defined by Receive FIFO Periodic Timer Register (FR_RFPTR) expires. 0 No such event 1 FIFO B almost full event has occurred **Note:** If the bit MCR[FUM] is set to 0, to clear FAFAIF or FAFBIF will also remove one element from the FIFO.
5 FAFAIF	**Receive FIFO Channel A Almost Full Interrupt Flag** This interrupt flag is set when one of the following events occurs: a) The current number of FIFO A entries is equal to or greater than the watermark defined by the WM field in the Receive FIFO Watermark and Selection Register (FR_RFWMSR), and the CC writes a received message into the FIFO A, or b) The current number of FIFO A entries is at least 1 and the periodic timer as defined by Receive FIFO Periodic Timer Register (FR_RFPTR) expires. 0 No such event 1 FIFO A almost full event has occurred
6 RBIF	**Receive Message Buffer Interrupt Flag** This interrupt flag is set if for at least one of the individual receive message buffers (FR_MBCCSRn[MTD] = 0) both the MBIF interrupt flag and the MBIE interrupt enable bit in the corresponding Message Buffer Configuration, Control, Status Registers (FR_MBCCSRn) are asserted. The application cannot clear this interrupt flag directly; instead, it is cleared by the CC when all of the MBIF interrupt flags of the individual receive message buffers are cleared by the application, or when the application has cleared the related MBIE interrupt enable bit. 0 None of the individual receive message buffers has the MBIF and MBIE flag set 1 At least one individual receive message buffer has the MBIF and MBIE flag set
7 TBIF	**Transmit Message Buffer Interrupt Flag** This flag is set if for at least one of the individual message buffers (FR_MBCCSRn[MTD] = 1) both the MBIF interrupt flag and the MBIE interrupt enable bit in the corresponding Message Buffer Configuration, Control, Status Registers (FR_MBCCSRn) are equal to 1. The application cannot clear this interrupt flag directly; instead, this interrupt flag is cleared by the CC when all of the individual interrupt flags MBIF of the individual transmit message buffers are cleared by the application, or when the application has cleared the related MBIE interrupt enable bit. 0 None of the individual transmit message buffers has the MBIF and MBIE flag set 1 At least one individual transmit message buffer has the MBIF and MBIE flag set
8 MIE	**Module Interrupt Enable** This bit controls whether the Module Interrupt line is asserted when the MIF flag is set. 0 Disable interrupt line 1 Enable interrupt line
9 PRIE	**Protocol Interrupt Enable** This bit controls whether the Protocol Interrupt line is asserted when the PRIF flag is set. 0 Disable interrupt line 1 Enable interrupt line

Table 1463. FR_GIFER field descriptions (continued)

Field	Description
10 CHIE	**CHI Interrupt Enable** This bit controls whether the CHI Interrupt line is asserted when the CHIF flag is set. 0 Disable interrupt line 1 Enable interrupt line
11 WUPIE	**Wakeup Interrupt Enable** This bit controls whether the Wakeup Interrupt line is asserted when the WUPIF flag is set. 0 Disable interrupt line 1 Enable interrupt line
12 FAFBIE	**Receive FIFO Channel B Almost Full Interrupt Enable** This bit controls whether the RX FIFO B Almost Full Interrupt line is asserted when the FAFBIF flag is set. 0 Disable interrupt line 1 Enable interrupt line
13 FAFAIE	**Receive FIFO Channel A Almost Full Interrupt Enable** This bit controls whether the RX FIFO A Almost Full Interrupt line is asserted when the FAFAIF flag is set. 0 Disable interrupt line 1 Enable interrupt line
14 RBIE	**Receive Message Buffer Interrupt Enable** This bit controls whether the Receive Message Buffer Interrupt line is asserted when the RBIF flag is set. 0 Disable interrupt line 1 Enable interrupt line
15 TBIE	**Transmit Message Buffer Interrupt Enable** This bit controls whether the Transmit Message Buffer Interrupt line is asserted when the TBIF flag is set. 0 Disable interrupt line 1 Enable interrupt line

51.5.2.14 Protocol Interrupt Flag Register 0 (FR_PIFR0)

Offset: 0x0018

Access: Read/Write
Write: Normal mode

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	FATL_IF	INTL_IF	ILCF_IF	CSA_IF	MRC_IF	MOC_IF	CCL_IF	MXS_IF	MTX_IF	LTXB_IF	LTXA_IF	TBVB_IF	TBVA_IF	TI2_IF	TI1_IF	CYS_IF
W	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1360. Protocol Interrupt Flag Register 0 (FR_PIFR0)

This register holds one set of the protocol-related individual interrupt flags.

Table 1464. FR_PIFR0 field descriptions

Field	Description
0 FATL_IF	**Fatal Protocol Error Interrupt Flag** This flag is set when the protocol engine has detected a fatal protocol error. In this case, the protocol engine goes into the *POC:halt* state immediately. The fatal protocol errors are: – *pLatestTx* violation, as described in the MAC process of the FlexRay protocol – Transmission across slot boundary violation, as described in the FSP process of the FlexRay protocol 0 No such event 1 Fatal protocol error detected
1 INTL_IF	**Internal Protocol Error Interrupt Flag** This flag is set when the protocol engine has detected an internal protocol error. In this case, the protocol engine goes into the *POC:halt* state immediately. An internal protocol error occurs when the protocol engine has not finished a calculation and a new calculation is requested. This can be caused by a hardware error. 0 No such event 1 Internal protocol error detected
2 ILCF_IF	**Illegal Protocol Configuration Interrupt Flag** This flag is set when the protocol engine has detected an illegal protocol configuration parameter setting. In this case, the protocol engine goes into the *POC:halt* state immediately. The protocol engine checks the *listen_timeout* value programmed into the Protocol Configuration Register 14 (FR_PCR14) and Protocol Configuration Register 15 (FR_PCR15) when the CONFIG_COMPLETE command was sent by the application via the Protocol Operation Control Register (FR_POCR). If the value of *listen_timeout* is equal to 0, the protocol configuration setting is considered as illegal. 0 No such event 1 Illegal protocol configuration detected
3 CSA_IF	**Cold Start Abort Interrupt Flag** This flag is set when the configured number of allowed cold start attempts is reached and none of these attempts was successful. The number of allowed cold start attempts is configured by the coldstart_attempts field in the Protocol Configuration Register 3 (FR_PCR3). 0 No such event 1 Cold start aborted and no more coldstart attempts allowed
4 MRC_IF	**Missing Rate Correction Interrupt Flag** This flag is set when an insufficient number of measurements is available for rate correction at the end of the communication cycle. 0 No such event 1 Insufficient number of measurements for rate correction detected
5 MOC_IF	**Missing Offset Correction Interrupt Flag** This flag is set when an insufficient number of measurements is available for offset correction. This is related to the MISSING_TERM event in the CSP process for offset correction in the FlexRay protocol. 0 No such event 1 Insufficient number of measurements for offset correction detected

Table 1464. FR_PIFR0 field descriptions (continued)

Field	Description
6 CCL_IF	**Clock Correction Limit Reached Interrupt Flag** This flag is set when the internal calculated offset or rate calculation values have reached or exceeded their configured thresholds as given by the *offset_correction_out* field in the Protocol Configuration Register 9 (FR_PCR9) and the *rate_correction_out* field in the Protocol Configuration Register 14 (FR_PCR14). 0 No such event 1 Offset or rate correction limit reached
7 MXS_IF	**Max Sync Frames Detected Interrupt Flag** This flag is set when the number of synchronization frames detected in the current communication cycle exceeds the value of the *node_sync_max* field in the Protocol Configuration Register 30 (FR_PCR30). 0 No such event 1 More than *node_sync_max* sync frames detected **Note:** Only synchronization frames that have passed the synchronization frame acceptance and rejection filters are taken into account
8 MTX_IF	**Media Access Test Symbol Received Interrupt Flag** This flag is set when the MTS symbol was received on channel A or channel B. 0 No such event 1 MTS symbol received
9 LTXB_IF	*pLatestTx* **Violation on Channel B Interrupt Flag** This flag is set when the frame transmission on channel B in the dynamic segment exceeds the dynamic segment boundary. This is related to the *pLatestTx* violation, as described in the MAC process of the FlexRay protocol. 0 No such event 1 *pLatestTx* violation occurred on channel B
10 LTXA_IF	*pLatestTx* **Violation on Channel A Interrupt Flag** This flag is set when the frame transmission on channel A in the dynamic segment exceeds the dynamic segment boundary. This is related to the *pLatestTx* violation as described in the MAC process of the FlexRay protocol. 0 No such event 1 *pLatestTx* violation occurred on channel A
11 TBVB_IF	**Transmission across boundary on channel B Interrupt Flag** This flag is set when the frame transmission on channel B crosses the slot boundary. This is related to the transmission across slot boundary violation as described in the FSP process of the FlexRay protocol. 0 No such event 1 Transmission across boundary violation occurred on channel B
12 TBVA_IF	**Transmission across boundary on channel A Interrupt Flag** This flag is set when the frame transmission on channel A crosses the slot boundary. This is related to the transmission across slot boundary violation as described in the FSP process of the FlexRay protocol. 0 No such event 1 Transmission across boundary violation occurred on channel A
13 TI2_IF	**Timer 2 Expired Interrupt Flag** This flag is set whenever timer 2 expires. 0 No such event 1 Timer 2 has reached its time limit

Table 1464. FR_PIFR0 field descriptions (continued)

Field	Description
14 TI1_IF	**Timer 1 Expired Interrupt Flag** This flag is set whenever timer 1 expires. 0 No such event 1 Timer 1 has reached its time limit
15 CYS_IF	**Cycle Start Interrupt Flag** This flag is set when a communication cycle starts. 0 No such event 1 Communication cycle started

51.5.2.15 Protocol Interrupt Flag Register 1 (FR_PIFR1)

Offset: 0x001A

Access: Read/Write
Write: Normal mode

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	EMC_IF	IPC_IF	PECF_IF	PSC_IF	SSI3_IF	SSI2_IF	SSI1_IF	SSI0_IF	0	0	EVT_IF	ODT_IF	0	0	0	0
W	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c			w1c	w1c				
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1361. Protocol Interrupt Flag Register 1 (FR_PIFR1)

The register holds one set of the protocol-related individual interrupt flags.

Table 1465. FR_PIFR1 field descriptions

Field	Description
0 EMC_IF	**Error Mode Changed Interrupt Flag** This flag is set when the value of the ERRMODE bit field in the Protocol Status Register 0 (FR_PSR0) is changed by the CC. 0 No such event 1 ERRMODE field changed
1 IPC_IF	**Illegal Protocol Control Command Interrupt Flag** This flag is set when the PE tries to execute a protocol control command that was issued via the POCCMD field of the Protocol Operation Control Register (FR_POCR), and detects that this protocol control command is not allowed in the current protocol state. In this case, the command is not executed. For more details, refer to *Section 51.7.6: Protocol control command execution*. 0 No such event 1 Illegal protocol control command detected
2 PECF_IF	**Protocol Engine Communication Failure Interrupt Flag** This flag is set if the CC has detected a communication failure between the PE and the CHI. 0 No such event 1 Protocol Engine Communication Failure detected

Table 1465. FR_PIFR1 field descriptions (continued)

Field	Description
3 PSC_IF	**Protocol State Changed Interrupt Flag** This flag is set when the protocol state in the PROTSTATE field in the Protocol Status Register 0 (FR_PSR0) has changed. 0 No such event 1 Protocol state changed
4 SSI3_IF	**Slot Status Counter Incremented Interrupt Flag** This flag is set when the SLOTSTATUSCNT field in the corresponding Slot Status Counter Register (FR_SSCR3) is incremented. 0 No such event 1 The corresponding slot status counter has incremented
5 SSI2_IF	**Slot Status Counter Incremented Interrupt Flag** This flag is set when the SLOTSTATUSCNT field in the corresponding Slot Status Counter Register (FR_SSCR2) is incremented. 0 No such event 1 The corresponding slot status counter has incremented
6 SSI1_IF	**Slot Status Counter Incremented Interrupt Flag** This flag is set when the SLOTSTATUSCNT field in the corresponding Slot Status Counter Register (FR_SSCR1) is incremented. 0 No such event 1 The corresponding slot status counter has incremented
7 SSI0_IF	**Slot Status Counter Incremented Interrupt Flag** This flag is set when the SLOTSTATUSCNT field in the corresponding Slot Status Counter Register (FR_SSCR0) is incremented. 0 No such event 1 The corresponding slot status counter has incremented
10 EVT_IF	**Even Cycle Table Written Interrupt Flag** This flag is set if the CC has written the sync frame measurement/ID tables into the FlexRay memory area for the even cycle. 0 No such event 1 Sync frame measurement table written
11 ODT_IF	**Odd Cycle Table Written Interrupt Flag** This flag is set if the CC has written the sync frame measurement/ID tables into the FlexRay memory area for the odd cycle. 0 No such event 1 Sync frame measurement table written

51.5.2.16 Protocol Interrupt Enable Register 0 (FR_PIER0)

Offset: 0x001C

Access: Read/Write
Write: Anytime

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	FATL_IE	INTL_IE	ILCF_IE	CSA_IE	MRC_IE	MOC_IE	CCL_IE	MXS_IE	MTX_IE	LTXB_IE	LTXA_IE	TBVB_IE	TBVA_IE	TI2_IE	TI1_IE	CYS_IE
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1362. Protocol Interrupt Enable Register 0 (FR_PIER0)

This register defines whether or not the individual interrupt flags defined in the Protocol Interrupt Flag Register 0 (FR_PIFR0) can generate a protocol interrupt request.

Table 1466. FR_PIER0 field descriptions

Field	Description
0 FATL_IE	**Fatal Protocol Error Interrupt Enable** This bit controls FATL_IF interrupt request generation. 0 Interrupt request generation disabled 1 Interrupt request generation enabled
1 INTL_IE	**Internal Protocol Error Interrupt Enable** This bit controls INTL_IF interrupt request generation. 0 Interrupt request generation disabled 1 Interrupt request generation enabled
2 ILCF_IE	**Illegal Protocol Configuration Interrupt Enable** This bit controls ILCF_IF interrupt request generation. 0 Interrupt request generation disabled 1 Interrupt request generation enabled
3 CSA_IE	**Cold Start Abort Interrupt Enable** This bit controls CSA_IF interrupt request generation. 0 Interrupt request generation disabled 1 Interrupt request generation enabled
4 MRC_IE	**Missing Rate Correction Interrupt Enable** This bit controls MRC_IF interrupt request generation. 0 Interrupt request generation disabled 1 Interrupt request generation enabled
5 MOC_IE	**Missing Offset Correction Interrupt Enable** This bit controls MOC_IF interrupt request generation. 0 Interrupt request generation disabled 1 Interrupt request generation enabled
6 CCL_IE	**Clock Correction Limit Reached Interrupt Enable** This bit controls CCL_IF interrupt request generation. 0 Interrupt request generation disabled 1 Interrupt request generation enabled

Table 1466. FR_PIER0 field descriptions (continued)

Field	Description
7 MXS_IE	**Max Sync Frames Detected Interrupt Enable** This bit controls MXS_IF interrupt request generation. 0 Interrupt request generation disabled 1 Interrupt request generation enabled
8 MTX_IE	**Media Access Test Symbol Received Interrupt Enable** This bit controls MTX_IF interrupt request generation. 0 Interrupt request generation disabled 1 Interrupt request generation enabled
9 LTXB_IE	*pLatestTx* **Violation on Channel B Interrupt Enable** This bit controls LTXB_IF interrupt request generation. 0 Interrupt request generation disabled 1 Interrupt request generation enabled
10 LTXA_IE	*pLatestTx* **Violation on Channel A Interrupt Enable** This bit controls LTXA_IF interrupt request generation. 0 Interrupt request generation disabled 1 Interrupt request generation enabled
11 TBVB_IE	**Transmission across boundary on channel B Interrupt Enable** This bit controls TBVB_IF interrupt request generation. 0 Interrupt request generation disabled 1 Interrupt request generation enabled
12 TBVA_IE	**Transmission across boundary on channel A Interrupt Enable** This bit controls TBVA_IF interrupt request generation. 0 Interrupt request generation disabled 1 Interrupt request generation enabled
13 TI2_IE	**Timer 2 Expired Interrupt Enable** This bit controls TI1_IF interrupt request generation. 0 Interrupt request generation disabled 1 Interrupt request generation enabled
14 TI1_IE	**Timer 1 Expired Interrupt Enable** This bit controls TI1_IF interrupt request generation. 0 Interrupt request generation disabled 1 Interrupt request generation enabled
15 CYS_IE	**Cycle Start Interrupt Enable** This bit controls CYC_IF interrupt request generation. 0 Interrupt request generation disabled 1 Interrupt request generation enabled

51.5.2.17 Protocol Interrupt Enable Register 1 (FR_PIER1)

Offset: 0x001E

Access: Read/Write
Write: Anytime

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	EMC_IE	IPC_IE	PECF_IE	PSC_IE	SSI3_IE	SSI2_IE	SSI1_IE	SSI0_IE	0	0	EVT_IE	ODT_IE	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1363. Protocol Interrupt Enable Register 1 (FR_PIER1)

This register defines whether or not the individual interrupt flags defined in Protocol Interrupt Flag Register 1 (FR_PIFR1) can generate a protocol interrupt request.

Table 1467. FR_PIER1 field descriptions

Field	Description
0 EMC_IE	**Error Mode Changed Interrupt Enable** This bit controls EMC_IF interrupt request generation. 0 Interrupt request generation disabled 1 Interrupt request generation enabled
1 IPC_IE	**Illegal Protocol Control Command Interrupt Enable** This bit controls IPC_IF interrupt request generation. 0 Interrupt request generation disabled 1 Interrupt request generation enabled
2 PECF_IE	**Protocol Engine Communication Failure Interrupt Enable** This bit controls PECF_IF interrupt request generation. 0 Interrupt request generation disabled 1 Interrupt request generation enabled
3 PSC_IE	**Protocol State Changed Interrupt Enable** This bit controls PSC_IF interrupt request generation. 0 Interrupt request generation disabled 1 Interrupt request generation enabled
4 SSI3_IE	**Slot Status Counter Incremented Interrupt Enable** This bit controls SSI3_IF interrupt request generation. 0 Interrupt request generation disabled 1 Interrupt request generation enabled
5 SSI2_IE	**Slot Status Counter Incremented Interrupt Enable** This bit controls SSI2_IF interrupt request generation. 0 Interrupt request generation disabled 1 Interrupt request generation enabled
6 SSI1_IE	**Slot Status Counter Incremented Interrupt Enable** This bit controls SSI1_IF interrupt request generation. 0 Interrupt request generation disabled 1 Interrupt request generation enabled

Table 1467. FR_PIER1 field descriptions (continued)

Field	Description
7 SSI0_IE	**Slot Status Counter Incremented Interrupt Enable** This bit controls SSI0_IF interrupt request generation. 0 Interrupt request generation disabled 1 Interrupt request generation enabled
10 EVT_IE	**Even Cycle Table Written Interrupt Enable** This bit controls EVT_IF interrupt request generation. 0 Interrupt request generation disabled 1 Interrupt request generation enabled
11 ODT_IE	**Odd Cycle Table Written Interrupt Enable** This bit controls ODT_IF interrupt request generation. 0 Interrupt request generation disabled 1 Interrupt request generation enabled

51.5.2.18 CHI Error Flag Register (FR_CHIERFR)

Offset: 0x0020

Access: Read/Write
Write: Normal mode

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	FRLB_EF	FRLA_EF	PCMI_EF	FOVB_EF	FOVA_EF	MBS_EF	MBU_EF	LCK_EF	0	SBCF_EF	FID_EF	DPL_EF	SPL_EF	NML_EF	NMF_EF	ILSA_EF
W	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c		w1c	w1c	w1c	w1c	w1c	w1c	w1c
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1364. CHI Error Flag Register (FR_CHIERFR)

This register holds the CHI-related error flags. The interrupt generation for each of these error flags is controlled by the CHI interrupt enable bit, CHIE, in the Global Interrupt Flag and Enable Register (FR_GIFER).

Table 1468. FR_CHIERFR field descriptions

Field	Description
0 FRLB_EF	**Frame Lost Channel B Error Flag** This flag is set if a complete frame was received on channel B but it could not be stored in the selected individual message buffer because the message buffer is currently locked by the application. In this case, the frame and the related slot status information are lost. 0 No such event 1 Frame lost on channel B detected
1 FRLA_EF	**Frame Lost Channel A Error Flag** This flag is set if a complete frame was received on channel A but it could not be stored in the selected individual message buffer because the message buffer is currently locked by the application. In this case, the frame and the related slot status information are lost. 0 No such error 1 Frame lost on channel A detected

Table 1468. FR_CHIERFR field descriptions (continued)

Field	Description
2 PCMI_EF	**Protocol Command Ignored Error Flag** This flag is set if the application has issued a POC command by writing to the POCCMD field in the Protocol Operation Control Register (FR_POCR) while the BSY flag is equal to 1. In this case, the command is ignored by the CC and is lost. 0 No such error 1 POC command ignored
3 FOVB_EF	**Receive FIFO Overrun Channel B Error Flag** This flag is set when an overrun of the FIFO for channel B has occurred. This error occurs if a semantically valid frame was received on channel B and matches all criteria to be appended to the FIFO for channel B but the FIFO is full. In this case, the received frame and its related slot status information are lost. 0 No such error 1 FIFO overrun on channel B has been detected
4 FOVA_EF	**Receive FIFO Overrun Channel A Error Flag** This flag is set when an overrun of the FIFO for channel A has occurred. This error occurs if a semantically valid frame was received on channel A and matches the all criteria to be appended to the FIFO for channel A but the FIFO is full. In this case, the received frame and its related slot status information are lost. 0 No such error 1 FIFO overrun on channel B has been detected
5 MBS_EF	**Message Buffer Search Error Flag** This flag is set if at least one of the following events occurs: a) The message buffer search engine is still running while the next search must be started due to the FlexRay protocol timing. b) A message buffer index greater than 259 is detected in the FR_MBIDXR[MBIDX] field of a found message buffer or in one of the FR_RSBIR[RSBIDX] fields. Refer to *Section 51.6.7.4: Message buffer search error* for details. 0 No such event 1 Search engine active while search start appears or illegal message buffer index detected
6 MBU_EF	**Message Buffer Utilization Error Flag** This flag is asserted if the application writes to a message buffer control field that is beyond the number of utilized message buffers programmed in the Message Buffer Segment Size and Utilization Register (FR_MBSSUTR). If the application writes to a FR_MBCCSRn register with n > LAST_MB_UTIL, the CC ignores the write attempt and asserts the message buffer utilization error flag MBU_EF in the CHI Error Flag Register (FR_CHIERFR). 0 No such event 1 Non-utilized message buffer enabled
7 LCK_EF	**Lock Error Flag** This flag is set if the application tries to lock a message buffer that is already locked by the CC due to internal operations. In that case, the CC does not grant the lock to the application. The application must issue the lock request again. 0 No such error 1 Lock error detected

Table 1468. FR_CHIERFR field descriptions (continued)

Field	Description
9 SBCF_EF	**System Bus Communication Failure Error Flag** This flag is set if a system bus access was not finished within the required amount of time (refer to *Section 51.6.19.1.2: System bus access timeout*). 0 No such event 1 System bus access not finished in time
10 FID_EF	**Frame ID Error Flag** This flag is set if the frame ID stored in the message buffer header area differs from the frame ID stored in the message buffer control register. 0 No such error occurred 1 Frame ID error occurred
11 DPL_EF	**Dynamic Payload Length Error Flag** This flag is set if the payload length written into the message buffer header field of a transmit message buffer assigned to the dynamic segment is greater than the maximum payload length for the dynamic segment as it is configured in the corresponding max_payload_length_dynamic field in the Protocol Configuration Register 24 (FR_PCR24). 0 No such error occurred 1 Dynamic payload length error occurred
12 SPL_EF	**Static Payload Length Error Flag** This flag is set if the payload length written into the message buffer header field of a transmit message buffer assigned to the static segment is different from the payload length for the static segment as it is configured in the corresponding payload_length_static field in the Protocol Configuration Register 19 (FR_PCR19). 0 No such error occurred 1 Static payload length error occurred
13 NML_EF	**Network Management Length Error Flag** This flag is set if the payload length written into the header structure of a receive message buffer assigned to the static segment is less than the configured length of the Network Management Vector as configured in the Network Management Vector Length Register (FR_NMVLR). In this case, the received part of the Network Management Vector will be used to update the Network Management Vector. 0 No such error occurred 1 Network management length error occurred
14 NMF_EF	**Network Management Frame Error Flag** This flag is set if a received message in the static segment with a Preamble Indicator flag (PP) asserted has its Null Frame indicator flag (NF) asserted as well. In this case, the Global Network Management Registers (refer to *Section 51.5.2.40: Network Management Vector Registers (FR_NMVRn)*) are not updated. 0 No such error occurred 1 Network management frame error occurred
15 ILSA_EF	**Illegal System Bus Address Error Flag** This flag is set if the external system bus subsystem has detected an access to an illegal system bus address from the CC (refer to *Section 51.6.19.1.1: System bus illegal address access*). 0 No such event 1 Illegal system bus address accessed

51.5.2.19 Message Buffer Interrupt Vector Register (FR_MBIVEC)

Offset: 0x0022 Access: Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	TBIVEC								RBIVEC							
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1365. Message Buffer Interrupt Vector Register (FR_MBIVEC)

This register indicates the lowest numbered receive message buffer and the lowest numbered transmit message buffer that have their MBIF interrupt status flag and MBIE interrupt enable bits asserted. This means that message buffers with lower message buffer numbers have higher priority.

Table 1469. FR_MBIVEC field descriptions

Field	Description
0:7 TBIVEC	**Transmit Buffer Interrupt Vector** This field provides the number of the lowest numbered enabled transmit message buffer that has its MBIF interrupt status flag and its MBIE interrupt enable bit set. If there is no transmit message buffer with the MBIF interrupt status flag and the MBIE interrupt enable bits asserted, the value in this field is set to 0.
8:15 RBIVEC	**Receive Buffer Interrupt Vector** This field provides the message buffer number of the lowest numbered receive message buffer that has its MBIF interrupt flag and its MBIE interrupt enable bit asserted. If there is no receive message buffer with the MBIF interrupt status flag and the MBIE interrupt enable bits asserted, the value in this field is set to 0.

51.5.2.20 Channel A Status Error Counter Register (FR_CASERCR)

Offset: 0x0024 Access: Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	CHAERSCNT															
W																
Reset(1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

1. **A**dditional Reset: RUN Command

Figure 1366. Channel A Status Error Counter Register (FR_CASERCR)

This register provides the channel status error counter for channel A. The protocol engine generates a slot status vector for each static slot, each dynamic slot, the symbol window, and the NIT. The slot status vector contains the four protocol related error indicator bits *vSS!SyntaxError, vSS!ContentError, vSS!BViolation*, and *vSS!TxConflict*. The CC increments the status error counter by 1 if, for a slot or segment, at least one error indicator bit is set to 1. The counter wraps around after it has reached the maximum value. For more information on slot status monitoring, refer to *Section 51.6.18: Slot status monitoring*.

Table 1470. FR_CASERCR field descriptions

Field	Description
0:15 CHAERSCNT	**Channel Status Error Counter** This field provides the current value channel status error counter. The counter value is updated within the first macrotick of the following slot or segment.

51.5.2.21 Channel B Status Error Counter Register (FR_CBSERCR)

Offset: 0x0026 Access: Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	CHBERSCNT															
W																
Reset(1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

1. **A**dditional Reset: RUN Command

Figure 1367. Channel B Status Error Counter Register (FR_CBSERCR)

This register provides the channel status error counter for channel B. The protocol engine generates a slot status vector for each static slot, each dynamic slot, the symbol window, and the network idle time (NIT). The slot status vector contains the four protocol-related error indicator bits *vSS!SyntaxError*, *vSS!ContentError*, *vSS!BViolation*, and *vSS!TxConflict*. The CC increments the status error counter by 1 if, for a slot or segment, at least one error indicator bit is set to 1. The counter wraps around after it has reached the maximum value. For more information on slot status monitoring, refer to *Section 51.6.18: Slot status monitoring*.

Table 1471. FR_CBSERCR field descriptions

Field	Description
0:15 CHBERSCNT	**Channel Status Error Counter** This field provides the current channel status error count. The counter value is updated within the first macrotick of the following slot or segment.

51.5.2.22 Protocol Status Register 0 (FR_PSR0)

Offset: 0x0028 Access: Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	ERRMODE		SLOTMODE		0	PROTSTATE			STARTUPSTATE				0	WAKEUPSTATUS		
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1368. .Protocol Status Register 0 (FR_PSR0)

This register provides information about the current protocol status.

Table 1472. FR_PSR0 field descriptions

Field	Description
0:1 ERRMODE	**Error Mode** protocol-related variable: *vPOC!ErrorMode*. This field indicates the error mode of the protocol. 00 ACTIVE 01 PASSIVE 10 COMM_HALT 11 Reserved
2:3 SLOTMODE	**Slot Mode** protocol-related variable: *vPOC!SlotMode*. This field indicates the slot mode of the protocol. 00 SINGLE 01 ALL_PENDING 10 ALL 11 Reserved
5:7 PROTSTATE	**Protocol State** protocol-related variable: *vPOC!State.* This field indicates the state of the protocol. 000 *POC:default config* 001 *POC:config* 010 *POC:wakeup* 011 *POC:ready* 100 *POC:normal passive* 101 *POC:normal active* 110 *POC:halt* 111 *POC:startup*

Table 1472. FR_PSR0 field descriptions (continued)

Field	Description
8:11 STARTUP STATE	**Startup State** protocol-related variable: *vPOC!StartupState.* This field indicates the current sub-state of the startup procedure. 0000 Reserved 0001 Reserved 0010 *POC:coldstart collision resolution* 0011 *POC:coldstart listen* 0100 *POC:integration consistency check* 0101 *POC:integration listen* 0110 Reserved 0111 *POC:initialize schedule* 1000 Reserved 1001 Reserved 1010 *POC:coldstart consistency check* 1011 Reserved 1100 Reserved 1101 *POC:integration coldstart check* 1110 *POC:coldstart gap* 1111 *POC:coldstart join*
13:15 WAKEUP STATUS	**Wakeup Status** protocol-related variable: *vPOC!WakeupStatus*. This field provides the outcome of the execution of the wakeup mechanism. 000 UNDEFINED 001 RECEIVED_HEADER 010 RECEIVED_WUP 011 COLLISION_HEADER 100 COLLISION_WUP 101 COLLISION_UNKNOWN 110 TRANSMITTED 111 Reserved

51.5.2.23 Protocol Status Register 1 (FR_PSR1)

Offset: 0x002A

Access: Read/Write
Write: Normal mode

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	CSAA	CSP	0	REMCSAT					CPN	HHR	FRZ	APTAC				
W	w1c															
Reset(1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

1. Additional Reset: CSAA, CSP, CPN: RUN Command

Figure 1369. Protocol Status Register 1 (FR_PSR1)

Table 1473. FR_PSR1 field descriptions

Field	Description
0 CSAA	**Cold Start Attempt Aborted Flag** protocol-related event: 'set coldstart abort indicator in CHI.' This flag is set when the CC has aborted a cold start attempt. 0 No such event 1 Cold start attempt aborted
1 CSP	**Leading Cold Start Path** This status bit is set when the CC has reached the *POC:normal active* state via the leading cold start path. This indicates that this node has started the network 0 No such event 1 *POC:normal active* reached from *POC:startup* state via leading cold start path
3:7 REMCSAT	**Remaining Coldstart Attempts** protocol-related variable: *vRemainingColdstartAttempts.* This field provides the number of remaining cold start attempts that the CC will execute.
8 CPN	**Leading Cold Start Path Noise**—protocol-related variable: *vPOC!ColdstartNoise.* This status bit is set if the CC has reached the *POC:normal active* state via the leading cold start path under noise conditions. This indicates there was some activity on the FlexRay bus while the CC was starting up the cluster. 0 No such event 1 *POC:normal active* state was reached from *POC:startup* state via noisy leading cold start path
9 HHR	**Host Halt Request Pending** protocol related variable: *vPOC!CHIHaltRequest.* This status bit is set when CC receives the HALT command from the application via the Protocol Operation Control Register (FR_POCR). The CC clears this status bit after a hard reset condition or when the protocol is in the *POC:default config* state. 0 No such event 1 HALT command received
10 FRZ	**Freeze Occurred** protocol related variable: *vPOC!Freeze.* This status bit is set when the CC has reached the *POC:halt* state due to the host FREEZE command or due to an internal error condition requiring immediate halt. The CC clears this status bit after a hard reset condition or when the protocol is in the *POC:default config* state. 0 No such event 1 Immediate halt due to FREEZE or internal error condition
11:15 APTAC	**Allow Passive to Active Counter** protocol-related variable: *vPOC!vAllowPassivetoActive.* This field provides the number of consecutive even/odd communication cycle pairs that have passed with valid rate and offset correction terms, but the protocol is still in the *POC:normal passive* state due to an application-configured delay to enter *POC:normal active* state. This delay is defined by the allow_passive_to_active field in Protocol Configuration Register 12 (FR_PCR12).

51.5.2.24 Protocol Status Register 2 (FR_PSR2)

Offset: 0x002C Access: Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	NBVB	NSEB	STCB	SBVB	SSEB	MTB	NBVA	NSEA	STCA	SBVA	SSEA	MTA	CKCORFCNT			
W																
Reset(1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

1. Additional Reset: RUN Command

Figure 1370. Protocol Status Register 2 (FR_PSR2)

This register provides a snapshot of status information about the network idle time (NIT), the symbol window, and the clock synchronization. The NIT-related status bits NBVB, NSEB, NBVA, and NSEA are updated by the CC after the end of the NIT and before the end of the first slot of the next communication cycle. The symbol-window-related status bits STCB, SBVB, SSEB, MTB, STCA, SBVA, SSEB, and MTA are updated by the CC after the end of the symbol window and before the end of the current communication cycle. If no symbol window is configured, the symbol-window-related status bits remain in their reset state. The clock synchronization-related CKCORFCNT is updated by the CC after the end of the static segment and before the end of the current communication cycle.

Table 1474. FR_PSR2 field descriptions

Field	Description
0 NBVB	**NIT Boundary Violation on Channel B** protocol-related variable: *vSS!BViolation* for NIT on channel B. This status bit is set when there was some media activity on the FlexRay bus channel B at the end of the NIT. 0 No such event 1 Media activity at boundaries detected
1 NSEB	**NIT Syntax Error on Channel B** protocol-related variable: *vSS!SyntaxError* for NIT on channel B. This status bit is set when a syntax error was detected during NIT on channel B. 0 No such event 1 Syntax error detected
2 STCB	**Symbol Window Transmit Conflict on Channel B** protocol-related variable: *vSS!TxConflict* for symbol window on channel B. This status bit is set if there was a transmission conflict during the symbol window on channel B. 0 No such event 1 Transmission conflict detected
3 SBVB	**Symbol Window Boundary Violation on Channel B** protocol-related variable: *vSS!BViolation* for symbol window on channel B. This status bit is set if there was some media activity on the FlexRay bus channel B at the start or at the end of the symbol window. 0 No such event 1 Media activity at boundaries detected

Table 1474. FR_PSR2 field descriptions (continued)

Field	Description
4 SSEB	**Symbol Window Syntax Error on Channel B** protocol related variable: *vSS!SyntaxError* for symbol window on channel B. This status bit is set when a syntax error was detected during the symbol window on channel B. 0 No such event 1 Syntax error detected
5 MTB	**Media Access Test Symbol MTS Received on Channel B** protocol-related variable: *vSS!ValidMTS* for Symbol Window on channel B. This status bit is set if the Media Access Test Symbol MTS was received in the symbol window on channel B. 0 No such event 1 MTS symbol received
6 NBVA	**NIT Boundary Violation on Channel A** protocol-related variable: *vSS!BViolation* for NIT on channel A. This status bit is set when there was some media activity on the FlexRay bus channel A at the end of the NIT. 0 No such event 1 Media activity at boundaries detected
7 NSEA	**NIT Syntax Error on Channel A** protocol-related variable: *vSS!SyntaxError* for NIT on channel A This status bit is set when a syntax error was detected during NIT on channel A. 0 No such event 1 Syntax error detected
8 STCA	**Symbol Window Transmit Conflict on Channel A** protocol related variable: *vSS!TxConflict* for symbol window on channel A. This status bit is set if there was a transmission conflicts during the symbol window on channel A. 0 No such event 1 Transmission conflict detected
9 SBVA	**Symbol Window Boundary Violation on Channel A** protocol-related variable: *vSS!BViolation* for symbol window on channel A. This status bit is set if there was some media activity on the FlexRay bus channel A at the start or at the end of the symbol window. 0 No such event 1 Media activity at boundaries detected
10 SSEA	**Symbol Window Syntax Error on Channel A** protocol-related variable: *vSS!SyntaxError* for symbol window on channel A. This status bit is set when a syntax error was detected during the symbol window on channel A. 0 No such event 1 Syntax error detected

Table 1474. FR_PSR2 field descriptions (continued)

Field	Description
11 MTA	**Media Access Test Symbol MTS Received on Channel A** protocol-related variable: *vSS!ValidMTS* for symbol window on channel A. This status bit is set if the Media Access Test Symbol (MTS) was received in the symbol window on channel A. 0 No such event 1 MTS symbol received
12:15 CKCORFCNT	**Clock Correction Failed Counter** protocol -elated variable: *vClockCorrectionFailed.* This field provides the number of consecutive even/odd communication cycle pairs that have passed without a clock synchronization offset or rate correction due to lack of synchronization frames. It is not incremented when it has reached the configured value of either max_without_clock_correction_fatal or max_without_clock_correction_passive as defined in Protocol Configuration Register 8 (FR_PCR8). The CC resets this counter on a hard reset condition, when the protocol enters the *POC:normal active* state, or when both the rate and offset correction terms have been calculated successfully.

51.5.2.25 Protocol Status Register 3 (FR_PSR3)

Offset: 0x002E

Access: Read/Write
Write: Normal mode

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	WUB	ABVB	AACB	ACEB	ASEB	AVFB	0	0	WUA	ABVA	AACA	ACEA	ASEA	AVFA
W			w1c	w1c	w1c	w1c	w1c	w1c			w1c	w1c	w1c	w1c	w1c	w1c
Reset(1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

1. Additional Reset: RUN Command

Figure 1371. Protocol Status Register 3 (FR_PSR3)

This register provides aggregated channel status information as an accrued status of channel activity for all communication slots, regardless of whether they are assigned for transmission or subscribed for reception. It provides accrued information for the symbol window, the NIT, and the wakeup status.

Table 1475. FR_PSR3 field descriptions

Field	Description
2 WUB	**Wakeup Symbol Received on Channel B** This flag is set when a wakeup symbol was received on channel B. 0 No wakeup symbol received 1 Wakeup symbol received
3 ABVB	**Aggregated Boundary Violation on Channel B** This flag is set when a boundary violation was detected on channel B. Boundary violations are detected in the communication slots, the symbol window, and the NIT. 0 No boundary violation detected 1 Boundary violation detected

Table 1475. FR_PSR3 field descriptions (continued)

Field	Description
4 AACB	**Aggregated Additional Communication on Channel B** This flag is set when at least one valid frame was received on channel B in a slot that also contained an additional communication with either syntax error, content error, or boundary violations. 0 No additional communication detected 1 Additional communication detected
5 ACEB	**Aggregated Content Error on Channel B** This flag is set when a content error was detected on channel B. Content errors are detected in the communication slots, the symbol window, and the NIT. 0 No content error detected 1 Content error detected
6 ASEB	**Aggregated Syntax Error on Channel B** This flag is set when a syntax error was detected on channel B. Syntax errors are detected in the communication slots, the symbol window, and the NIT. 0 No syntax error detected 1 Syntax errors detected
7 AVFB	**Aggregated Valid Frame on Channel B** This flag is set when a syntactically correct valid frame has been received in any static or dynamic slot through channel B. 0 No syntactically valid frames received 1 At least one syntactically valid frame received
10 WUA	**Wakeup Symbol Received on Channel A** This flag is set when a wakeup symbol was received on channel A. 0 No wakeup symbol received 1 Wakeup symbol received
11 ABVA	**Aggregated Boundary Violation on Channel A** This flag is set when a boundary violation was detected on channel A. Boundary violations are detected in the communication slots, the symbol window, and the NIT. 0 No boundary violation detected 1 Boundary violation detected
12 AACA	**Aggregated Additional Communication on Channel A** This flag is set when a valid frame was received in a slot on channel A that also contained an additional communication with either syntax error, content error, or boundary violations. 0 No additional communication detected 1 Additional communication detected
13 ACEA	**Aggregated Content Error on Channel A** This flag is set when a content error has been detected on channel A. Content errors are detected in the communication slots, the symbol window, and the NIT. 0 No content error detected 1 Content error detected

Table 1475. FR_PSR3 field descriptions (continued)

Field	Description
14 ASEA	**Aggregated Syntax Error on Channel A** This flag is set when a syntax error has been detected on channel A. Syntax errors are detected in the communication slots, the symbol window, and the NIT. 0 No syntax error detected 1 Syntax errors detected
15 AVFA	**Aggregated Valid Frame on Channel A** This flag is set when a syntactically correct valid frame has been received in any static or dynamic slot through channel A. 0 No syntactically valid frames received 1 At least one syntactically valid frame received

51.5.2.26 Macrotick Counter Register (FR_MTCTR)

Offset: 0x0030 Access: Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	MTCT													
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1372. Macrotick Counter Register (FR_MTCTR)

This register provides the macrotick count of the current communication cycle.

Table 1476. FR_MTCTR field descriptions

Field	Description
2:15 MTCT	**Macrotick Counter** protocol-related variable: *vMacrotick.* This field provides the macrotick count of the current communication cycle.

51.5.2.27 Cycle Counter Register (FR_CYCTR)

Offset: 0x0032 Access: Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	CYCCNT					
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1373. Cycle Counter Register (FR_CYCTR)

This register provides the number of the current communication cycle.

Table 1477. FR_CYCTR field descriptions

Field	Description
10:15 CYCCNT	**Cycle Counter** protocol-related variable: *vCycleCounter.* This field provides the number of the current communication cycle. If the counter reaches the maximum value of 63, the counter wraps and starts from 0 again.

51.5.2.28 Slot Counter Channel A Register (FR_SLTCTAR)

Offset: 0x0034 Access: Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	SLOTCNTA										
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1374. Slot Counter Channel A Register (FR_SLTCTAR)

This register provides the number of the current slot in the current communication cycle for channel A.

Table 1478. FR_SLTCTAR field descriptions

Field	Description
5:15 SLOTCNTA	**Slot Counter Value for Channel A** protocol-related variable: *vSlotCounter* for channel A. This field provides the number of the current slot in the current communication cycle.

51.5.2.29 Slot Counter Channel B Register (FR_SLTCTBR)

Offset: 0x0036 Access: Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	SLOTCNTB										
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1375. Slot Counter Channel B Register (FR_SLTCTBR)

This register provides the number of the current slot in the current communication cycle for channel B.

Table 1479. FR_SLTCTBR field descriptions

Field	Description
5:15 SLOTCNTB	**Slot Counter Value for Channel B** protocol-related variable: *vSlotCounter* for channel B. This field provides the number of the current slot in the current communication cycle.

51.5.2.30 Rate Correction Value Register (FR_RTCORVR)

Offset: 0x0038 Access: Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	RATECORR															
W																
Reset(1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

1. Additional Reset: RUN Command

Figure 1376. Rate Correction Value Register (FR_RTCORVR)

This register provides the sign extended rate correction value in microticks as it was calculated by the clock synchronization algorithm. The CC updates this register during the NIT of each odd numbered communication cycle.

Table 1480. FR_RTCORVR field descriptions

Field	Description
0:15 RATECORR	**Rate Correction Value** protocol-related variable: *vRateCorrection* (before value limitation and external rate correction). This field provides the sign extended rate correction value in microticks as it was calculated by the clock synchronization algorithm. The value is represented in 2's complement format. This value does not include the value limitation and the application of the external rate correction. If the magnitude of the internally calculated rate correction value exceeds the limit given by rate_correction_out in the Protocol Configuration Register 13 (FR_PCR13), the clock correction reached limit interrupt flag (CCL_IF) is set in the Protocol Interrupt Flag Register 0 (FR_PIFR0). **Note:** If the CC was not able to calculate a new rate correction term due to a lack of synchronization frames, the RATECORR value is not updated.

51.5.2.31 Offset Correction Value Register (FR_OFCORVR)

Offset: 0x003A Access: Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	OFFSETCORR															
W																
Reset(1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

1. Additional Reset: RUN Command

Figure 1377. Offset Correction Value Register (FR_OFCORVR)

This register provides the sign extended offset correction value in microticks as it was calculated by the clock synchronization algorithm. The CC updates this register during the NIT.

Table 1481. FR_OFCORVR field descriptions

Field	Description
0:15 OFFSETCORR	**Offset Correction Value** protocol-related variable: *vOffsetCorrection* (before value limitation and external offset correction). This field provides the sign extended offset correction value in microticks as it was calculated by the clock synchronization algorithm. The value is represented in 2's complement format. This value does not include the value limitation and the application of the external offset correction. If the magnitude of the internally calculated rate correction value exceeds the limit given by offset_correction_out field in the Protocol Configuration Register 29 (FR_PCR29), the clock correction reached limit interrupt flag CCL_IF is set in the Protocol Interrupt Flag Register 0 (FR_PIFR0). **Note:** If the CC was not able to calculate an new offset correction term due to a lack of synchronization frames, the OFFSETCORR value is not updated.

51.5.2.32 Combined Interrupt Flag Register (FR_CIFR)

Offset: 0x003C Access: Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	MIF	PRIF	CHIF	WUPIF	FAFBIF	FAFAIF	RBIF	TBIF
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1378. Combined Interrupt Flag Register (FR_CIFR)

This register provides five combined interrupt flags and a copy of three individual interrupt flags. The combined interrupt flags are the result of a binary OR of the values of other interrupt flags regardless of the state of the interrupt enable bits. The generation scheme for the combined interrupt flags is depicted in *Figure 1509*. The individual interrupt flags WUPIF, FAFBIF, and FAFAIF are copies of corresponding flags in the Global Interrupt Flag and Enable Register (FR_GIFER) and are provided here to simplify the application interrupt flag check. To clear the individual interrupt flags, the application must use the Global Interrupt Flag and Enable Register (FR_GIFER).

Note: The meanings of the combined status bits MIF, PRIF, CHIF, RBIF, and TBIF are different from those mentioned in the Global Interrupt Flag and Enable Register (FR_GIFER).

Table 1482. FR_CIFR field descriptions

Field	Description
8 MIF	**Module Interrupt Flag** This flag is set if there is at least one interrupt source that has its interrupt flag asserted. 0 No interrupt source has its interrupt flag asserted 1 At least one interrupt source has its interrupt flag asserted
9 PRIF	**Protocol Interrupt Flag** This flag is set if at least one of the individual protocol interrupt flags in the Protocol Interrupt Flag Register 0 (FR_PIFR0) or Protocol Interrupt Flag Register 1 (FR_PIFR1) is equal to 1. 0 All individual protocol interrupt flags are equal to 0 1 At least one of the individual protocol interrupt flags is equal to 1
10 CHIF	**CHI Interrupt Flag** This flag is set if at least one of the individual CHI error flags in the CHI Error Flag Register (FR_CHIERFR) is equal to 1. 0 All CHI error flags are equal to 0 1 At least one CHI error flag is equal to 1
11 WUPIF	**Wakeup Interrupt Flag** Provides the same value as FR_GIFER[WUPIF].
12 FAFBIF	**Receive FIFO Channel B Almost Full Interrupt Flag** Provides the same value as FR_GIFER[FAFBIF].
13 FAFAIF	**Receive FIFO Channel A Almost Full Interrupt Flag** Provides the same value as FR_GIFER[FAFAIF].
14 RBIF	**Receive Message Buffer Interrupt Flag** This flag is set if for at least one of the individual receive message buffers (FR_MBCCSRn[MTD] = 0) the interrupt flag MBIF in the corresponding Message Buffer Configuration, Control, Status Registers (FR_MBCCSRn) is equal to 1. 0 None of the individual receive message buffers has the MBIF flag asserted 1 At least one individual receive message buffers has the MBIF flag asserted
15 TBIF	**Transmit Message Buffer Interrupt Flag** This flag is set if for at least one of the individual transmit message buffers (FR_MBCCSRn[MTD] = 1) the interrupt flag MBIF in the corresponding Message Buffer Configuration, Control, Status Registers (FR_MBCCSRn) is equal to 1. 0 None of the individual transmit message buffers has the MBIF flag asserted 1 At least one individual transmit message buffers has the MBIF flag asserted

51.5.2.33 System Memory Access Timeout Register (FR_SYMATOR)

Offset: 0x003E

Access: Read/Write
Write: Disabled mode

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	TIMEOUT							
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0

Figure 1379. System Memory Access Time-Out Register (FR_SYMATOR)

Table 1483. FR_SYMATOR field descriptions

Field	Description
8:15 TIMEOUT	**System Memory Access Timeout** This value defines when a system bus access timeout is detected. For a detailed description refer to *Section 51.7.1.1: Configure System Memory Access Timeout Register (FR_SYMATOR)* and *Section 51.6.19.1.2: System bus access timeout*.

51.5.2.34 Sync Frame Counter Register (FR_SFCNTR)

Offset: 0x0040 Access: Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	SFEVB				SFEVA				SFODB				SFODA			
W																
Reset(1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

1. Additional Reset: RUN Command

Figure 1380. Sync Frame Counter Register (FR_SFCNTR)

This register provides the number of synchronization frames that are used for clock synchronization in the last even and in the last odd numbered communication cycle. This register is updated after the start of the NIT and before 10 macroticks after offset correction start.

Note: If the application has locked the even synchronization table at the end of the static segment of an even communication cycle, the CC will not update the fields SFEVB and SFEVA.

If the application has locked the odd synchronization table at the end of the static segment of an odd communication cycle, the CC will not update the SFODB and SFODA values.

Table 1484. FR_SFCNTR field descriptions

Field	Description
0:3 SFEVB	Sync Frames Channel B, even cycle protocol-related variable: size of (*vsSyncIdListB* for even cycle). This field provides the size of the internal list of frame IDs of received synchronization frames used for clock synchronization.
4:7 SFEVA	Sync Frames Channel A, even cycle protocol related variable: size of (*vsSyncIdListA* for even cycle). This field provides the size of the internal list of frame IDs of received synchronization frames used for clock synchronization.
8:11 SFODB	Sync Frames Channel B, odd cycle protocol-related variable: size of (*vsSyncIdListB* for odd cycle). This field provides the size of the internal list of frame IDs of received synchronization frames used for clock synchronization.
12:15 SFODA	Sync Frames Channel A, odd cycle protocol-related variable: size of (*vsSyncIdListA* for odd cycle). This field provides the size of the internal list of frame IDs of received synchronization frames used for clock synchronization.

51.5.2.35 Sync Frame Table Offset Register (FR_SFTOR)

Offset: 0x0042

Access: Read/Write
Write: *POC:config*

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	SFT_OFFSET															0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1381. Sync Frame Table Offset Register (FR_SFTOR)

This register defines the FlexRay memory area related offset for sync frame tables. For more details, refer to *Section 51.6.12: Sync frame ID and sync frame deviation tables*.

Table 1485. FR_SFTOR field descriptions

Field	Description
0:14 SFT_OFFSET	**Sync Frame Table Offset** The offset of the sync frame tables in the FlexRay memory area. This offset is required to be 16-bit aligned. Thus, STF_OFFSET[0] is always 0.

51.5.2.36 Sync Frame Table Configuration, Control, Status Register (FR_SFTCCSR)

Offset: 0x0044

Access: Read/Write
Write: Normal mode

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	CYCNUM						ELKS	OLKS	EVAL	OVAL	0	0	SDVEN	SIDEN
W	ELKT	OLKT												OPT		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1382. Sync Frame Table Configuration, Control, Status Register (FR_SFTCCSR)

This register provides configuration, control, and status information related to the generation and access of the clock sync ID tables and clock sync measurement tables. For a detailed description, refer to *Section 51.6.12: Sync frame ID and sync frame deviation tables*.

Table 1486. FR_SFTCCSR field descriptions

Field	Description
0 ELKT	**Even Cycle Tables Lock/Unlock Trigger** This trigger bit is used to lock and unlock the even cycle tables. 0 No effect 1 Triggers lock/unlock of the even cycle tables
1 OLKT	**Odd Cycle Tables Lock/Unlock Trigger** This trigger bit is used to lock and unlock the odd cycle tables. 0 No effect 1 Triggers lock/unlock of the odd cycle tables

Table 1486. FR_SFTCCSR field descriptions (continued)

Field	Description
2:7 CYCNUM	**Cycle Number** This field provides the number of the cycle in which the currently locked table was recorded. If none or both tables are locked, this value is related to the even cycle table.
8 ELKS	**Even Cycle Tables Lock Status** This status bit indicates whether the application has locked the even cycle tables. 0 Application has not locked the even cycle tables 1 Application has locked the even cycle tables
9 OLKS	**Odd Cycle Tables Lock Status** This status bit indicates whether the application has locked the odd cycle tables. 0 Application has not locked the odd cycle tables 1 Application has locked the odd cycle tables
10 EVAL	**Even Cycle Tables Valid** This status bit indicates whether the Sync Frame ID and Sync Frame Deviation Tables for the even cycle are valid. The CC clears this status bit when it starts updating the tables, and sets this bit when it has finished the table update. 0 Tables are not valid (update is ongoing) 1 Tables are valid (consistent)
11 OVAL	**Odd Cycle Tables Valid** This status bit indicates whether the Sync Frame ID and Sync Frame Deviation Tables for the odd cycle are valid. The CC clears this status bit when it starts updating the tables, and sets this bit when it has finished the table update. 0 Tables are not valid (update is ongoing) 1 Tables are valid (consistent)
13 OPT	**One Pair Trigger** This trigger bit controls whether the CC writes continuously or only one pair of Sync Frame Tables into the FlexRay memory area. If this trigger is set to 1 while SDVEN or SIDEN is set to 1, the CC writes only one pair of the enabled Sync Frame Tables corresponding to the next even-odd-cycle pair into the FlexRay memory area. In this case, the CC clears the SDVEN or SIDEN bits immediately. If this trigger is set to 0 while SDVEN or SIDEN is set to 1, the CC writes continuously the enabled Sync Frame Tables into the FlexRay memory area. 0 Write continuously pairs of enabled Sync Frame Tables into FlexRay memory area. 1 Write only one pair of enabled Sync Frame Tables into FlexRay memory area.

Table 1486. FR_SFTCCSR field descriptions (continued)

Field	Description
14 SDVEN	**Sync Frame Deviation Table Enable** This bit controls the generation of the Sync Frame Deviation Tables. The application must set this bit to request the CC to write the Sync Frame Deviation Tables into the FlexRay memory area. 0 Do not write Sync Frame Deviation Tables 1 Write Sync Frame Deviation Tables into FlexRay memory area **Note:** If SDVEN is set to 1, then SIDEN must also be set to 1.
15 SIDEN	**Sync Frame ID Table Enable** This bit controls the generation of the Sync Frame ID Tables. The application must set this bit to 1 to request the CC to write the Sync Frame ID Tables into the FlexRay memory area. 0 Do not write Sync Frame ID Tables 1 Write Sync Frame ID Tables into FlexRay memory area

51.5.2.37 Sync Frame ID Rejection Filter Register (FR_SFIDRFR)

Offset: 0x0046

Access: Read/Write(1)
Write: Normal mode

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	SYNFRID									
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

1. 16-bit write access required

Figure 1383. Sync Frame ID Rejection Filter Register (FR_SFIDRFR)

This register defines the Sync Frame Rejection Filter ID. The application must update this register outside of the static segment. If the application updates this register in the static segment, it can appear that the CC accepts the sync frame in the current cycle.

Table 1487. FR_SFIDRFR field descriptions

Field	Description
6:15 SYNFRID	**Sync Frame Rejection ID** This field defines the frame ID of a frame that must not be used for clock synchronization. For details, refer to *Section 51.6.15.2: Sync frame rejection filtering*.

51.5.2.38 Sync Frame ID Acceptance Filter Value Register (FR_SFIDAFVR)

Offset: 0x0048

Access: Read/Write
Write: *POC:config*

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	FVAL									
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1384. Sync Frame ID Acceptance Filter Value Register (FR_SFIDAFVR)

This register defines the sync frame acceptance filter value. For details on filtering, refer to *Section 51.6.15: Sync frame filtering*.

Table 1488. FR_SFIDAFVR field descriptions

Field	Description
6:15 FVAL	**Filter Value** This field defines the value for the sync frame acceptance filtering.

51.5.2.39 Sync Frame ID Acceptance Filter Mask Register (FR_SFIDAFMR)

Offset: 0x004A

Access: Read/Write
Write: *POC:config*

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	FMSK									
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1385. Sync Frame ID Acceptance Filter Mask Register (FR_SFIDAFMR)

This register defines the sync frame acceptance filter mask. For details on filtering, refer to *Section 51.6.15.1: Sync frame acceptance filtering*.

Table 1489. FR_SFIDAFMR field descriptions

Field	Description
6:15 FMSK	**Filter Mask** This field defines the mask for the sync frame acceptance filtering.

51.5.2.40 Network Management Vector Registers (FR_NMVR*n*)

Offset: 0x004C +*n**0x2 (*n*=0 to 5)

Access: Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	NMVP															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1386. Network Management Vector Registers (FR_NMVR*n*)

Each of these six registers holds one part of the Network Management Vector. The length of the Network Management Vector is configured in the Network Management Vector Length Register (FR_NMVLR). If FR_NMVLR is programmed with a value that is less than 12 bytes, the remaining bytes of the Network Management Vector Registers (FR_NMVR0–FR_NMVR5), which are not used for the Network Management Vector accumulating, will remain 0.

The NMVR provides accrued information over all received NMVs in the last communication cycle. All NMVs received in one cycle are ORed into the NMVR. The NMVR is updated at the end of the communication cycle.

Table 1490. FR_NMVRn field descriptions

Field	Description
0:15 NMVP	**Network Management Vector Part** The mapping between the Network Management Vector Registers (FR_NMVR0–FR_NMVR5) and the receive message buffer payload bytes in NMV[0:11] is depicted in *Table 1491*.

Table 1491. Mapping of FR_NMVRn to the received payload bytes NMV*x*

NMVR*n* register	NMV*x* received payload
FR_NMVR0.NMVP[0:7]	NMV0
FR_NMVR0.NMVP[8:15]	NMV1
FR_NMVR1.NMVP[0:7]	NMV2
FR_NMVR1.NMVP[[8:15]	NMV3
FR_NMVR2.NMVP[0:7]	NMV4
FR_NMVR2.NMVP[8:15]	NMV5
FR_NMVR3.NMVP[0:7]	NMV6
FR_NMVR3.NMVP[8:15]	NMV7
FR_NMVR4.NMVP[0:7]	NMV8
FR_NMVR4.NMVP[8:15]	NMV9
FR_NMVR5.NMVP[0:7]	NMV10
FR_NMVR5.NMVP[8:15]	NMV11

51.5.2.41 Network Management Vector Length Register (FR_NMVLR)

Offset: 0x0058

Access: Read/Write
Write: *POC:config*

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	NMVL			
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1387. Network Management Vector Length Register (FR_NMVLR)

This register defines the length of the network management vector in bytes.

Table 1492. FR_NMVLR field descriptions

Field	Description
12:15 NMVL	**Network Management Vector Length** Protocol-related variable: *gNetworkManagementVectorLength.* This field defines the length of the Network Management Vector in bytes. Legal values are between 0 and 12.

51.5.2.42 Timer Configuration and Control Register (FR_TICCR)

Access: Read/Write
Offset: 0x005A Write: T2_CFG: *POC:config*
T2_REP, T1_REP, T1SP, T2SP, T1TR, T2TR: Normal mode

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	T2_CFG	T2_REP	0	0	0	T2ST	0	0	0	T1_REP	0	0	0	T1ST
W						T2SP	T2TR							T1SP	T1TR	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1388. Timer Configuration and Control Register (FR_TICCR)

This register is used to configure and control the T1 and T2 timers. For timer details, refer to *Section 51.6.17: Timer support*. The T1 timer is an absolute timer. The T2 timer can be configured as an absolute or relative timer.

Table 1493. FR_TICCR field descriptions

Field	Description
2 T2_CFG	**Timer T2 Configuration** This bit configures the timebase mode of timer T2. 0 T2 is absolute timer. 1 T2 is relative timer.
3 T2_REP	**Timer T2 Repetitive Mode** This bit configures the repetition mode of timer T2. 0 T2 is non repetitive. 1 T2 is repetitive.
5 T2SP	**Timer T2 Stop** This trigger bit is used to stop timer T2. 0 No effect 1 Stop timer T2
6 T2TR	**Timer T2 Trigger** This trigger bit is used to start timer T2. 0 No effect 1 Start timer T2

Table 1493. FR_TICCR field descriptions (continued)

Field	Description
7 T2ST	**Timer T2 State** This status bit provides the current state of timer T2. 0 Timer T2 is idle. 1 Timer T2 is running.
11 T1_REP	**Timer T1 Repetitive Mode** This bit configures the repetition mode of timer T1. 0 T1 is non repetitive. 1 T1 is repetitive.
13 T1SP	**Timer T1 Stop** This trigger bit is used to stop timer T1. 0 No effect 1 Stop timer T1
14 T1TR	**Timer T1 Trigger** This trigger bit is used to start timer T1. 0 No effect 1 Start timer T1
15 T1ST	**Timer T1 State** This status bit provides the current state of timer T1. 0 Timer T1 is idle. 1 Timer T1 is running.

Note: Both timers are deactivated immediately when the protocol enters a state different from POC:normal active or POC:normal passive.

51.5.2.43 Timer 1 Cycle Set Register (FR_TI1CYSR)

Offset: 0x005C

Access: Read/Write
Write: Anytime

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	T1_CYC_VAL						0	0	T1_CYC_MSK					
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1389. Timer 1 Cycle Set Register (FR_TI1CYSR)

This register defines the cycle filter value and the cycle filter mask for timer T1. For a detailed description of timer T1, refer to *Section 51.6.17.1: Absolute timer T1*.

Table 1494. FR_TI1CYSR field descriptions

Field	Description
2:7 T1_CYC_VAL	**Timer T1 Cycle Filter Value** This field defines the cycle filter value for timer T1.
10:15 T1_CYC_MSK	**Timer T1 Cycle Filter Mask** This field defines the cycle filter mask for timer T1.

Note: If the application modifies the value in this register while the timer is running, the change becomes effective immediately and timer T1 will expire according to the changed value.

51.5.2.44 Timer 1 Macrotick Offset Register (FR_TI1MTOR)

Offset: 0x005E

Access: Read/Write
Write: Anytime

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	T1_MTOFFSET													
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1390. Timer 1 Macrotick Offset Register (FR_TI1MTOR)

This register holds the macrotick offset value for timer T1. For a detailed description of timer T1, refer to *Section 51.6.17.1: Absolute timer T1*.

Table 1495. FR_TI1MTOR field descriptions

Field	Description
2:15 T1_MTOFFSET	**Timer 1 Macrotick Offset** This field defines the macrotick offset value for timer 1.

Note: If the application modifies the value in this register while the timer is running, the change becomes effective immediately and timer T1 will expire according to the changed value.

51.5.2.45 Timer 2 Configuration Register 0 (FR_TI2CR0)

Offset: 0x0060

Access: Read/Write
Write: Anytime

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	Reserved(1)		T2_CYC_VAL						Reserved(1)		T2_CYC_MSK					
W																
R	T2_MTCNT[31:16]															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

1. It is read as 0. Application must not write 1 to this bit.

Figure 1391. Timer 2 Configuration Register 0 (FR_TI2CR0)

The content of this register depends on the value of the T2_CFG bit in the Timer Configuration and Control Register (FR_TICCR). For a detailed description of timer T2, refer to *Section 51.6.17.2: Absolute/relative timer T2*.

Table 1496. FR_TI2CR0 field descriptions

Field	Description
Fields for absolute timer T2 (FR_TICCR[T2_CFG] = 0)	
2:7 T2_CYC_VAL	**Timer T2 Cycle Filter Value** This field defines the cycle filter value for timer T2.
10:15 T2_CYC_MSK	**Timer T2 Cycle Filter Mask** This field defines the cycle filter mask for timer T2.
Fields for relative timer T2 (FR_TICCR[T2_CFG] = 1)	
0:15 T2_MTCNT[31:16]	**Timer T2 Macrotick High Word** This field defines the high word of the macrotick count for timer T2.

Note: If timer T2 is configured as an absolute timer and the application modifies the values in this register while the timer is running, the change becomes effective immediately and timer T2 will expire according to the changed values.

If timer T2 is configured as a relative timer and the application changes the values in this register while the timer is running, the change becomes effective when the timer has expired according to the old values.

51.5.2.46 Timer 2 Configuration Register 1 (FR_TI2CR1)

Offset: 0x0062

Access: Read/Write
Write: Anytime

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	Reserved(1)				T2_MTOFFSET											
R W	T2_MTCNT															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

1. It is read as 0. Application must not write 1 to this bit.

Figure 1392. Timer 2 Configuration Register 1 (FR_TI2CR1)

The content of this register depends on the value of the T2_CFG bit in the Timer Configuration and Control Register (FR_TICCR). For a detailed description of timer T2, refer to *Section 51.6.17.2: Absolute/relative timer T2*.

Table 1497. FR_TI2CR1 field descriptions

Field	Description
Fields for absolute timer T2 (FR_TICCR[T2_CFG] = 0)	
2:15 T2_MTOFFSET	**Timer T2 Macrotick Offset** This field holds the macrotick offset value for timer T2.

Table 1497. FR_TI2CR1 field descriptions (continued)

Field	Description
Fields for relative timer T2 (FR_TICCR[T2_CFG] = 1)	
0:15 T2_MTCNT	**Timer T2 Macrotick Low Word** This field defines the low word of the macrotick value for timer T2.

Note: If timer T2 is configured as an absolute timer and the application modifies the values in this register while the timer is running, the change becomes effective immediately and the timer T2 will expire according to the changed values.

If timer T2 is configured as a relative timer and the application changes the values in this register while the timer is running, the change becomes effective when the timer has expired according to the old values.

51.5.2.47 Slot Status Selection Register (FR_SSSR)

Offset: 0x0064

Access: Read/Write(1)
Write: Anytime

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	SEL		0	SLOTNUMBER										
W	WMD															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

1. 16-bit write access required

Figure 1393. Slot Status Selection Register (FR_SSSR)

This register is used to access the four internal non-memory-mapped Slot Status Selection Registers FR_SSSR0 to FR_SSSR3. Each internal register selects a slot, or symbol window/NIT, whose status vector will be saved in the corresponding Slot Status Registers (FR_SSR0–FR_SSR7) according to *Table 1499*. For a detailed description of slot status monitoring, refer to *Section 51.6.18: Slot status monitoring*.

Table 1498. FR_SSSR field descriptions

Field	Description
0 WMD	**Write Mode** This control bit defines the write mode of this register. 0 Write to all fields in this register on write access 1 Write to SEL field only on write access

Table 1498. FR_SSSR field descriptions (continued)

Field	Description
2:3 SEL	**Selector** This field selects one of the four internal slot status selection registers for access. 00 Select FR_SSSR0 01 Select FR_SSSR1 10 Select FR_SSSR2 11 Select FR_SSSR3
5:15 SLOTNUMBER	**Slot Number** This field specifies the number of the slot whose status will be saved in the corresponding slot status registers. **Note:** If this value is set to 0, the related slot status register provides the status of the symbol window after the NIT start, and provides the status of the NIT after the cycle start.

Table 1499. Mapping between FR_SSSRn and FR_SSRn

Internal slot status selection register	Write the slot status of the slot selected by FR_SSSRn for each			
	Even communication cycle		Odd communication cycle	
	For channel B to	For channel A to	For channel B to	For channel A to
FR_SSSR0	FR_SSR0[0:7]	FR_SSR0[8:15]	FR_SSR1[0:7]	FR_SSR1[8:15]
FR_SSSR1	FR_SSR2[0:7]	FR_SSR2[8:15]	FR_SSR3[0:7]	FR_SSR3[8:15]
FR_SSSR2	FR_SSR4[0:7]	FR_SSR4[8:15]	FR_SSR5[0:7]	FR_SSR5[8:15]
FR_SSSR3	FR_SSR6[0:7]	FR_SSR6[8:15]	FR_SSR7[0:7]	FR_SSR7[8:15]

51.5.2.48 Slot Status Counter Condition Register (FR_SSCCR)

Offset: 0x0066

Access: Read/Write(1)
Write: Anytime

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	SEL		0	CNTCFG		MCY	VFR	SYF	NUF	SUF	STATUSMASK			
W	WMD															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

1. 16-bit write access required

Figure 1394. Slot Status Counter Condition Register (FR_SSCCR)

This register is used to access and program the four internal non-memory-mapped Slot Status Counter Condition Registers FR_SSCCR0 to FR_SSCCR3. Each of these four internal Slot Status Counter Condition Registers defines the mode and the conditions for incrementing the counter in the corresponding Slot Status Counter Registers (FR_SSCR0–FR_SSCR3). The correspondence is given in *Table 1501*. For a detailed description of slot status counters, refer to *Section 51.6.18.4: Slot status counter registers*.

Table 1500. FR_SSCCR field descriptions

Field	Description
0 WMD	**Write Mode** This control bit defines the write mode of this register. 0 Write to all fields in this register on write access. 1 Write to SEL field only on write access.
2:3 SEL	**Selector** This field selects one of the four internal slot counter condition registers for access. 00 select FR_SSCCR0 01 select FR_SSCCR1 10 select FR_SSCCR2 11 select FR_SSCCR3
5:6 CNTCFG	**Counter Configuration** This bit field controls the channel related incrementing of the slot status counter. 00 Increment by 1 if condition is fulfilled on channel A 01 Increment by 1 if condition is fulfilled on channel B 10 Increment by 1 if condition is fulfilled on at least one channel 11 Increment by 2 if condition is fulfilled on both channels Increment by 1 if condition is fulfilled on only one channel.
7 MCY	**Multi Cycle Selection** This bit defines whether the slot status counter accumulates over multiple communication cycles or provides information for the previous communication cycle only. 0 The Slot Status Counter provides information for the previous communication cycle only. 1 The Slot Status Counter accumulates over multiple communication cycles.
8 VFR	**Valid Frame Restriction** This bit is used to restrict the counter to received valid frames. 0 The counter is not restricted to valid frames only. 1 The counter is restricted to valid frames only.
9 SYF	**Sync Frame Restriction** This bit is used to restrict the counter to received frames with the sync frame indicator bit set to 1. 0 The counter is not restricted with respect to the sync frame indicator bit. 1 The counter is restricted to frames with the sync frame indicator bit set to 1.
10 NUF	**Null Frame Restriction** This bit is used to restrict the counter to received frames with the null frame indicator bit set to 0. 0 The counter is not restricted with respect to the null frame indicator bit. 1 The counter is restricted to frames with the null frame indicator bit set to 0.

Table 1500. FR_SSCCR field descriptions (continued)

Field	Description
11 SUF	**Startup Frame Restriction** This bit is used to restrict the counter to received frames with the startup frame indicator bit set to 1. 0 The counter is not restricted with respect to the startup frame indicator bit. 1 The counter is restricted to received frames with the startup frame indicator bit set to 1.
12:15 STATUSMASK	**Slot Status Mask** This bit field is used to enable the counter with respect to the four slot status error indicator bits. STATUSMASK[3]: This bit enables the counting for slots with the syntax error indicator bit set to 1. STATUSMASK[2]: This bit enables the counting for slots with the content error indicator bit set to 1. STATUSMASK[1]: This bit enables the counting for slots with the boundary violation indicator bit set to 1. STATUSMASK[0]: This bit enables the counting for slots with the transmission conflict indicator bit set to 1.

Table 1501. Mapping between internal FR_SSCCR*n* and FR_SSCR*n*

Condition Register	Condition Defined for Register
FR_SSCCR0	FR_SSCR0
FR_SSCCR1	FR_SSCR1
FR_SSCCR2	FR_SSCR2
FR_SSCCR3	FR_SSCR3

51.5.2.49 Slot Status Registers (FR_SSR*n*)

Offset: 0x0068 +*n**0x2 (*n* = 0 to 7) Access: Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	VFB	SYB	NFB	SUB	SEB	CEB	BVB	TCB	VFA	SYA	NFA	SUA	SEA	CEA	BVA	TCA
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1395. Slot Status Registers (FR_SSR*n*)

Each of these eight registers holds the status vector of the slot specified in the corresponding internal Slot Status Selection Register, which can be programmed using the Slot Status Selection Register (FR_SSSR). Each register is updated after the end of the corresponding slot as shown in *Figure 1505*. The register bits are directly related to the protocol variables and described in more detail in *Section 51.6.18: Slot status monitoring*.

Table 1502. FR_SSR*n* field descriptions

Field	Description
0 VFB	**Valid Frame on Channel B** Protocol-related variable: *vSS!ValidFrame* channel B. 0 *vSS!ValidFrame* = 0 1 *vSS!ValidFrame* = 1
1 SYB	**Sync Frame Indicator Channel B** Protocol-related variable: *vRF!Header!SyFIndicator* channel B. 0 *vRF!Header!SyFIndicator* = 0 1 *vRF!Header!SyFIndicator* = 1
2 NFB	**Null Frame Indicator Channel B** Protocol-related variable: *vRF!Header!NFIndicator* channel B. 0 *vRF!Header!NFIndicator* = 0 1 *vRF!Header!NFIndicator* = 1
3 SUB	**Startup Frame Indicator Channel B** Protocol-related variable: *vRF!Header!SuFIndicator* channel B. 0 *vRF!Header!SuFIndicator* = 0 1 *vRF!Header!SuFIndicator* = 1
4 SEB	**Syntax Error on Channel B** Protocol-related variable: *vSS!SyntaxError* channel B. 0 *vSS!SyntaxError* = 0 1 *vSS!SyntaxError* = 1
5 CEB	**Content Error on Channel B** Protocol-related variable: *vSS!ContentError* channel B. 0 *vSS!ContentError* = 0 1 *vSS!ContentError* = 1
6 BVB	**Boundary Violation on Channel B** Protocol-related variable: *vSS!BViolation* channel B. 0 *vSS!BViolation* = 0 1 *vSS!BViolation* = 1
7 TCB	**Transmission Conflict on Channel B** Protocol-related variable: *vSS!TxConflict* channel B. 0 *vSS!TxConflict* = 0 1 *vSS!TxConflict* = 1
8 VFA	**Valid Frame on Channel A** Protocol-related variable: *vSS!ValidFrame* channel A. 0 *vSS!ValidFrame* = 0 1 *vSS!ValidFrame* = 1
9 SYA	**Sync Frame Indicator Channel A** Protocol-related variable: *vRF!Header!SyFIndicator* channel A. 0 *vRF!Header!SyFIndicator* = 0 1 *vRF!Header!SyFIndicator* = 1
10 NFA	**Null Frame Indicator Channel A** Protocol-related variable: *vRF!Header!NFIndicator* channel A. 0 *vRF!Header!NFIndicator* = 0 1 *vRF!Header!NFIndicator* = 1

Table 1502. FR_SSR*n* field descriptions (continued)

Field	Description
11SUA	**Startup Frame Indicator Channel A** Protocol-related variable: *vRF!Header!SuFIndicator* channel A. 0 *vRF!Header!SuFIndicator* = 0 1 *vRF!Header!SuFIndicator* = 1
12SEA	**Syntax Error on Channel A** Protocol-related variable: *vSS!SyntaxError* channel A. 0 *vSS!SyntaxError* = 0 1 *vSS!SyntaxError* = 1
13CEA	**Content Error on Channel A** Protocol-related variable: *vSS!ContentError* channel A. 0 *vSS!ContentError* = 0 1 *vSS!ContentError* = 1
14BVA	**Boundary Violation on Channel A** Protocol-related variable: *vSS!BViolation* channel A. 0 *vSS!BViolation* = 0 1 *vSS!BViolation* = 1
15TCA	**Transmission Conflict on Channel A** Protocol-related variable: *vSS!TxConflict* channel A. 0 *vSS!TxConflict* = 0 1 *vSS!TxConflict* = 1

51.5.2.50 Slot Status Counter Registers (FR_SSCR*n*)

Offset: 0x0078 +*n**0x2 (*n* = 0 to 3) Access: Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	SLOTSTATUSCNT															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1396. Slot Status Counter Registers (FR_SSCR*n*)

Each of these four registers provides the slot status counter value for the previous communication cycle(s) and is updated at the cycle start. The provided value depends on the control bits and fields in the related internal Slot Status Counter Condition Register (FR_SSCCRn), which can be programmed by using the Slot Status Counter Condition Register (FR_SSCCR). For more details, refer to *Section 51.6.18.4: Slot status counter registers*.

Note: If the counter has reached its maximum value 0xFFFF and is in Multicycle mode (that is, FR_SSCCRn[MCY] = 1), the counter is not reset to 0x0000. The application can reset the counter by clearing the FR_SSCCRn[MCY] bit and waiting for the next cycle start, when the CC clears the counter. Subsequently, the counter can be put into Multicycle mode again.

Table 1503. FR_SSCR*n* field descriptions

Field	Description
0:15 SLOTSTATUSCNT	**Slot Status Counter** This field provides the current value of the Slot Status Counter.

51.5.2.51 MTS A Configuration Register (FR_MTSACFR)

Access: Read/Write
Offset: 0x0080 Write: MTE: Anytime
CYCCNTMSK,CYCCNTVAL:*POC:config*




Figure 1397. MTS A Configuration Register (FR_MTSACFR)

This register controls the transmission of the Media Access Test Symbol (MTS) on channel A. For more details, refer to *Section 51.6.13: MTS generation*.

Table 1504. FR_MTSACFR field descriptions

Field	Description
0 MTE	**Media Access Test Symbol Transmission Enable** This control bit is used to enable and disable the transmission of the MTS in the selected set of cycles. 0 MTS transmission disabled 1 MTS transmission enabled
2:7 CYCCNTMSK	**Cycle Counter Mask** This field provides the filter mask for the MTS cycle count filter.
10:15 CYCCNTVAL	**Cycle Counter Value** This field provides the filter value for the MTS cycle count filter.

51.5.2.52 MTS B Configuration Register (FR_MTSBCFR)

Access: Read/Write
Offset: 0x0082 Write: MTE: Anytime
CYCCNTMSK,CYCCNTVAL:*POC:config*




Figure 1398. MTS B Configuration Register (FR_MTSBCFR)

This register controls the transmission of the Media Access Test Symbol (MTS) on channel B. For more details, refer to *Section 51.6.13: MTS generation*.

Table 1505. FR_MTSBCFR field descriptions

Field	Description
0 MTE	**Media Access Test Symbol Transmission Enable** This control bit is used to enable and disable the transmission of the MTS in the selected set of cycles. 0 MTS transmission disabled 1 MTS transmission enabled
2:7 CYCCNTMSK	**Cycle Counter Mask** This field provides the filter mask for the MTS cycle count filter.
10:15 CYCCNTVAL	**Cycle Counter Value** This field provides the filter value for the MTS cycle count filter.

51.5.2.53 Receive Shadow Buffer Index Register (FR_RSBIR)

Access: Read/Write(1)
Offset: 0x0084 Write: WMD, SEL: Any Time
RSBIDX: *POC:config*

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	SEL		0	0	0	RSBIDX$_{A1}$/RSBIDX$_{A2}$/ RSBIDX$_{B1}$/RSBIDX$_{B2}$								
W	WMD															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

1. 16-bit write access required

Figure 1399. Receive Shadow Buffer Index Register (FR_RSBIR)

This register is used to provide and retrieve the indices of the message buffer header fields currently associated with the receive shadow buffers. For more details on the receive shadow buffer concept, refer to *Section 51.6.6.3.5: Receive shadow buffer concept*.

Table 1506. FR_RSBIR field descriptions

Field	Description
0 WMD	**Write Mode** This bit controls the write mode for this register. 0 Update SEL and RSBIDX field on register write 1 Update only SEL field on register write

Table 1506. FR_RSBIR field descriptions (continued)

Field	Description
2:3 SEL	**Selector** This field is used to select the internal receive shadow buffer index register for access. 00 FR_RSBIR_A1: receive shadow buffer index register for channel A, segment 1 01 FR_RSBIR_A2: receive shadow buffer index register for channel A, segment 2 10 FR_RSBIR_B1: receive shadow buffer index register for channel B, segment 1 11 FR_RSBIR_B2: receive shadow buffer index register for channel B, segment 2
7:15 $RSBIDX_{A1}$/ $RSBIDX_{A2}$/ $RSBIDX_{B1}$/ $RSBIDX_{B2}$	**Receive Shadow Buffer Index** This field contains the current index of the message buffer header field of the receive shadow message buffer selected by the SEL field. The CC uses this index to determine the physical location of the shadow buffer header field in the FlexRay memory area. The CC will update this field during receive operation.The application provides initial message buffer header index value in the configuration phase. - CC: Updates the message buffer header index after successful reception. Application: Provides initial message buffer header index. Legal Values are $0 \leq i \leq 259$. Illegal values will be detected during the message buffer search.

51.5.2.54 Receive FIFO Watermark and Selection Register (FR_RFWMSR)

Offset: 0x0086

Access: Read/Write

Write: *WM_A/WM_B: POC:config, SEL: Anytime*

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	WM_A/WM_B								0	0	0	0	0	0	0	SEL
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1400. Receive FIFO Watermark and Selection Register (FR_RFWMSR)

Table 1507. FR_RFWMSR field descriptions

Field	Description
0:7 WM_A/WM_B	**Watermark** This field defines the watermark value for the selected FIFO. This value is used to control the generation of the almost full interrupt flags.
15 SEL	**Select** This control bit selects the receiver FIFO for subsequent programming. 0 Receiver FIFO for channel A selected 1 Receiver FIFO for channel B selected

This register is used to:

- Select a receiver FIFO for subsequent programming access through the receiver FIFO configuration registers summarized in *Table 1508*.
- Define the watermark for the selected FIFO.

Table 1508. SEL-controlled receiver FIFO registers

Register
Receive FIFO Start Index Register (FR_RFSIR)
Receive FIFO Depth and Size Register (FR_RFDSR)
Receive FIFO Message ID Acceptance Filter Value Register (FR_RFMIDAFVR)
Receive FIFO Message ID Acceptance Filter Mask Register (FR_RFMIDAFMR)
Receive FIFO Frame ID Rejection Filter Value Register (FR_RFFIDRFVR)
Receive FIFO Frame ID Rejection Filter Mask Register (FR_RFFIDRFMR)
Receive FIFO Range Filter Configuration Register (FR_RFRFCFR)
Receive FIFO Range Filter Control Register (FR_RFRFCTR)

51.5.2.55 Receive FIFO Start Index Register (FR_RFSIR)

Offset: 0x0088

Access: Read/Write
Write: *POC:config*

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	$SIDX_A/SIDX_B$									
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1401. Receive FIFO Start Index Register (FR_RFSIR)

This register defines the message buffer header index of the first message buffer of the selected FIFO.

Table 1509. FR_RFSIR field descriptions

Field	Description
6:15 $SIDX_A/SIDX_B$	**Start Index** This field defines the number of the message buffer header field of the selected FIFO's first message buffer. The CC uses the value of the SIDX field to determine the physical location of the receiver FIFO's first message buffer header field.

51.5.2.56 Receive FIFO Depth and Size Register (FR_RFDSR)

Offset: 0x008A

Access: Read/Write
Write: *POC:config*

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	$FIFO_DEPTH_A/FIFO_DEPTH_B$								0	$ENTRY_SIZE_A/ENTRY_SIZE_B$						
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1402. Receive FIFO Depth and Size Register (FR_RFDSR)

This register defines the structure of the selected FIFO, that is the number of entries and the size of each entry.

Table 1510. FR_RFDSR field descriptions

Field	Description
0:7 $FIFO_DEPTH_A$/ $FIFO_DEPTH_B$	**FIFO Depth** This field defines the depth (the number of entries) of the selected FIFO. **Note:** If the FIFO_DEPTH is configured to 0, FR_RFFIDRFMR[FIDRFMSK] must be configured to 0 as well to ensure that no frames are received into the FIFO.
9:15 $ENTRY_SIZE_A$/ $ENTRY_SIZE_B$	**Entry Size** This field defines the size of the frame data sections for the selected FIFO in two-byte entities.

51.5.2.57 Receive FIFO A Read Index Register (FR_RFARIR)

Offset: 0x008C Access: Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	RDIDX									
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1403. Receive FIFO A Read Index Register (FR_RFARIR)

This register provides the message buffer header index of the next available FIFO A entry that the application can read.

Table 1511. FR_RFARIR field descriptions

Field	Description
6:15 RDIDX	**Read Index** This field provides the message buffer header index of the next available FIFO message buffer that the application can read.

Note: If the FIFO is empty, the RDIDX field points to a physical message buffer with invalid content.

51.5.2.58 Receive FIFO B Read Index Register (FR_RFBRIR)

Offset: 0x008E Access: Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	RDIDX									
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1404. Receive FIFO B Read Index Register (FR_RFBRIR)

This register provides the message buffer header index of the next available FIFO B entry that the application can read.

Table 1512. FR_RFBRIR field descriptions

Field	Description
6:15 RDIDX	**Read Index** This field provides the message buffer header index of the next available FIFO message buffer that the application can read.

Note: If the FIFO is empty, the RDIDX field points to a physical message buffer with invalid content.

51.5.2.59 Receive FIFO Message ID Acceptance Filter Value Register (FR_RFMIDAFVR)

Offset: 0x0090

Access: Read/Write
Write: *POC:config*

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	$MIDAFVAL_A/MIDAFVAL_B$															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1405. Receive FIFO Message ID Acceptance Filter Value Register (FR_RFMIDAFVR)

This register defines the filter value for the message ID acceptance filter of the selected FIFO. For details on message ID filtering, refer to *Section 51.6.9.9: FIFO filtering*.

Table 1513. FR_RFMIDAFVR field descriptions

Field	Description
0:15 $MIDAFVAL_A$/ $MIDAFVAL_B$	**Message ID Acceptance Filter Value** Filter value for the message ID acceptance filter.

51.5.2.60 Receive FIFO Message ID Acceptance Filter Mask Register (FR_RFMIDAFMR)

Offset: 0x0092

Access: Read/Write
Write: *POC:config*

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	$MIDAFMSK_A/MIDAFMSK_B$															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1406. Receive FIFO Message ID Acceptance Filter Mask Register (FR_RFMIDAFMR)

This register defines the filter mask for the message ID acceptance filter of the selected FIFO. For details on message ID filtering, refer to *Section 51.6.9.9: FIFO filtering*.

Table 1514. FR_RFMIDAFMR field descriptions

Field	Description
0:15 $MIDAFMSK_A$/ $MIDAFMSK_B$	**Message ID Acceptance Filter Mask** Filter mask for the message ID acceptance filter.

51.5.2.61 Receive FIFO Frame ID Rejection Filter Value Register (FR_RFFIDRFVR)

Offset: 0x0094

Access: Read/Write
Write: *POC:config*

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	$FIDRFVAL_A$/$FIDRFVAL_B$										
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1407. Receive FIFO Frame ID Rejection Filter Value Register (FR_RFFIDRFVR)

This register defines the filter value for the frame ID rejection filter of the selected FIFO. For details on frame ID filtering, refer to *Section 51.6.9.9: FIFO filtering*.

Table 1515. FR_RFFIDRFVR field descriptions

Field	Description
5:15 $FIDRFVAL_A$/ $FIDRFVAL_B$	**Frame ID Rejection Filter Value** Filter value for the frame ID rejection filter.

51.5.2.62 Receive FIFO Frame ID Rejection Filter Mask Register (FR_RFFIDRFMR)

Offset: 0x0096

Access: Read/Write
Write: *POC:config*

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	$FIDRFMSK_A$/$FIDRFMSK_B$										
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1408. Receive FIFO Frame ID Rejection Filter Mask Register (FR_RFFIDRFMR)

This register defines the filter mask for the frame ID rejection filter of the selected FIFO. For details on frame ID filtering, refer to *Section 51.6.9.9: FIFO filtering*.

Table 1516. FR_RFFIDRFMR field descriptions

Field	Description
5:15 $FIDRFMSK_A$/ $FIDRFMSK_B$	**Frame ID Rejection Filter Mask** Filter mask for the frame ID rejection filter.

51.5.2.63 Receive FIFO Range Filter Configuration Register (FR_RFRFCFR)

Offset: 0x0098

Access: Read/Write(1)
Write: WMD, IBD, SEL: Any Time
SID: *POC:config*

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	IBD	SEL		0	SID_A/SID_B										
W	WMD															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

1. 16-bit write access required

Figure 1409. Receive FIFO Range Filter Configuration Register (FR_RFRFCFR)

This register provides access to the four internal frame ID range filter boundary registers of the selected FIFO. For details on frame ID range filter, refer to *Section 51.6.9.9: FIFO filtering*.

Table 1517. FR_RFRFCFR field descriptions

Field	Description
0 WMD	**Write Mode** This control bit defines the write mode of this register. 0 Write to all fields in this register on write access 1 Write to SEL and IBD field only on write access
1 IBD	**Interval Boundary** This control bit selects the interval boundary to be programmed with the SID value. 0 Program lower interval boundary 1 Program upper interval boundary
2:3 SEL	**Filter Selector** This control field selects the frame ID range filter to be accessed. 00 Select frame ID range filter 0 01 Select frame ID range filter 1 10 Select frame ID range filter 2 11 Select frame ID range filter 3
5:15 SID_A/SID_B	**Slot ID** Defines the IBD-selected frame ID boundary value for the SEL-selected range filter.

51.5.2.64 Receive FIFO Range Filter Control Register (FR_RFRFCTR)

Offset: 0x009A

Access: Read/Write
Write: Anytime

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	F3MD	F2MD	F1MD	F0MD	0	0	0	0	F3EN	F2EN	F1EN	F0EN
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1410. Receive FIFO Range Filter Control Register (FR_RFRFCTR)

This register is used to enable and disable each frame ID range filter and to define whether it is running as an acceptance or rejection filter.

Table 1518. FR_RFRFCTR field descriptions

Field	Description
4 F3MD	**Range Filter 3 Mode** This control bit defines the filter mode of the frame ID range filter 3. 0 Range filter 3 runs as acceptance filter 1 Range filter 3 runs as rejection filter
5 F2MD	**Range Filter 2 Mode** This control bit defines the filter mode of the frame ID range filter 2. 0 Range filter 2 runs as acceptance filter 1 Range filter 2 runs as rejection filter
6 F1MD	**Range Filter 1 Mode** This control bit defines the filter mode of the frame ID range filter 1. 0 Range filter 1 runs as acceptance filter 1 Range filter 1 runs as rejection filter
7 F0MD	**Range Filter 0 Mode** This control bit defines the filter mode of the frame ID range filter 0. 0 Range filter 0 runs as acceptance filter 1 Range filter 0 runs as rejection filter
12 F3EN	**Range Filter 3 Enable** This control bit is used to enable and disable the frame ID range filter 3. 0 Range filter 3 disabled 1 Range filter 3 enabled
13 F2EN	**Range Filter 2 Enable** This control bit is used to enable and disable the frame ID range filter 2. 0 Range filter 2 disabled 1 Range filter 2 enabled
14 F1EN	**Range Filter 1 Enable** This control bit is used to enable and disable the frame ID range filter 1. 0 Range filter 1 disabled 1 Range filter 1 enabled
15 F0EN	**Range Filter 0 Enable** This control bit is used to enable and disable the frame ID range filter 0. 0 Range filter 0 disabled 1 Range filter 0 enabled

51.5.2.65 Last Dynamic Transmit Slot Channel A Register (FR_LDTXSLAR)

Offset: 0x009C Access: Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	LDYNTXSLOTA										
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1411. Last Dynamic Transmit Slot Channel A Register (FR_LDTXSLAR)

This register provides the number of the last transmission slot in the dynamic segment for channel A. This register is updated after the end of the dynamic segment and before the start of the next communication cycle.

Table 1519. FR_LDTXSLAR field descriptions

Field	Description
5:15 LDYNTXSLOTA	**Last Dynamic Transmission Slot Channel A** Protocol-related variable: *zLastDynTxSlot* channel A. Number of the last transmission slot in the dynamic segment for channel A. If no frame was transmitted during the dynamic segment on channel A, the value of this field is set to 0.

51.5.2.66 Last Dynamic Transmit Slot Channel B Register (FR_LDTXSLBR)

Offset: 0x009E Access: Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	LDYNTXSLOTB										
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1412. Last Dynamic Transmit Slot Channel B Register (FR_LDTXSLBR)

This register provides the number of the last transmission slot in the dynamic segment for channel B. This register is updated after the end of the dynamic segment and before the start of the next communication cycle.

Table 1520. FR_LDTXSLBR field descriptions

Field	Description
5:15 LDYNTXSLOTB	**Last Dynamic Transmission Slot Channel B** Protocol-related variable: *zLastDynTxSlot* channel B. Number of the last transmission slot in the dynamic segment for channel B. If no frame was transmitted during the dynamic segment on channel B the value of this field is set to 0.

51.5.2.67 Protocol configuration registers

The following configuration registers provide the necessary configuration information to the protocol engine. The individual values in the registers are described in *Table 1521*. For more

details about the FlexRay related configuration parameters and the allowed parameter ranges, refer to *FlexRay Communications System Protocol Specification, Version 2.1 Rev A*.

Table 1521. Protocol configuration register fields

Name	Description[1]	Min	Max	Unit	FR_PCR
coldstart_attempts	gColdstartAttempts	—	—	number	3
action_point_offset	gdActionPointOffset - 1	—	—	MT	0
cas_rx_low_max	gdCASRxLowMax - 1	—	—	gdBit	4
dynamic_slot_idle_phase	gdDynamicSlotIdlePhase	—	—	minislot	28
minislot_action_point_offset	gdMinislotActionPointOffset - 1	—	—	MT	3
minislot_after_action_point	gdMinislot - gdMinislotActionPointOffset - 1	—	—	MT	2
static_slot_length	gdStaticSlot	—	—	MT	0
static_slot_after_action_point	gdStaticSlot - gdActionPointOffset - 1	—	—	MT	13
symbol_window_exists	gdSymbolWindow!=0	0	1	bool	9
symbol_window_after_action_point	gdSymbolWindow - gdActionPointOffset - 1	—	—	MT	6
tss_transmitter	gdTSSTransmitter	—	—	gdBit	5
wakeup_symbol_rx_idle	gdWakeupSymbolRxIdle	—	—	gdBit	5
wakeup_symbol_rx_low	gdWakeupSymbolRxLow	—	—	gdBit	3
wakeup_symbol_rx_window	gdWakeupSymbolRxWindow	—	—	gdBit	4
wakeup_symbol_tx_idle	gdWakeupSymbolTxIdle	—	—	gdBit	8
wakeup_symbol_tx_low	gdWakeupSymbolTxLow	—	—	gdBit	5
noise_listen_timeout	(gListenNoise * pdListenTimeout) - 1	—	—	µT	16/17
macro_initial_offset_a	pMacroInitialOffset[A]	—	—	MT	6
macro_initial_offset_b	pMacroInitialOffset[B]	—	—	MT	16
macro_per_cycle	gMacroPerCycle	—	—	MT	10
macro_after_first_static_slot	gMacroPerCycle - gdStaticSlot	—	—	MT	1
macro_after_offset_correction	gMacroPerCycle - gOffsetCorrectionStart	—	—	MT	28
max_without_clock_correction_fatal	gMaxWithoutClockCorrectionFatal	—	—	cyclepairs	8
max_without_clock_correction_passive	gMaxWithoutClockCorrectionPassive	—	—	cyclepairs	8
minislot_exists	gNumberOfMinislots!=0	0	1	bool	9
minislots_max	gNumberOfMinislots - 1	—	—	minislot	29
number_of_static_slots	gNumberOfStaticSlots	—	—	static slot	2
offset_correction_start	gOffsetCorrectionStart	—	—	MT	11
payload_length_static	gPayloadLengthStatic	—	—	2 bytes	19

Table 1521. Protocol configuration register fields (continued)

Name	Description[1]	Min	Max	Unit	FR_PCR
max_payload_length_dynamic	pPayloadLengthDynMax	—	—	2 bytes	24
first_minislot_action_point_offset	max(gdActionPointOffset, gdMinislotActionPointOffset) - 1	—	—	MT	13
allow_halt_due_to_clock	pAllowHaltDueToClock	—	—	bool	26
allow_passive_to_active	pAllowPassiveToActive	—	—	cyclepairs	12
cluster_drift_damping	pClusterDriftDamping	—	—	µT	24
comp_accepted_startup_range_a	pdAcceptedStartupRange - pDelayCompensation[A]	—	—	µT	22
comp_accepted_startup_range_b	pdAcceptedStartupRange - pDelayCompensation[B]	—	—	µT	26
listen_timeout	pdListenTimeout - 1	—	—	µT	14/15
key_slot_id	pKeySlotId	—	—	number	18
key_slot_used_for_startup	pKeySlotUsedForStartup	—	—	bool	11
key_slot_used_for_sync	pKeySlotUsedForSync	—	—	bool	11
latest_tx	gNumberOfMinislots - pLatestTx	—	—	minislot	21
sync_node_max	gSyncNodeMax	—	—	number	30
micro_initial_offset_a	pMicroInitialOffset[A]	—	—	µT	20
micro_initial_offset_b	pMicroInitialOffset[B]	—	—	µT	20
micro_per_cycle	pMicroPerCycle	—	—	µT	22/23
micro_per_cycle_min	pMicroPerCycle - pdMaxDrift	—	—	µT	24/25
micro_per_cycle_max	pMicroPerCycle + pdMaxDrift	—	—	µT	26/27
micro_per_macro_nom_half	round(pMicroPerMacroNom / 2)	—	—	µT	7
offset_correction_out	pOffsetCorrectionOut	—	—	µT	9
rate_correction_out	pRateCorrectionOut	—	—	µT	14
single_slot_enabled	pSingleSlotEnabled	—	—	bool	10
wakeup_channel	pWakeupChannel	Refer to *Table 1522*			10
wakeup_pattern	pWakeupPattern	—	—	number	18
decoding_correction_a	pDecodingCorrection + pDelayCompensation[A] + 2	—	—	µT	19
decoding_correction_b	pDecodingCorrection + pDelayCompensation[B] + 2	—	—	µT	7
key_slot_header_crc	header CRC for key slot	0x000	0x7FF	number	12
extern_offset_correction	pExternOffsetCorrection	—	—	µT	29
extern_rate_correction	pExternRateCorrection	—	—	µT	21

1. Refer to *FlexRay Communications System Protocol Specification, Version 2.1 Rev A* for detailed protocol parameter definitions.

Table 1522. Wake up channel selection

wakeup_channel	Wake up Channel
0	A
1	B

51.5.2.67.1 Protocol Configuration Register 0 (FR_PCR0)

Offset: 0x00A0 Access: Read/Write
Write: *POC:config*

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	action_point_offset								static_slot_length							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1413. Protocol Configuration Register 0 (FR_PCR0)

51.5.2.67.2 Protocol Configuration Register 1 (FR_PCR1)

Offset: 0x00A2 Access: Read/Write
Write: *POC:config*

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	macro_after_first_static_slot													
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1414. Protocol Configuration Register 1 (FR_PCR1)

51.5.2.67.3 Protocol Configuration Register 2 (FR_PCR2)

Offset: 0x00A4 Access: Read/Write
Write: *POC:config*

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	minislot_after_action_point								number_of_static_slots							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1415. Protocol Configuration Register 2 (FR_PCR2)

51.5.2.67.4 Protocol Configuration Register 3 (FR_PCR3)

Offset: 0x00A6 Access: Read/Write
Write: *POC:config*

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	wakeup_symbol_rx_low						minislot_action_point_offset[4:0]						coldstart_attempts			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1416. Protocol Configuration Register 3 (FR_PCR3)

51.5.2.67.5 Protocol Configuration Register 4 (FR_PCR4)

Offset: 0x00A8

Access: Read/Write
Write: *POC:config*

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	cas_rx_low_max								wakeup_symbol_rx_window							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1417. Protocol Configuration Register 4 (FR_PCR4)

51.5.2.67.6 Protocol Configuration Register 5 (FR_PCR5)

Offset: 0x00AA

Access: Read/Write
Write: *POC:config*

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	tss_transmitter				wakeup_symbol_tx_low								wakeup_symbol_rx_idle			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1418. Protocol Configuration Register 5 (FR_PCR5)

51.5.2.67.7 Protocol Configuration Register 6 (FR_PCR6)

Offset: 0x00AC

Access: Read/Write
Write: *POC:config*

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	symbol_window_after_action_point								macro_initial_offset_a						
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1419. Protocol Configuration Register 6 (FR_PCR6)

51.5.2.67.8 Protocol Configuration Register 7 (FR_PCR7)

Offset: 0x00AE

Access: Read/Write
Write: *POC:config*

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	decoding_correction_b								micro_per_macro_nom_half							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1420. Protocol Configuration Register 7 (FR_PCR7)

51.5.2.67.9 Protocol Configuration Register 8 (FR_PCR8)

Offset: 0x00B0

Access: Read/Write
Write: *POC:config*

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	max_without_clock_correction_fatal				max_without_clock_correction_passive				wakeup_symbol_tx_idle							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1421. Protocol Configuration Register 8 (FR_PCR8)

51.5.2.67.10 Protocol Configuration Register 9 (FR_PCR9)

Offset: 0x00B2

Access: Read/Write
Write: *POC:config*

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	minislot_exists	symbol_window_exists	offset_correction_out													
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1422. Protocol Configuration Register 9 (FR_PCR9)

51.5.2.67.11 Protocol Configuration Register 10 (FR_PCR10)

Offset: 0x00B4

Access: Read/Write
Write: *POC:config*

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	single_slot_enabled	wakeup_channel	macro_per_cycle													
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1423. Protocol Configuration Register 10 (FR_PCR10)

51.5.2.67.12 Protocol Configuration Register 11 (FR_PCR11)

Offset: 0x00B6

Access: Read/Write
Write: *POC:config*

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	key_slot_used_for_startup	key_slot_used_for_sync	offset_correction_start													
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1424. Protocol Configuration Register 11 (FR_PCR11)

51.5.2.67.13 Protocol Configuration Register 12 (FR_PCR12)

Offset: 0x00B8

Access: Read/Write
Write: *POC:config*

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	allow_passive_to_active				key_slot_header_crc											
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1425. Protocol Configuration Register 12 (FR_PCR12)

51.5.2.67.14 Protocol Configuration Register 13 (FR_PCR13)

Offset: 0x00BA

Access: Read/Write
Write: *POC:config*

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	first_minislot_action_point_offset						static_slot_after_action_point									
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1426. Protocol Configuration Register 13 (FR_PCR13)

51.5.2.67.15 Protocol Configuration Register 14 (FR_PCR14)

Offset: 0x00BC

Access: Read/Write
Write: *POC:config*

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	rate_correction_out												listen_timeout[20:16]			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1427. Protocol Configuration Register 14 (FR_PCR14)

51.5.2.67.16 Protocol Configuration Register 15 (FR_PCR15)

Offset: 0x00BE

Access: Read/Write
Write: *POC:config*

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	listen_timeout[15:0]															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1428. Protocol Configuration Register 15 (FR_PCR15)

51.5.2.67.17 Protocol Configuration Register 16 (FR_PCR16)

Offset: 0x00C0

Access: Read/Write
Write: *POC:config*

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	macro_initial_offset_b								noise_listen_timeout[24:16]							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1429. Protocol Configuration Register 16 (FR_PCR16)

51.5.2.67.18 Protocol Configuration Register 17 (FR_PCR17)

Offset: 0x00C2

Access: Read/Write
Write: *POC:config*

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	noise_listen_timeout[15:0]															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1430. Protocol Configuration Register 17 (FR_PCR17)

51.5.2.67.19 Protocol Configuration Register 18 (FR_PCR18)

Offset: 0x00C4

Access: Read/Write
Write: *POC:config*

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	wakeup_pattern								key_slot_id							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1431. Protocol Configuration Register 18 (FR_PCR18)

51.5.2.67.20 Protocol Configuration Register 19 (FR_PCR19)

Offset: 0x00C6

Access: Read/Write
Write: *POC:config*

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	decoding_correction_a								payload_length_static							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1432. Protocol Configuration Register 19 (FR_PCR19)

51.5.2.67.21 Protocol Configuration Register 20 (FR_PCR20)

Offset: 0x00C8

Access: Read/Write
Write: *POC:config*

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	micro_initial_offset_b								micro_initial_offset_a							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1433. Protocol Configuration Register 20 (FR_PCR20)

51.5.2.67.22 Protocol Configuration Register 21 (FR_PCR21)

Offset: 0x00CA

Access: Read/Write
Write: *POC:config*

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	extern_rate_ correction				latest_tx											
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1434. Protocol Configuration Register 21 (FR_PCR21)

51.5.2.67.23 Protocol Configuration Register 22 (FR_PCR22)

Offset: 0x00CC

Access: Read/Write
Write: *POC:config*

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	Reserved(1)				comp_accepted_startup_range_a								micro_per_cycle[19:16]			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1435. Protocol Configuration Register 22 (FR_PCR22)

1. Reserved bit or field. Application must not write any value different from the reset value.

51.5.2.67.24 Protocol Configuration Register 23 (FR_PCR23)

Offset: 0x00CE

Access: Read/Write
Write: *POC:config*

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	micro_per_cycle[15:0]															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1436. Protocol Configuration Register 23 (FR_PCR23)

51.5.2.67.25 Protocol Configuration Register 24 (FR_PCR24)

Offset: 0x00D0

Access: Read/Write
Write: *POC:config*

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	cluster_drift_damping				max_payload_length_dynamic								micro_per_cycle_min [19:16]			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1437. Protocol Configuration Register 24 (FR_PCR24)

51.5.2.67.26 Protocol Configuration Register 25 (FR_PCR25)

Offset: 0x00D2

Access: Read/Write
Write: *POC:config*

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	micro_per_cycle_min[15:0]															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1438. Protocol Configuration Register 25 (FR_PCR25)

51.5.2.67.27 Protocol Configuration Register 26 (FR_PCR26)

Offset: 0x00D4

Access: Read/Write
Write: *POC:config*

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	allow_halt_ due_to_clock	comp_accepted_startup_range_b											micro_per_cycle_max [19:16]			
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1439. Protocol Configuration Register 26 (FR_PCR26)

51.5.2.67.28 Protocol Configuration Register 27 (FR_PCR27)

Offset: 0x00D6

Access: Read/Write
Write: *POC:config*

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	micro_per_cycle_max[15:0]															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1440. Protocol Configuration Register 27 (FR_PCR27)

51.5.2.67.29 Protocol Configuration Register 28 (FR_PCR28)

Offset: 0x00D8

Access: Read/Write
Write: *POC:config*

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	dynamic_slot_idle_phase				macro_after_offset_correction											
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1441. Protocol Configuration Register 28 (FR_PCR28)

51.5.2.67.30 Protocol Configuration Register 29 (FR_PCR29)

Offset: 0x00DA

Access: Read/Write
Write: *POC:config*

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	extern_offset_correction				minislots_max											
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1442. Protocol Configuration Register 29 (FR_PCR29)

51.5.2.67.31 Protocol Configuration Register 30 (FR_PCR30)

Offset: 0x00DC

Access: Read/Write
Write: *POC:config*

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	sync_node_max			
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1443. Protocol Configuration Register 30 (FR_PCR30)

51.5.2.68 Stop Watch Count Register (FR_STPWR)

Offset: 0x00DE

Access: Read-only
Read Reset Only: Anytime

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	STPW															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1444. Stop Watch Count High Register (FR_STPWHR)

Offset: 0x00E0

Access: Read-only
Read Reset Only: Anytime

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	STPW															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1445. Stop Watch Count Low Register (FR_STPWLR)

Table 1523. FR_STPWR field descriptions

Field	Description
0:15 STPW	Stop Watch Count Register This is the value of the stop watch counter running on system clock. This starts on cycle start even and stops on an external event “OS_tick”. For details, refer to *Section 51.6.26*. This is a read reset type register, which means that when all the 32 bits are read, it automatically clears.

51.5.2.69 Protocol Event Output Enable and StopWatch Control Register (FR_PEOER)

Offset: 0x00E2

Access: Read/Write
Write: Anytime

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	STPW_EN	0	0	0	0	0	TIM2_EE	TIM1_EE	CYS_EE
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1446. Protocol Event Output Enable and StopWatch Control Register (FR_PEOER)

This register defines whether or not the event output ports are enabled based on the events such as Stop watch count Cycle start and Timer1 and Timer2 expiry (refer to *Section 51.6.17: Timer support* for details).

Table 1524. FR_PEOER field descriptions

Field	Description
7 STPW_EN	Stop watch count Enable This bit controls the stopwatch counter. 0 Stopwatch counter disabled 1 Stopwatch counter enabled
13 TIM2_EE	Timer 2 expired Event Output Enable This bit controls the event on port “fr_evt_tim2”. 0 Timer 2 expired event out disabled 1 Timer 2 expired event out enabled

Table 1524. FR_PEOER field descriptions (continued)

Field	Description
14 TIM1_EE	Timer 1 expired Event Output Enable This bit controls the event on port “fr_evt_tim1”. 0 Timer 1 expired event out disabled 1 Timer 1 expired event out enabled
15 CYS_EE	Cycle Start Event Output Enable This bit controls the event on port “fr_evt_cyc”. 0 Cycle start event out disabled 1 Cycle start event out enabled

51.5.2.70 Receive FIFO Start Data Offset Register (FR_RFSDOR)

Offset: 0x00E6

Access: Read/Write
Write: *POC:config*

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	SDO_A/SDO_B															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1447. Receive FIFO Start Data Offset Register (FR_RFSDOR)

Table 1525. FR_RFSDOR field descriptions

Field	Description
0:15 SDO_A/SDO_B	Start Data Field Offset This field defines the data field offset of the header field of the first message buffer of the selected FIFO. The CC uses the value of the SDO field to determine the physical location of the receiver FIFO’s first message buffer header field. For configuration constraints, refer to *Section 51.7.1.2: Configure data field offsets*.

Note: Since all data fields of the FIFO are of equal length and are located at subsequent system memory addresses, the content of the FR_RFSDOR register corresponds to the start address of the payload area of the selected FIFO.

51.5.2.71 Receive FIFO System Memory Base Address Register (FR_RFSYMBADR)

Offset: 0x00E8

Access: Read/Write
Write: Disabled mode

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	SMBA															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1448. Receive FIFO System Memory Base Address High Register (FR_RFSYMBADHR)

Offset: 0x00EA

Access: Read/Write
Write: Disabled mode

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	SMBA												0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1449. Receive FIFO System Memory Base Address Low Register (FR_RFSYMBADLR)

These registers define the system memory base address for the receive FIFO if the FIFO address mode bit FR_MCR[FAM] is set to 1. The system memory base address is used by the BMIF to calculate the physical memory address for system memory accesses for the FIFOs.

Table 1526. FR_RFSYMBADR field descriptions

Field	Description
SMBA	System Memory Base Address This is the value of the system memory base address for the receive FIFO if the FIFO address mode bit FR_MCR[FAM] is set to 1. It is defined as a byte address.

51.5.2.72 Receive FIFO Periodic Timer Register (FR_RFPTR)

Offset: 0x00EC

Access: Read/Write
Write: *POC:config*

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	PTD													
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1450. Receive FIFO Periodic Timer Register (FR_RFPTR)

This register holds the periodic timer duration for the periodic FIFO timer. The periodic timer applies to both FIFOs (refer to *Section 51.6.9.3: FIFO periodic timer*).

Table 1527. FR_RFPTR field descriptions

Field	Description
2:15 PTD	Periodic Timer Duration This value defines the periodic timer duration in terms of macroticks. 0000 Timer stays expired 3FFF Timer never expires other Timer expires after specified number of macroticks, expires and is restarted at each cycle start

51.5.2.73 Receive FIFO Fill Level and POP Count Register (FR_RFFLPCR)

Offset: 0x00EE Access: Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	FLB_PCB								FLA_PCA							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1451. Receive FIFO Fill Level and POP Count Register (FR_RFFLPCR)

This register provides the current fill level of the two receiver FIFOs and is used to pop a number of entries from the FIFOs.

Table 1528. FR_RFFLPCR field descriptions

Field	Description
0:7 FLB_PCB	Fill Level FIFO B (FLB) This field provides the current number of entries in the FIFO B. Pop Count FIFO B (PCB) This field defines the number of entries to be removed from FIFO B.
8:15 FLA_PCA	Fill Level FIFO A (FLA) This field provides the current number of entries in the FIFO A. Pop Count FIFO A (PCA) This field defines the number of entries to be removed from FIFO A.

Note: If the pop count value PCA/PCB is greater than the current FIFO fill level FLB/FLA, then the FIFO is empty after the update. No notification is given that not the required number of entries was removed.

51.5.2.74 ECC Error Interrupt Flag and Enable Register (FR_EEIFER)

Offset: 0x00F0 Access: Read/Write
Write: Normal Mode

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	LRNE_OF	LRCE_OF	DRNE_OF	DRCE_OF	LRNE_IF	LRCE_IF	DRNE_IF	DRCE_IF	0	0	0	0	LRNE_IE	LRCE_IE	DRNE_IE	DRCE_IE
W	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c								
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1452. ECC Error Interrupt Flag and Enable Register (FR_EEIFER)

This register provides the means to control the ECC-related interrupt request lines and provides the corresponding interrupt flags. The interrupt flags are cleared by writing 1, which resets the corresponding report registers. For a detailed description, refer to *Section 51.6.24.2*.

Table 1529. FR_EEIFER field descriptions

Field	Description
Error overflow flags	
0 LRNE_OF	LRAM Non-Corrected Error Overflow Flag This flag is set to 1 when at least one of the following events occurs: a) Memory errors are detected *but not corrected* on CHI LRAM and interrupt flag LRNE_IF is already 1. b) Memory errors are detected *but not corrected* on at least two banks of CHI LRAM. 0 No such event 1 Non-Corrected Error overflow detected on CHI LRAM
1 LRCE_OF	LRAM Corrected Error Overflow Flag This flag is set to 1 when at least one of the following events occurs: a) Memory errors are detected *and corrected* on CHI LRAM and interrupt flag LRCE_IF is already 1. b) Memory errors are detected *and corrected* on at least two banks of CHI LRAM. 0 No such event 1 Corrected Error overflow detected on CHI LRAM **Note:** Error Correction is not implemented on CHI LRAM, so the flag will never be asserted.
2 DRNE_OF	DRAM Non-Corrected Error Overflow Flag This flag is set to 1 when at least one of the following events appears: a) Memory errors are detected *but not corrected* on PE DRAM and interrupt flag DRNE_IF is already 1. b) Memory errors are detected *but not corrected* on at least two banks of the PE DRAM. 0 No such event 1 Non-Corrected Error overflow detected on PE DRAM
3 DRCE_OF	DRAM Corrected Error Overflow Flag This flag is set to 1 when at least one of the following events appears: a) Memory errors are detected *and corrected* on PE DRAM and interrupt flag DRCE_IF is already 1. b) Memory errors are detected *and corrected* on at least two banks of PE DRAM. 0 No such event 1 Corrected Error overflow detected on PE DRAM

Table 1529. FR_EEIFER field descriptions (continued)

Field	Description
Error interrupt flags	
4 LRNE_IF	LRAM Non-Corrected Error Interrupt Flag This interrupt flag is set to 1 when a memory error is *detected but not corrected* on the CHI LRAM. 0 No such event 1 Non-Corrected Error detected on CHI LRAM
5 LRCE_IF	LRAM Corrected Error Interrupt Flag This interrupt flag is set to 1 when a memory error is *detected and corrected* on the CHI LRAM. 0 No such event 1 Corrected Error detected on CHI LRAM **Note:** Error Correction is not implemented on CHI LRAM, so the flag will never be asserted.
6 DRNE_IF	DRAM Non-Corrected Error Interrupt Flag This interrupt flag is set to 1 when a memory error is *detected but not corrected* on PE DRAM. 0 No such event 1 Non-Corrected Error detected on PE DRAM
7 DRCE_IF	DRAM Corrected Error Interrupt Flag This interrupt flag is set to 1 when a memory error is *detected and corrected* on PE DRAM. 0 No such event 1 Corrected Error detected on PE DRAM
Error interrupt enables	
12 LRNE_IE	**LRAM Non-Corrected Error Interrupt Enable** This flag controls if the LRAM Non-Corrected Error Interrupt line is asserted when the LRNE_IF flag is set. 0 Disable interrupt line 1 Enable interrupt line
13 LRCE_IE	**LRAM Corrected Error Interrupt Enable** This flag controls if the LRAM Corrected Error Interrupt line is asserted when the LRCE_IF flag is set. 0 Disable interrupt line 1 Enable interrupt line
14 DRNE_IE	**DRAM Non-Corrected Error Interrupt Enable** This flag controls if the DRAM Non-Corrected Error Interrupt line is asserted when the DRNE_IF flag is set. 0 Disable interrupt line 1 Enable interrupt line
15 DRCE_IE	**DRAM Corrected Error Interrupt Enable** This flag controls if the DRAM Corrected Error Interrupt line is asserted when the DRCE_IF flag is set. 0 Disable interrupt line 1 Enable interrupt line

51.5.2.75 ECC Error Report and Injection Control Register (FR_EERICR)

Offset: 0x00F2

Access: Read/Write
Write: ERS: Anytime
ERM, EIM, EIE: IDL

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	BSY	0	0	0	0	0	ERS		0	0	0	ERM	0	0	EIM	EIE
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1453. ECC Error Report and Injection Control Register (FR_EERICR)

This register configures the error injection and error reporting and provides the selector for the content of the report registers.

Table 1530. FR_EERICR field descriptions

Field	Description
0 BSY	Register Update Busy This field indicates the current state of the ECC configuration update and controls the register write access condition IDL specified in *Section 51.5.2.2*. 0 ECC configuration is idle 1 ECC configuration is running
6:7 ERS	Error Report Select This field selects the content of the ECC Error reporting registers. 00 Show PE DRAM non-corrected error information 01 Show PE DRAM corrected error information 10 Show CHI LRAM non-corrected error information 11 Show CHI LRAM corrected error information
11 ERM	Error Report Mode This bit configures the type of data written into the internal error report registers on the detection of a memory error. 0 Store data and code as delivered by ECC decoding logic 1 Store data and code as read from the memory
14 EIM	Error Injection Mode This bit configures the ECC error injection mode. 0 Use FR_EEIDR[DATA] and FR_EEICR[CODE] as XOR distortion pattern for error injection 1 Use FR_EEIDR[DATA] and FR_EEICR[CODE] as write value for error injection
15 EIE	Error Injection Enable This bit configures the ECC error injection on the memories. 0 Error injection disabled 1 Error injection enabled

51.5.2.76 ECC Error Report Address Register (FR_EERAR)

Offset: 0x00F4 Access: Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	MID	BANK			ADDR											
W																
Reset	0	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1454. ECC Error Report Address Register (FR_EERAR)

This register provides the memory identifier, bank, and address for which the memory error is reported.

Table 1531. FR_EERAR field descriptions

Field	Description
0 MID	Memory Identifier This flag provides the memory instance for which the memory error is reported. 0 PE DRAM 1 CHI LRAM
1:3 BANK	Memory Bank This field provides the BANK for which the memory error is reported. 111 Reset value, indicates no error found after reset. For MID = 0: 000 PE DRAM [7:0] 001 PE DRAM [15:8] Others are not used. For MID = 1: Refer to *Table 1532* for the assignment of the LRAM banks.
4:15 ADDR	Memory Address This field provides the address of the failing memory location.

Table 1532. LRAM bank value for MID = 1

BANK	Register		
000	FR_MBCCFR(2n)	FR_MBDOR(6n)	FR_LEETR0
001	FR_MBFIDR(2n)	FR_MBDOR(6n + 1)	FR_LEETR1
010	FR_MBIDXR(2n)	FR_MBDOR(6n + 2)	FR_LEETR2
011	FR_MBCCFR(2n+1)	FR_MBDOR(6n + 3)	FR_LEETR3
100	FR_MBFIDR(2n+1)	FR_MBDOR(6n + 4)	FR_LEETR4
101	FR_MBIDXR(2n+1)	FR_MBDOR(6n + 5)	FR_LEETR5
110	Not Used	Not Used	Not Used
111			

51.5.2.77 ECC Error Report Data Register (FR_EERDR)

Offset: 0x00F6 Access: Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	DATA															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1455. ECC Error Report Data Register (FR_EERDR)

This register provides the data related information of the reported memory read access. The assignment of the bits depends on the selected memory and memory bank as shown in *Table 1534*.

Table 1533. FR_EERDR field descriptions

Field	Description
0:15 DATA	Data The content of this field depends on the report mode selected by FR_EERICR[ERM]. ERM = 0: ECC Data, shows data as generated by the ECC decoding logic ERM = 1: Memory Data, shows data as read from the memory

Table 1534. Valid bits in FR_EERDR[DATA] / FR_EEIDR[DATA] field

MEM	BANK	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PE DRAM	0									PE DRAM[7:0]							
PE DRAM	1									PE DRAM[15:8]							
CHI LRAM	0	FR_MBCCFR(2n)															
CHI LRAM	0	FR_MBDOR(6n)															
CHI LRAM	0	FR_LEETR0															
CHI LRAM	1						FR_MBFIDR(2n)[FID]										
CHI LRAM	1	FR_MBDOR(6n+1)															
CHI LRAM	1	FR_LEETR1															
CHI LRAM	2								FR_MBIDXR(2n)[MBIDX]								
CHI LRAM	2	FR_MBDOR(6n+2)															
CHI LRAM	2	FR_LEETR2															
CHI LRAM	3	FR_MBCCFR(2n+1)															
CHI LRAM	3	FR_MBDOR(6n+3)															
CHI LRAM	3	FR_LEETR3															
CHI LRAM	4						FR_MBFIDR(2n+1)[FID]										
CHI LRAM	4	FR_MBDOR(6n+4)															
CHI LRAM	4	FR_LEETR4															
CHI LRAM	5								FR_MBIDXR(2n+1)[MBIDX]								

Table 1534. Valid bits in FR_EERDR[DATA] / FR_EEIDR[DATA] field (continued)

MEM	BANK	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CHI LRAM	5	FR_MBDOR(6n+5)															
CHI LRAM	5	FR_LEETR5															

51.5.2.78 ECC Error Report Code Register (FR_EERCR)

Offset: 0x00F8 Access: Read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	CODE				
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1456. ECC Error Report Code Register (FR_EERCR)

This register provides the ECC-related information of the reported memory read access.

Table 1535. FR_EERCR field descriptions

Field	Description
11:15 CODE	Code The content of this field depends on the report mode selected by FR_EERICR[ERM]. ERM = 0: Syndrome. Shows the ECC syndrome generated by the ECC decoding logic. The coding of the PE DRAM syndrome is shown in *Note: on page 2386*. The coding of the CHI LRAM syndrome is shown in *Section 51.6.24.2.4*. ERM = 1: Checkbits. Shows the ECC checkbits read from the memory.

51.5.2.79 ECC Error Injection Address Register (FR_EEIAR)

Offset: 0x00FA Access: Read/Write
Write: IDL

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	MID			BANK					ADDR							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1457. ECC Error Injection Address Register (FR_EEIAR)

This register defines the memory module, bank, and address where the ECC error has to be injected.

Table 1536. FR_EEIAR field descriptions

Field	Description
0 MID	Memory Identifier This flag defines the memory instance for ECC error injection. 0 PE DRAM 1 CHI LRAM
1:3 BANK	Memory Bank This field defines the memory bank for ECC error injection. For MID = 0: 000 BANK0: PE DRAM [7:0] 001 BANK1: PE DRAM [15:8] Others reserved For MID = 1: Refer to *Table 1532* for the assignment of the LRAM banks.
4:15 ADDR	Memory Address This flag defines the memory address for ECC error injection.

51.5.2.80 ECC Error Injection Data Register (FR_EEIDR)

Offset: 0x00FC

Access: Read/Write
Write: IDL

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	DATA															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1458. ECC Error Injection Data Register (FR_EEIDR)

This register defines the data distortion pattern for the error injection write. The number of valid bits depends on the selected memory and memory bank as shown in *Table 1534*.

Table 1537. FR_EEIDR field descriptions

Field	Description
0:15 DATA	Data The content of this field depends on the error injection mode selected by FR_EERICR[EIM]. EIM = 0: This field defines the XOR distortion pattern for the data written into the memory. EIM = 1: This field defines the data to be written into the memory.

Note: The effect of the error injected depends on the LRAM content at the address accessed and on the module internal usage of the data. Refer to Section 51.6.24.3: Memory error response for details.

51.5.2.81 ECC Error Injection Code Register (FR_EEICR)

Offset: 0x00FE

Access: Read/Write
Write: IDL

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	CODE				
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1459. ECC Error Injection Code Register (FR_EEICR)

This register defines the ECC code distortion pattern for the error injection write.

Table 1538. FR_EEICR field descriptions

Field	Description
11:15 CODE	Code The content of this field depends on the error injection mode selected by FR_EERICR[EIM]. EIM = 0: This field defines the XOR distortion pattern for the ECC checkbits written into the memory. EIM = 1: This field defines the ECC checkbits written into the memory.

51.5.2.82 Message Buffer Configuration Control and Status Register *n* (FR_MBCCSR*n*)

Offset: 0x0800 + *n**0x8 (*n* = 0 to 255)

Access: Read/Write(1)
Write: MTD: *POC:config* or MB_DIS
CMT: MB_LCK or MB_DIS
EDT, LCKT, MBIE, MBIF: Normal mode

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	MTD	CMT	0	0	MBIE	0	0	0	DUP	DVAL	EDS	LCKS	MBIF
W					rwm	EDT	LCKT									w1c
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

1. Additional Reset: CMT, DUP, DVAL, MBIF: Message Buffer Disable

Figure 1460. Message Buffer Configuration, Control and Status Register *n* (FR_MBCCSR*n*)

The content of these registers comprises message buffer configuration data, message buffer control data, message buffer status information, and message buffer interrupt flags. A detailed description of all flags can be found in *Section 51.6.6: Individual message buffer functional description*.

If the application writes 1 to the EDT bit, no write access to the other register bits is performed.

If the application writes 0 to the EDT bit and 1 to the LCKT bit, no write access to the other bits is performed.

Table 1539. FR_MBCCSR*n* field descriptions

Field	Description
Message buffer configuration	
3 MTD	Message Buffer Transfer Direction This bit configures the transfer direction of a message buffer. 0 Receive message buffer 1 Transmit message buffer
Message buffer control	
4 CMT	Commit for Transmission This bit indicates if the transmit message buffer data are ready for transmission. 0 Message buffer data not ready for transmission 1 Message buffer data ready for transmission
5 EDT	Enable/Disable Trigger If the application writes 1 to this bit, a message buffer enable or disable is triggered, depending on the current value of the EDS status bit. 0 No effect 1 Message buffer enable or disable is triggered
6 LCKT	Lock/Unlock Trigger If the application writes 1 to this bit and writes 0 to the EDT bit, a message buffer lock or unlock is triggered, depending on the current value of the LCKS status bit. 0 No effect 1 Message buffer lock or unlock is triggered
7 MBIE	Message Buffer Interrupt Enable This control bit defines whether the message buffer will generate an interrupt request when its MBIF flag is set. 0 Interrupt request generation disabled 1 Interrupt request generation enabled
Message buffer status	
11 DUP	Data Updated This status bit indicates whether the frame header in the message buffer header field and the data in the message buffer data field were updated after a frame reception. 0 Frame Header and message buffer data field not updated 1 Frame Header and message buffer data field updated
12 DVAL	Data Valid For receive message buffers this status bit indicates whether the message buffer data field contains valid frame data. For transmit message buffers, the status bit indicates if a message is transferred again due to the state transmission mode of the message buffer. 0 Receive message buffer contains no valid frame data / message is transmitted for the first time. 1 Receive message buffer contains valid frame data / message will be transferred again.
13 EDS	Enable/Disable Status This status bit indicates whether the message buffer is enabled or disabled. 0 Message buffer is disabled 1 Message buffer is enabled

Table 1539. FR_MBCCSR*n* field descriptions (continued)

Field	Description
14 LCKS	Lock Status This status bit indicates the current lock status of the message buffer. 0 Message buffer is not locked by the application 1 Message buffer is locked by the application
15 MBIF	Message Buffer Interrupt Flag This flag is set when the slot status field of the message buffer was updated after frame transmission or reception, or when a transmit message buffer was just enabled by the application. 0 No such event 1 Slot status field updated or transmit message buffer just enabled

51.5.2.83 Message Buffer Cycle Counter Filter Registers (FR_MBCCFR*n*)

Offset: 0x0802 +*n**0x8 (*n* = 0 to 255)

Access: Read/Write(1)
Write: *POC:config* or MB_DIS

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	MTM	CHA	CHB	CCFE	CCFMSK								CCFVAL			
Reset	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-

1. 16-bit write access required

Figure 1461. Message Buffer Cycle Counter Filter Registers (FR_MBCCFR*n*)

This register contains message buffer configuration data for the transmission mode, the channel assignment, and for the cycle counter filtering. For detailed information on cycle counter filtering, refer to *Section 51.6.7.1: Message buffer cycle counter filtering*.

Table 1540. FR_MBCCFR*n* field descriptions

Field	Description
0 MTM	Message Buffer Transmission Mode This control bit applies only to transmit message buffers and defines the transmission mode. 0 Event Transmission mode 1 State Transmission mode
1 CHA	Channel Assignment This control bits defines the channel assignment and control the receive and transmit behavior of the message buffer according to *Table 1541*.
2 CHB	Channel Assignment This control bits defines the channel assignment and control the receive and transmit behavior of the message buffer according to *Table 1541*.
3 CCFE	Cycle Counter Filtering Enable This control bit is used to enable and disable the cycle counter filtering. 0 Cycle counter filtering disabled 1 Cycle counter filtering enabled

Table 1540. FR_MBCCFR*n* field descriptions (continued)

Field	Description
4:9 CCFMSK	Cycle Counter Filtering Mask This field defines the filter mask for the cycle counter filtering.
10:15 CCFVAL	Cycle Counter Filtering Value This field defines the filter value for the cycle counter filtering.

Table 1541. Channel assignment description

CHA	CHB	Transmit message buffer		Receive message buffer	
		Static segment	Dynamic segment	Static segment	Dynamic segment
1	1	transmit on both channel A and channel B	transmit on channel A only	store first valid frame received on either channel A or channel B	store first valid frame received on channel A, ignore channel B
0	1	transmit on channel B	transmit on channel B	store first valid frame received on channel B	store first valid frame received on channel B
1	0	transmit on channel A	transmit on channel A	store first valid frame received on channel A	store first valid frame received on channel A
0	0	no frame transmission	no frame transmission	no frame stored	no frame stored

Note: If at least one message buffer assigned to a certain slot is assigned to both channels, then all message buffers assigned to this slot have to be assigned to both channels. Otherwise, the message buffer configuration is illegal and the result of the message buffer search is not defined.

51.5.2.84 Message Buffer Frame ID Registers (FR_MBFIDR*n*)

Offset: 0x0804 +*n**0x8 (*n* = 0 to 255)

Access: Read/Write(1)
Write: *POC:config* or MB_DIS

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	FID										
W																
Reset	0	0	0	0	0	-	-	-	-	-	-	-	-	-	-	-

1. 16-bit write access required

Figure 1462. Message Buffer Frame ID Registers (FR_MBFIDR*n*)

Table 1542. FR_MBFIDR*n* field descriptions

Field	Description
5:15 FID	Frame ID The semantic of this field depends on the message buffer transfer type. – *Receive Message Buffer:* This field is used as a filter value to determine if the message buffer is used for reception of a message received in a slot with the slot ID equal to FID. – *Transmit Message Buffer:* This field is used to determine the slot in which the message in this message buffer should be transmitted.

51.5.2.85 Message Buffer Index Registers (FR_MBIDXR*n*)

Offset: 0x0806 +*n**0x8 (*n* = 0 to 255)

Access: Read/Write(1)
Write: *POC:config* or MB_DIS

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	MBIDX								
W																
Reset	0	0	0	0	0	0	0	-	-	-	-	-	-	-	-	-

1. 16-bit write access required

Figure 1463. Message Buffer Index Registers (FR_MBIDXR*n*)

Table 1543. FR_MBIDXR*n* field descriptions

Field	Description
7:15 MBIDX	Message Buffer Index This field provides the index of the message buffer header field of the physical message buffer that is currently associated with this message buffer. The application writes the index of the initially associated message buffer header field into this register. The CC updates this register after frame reception or transmission. Legal Values are 0 ≤ i ≤ 259. Illegal values will be detected during the message buffer search.

51.5.2.86 Message Buffer Data Field Offset Registers (FR_MBDORn)

Offset: 0x1000 + *n**0x2 (n = 0 to 259)

Access: Read/Write(1)
Write: *POC:config*

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	MBDO															
W																
Reset	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-

1. 16-bit write access required

Figure 1464. Message Buffer Data Field Offset Registers (FR_MBDORn)

Table 1544. FR_MBDORn field descriptions

Field	Description
0:15 MBDO	Message Buffer Data Field Offset This field provides the data field offset belonging to a particular Message Buffer Index. For configuration constraints, refer to *Section 51.7.1.2: Configure data field offsets*.

51.5.2.87 LRAM ECC Error Test Registers (FR_LEETR*n*)

Offset: 0x1210 + *n**0x2 (n = 0 to 5)

Access: Read/Write(1)
Write: Anytime

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	LEETD															
Reset	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-

1. 16-bit write access required

Figure 1465. LRAM ECC Error Test Registers (FR_LEETR*n*)

Table 1545. FR_LEETR*n* field descriptions

Field	Description
0:15 LEETD	LRAM ECC Error Test Data This field contains the LRAM data belonging to the test register located in LRAM Bank n.

51.6 Functional description

This section provides a detailed description of the functionality implemented in the CC.

51.6.1 Message buffer concept

The CC uses a data structure called a *message buffer* to store frame data, configuration, control, and status data. Each message buffer consists of two parts: the *message buffer control data* and the *physical message buffer.* The message buffer control data is located in dedicated registers. The structure of the message buffer control data depends on the message buffer type, described in *Section 51.6.3: Message buffer types*. The physical message buffer is located in the FlexRay memory area and is described in *Section 51.6.2: Physical message buffer*.


51.6.2 Physical message buffer

All FlexRay messages and related frame and slot status information of received frames and of frames to be transmitted to the FlexRay bus are stored in data structures called *physical message buffers*. The physical message buffers are located in the FlexRay memory area. The structure of a physical message buffer is depicted in *Figure 1466*.

A physical message buffer consists of two fields, the *message buffer header field* and the *message buffer data field*. The message buffer header field contains the *frame header* and the *slot status*. The message buffer data field contains the *frame data*.

The connection between the two fields is established by the *data field offset*.

Figure 1466. Physical message buffer structure



51.6.2.1 Message buffer header field

The message buffer header field is a contiguous region in the FlexRay memory area that occupies eight bytes. It contains the frame header and the slot status. Its structure is shown in *Figure 1466*. The physical start address SADR_MBHF of the message buffer header field must be 16-bit aligned.

51.6.2.1.1 Frame header

The frame header occupies the first six bytes in the message buffer header field. It contains all FlexRay frame header-related information according to the *FlexRay Communications System Protocol Specification, Version 2.1 Rev A*. A detailed description of the usage and the content of the frame header is provided in *Section 51.6.5.2.1: Frame header description*.

51.6.2.1.2 Slot status

The slot status occupies the last 2 bytes of the message buffer header field. It provides the slot and frame status-related information according to the *FlexRay Communications System Protocol Specification, Version 2.1 Rev A*. A detailed description of the content and usage of the slot status is provided in *Section 51.6.5.2.2: Slot status description*.

51.6.2.2 Message buffer data field

The message buffer data field is a contiguous area of 2-byte entities. This field contains the frame payload data, or a part of it, of the frame to be transmitted to or received from the FlexRay bus. The minimum length of this field depends on the specific message buffer configuration and is specified in the message buffer descriptions given in *Section 51.6.3: Message buffer types*.

51.6.3 Message buffer types

The CC provides three different types of message buffers.

- Individual Message Buffers
- Receive Shadow Buffers
- Receive FIFO Buffers

For each message buffer type, the structure of the physical message buffer is identical. The message buffer types differ only in the structure and content of message buffer control data, which control the related physical message buffer. The message buffer control data are described in the following sections.

51.6.3.1 Individual message buffers

The individual message buffers are used for all types of frame transmission and for dedicated frame reception based on individual filter settings for each message buffer. The CC supports three types of individual message buffers, which are described in *Section 51.6.6: Individual message buffer functional description*.

Each individual message buffer consists of two parts, the physical message buffer, which is located in the FlexRay memory area, and the message buffer control data, which are located in dedicated registers. The structure of an individual message buffer is given in *Figure 1467*.

Each individual message buffer has a message buffer number *n* assigned, which determines the set of message buffer control registers associated to this individual message buffer. The individual message buffer with message buffer number *n* is controlled by the registers FR_MBCCSR*n*, FR_MBCCFR*n*, FR_MBFIDR*n* and FR_MBIDXR*n*.

The connection between the message buffer control registers and the physical message buffer is established by the message buffer index field, MBIDX, in the Message Buffer Index Registers (FR_MBIDXRn). The start address SADR_MBHF of the related message buffer header field in the FlexRay memory area is determined according to *Equation 35*.

Equation 35 $\text{SADR_MBHF} = (\text{FR_MBIDXR}n[\text{MBIDX}] \times 8) + \text{SMBA}$


The data field belonging to a particular physical message buffer is characterized by the data field offset. For each physical message buffer with MBIDX i, the FR_MBDORi contains the offset of the corresponding message buffer data field with respect to the CC FlexRay memory area base address as provided by SMBA field in the System Memory Base Address Register (FR_SYMBADR).

The data field offset is used to determine the start address SADR_MBDF of the corresponding message buffer data field in the FlexRay memory area according to *Equation 36*.

Equation 36 $\text{SADR_MBDF} = [\text{Data Field Offset}] + \text{SMBA}$

The FR_MBDOR*n* are stored in the module internal memory LRAM. Refer to *Section 51.7.2.3: CHI LRAM initialization* for the setup of the data field offset values.

Figure 1467. Individual message buffer structure



51.6.3.1.1 Individual message buffer segments

The set of the individual message buffers can be split up into two message buffer segments using the Message Buffer Segment Size and Utilization Register (FR_MBSSUTR). All individual message buffers with a message buffer number n ≤ FR_MBSSUTR[LAST_MB_SEG1] belong to the first message buffer segment. All individual message buffers with a message buffer number n > FR_MBSSUTR[LAST_MB_SEG1] belong to the second message buffer segment. The following rules apply to the length of the message buffer data field:

- All physical message buffers associated to individual message buffers that belong to the same message buffer segment must have message buffer data fields of the same length.
- The minimum length of the message buffer data field for individual message buffers in the first message buffer segment is 2 × FR_MBDSR[MBSEG1DS] bytes.
- The minimum length of the message buffer data field for individual message buffers assigned to the second segment is 2 × FR_MBDSR[MBSEG2DS] bytes.

51.6.3.2 Receive shadow buffers

The receive shadow buffers are required for the individual message buffers' frame reception process. The CC provides four receive shadow buffers: one receive shadow buffer per channel and per message buffer segment.


Each receive shadow buffer consists of two parts: the physical message buffer located in the FlexRay memory area and the receive shadow buffer control registers located in dedicated registers. The structure of a receive shadow buffer is shown in *Figure 1468*. The four internal shadow buffer control registers can be accessed by the Receive Shadow Buffer Index Register (FR_RSBIR).

The connection between the receive shadow buffer control register and the physical message buffer for the selected receive shadow buffer is established by the receive shadow buffer index field RSBIDX in the Receive Shadow Buffer Index Register (FR_RSBIR). The start address SADR_MBHF of the related message buffer header field in the FlexRay memory area is determined according to *Equation 37*.

Equation 37 $\quad$ **SADR_MBHF = (FR_RSBIR[RSBIDX] × 8) + SMBA**

The length required for the message buffer data field depends on the message buffer segment that the receive shadow buffer is assigned to. For the receive shadow buffers assigned to the first message buffer segment, the length must be the same as for the individual message buffers assigned to the first message buffer segment. For the receive shadow buffers assigned to the second message buffer segment, the length must be the same as for the individual message buffers assigned to the second message buffer segment. The receive shadow buffer assignment is described in Receive Shadow Buffer Index Register (FR_RSBIR).

Figure 1468. Receive shadow buffer structure



51.6.3.3 Receive FIFO

The receive FIFO implements a frame reception system based on the FIFO concept. The CC provides two independent receive FIFOs, one per channel.

A receive FIFO consists of a set of physical message buffers in the FlexRay memory area and a set of receive FIFO control registers located in dedicated registers. The structure of a receive FIFO is given in *Figure 1469*.

The connection between the receive FIFO control registers and the set of physical message buffers is established by the Receive FIFO Start Index Register (FR_RFSIR), the Receive FIFO Depth and Size Register (FR_RFDSR), and the Receive FIFO A Read Index Register (FR_RFARIR)/Receive FIFO B Read Index Register (FR_RFBRIR).

The system memory base address SMBA valid for the receive FIFOs is defined by the system memory base address register selected by the FIFO address mode bit FR_MCR[FAM], refer to *Section 51.5.2.4: Module Configuration Register (FR_MCR)*.

The start byte address SADR_MBHF[1] of the first message buffer header field that belongs to the receive FIFO is determined according to *Equation 38*.

Equation 38 SADR_MBHF[1] = (8 × FR_RFSIR[SIDX]) + SMBA

The start byte address SADR_MBHF[n] of the last message buffer header field that belongs to the receive FIFO in the FlexRay memory area is determined according to *Equation 39*.

Equation 39 SADR_MBHF[n] =
(8 × (FR_RFSIR[SIDX] + FR_RFDSR[FIFO_DEPTH])) + SMBA

The required information to access the current entry of the FIFO is given in the following registers:

- The registers Receive FIFO A Read Index Register (FR_RFARIR) and Receive FIFO B Read Index Register (FR_RFBRIR) provide the index of the physical message buffer belonging to the current entry.
- The data field offset belonging to the current FIFO entry RF_DFO[X] must be calculated using the current read index i according to the following formula:

Equation 40 RF_DFO[X] =
FR_RFSDOR[X] + (FR_RFDSR[X][ENTRY_SIZE] × 2) × (i - R_RFSIR[SIDX])


Note: The current read index loops up starting at the number given in the FR_RD[A/B]RDIDX register for the required number of entries.

Refer to Section 51.6.9.8: FIFO update for details about updating the FIFO read pointer.

All message buffer header fields assigned to a receive FIFO are within a contiguous region defined by FR_RFSIR[SIDX] and FR_RFDSR[FIFO_DEPTH].

The data sections of all FIFO entries within on receive FIFO are of the same length defined by FR_RFDSR[FIFO_SIZE].

Figure 1469. Receive FIFO structure



Note: The actual values of the data field offsets RF_DFO[A/B] need to be calculated according to Equation 40. They are not stored in a register.

51.6.3.4 Message buffer configuration and control data

This section describes the configuration and control data for each message buffer type.

51.6.3.4.1 Individual message buffer configuration data

Before an individual message buffer can be used for transmission or reception, it must be configured. There is a set of common configuration parameters that applies to all individual message buffers and a set of configuration parameters that applies to each message buffer individually.

51.6.3.4.2 Common configuration data

The set of common configuration data for individual message buffers is located in the following registers:

- Message Buffer Data Size Register (FR_MBDSR)
  The MBSEG2DS and MBSEG1DS fields define the minimum length of the message buffer data field with respect to the message buffer segment.
- Message Buffer Segment Size and Utilization Register (FR_MBSSUTR)
  The LAST_MB_SEG1 and LAST_MB_UTIL fields define the segmentation of the individual message buffers and the number of individual message buffers that are used. For more details, refer to *Section 51.6.3.1.1: Individual message buffer segments*.

51.6.3.4.3 Specific configuration data

The set of message buffer specific configuration data for individual message buffers is located in the following registers:

- Message Buffer Configuration, Control, Status Registers (FR_MBCCSRn)
  The MTD bit configures the message buffer type.
- Message Buffer Cycle Counter Filter Registers (FR_MBCCFRn)
  The MTM, CHA, CHB bits configure the transmission mode and the channel assignment. The CCFE, CCFMSK, and CCFVAL bits and fields configure the cycle counter filter.
- Message Buffer Frame ID Registers (FR_MBFIDRn)
  For a transmit message buffer, the FID field is used to determine the slot in which the message in this message buffer will be transmitted.
- Message Buffer Index Registers (FR_MBIDXRn)
  This MBIDX field provides the index of the message buffer header field of the physical message buffer that is currently associated with this message buffer.

51.6.3.5 Individual message buffer control data

During normal operation, each individual message buffer can be controlled by the CMT, LCKT, EDT, and MBIE control and trigger bits in the Message Buffer Configuration, Control, Status Registers (FR_MBCCSRn).

51.6.3.6 Receive shadow buffer configuration data

Before the individual message buffers can receive frames, the receive shadow buffers must be configured. The configuration data are provided by the Receive Shadow Buffer Index Register (FR_RSBIR). For each receive shadow buffer, the application provides the message buffer header index. When the protocol is in the *POC:normal active* or *POC:normal passive* state, the receive shadow buffers are under full CC control.

51.6.3.7 Receive FIFO control and configuration data

This section describes the configuration and control data for the two receive FIFOs.

51.6.3.7.1 Receive FIFO configuration data

The CC provides two functional independent receive FIFOs, one per channel. The FIFOs have a common subset of configuration data:

- Receive FIFO Periodic Timer Register (FR_RFPTR)

Each FIFO has its own set of configuration data. The configuration data are located in the following registers:

- Receive FIFO Watermark and Selection Register (FR_RFWMSR)
- Receive FIFO Start Index Register (FR_RFSIR)
- Receive FIFO Start Data Offset Register (FR_RFSDOR)
- Receive FIFO Depth and Size Register (FR_RFDSR)
- Receive FIFO Message ID Acceptance Filter Value Register (FR_RFMIDAFVR)
- Receive FIFO Message ID Acceptance Filter Mask Register (FR_RFMIDAFMR)
- Receive FIFO Frame ID Rejection Filter Value Register (FR_RFFIDRFVR)
- Receive FIFO Frame ID Rejection Filter Mask Register (FR_RFFIDRFMR)
- Receive FIFO Range Filter Configuration Register (FR_RFRFCFR)

51.6.3.7.2 Receive FIFO control data

The application can access the FIFOs at any time using the control bits in the following registers:

- Global Interrupt Flag and Enable Register (FR_GIFER)
- Receive FIFO Fill Level and POP Count Register (FR_RFFLPCR)

51.6.3.7.3 Receive FIFO status data

The current status of the receive FIFO is provided in the following registers:

- Global Interrupt Flag and Enable Register (FR_GIFER)
- Receive FIFO A Read Index Register (FR_RFARIR)
- Receive FIFO B Read Index Register (FR_RFBRIR)
- Receive FIFO Fill Level and POP Count Register (FR_RFFLPCR)

51.6.4 FlexRay memory area layout

The CC supports a wide range of possible layouts for the FlexRay memory area. Two basic layout modes can be selected by the FIFO address mode bit FR_MCR[FAM].


51.6.4.1 FlexRay memory area layout (FR_MCR[FAM] = 0)

Figure 1470 shows an example layout for the FIFO address mode FR_MCR[FAM] = 0. In this mode, the following set of rules applies to the layout of the FlexRay memory area:

- The FlexRay memory area is one contiguous region.
- The FlexRay memory area size is a maximum of 64 KB.
- The FlexRay memory area starts at a 16 byte boundary.

The FlexRay memory area contains three areas: the *message buffer header area*, the *message buffer data area*, and the *sync frame table area*.

Figure 1470. Example of FlexRay memory area layout (FR_MCR[FAM] = 0)




51.6.4.2 FlexRay memory area layout (FR_MCR[FAM] = 1)

Figure 1471 shows an example layout for the FIFO address mode FR_MCR[FAM] = 1. The following set of rules applies to the layout of the FlexRay memory area:

- The FlexRay memory area consists of two contiguous regions.
- The size of each region is maximum 64 KB.
- Each region start at a 16 byte boundary.

Figure 1471. Area example of FlexRay memory area layout (FR_MCR[FAM] = 1)



51.6.4.3 Message buffer header area (FR_MCR[FAM] = 0)

The message buffer header area contains all message buffer header fields of the physical message buffers for all message buffer types. The following rule applies to the message buffer header fields for the three type of message buffers.

1. The start byte address SADR_MBHF of each message buffer header field for individual message buffers and receive shadow buffers must fulfill *Equation 41*.

Equation 41 $$SADR_MBHF = (i \times 8) + FR_SYMBADR[SMBA];\ (0 \leq i \leq 259)$$

2. The start byte address SADR_MBHF of each message buffer header field for the FIFO must fulfill *Equation 42*.

Equation 42 $$SADR_MBHF = (i \times 8) + FR_SYMBADR[SMBA];\ (0 \leq i \leq 1023)$$

3. The message buffer header fields for each FIFO must be a contiguous area.

51.6.4.4 Message buffer header area (FR_MCR[FAM] = 1)

The message buffer header area contains all message buffer header fields of the physical message buffers for the individual message buffers and receiver shadow buffers. The following rules apply to the message buffer header fields for the two type of message buffers.

1. The start address SADR_MBHF of each message buffer header field for individual message buffers and receive shadow buffers must fulfill *Equation 43*.

Equation 43 $$SADR_MBHF = (i \times 8) + FR_SYMBADR[SMBA];\ (0 \leq i \leq 259)$$

51.6.4.5 FIFO message buffer header area (FR_MCR[FAM] = 1)

The FIFO message buffer header area contains all message buffer header fields of the physical message buffers for the FIFO. The following rules apply to the FIFO message buffer header fields.

1. The start byte address SADR_MBHF of each message buffer header field for the FIFO must fulfill *Equation 44*.

Equation 44 $$SADR_MBHF = (i \times 8) + FR_RFSYMBADR[SMBA];\ (0 \leq i \leq 1023)$$

2. The message buffer header fields for each FIFO have to be a contiguous area.

51.6.4.6 Message buffer data area

The message buffer data area contains all the message buffer data fields of the physical message buffers. Each message buffer data field must start at a 16-bit boundary.

51.6.4.7 Sync frame table area

The sync frame table area is used to provide a copy of the internal sync frame tables for application access. Refer to *Section 51.6.12: Sync frame ID and sync frame deviation tables* for the description of the sync frame table area.

51.6.5 Physical message buffer description

This section provides a detailed description of the usage and the content of the two parts of a physical message buffer: the message buffer header field and the message buffer data field.

51.6.5.1 Message buffer protection and data consistency

The physical message buffers are located in the FlexRay memory area. The CC provides no means to protect the FlexRay memory area from uncontrolled or illegal host or other client write access. To ensure data consistency of the physical message buffers, the application must follow the write access scheme that is given in the description of each of the physical message buffer fields.

51.6.5.2 Message buffer header field description

This section provides a detailed description of the usage and content of the message buffer header field. A description of the structure of the message buffer header fields is given in *Section 51.6.2.1: Message buffer header field*. Each message buffer header field consists of two sections: the frame header section and the slot status section.

51.6.5.2.1 Frame header description

51.6.5.2.1.1 Frame header content

The semantic and content of the frame header section depend on the message buffer type.

For individual receive message buffers and receive FIFOs, the frame header receives the frame header data of the *first valid frame* received on the assigned channels.

For receive shadow buffers, the frame header receives the frame header data of the current frame received regardless of whether the frame is valid or not.

For transmit message buffers, the application writes the frame header of the frame to be transmitted into this location. The frame header will be read out when the frame is transferred to the FlexRay bus.

The structure of the frame header in the message buffer header field for receive message buffers and the receive FIFO is given in *Figure 1472*. A detailed description is given in *Table 1547*.




Figure 1472. Frame header structure (receive message buffer and receive FIFO)

The structure of the frame header in the message buffer header field for transmit message buffers is given in *Figure 1473*. A detailed description is given in *Table 1548*. The checks that will be performed are described in Frame Header Checks.




Figure 1473. Frame header structure (transmit message buffer)

The structure of the frame header in the message buffer header field for transmit message buffers assigned to key slot is given in *Figure 1474*.




Figure 1474. Frame header structure (transmit message buffer for key slot)

51.6.5.2.1.2 Frame header access

The frame header is located in the FlexRay memory area. To ensure data consistency, the application must follow the write access scheme described below.

For receive message buffers, receive shadow buffers, and receive FIFOs, the application must not write to the frame header field.

For transmit message buffers, the application must follow the write access restrictions given in *Table 1546*. This table shows the condition under which the application can write to the frame header entries without corrupting the FlexRay message transmission.

Table 1546. Frame header write access constraints (transmit message buffer)

Field	Static segment	Dynamic segment
FID	*POC:config* or MB_DIS	
PPI, PLDLEN, HDCRC	*POC:config* or MB_DIS or	
		MB_LCK

51.6.5.2.1.3 Frame header checks

As shown in *Figure 1473* and *Figure 1474*, not all fields in the message buffer frame header are used for transmission. Some fields in the message buffer frame header are ignored, some are used for transmission, and some of them are checked for correct values. All checks that will be performed are described below.

For message buffers assigned to the key slot, no checks will be performed.

The value of the FID field must be equal to the value of the corresponding Message Buffer Frame ID Registers (FR_MBFIDRn). If the CC detects a mismatch while transmitting the frame header, it will set the frame ID error flag, FID_EF, in the CHI Error Flag Register (FR_CHIERFR). The value of the FID field will be ignored and replaced by the value provided in the Message Buffer Frame ID Registers (FR_MBFIDRn).

For transmit message buffers assigned to the static segment, the PLDLEN value must be equal to the value of the payload_length_static field in the Protocol Configuration Register 19 (FR_PCR19). If this is not fulfilled, the static payload length error flag SPL_EF in the CHI Error Flag Register (FR_CHIERFR) is set when the message buffer is under transmission. A syntactically and semantically correct frame is generated with payload_length_static payload words and the payload length field in the transmitted frame header set to payload_length_static.

For transmit message buffers assigned to the *dynamic* segment, the PLDLEN value must be less than or equal to the value of the max_payload_length_dynamic field in the Protocol Configuration Register 24 (FR_PCR24). If this is not fulfilled, the dynamic payload length error flag DPL_EF in the CHI Error Flag Register (FR_CHIERFR) is set when the message buffer is under transmission. A syntactically and semantically correct dynamic frame is generated with PLDLEN payload words and the payload length field in the frame header set to PLDLEN.

Table 1547. Frame header field descriptions (receive message buffer and receive FIFO)

Field	Description
R	Reserved Bit This is the value of the *Reserved bit* of the received frame stored in the message buffer.
PPI	Payload Preamble Indicator This is the value of the *Payload Preamble Indicator* of the received frame stored in the message buffer.
NUF	Null Frame Indicator This is the value of the *Null Frame Indicator* of the received frame stored in the message buffer.
SYF	Sync Frame Indicator This is the value of the *Sync Frame Indicator* of the received frame stored in the message buffer.
SUF	Startup Frame Indicator This is the value of the *Startup Frame Indicator* of the received frame stored in the message buffer.
FID	Frame ID This is the value of the *Frame ID* field of the received frame stored in the message buffer.
CYCCNT	Cycle Count This is the number of the communication cycle in which the frame stored in the message buffer was received.
PLDLEN	Payload Length This is the value of the *Payload Length* field of the received frame stored in the message buffer.
HDCRC	Header CRC This is the value of the *Header CRC* field of the received frame stored in the message buffer.

Table 1548. Frame header field descriptions (transmit message buffer)

Field	Description
R	Reserved Bit This bit is not used. The value of the Reserved bit is generated internally according to the FlexRay Communications System Protocol Specification, Version 2.1 Rev A.
PPI	Payload Preamble Indicator This bit provides the value of the Payload Preamble Indicator for the frame transmitted from the message buffer.
NUF	Null Frame Indicator This bit is not used, the value of the Null Frame Indicator is generated internally according to the FlexRay Communications System Protocol Specification, Version 2.1 Rev A.

Table 1548. Frame header field descriptions (transmit message buffer) (continued)

Field	Description
SYF	Sync Frame Indicator This bit is not used. The value of the Sync Frame Indicator is generated internally according to the FlexRay Communications System Protocol Specification, Version 2.1 Rev A.
SUF	Startup Frame Indicator This bit is not used. The value of the Startup Frame Indicator is generated internally according to the FlexRay Communications System Protocol Specification, Version 2.1 Rev A.
FID	Frame ID This field is checked as described in Frame Header Checks.
CYCCNT	Cycle Count This field is not used, the value of the transmitted Cycle Count field is taken from the internal communication cycle counter.
PLDLEN	Payload Length This field is checked and used as described in Frame Header Checks.
HDCRC	Header CRC This field provides the value of the Header CRC field for the frame transmitted from the message buffer.

51.6.5.2.2 Slot status description

The slot status is a read-only structure for the application and a write-only structure for the CC. The meaning and content of the slot status in the message buffer header field depend on the message buffer type.

51.6.5.2.2.1 Receive message buffer and receive FIFO slot status description

This section describes the slot status structure for the individual receive message buffers and receive FIFOs. The content of the slot status structure for receive message buffers depends on the message buffer type and on the channel assignment for individual receive message buffers as given by *Table 1549*.

Table 1549. Receive message buffer slot status content

Receive message buffer type	Slot status content
Individual Receive Message Buffer assigned to both channels FR_MBCCFR*n*[CHA] = 1 and FR_MBCCFR*n*[CHB] = 1	Refer to *Figure 1475*
Individual Receive Message Buffer assigned to channel A FR_MBCCFR*n*[CHA] = 1 and FR_MBCCFR*n*[CHB] = 0	Refer to *Figure 1476*
Individual Receive Message Buffer assigned to channel B FR_MBCCFR*n*[CHA] = 0 and FR_MBCCFR*n*[CHB] = 1	Refer to *Figure 1477*
Receive FIFO Channel A Message Buffer	Refer to *Figure 1476*
Receive FIFO Channel B Message Buffer	Refer to *Figure 1477*

The meaning of the bits in the slot status structure is explained in *Table 1550*.

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	VFB	SYB	NFB	SUB	SEB	CEB	BVB	CH	VFA	SYA	NFA	SUA	SEA	CEA	BVA	0
Reset	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-

Figure 1475. Receive message buffer slot status structure (ChAB)

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	VFA	SYA	NFA	SUA	SEA	CEA	BVA	0
Reset	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-

Figure 1476. Receive message buffer slot status structure (ChA)

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	VFB	SYB	NFB	SUB	SEB	CEB	BVB	1	0	0	0	0	0	0	0	0
Reset	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-

Figure 1477. Receive message buffer slot status structure (ChB)

Table 1550. Receive message buffer slot status field description

Field	Description
Common message buffer status bits	
VFB	Valid Frame on Channel B Protocol-related variable: *vSS!ValidFrame* channel B. 0 *vSS!ValidFrame* = 0 1 *vSS!ValidFrame* = 1
SYB	Sync Frame Indicator Channel B Protocol-related variable: *vRF!Header!SyFIndicator* channel B. 0 *vRF!Header!SyFIndicator* = 0 1 *vRF!Header!SyFIndicator* = 1
NFB	Null Frame Indicator Channel B Protocol-related variable: *vRF!Header!NFIndicator* channel B. 0 *vRF!Header!NFIndicator* = 0 1 *vRF!Header!NFIndicator* = 1
SUB	Startup Frame Indicator Channel B Protocol-related variable: *vRF!Header!SuFIndicator* channel B. 0 *vRF!Header!SuFIndicator* = 0 1 *vRF!Header!SuFIndicator* = 1
SEB	Syntax Error on Channel B Protocol-related variable: *vSS!SyntaxError* channel B. 0 *vSS!SyntaxError* = 0 1 *vSS!SyntaxError* = 1
CEB	Content Error on Channel B Protocol related variable: *vSS!ContentError* channel B. 0 *vSS!ContentError* = 0 1 *vSS!ContentError* = 1

Table 1550. Receive message buffer slot status field description (continued)

Field	Description
BVB	Boundary Violation on Channel B Protocol-related variable: *vSS!BViolation* channel B. 0 *vSS!BViolation* = 0 1 *vSS!BViolation* = 1
CH	Channel first valid received This status bit applies only to receive message buffers assigned to the static segment and to both channels. It indicates the channel that has received the *first valid* frame in the slot. This flag is set to 0 if no valid frame was received at all in the subscribed slot. 0 First valid frame received on channel A, or no valid frame received at all 1 First valid frame received on channel B
VFA	Valid Frame on Channel A Protocol-related variable: *vSS!ValidFrame* channel A. 0 *vSS!ValidFrame* = 0 1 *vSS!ValidFrame* = 1
SYA	Sync Frame Indicator Channel A Protocol-related variable: *vRF!Header!SyFIndicator* channel A. 0 *vRF!Header!SyFIndicator* = 0 1 *vRF!Header!SyFIndicator* = 1
NFA	Null Frame Indicator Channel A Protocol-related variable: *vRF!Header!NFIndicator* channel A. 0 *vRF!Header!NFIndicator* = 0 1 *vRF!Header!NFIndicator* = 1
SUA	Startup Frame Indicator Channel A Protocol-related variable: *vRF!Header!SuFIndicator* channel A. 0 *vRF!Header!SuFIndicator* = 0 1 *vRF!Header!SuFIndicator* = 1
SEA	Syntax Error on Channel A Protocol-related variable: *vSS!SyntaxError* channel A. 0 *vSS!SyntaxError* = 0 1 *vSS!SyntaxError* = 1
CEA	Content Error on Channel A Protocol-related variable: *vSS!ContentError* channel A. 0 *vSS!ContentError* = 0 1 *vSS!ContentError* = 1
BVA	Boundary Violation on Channel A Protocol-related variable: *vSS!BViolation* channel A. 0 *vSS!BViolation* = 0 1 *vSS!BViolation* = 1

51.6.5.2.2.2 Transmit message buffer slot status description

This section describes the slot status structure for transmit message buffers. Only the TCA and TCB status bits are directly related to the transmission process. All other status bits in this structure are related to a receive process that may have occurred. The content of the slot status structure for transmit message buffers depends on the channel assignment as given by *Table 1551*.

Table 1551. Transmit message buffer slot status content

Transmit Message Buffer Type	Slot Status Content
Individual Transmit Message Buffer assigned to both channels FR_MBCCFR*n*[CHA]=1 and FR_MBCCFR*n*[CHB]=1	Refer to *Figure 1478*
Individual Transmit Message Buffer assigned to channel A FR_MBCCFR*n*[CHA]=1 and FR_MBCCFR*n*[CHB]=0	Refer to *Figure 1479*
Individual Transmit Message Buffer assigned to channel B FR_MBCCFR*n*[CHA]=0 and FR_MBCCFR*n*[CHB]=1	Refer to *Figure 1480*

The meaning of the bits in the slot status structure is described in *Table 1552*.

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	VFB	SYB	NFB	SUB	SEB	CEB	BVB	TCB	VFA	SYA	NFA	SUA	SEA	CEA	BVA	TCA
Reset	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-

Figure 1478. Transmit message buffer slot status structure (ChAB)

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	VFA	SYA	NFA	SUA	SEA	CEA	BVA	TCA
Reset	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-

Figure 1479. Transmit message buffer slot status structure (ChA)

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	VFB	SYB	NFB	SUB	SEB	CEB	BVB	TCB	0	0	0	0	0	0	0	0
Reset	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-

Figure 1480. Transmit message buffer slot status structure (ChB)

Table 1552. Transmit message buffer slot status structure field description

Field	Description
VFB	Valid Frame on Channel B Protocol-related variable: *vSS!ValidFrame* channel B. 0 *vSS!ValidFrame* = 0 1 *vSS!ValidFrame* = 1
SYB	Sync Frame Indicator Channel B Protocol-related variable: *vRF!Header!SyFIndicator* channel B. 0 *vRF!Header!SyFIndicator* = 0 1 *vRF!Header!SyFIndicator* = 1
NFB	Null Frame Indicator Channel B Protocol-related variable: *vRF!Header!NFIndicator* channel B. 0 *vRF!Header!NFIndicator* = 0 1 *vRF!Header!NFIndicator* = 1
SUB	Startup Frame Indicator Channel B Protocol-related variable: *vRF!Header!SuFIndicator* channel B. 0 *vRF!Header!SuFIndicator* = 0 1 *vRF!Header!SuFIndicator* = 1

Table 1552. Transmit message buffer slot status structure field description

Field	Description
SEB	Syntax Error on Channel B Protocol-related variable: *vSS!SyntaxError* channel B. 0 *vSS!SyntaxError* = 0 1 *vSS!SyntaxError* = 1
CEB	Content Error on Channel B Protocol-related variable: *vSS!ContentError* channel B. 0 *vSS!ContentError* = 0 1 *vSS!ContentError* = 1
BVB	Boundary Violation on Channel B Protocol-related variable: *vSS!BViolation* channel B. 0 *vSS!BViolation* = 0 1 *vSS!BViolation* = 1
TCB	Transmission Conflict on Channel B Protocol-related variable: *vSS!TxConflict* channel B. 0 *vSS!TxConflict* = 0 1 *vSS!TxConflict* = 1
VFA	Valid Frame on Channel A Protocol-related variable: *vSS!ValidFrame* channel A. 0 *vSS!ValidFrame* = 0 1 *vSS!ValidFrame* = 1
SYA	Sync Frame Indicator Channel A Protocol-related variable: *vRF!Header!SyFIndicator* channel A. 0 *vRF!Header!SyFIndicator* = 0 1 *vRF!Header!SyFIndicator* = 1
NFA	Null Frame Indicator Channel A Protocol-related variable: *vRF!Header!NFIndicator* channel A. 0 *vRF!Header!NFIndicator* = 0 1 *vRF!Header!NFIndicator* = 1
SUA	Startup Frame Indicator Channel A Protocol-related variable: *vRF!Header!SuFIndicator* channel A. 0 *vRF!Header!SuFIndicator* = 0 1 *vRF!Header!SuFIndicator* = 1
SEA	Syntax Error on Channel A Protocol-related variable: *vSS!SyntaxError* channel A. 0 *vSS!SyntaxError* = 0 1 *vSS!SyntaxError* = 1
CEA	Content Error on Channel A Protocol-related variable: *vSS!ContentError* channel A. 0 *vSS!ContentError* = 0 1 *vSS!ContentError* = 1

Table 1552. Transmit message buffer slot status structure field description

Field	Description
BVA	Boundary Violation on Channel A Protocol-related variable: *vSS!BViolation* channel A. 0 *vSS!BViolation* = 0 1 *vSS!BViolation* = 1
TCA	Transmission Conflict on Channel A Protocol-related variable: *vSS!TxConflict* channel A. 0 *vSS!TxConflict* = 0 1 *vSS!TxConflict* = 1

51.6.5.3 Message buffer data field description

The message buffer data field is used to store the frame payload data, or a part of it, of the frame to be transmitted to or received from the FlexRay bus. The minimum required length of this field depends on the message buffer type that the physical message buffer is assigned to and is given in *Table 1553*. The structure of the message buffer data field is given in *Figure 1481*.

Table 1553. Message buffer data field minimum length

Physical message buffer assigned to	Minimum length defined by
Individual message buffer in segment 1	FR_MBDSR[MBSEG1DS]
Receive shadow buffer in segment 1	FR_MBDSR[MBSEG1DS]
Individual message buffer in segment 2	FR_MBDSR[MBSEG2DS]
Receive shadow buffer in segment 2	FR_MBDSR[MBSEG2DS]
Receive FIFO for channel A	FR_RFDSR[ENTRY_SIZE] (FR_RFWMSR[SEL] = 0)
Receive FIFO for channel B	FR_RFDSR[ENTRY_SIZE] (FR_RFWMSR[SEL] = 1)

Note: The CC will not access any locations outside the message buffer data field boundaries given by Table 1553.

	0 1 2 3	4 5 6 7	8 9 10 11	12 13 14 15
0x0	DATA0 / MID0 / NMV0		DATA1 / MID1 / NMV1	
0x2	DATA2 / NMV2		DATA3 / NMV3	
…	…		…	
0xN-2	DATA N-2		DATA N-1	

Figure 1481. Message buffer data field structure

The message buffer data field is located in the FlexRay memory area; thus, the CC has no means to control application write access to the field. To ensure data consistency, the application must follow a write and read access scheme.

51.6.5.3.1 Message buffer data field read access

For transmit message buffers, the CC will not modify the content of the message buffer data field. Thus the application can read back the data at any time without any impact on data consistency.

For receive message buffers the application must lock the related receive message buffer and retrieve the message buffer header index from the Message Buffer Index Registers (FR_MBIDXRn). While the message buffer is locked, the CC will not update the message buffer data field.

For receive FIFOs, the application can read the message buffer indicated by the Receive FIFO A Read Index Register (FR_RFARIR) or the Receive FIFO B Read Index Register (FR_RFBRIR) when the related fill levels in the Receive FIFO Fill Level and POP Count Register (FR_RFFLPCR) indicate an non-empty FIFO.

51.6.5.3.2 Message buffer data field write access

For receive message buffers, receive shadow buffers, and receive FIFOs, the application must not write to the message buffer data field.

For transmit message buffers, the application must follow the write access restrictions given in *Table 1554*.

Table 1554. Frame data write access constraints

Field	CC/MB State
DATA, MID, NMV	*POC:config* or MB_DIS or MB_LCK

Table 1555. Frame data field descriptions

Field	Description
DATA 0, DATA 1, … DATA N–1	Message Data Provides the message data received or to be transmitted. For receive message buffer and receive FIFOs, this field provides the message data received for this message buffer. For transmit message buffers, the field provides the message data to be transmitted.
MID 0, MID 1	Message Identifier If the payload preamble bit PPI is set in the message buffer frame header, the MID field holds the message ID of a dynamic frame located in the message buffer. The receive FIFO filter uses the received message ID for message ID filtering.
NMV 0, NMV 1, … NMV 11	Network Management Vector If the payload preamble bit PPI is set in the message buffer frame header, the network management vector field holds the network management vector of a static frame located in the message buffer. **Note:** The MID and NMV bytes replace the corresponding DATA bytes.

51.6.6 Individual message buffer functional description

The CC provides the following basic types of individual message buffers:

- Transmit message buffers
- Receive message buffers

Before an individual message buffer can be used, it must be configured by the application. After the initial configuration, the message buffer can be reconfigured later. The set of the configuration data for individual message buffers is given in *Section 51.6.3.4.1: Individual message buffer configuration data*.

51.6.6.1 Individual message buffer configuration

The individual message buffer configuration consists of two steps. The first step is the allocation of the required amount of memory for the FlexRay memory area. The second step is the programming of the message buffer configuration registers, which is described in this section.

51.6.6.1.1 Common configuration data

One part of the message buffer configuration data is common to all individual message buffers and the receive shadow buffers. This data can only be set when the protocol is in the *POC:config* state.

The application configures the number of utilized individual message buffers by writing the message buffer number of the last utilized message buffer into the LAST_MB_UTIL field in the Message Buffer Segment Size and Utilization Register (FR_MBSSUTR).

The application configures the size of the two segments of individual message buffers by writing the message buffer number of the last message buffer in the first segment into the LAST_MB_SEG1 field in the Message Buffer Segment Size and Utilization Register (FR_MBSSUTR).

The application configures the length of the message buffer data fields for both of the message buffer segments by writing to the MBSEG2DS and MBSEG1DS fields in the Message Buffer Data Size Register (FR_MBDSR).

Depending on the current receive functionality of the CC, the application must configure the receive shadow buffers. For each segment and for each channel with at least one individual receive message buffer assigned, the application must configure the related receive shadow buffer using the Receive Shadow Buffer Index Register (FR_RSBIR).

51.6.6.1.2 Specific configuration data

The second part of the message buffer configuration data is specific for each message buffer.

This data can be changed only when either

- The protocol is in the POC:config state, or
- The message buffer is disabled (that is, FR_MBCCSR*n*[EDS] = 0)

The individual message buffer type is defined by the MTD bit in the Message Buffer Configuration, Control, Status Registers (FR_MBCCSRn) as given in *Table 1556*.

Table 1556. Individual message buffer types

FR_MBCCSRn[MTD]	Individual message buffer description
0	Receive message buffer
1	Transmit message buffer

The message-buffer-specific configuration data includes the following:

1. MTD bits in the Message Buffer Configuration, Control, Status Registers (FR_MBCCSRn)
2. All fields in the Message Buffer Cycle Counter Filter Registers (FR_MBCCFRn)
3. All fields in the Message Buffer Frame ID Registers (FR_MBFIDRn)
4. All fields in the Message Buffer Index Registers (FR_MBIDXRn)

The meaning of the specific configuration data depends on the message buffer type, as given in the detailed message buffer type descriptions. Refer to *Section 51.6.6.2: Transmit message buffers* and *Section 51.6.6.3: Receive message buffers* for further information.

51.6.6.2 Transmit message buffers

The section provides a detailed description of the functionality of single-buffered transmit message buffers.

A transmit message buffer is used by the application to provide message data to the CC that will be transmitted over the FlexRay Bus. The CC uses the transmit message buffers to provide information about the transmission process and status information about the slot in which message was transmitted.

The individual message buffer with message buffer number *n* is configured to be a transmit message buffer by the following setting:

- FR_MBCCSR*n*[MTD] = 1 (transmit message buffer)

51.6.6.2.1 Access regions

For certain message buffer fields, both the application and the CC have access. To ensure data consistency, a message buffer locking scheme is used to control the access to the data, control, and status bits of a message buffer. The access regions for transmit message buffers are depicted in *Figure 1482*. A description of the regions is given in *Table 1558*. If a region is active as indicated in *Table 1559*, the access scheme given for that region applies to the message buffer.

Figure 1482. Transmit message buffer access regions




Table 1557. Transmit message buffer access regions description

Region	Access from		Region used for
	Application	Module	
CFG	Read/write	—	Message buffer configuration
MSG	Read/write	—	Message data and slot status access
NF	—	Read-only	Message header access for null frame transmission
TX	—	Read/write	Message transmission and slot status update
CMT	—	Read-only	Message buffer validation
SR	—	Read-only	Message buffer search

The trigger bits FR_MBCCSR*n*[EDT] and FR_MBCCSR*n*[LCKT], and the interrupt enable bit FR_MBCCSR*n*[MBIE], are not under access control and can be accessed from the application at any time. The status bits FR_MBCCSR*n*[EDS] and FR_MBCCSR*n*[LCKS] are not under access control and can be accessed from the CC at any time.

The interrupt flag FR_MBCCSR*n*[MBIF] is not under access control and can be accessed from the application and the CC at any time. CC clear access has higher priority.

The CC restricts its access to the regions depending on the current state of the message buffer. The application must adhere to these restrictions in order to ensure data consistency. The transmit message buffer states are given in *Figure 1483*. A description of the states is given in *Table 1558*, which also provides the access scheme for the access regions.

The status bits FR_MBCCSR*n*[EDS] and FR_MBCCSR*n*[LCKS] provide the application with the required message buffer status information. The internal status information is not visible to the application.

51.6.6.2.2 Message buffer states

This section describes the transmit message buffer states and provides a state diagram.

Figure 1483. Transmit message buffer states




Table 1558. Transmit message buffer state description

State	FR_MBCCSR*n*		Access region		Description
	EDS	LCKS	Appl.	Module	
Idle	1	0	—	CMT, SR	Idle – Message Buffer is idle. Included in message buffer search
HDis	0	0	CFG	—	Disabled – Message Buffer under configuration. Excluded from message buffer search.
HDisLck	0	1	CFG	—	Disabled and Locked – Message Buffer under configuration. Excluded from message buffer search.
HLck	1	1	MSG	SR	Locked – Application access to data, control, and status. Included in message buffer search.
CCSa	1	0	—	—	Slot Assigned – Message buffer assigned to next static slot. Ready for Null Frame transmission.
HLckCCSa	1	1	MSG	—	Locked and Slot Assigned – Application access to data, control, and status.Message buffer assigned to next static slot.
CCNf	1	0	—	NF	Null Frame Transmission – Header is used for null frame transmission.
HLckCCNf	1	1	MSG	NF	Locked and Null Frame Transmission – Application access to data, control, and status. Header is used for null frame transmission.
CCMa	1	0	—	CMT	Message Available – Message buffer is assigned to next slot and cycle counter filter matches.

Table 1558. Transmit message buffer state description (continued)

State	FR_MBCCSR*n*		Access region		Description
	EDS	LCKS	Appl.	Module	
HLckCCMa	1	1	MSG	—	Locked and Message Available – Applications access to data, control, and status. Message buffer is assigned to next slot and cycle counter filter matches.
CCTx	1	0	—	TX	Message Transmission – Message buffer data transmit. Payload data from buffer transmitted.
CCSu	1	0	—	TX	Status Update – Message buffer status update. Update of status flags, the slot status field, and the header index.

51.6.6.2.3 Message buffer transitions

51.6.6.2.3.1 Application transitions

The application transitions can be triggered by the application using the commands described in *Table 1564*. The application issues the commands by writing to the Message Buffer Configuration, Control, Status Registers (FR_MBCCSRn). Only one command can be issued with one write access. Each command is executed immediately. If the command is ignored, it must be issued again.

- Message Buffer Enable and Disable

The enable and disable commands are issued by writing 1 to the trigger bit FR_MBCCSR*n*[EDT]. The transition that will be triggered by each of these command depends on the current value of the status bit FR_MBCCSR*n*[EDS]. If the command triggers the disable transition HD and the message buffer is in the CCSa, HLckCCSa, CCMa, HLckCCMa, CCNf, HLckCCNf, or CCTx state, the disable transition has no effect (command is ignored) and the message buffer state is not changed. No notification is given to the application.

- Message Buffer Lock and Unlock

The lock and unlock commands are issued by writing 1 to the trigger bit FR_MBCCSR*n*[LCKT]. The transition that will be triggered by each of these commands depends on the current value of the status bit FR_MBCCSRn[LCKS]. If the command triggers the lock transition HL and the message buffer is in the state CCTx, the lock transition has no effect (command is ignored) and message buffer state is not changed. In this case, the message buffer lock error flag LCK_EF in the CHI Error Flag Register (FR_CHIERFR) is set.

Table 1559. Transmit message buffer application transitions

Transition	Command	Condition	Description
HE	FR_MBCCSR*n*[EDT] = 1	FR_MBCCSR*n*[EDS] = 0	Application triggers message buffer enable.
HD		FR_MBCCSR*n*[EDS] = 1	Application triggers message buffer disable.

Table 1559. Transmit message buffer application transitions (continued)

Transition	Command	Condition	Description
HL	FR_MBCCSR*n*[LCKT] = 1	FR_MBCCSR*n*[LCKS] = 0	Application triggers message buffer lock.
HU		FR_MBCCSR*n*[LCKS] = 1	Application triggers message buffer unlock.

51.6.6.2.3.2 Module transitions

The module transitions that can be triggered by the CC are described in *Table 1560*. Each transition will be triggered for certain message buffers when the related condition is fulfilled.

Table 1560. Transmit message buffer module transitions

Transition	Condition	Description
SA	Slot match and static slot	Slot Assigned – Message buffer is assigned to next static slot.
MA	Slot match and CycleCounter match	Message Available – Message buffer is assigned to next slot and cycle counter filter matches.
TX	Slot start and FR_MBCCSR*n*[CMT] = 1	Transmission Slot Start – Slot Start and commit bit CMT is set. In case of a dynamic slot, pLatestTx is not exceeded.
SU	Status updated	Status Updated – Slot Status field and message buffer status flags updated. Interrupt flag set.
STS	Static slot start	Static Slot Start – Start of static slot.
DSS	Dynamic slot start or symbol window start or NIT start	Dynamic Slot or Segment Start – Start of dynamic slot or symbol window or NIT.
SSS	Slot start or symbol window start or NIT start	Slot or Segment Start – Start of static slot or dynamic slot or symbol window or NIT.

51.6.6.2.3.3 Transition priorities

The application can trigger only one transition at a time. There is no need to specify priorities among them.

As shown in the first part of *Table 1561*, the module transitions have a higher priority than the application transitions. For all states except the CCMa state, both a lock/unlock transition HL/HD and a module transition can be executed at the same time. The result state is reached by first applying the application transition and, subsequently, the module transition to the intermediately reached state. For example, if the message buffer is in the HLck state and the application unlocks the message buffer by the HU transition and the module triggers the slot assigned transition SA, the intermediate state is Idle and the resulting state is CCSa.

The priorities among the module transitions are given in the second part of *Table 1561*.

Table 1561. Transmit message buffer transition priorities

State	Priorities	Description
Module vs. application		
Idle, HLck	SA > HD MA > HD	Slot Assigned > Message Buffer Disable Message Available > Message Buffer Disable
CCMa	TX > HL	Transmission Start > Message Buffer Lock
Module internal		
Idle, HLck	MA > SA	Message Available > Slot Assigned
CCMa	TX > STS TX > DSS	Transmission Slot Start > Static Slot Start Transmission Slot Start > Dynamic Slot Start

51.6.6.2.4 Transmit message setup

To transmit a message over the FlexRay bus, the application writes the message data into the message buffer data field and sets the commit bit, CMT, in the Message Buffer Configuration, Control, Status Registers (FR_MBCCSRn). The physical access to the message buffer data field is described in *Section 51.6.3.1: Individual message buffers*.

As indicated by *Table 1552*, the application will write to the message buffer data field and change the commit bit CMT only if the transmit message buffer is in one of the following states: HDis, HDisLck, HLck, HLckCCSa, HLckCCMa, or HLckCCMa. The application can change the state of a message buffer if it issues the appropriate commands shown in *Table 1552*. The state change is indicated through the FR_MBCCSR*n*[EDS] and FR_MBCCSRn[LCKS] status bits.

If the transmit message buffer enters the HDis, HDisLck, HLck, HLckCCSa, HLckCCMa, or HLckCCMa state, the FR_MBCCSR*n*[DVAL] flag is negated.

51.6.6.2.5 Message transmission

As a result of the message buffer search described in *Section 51.6.7: Individual message buffer search*, the CC triggers the message available transition MA for up to two transmit message buffers. This changes the message buffer state from Idle to CCMa and the message buffers can be used for message transmission in the next slot.

The CC transmits a message from a message buffer if both of the following two conditions are fulfilled at the start of the transmission slot:

1. The message buffer is in the message available state CCMa
2. The message data is still valid (that is, FR_MBCCSR*n*[CMT] = 1)

In this case, the CC triggers the TX transition and changes the message buffer state to CCTx. A transmit message buffer timing and state change diagram for message transmission is given in *Figure 1484*. In this example, the message buffer with message buffer number *n* is Idle at the start of the search slot, matches the slot and cycle number of the next slot, and message buffer data are valid (that is, FR_MBCCSR*n*[CMT] = 1).

Figure 1484. Message transmission timing





Figure 1485. Message transmission from HLck state with unlock



The amount of message data read from the FlexRay memory area and transferred to the FlexRay bus is determined by the following three items:

1. The message buffer segment that the message buffer is assigned to, as defined by the Message Buffer Segment Size and Utilization Register (FR_MBSSUTR).
2. The message buffer data field size, as defined by the related field of the Message Buffer Data Size Register (FR_MBDSR)
3. The value of the PLDLEN field in the message buffer header field, as described in *Section 51.6.5.2.1: Frame header description*

If a message buffer is assigned to message buffer segment 1, and PLDLEN > MBSEG1DS, then 2 × MBSEG1DS bytes will be read from the message buffer data field and zero padding is used for the remaining bytes for the FlexRay bus transfer. If PLDLEN ≤ MBSEG1DS, the CC reads and transfers 2 ×PLDLEN bytes. The same holds for segment 2 and MBSEG2DS.

51.6.6.2.6 Null frame transmission


A static slot with slot number S is assigned to the CC for channel A, if at least one transmit message buffer is configured with the FR_MBFIDR*n*[FID] set to S and FR_MBCCFR*n*[CHA] set to 1. A null frame is transmitted in the static slot *s* on channel A, if this slot is assigned to the CC for channel A, and all transmit message buffers with FR_MBFIDR*n*[FID] = S and FR_MBCCFR*n*[CHA] = 1 are either not committed (that is FR_MBCCSR*n*[CMT] = 0), or are locked by the application (that is, FR_MBCCSR*n*[LCKS] = 1), or the cycle counter filter is enabled and does not match.

Additionally, the application can clear the commit bit of a message buffer that is in the CCMa state, which is called *uncommit* or *transmit abort*. This message buffer will be used for null frame transmission.

As a result of the message buffer search described in *Section 51.6.7: Individual message buffer search*, the CC triggers the slot assigned transition SA for up to two transmit message buffers if at least one of the conditions mentioned above is fulfilled for these message buffers. The transition SA changes the message buffer states from either Idle to CCSa or


from HLck to HLckCCSa. In each case, these message buffers will be used for null frame transmission in the next slot. A message buffer timing and state change diagram for null frame transmission from Idle state is given in *Figure 1486*.

Figure 1486. Null frame transmission from Idle state




A message buffer timing and state change diagram for null frame transmission from HLck state is given in *Figure 1487*.

Figure 1487. Null frame transmission from HLck state



If a transmit message buffer is in the CCSa or HLckCCSa state at the start of the transmission slot, a null frame is transmitted in any case, even if the message buffer is unlocked or committed before the transmission slot starts. A transmit message buffer timing and state change diagram for null frame transmission for this case is given in *Figure 1488*.


Figure 1488. Null frame transmission from HLck state with unlock



Since the null frame transmission will not use the message buffer data, the application can lock/unlock the message buffer during null frame transmission. A transmit message buffer timing and state change diagram for null frame transmission for this case is given in *Figure 1489*.

MT start

Figure 1489. Null frame transmission from Idle state with locking



51.6.6.2.7 Message buffer status update

After the end of each slot, the PE generates the slot status vector. Depending on the status, the transmitted frame type, and the amount of transmitted data, the message buffer status is updated.

51.6.6.2.7.1 Message buffer status update after complete message transmission

The term complete message transmission refers to the fact that all payload data stored in the message buffer was sent to the FlexRay bus. In this case, the CC updates the slot status field of the message buffer and triggers the status updated transition SU. With the SU transition, the CC sets the message buffer interrupt flag FR_MBCCSR*n*[MBIF] to indicate the successful message transmission.

Depending on the Transmission Mode flag FR_MBCCFR*n*[MTM], the CC changes the commit flag FR_MBCCSR*n*[CMT] and the valid flag FR_MBCCSR*n*[DVAL]. If the FR_MBCCFRn[MTM] flag is negated, the message buffer is in *Event Transmission mode.* In this case, each committed message is transmitted only once. The commit flag FR_MBCCSR*n*[CMT] is cleared with the SU transition. If the FR_MBCCFR*n*[MTM] flag is asserted, the message buffer is in the *State Transmission mode*. In this case, each committed message is transmitted as long as the application provides new data or locks the message buffers. The CC will not clear the FR_MBCCSR*n*[CMT] flag at the end of transmission and will set the valid flag FR_MBCCSR*n*[DVAL] to indicate that the message will be transmitted again.

51.6.6.2.7.2 Message buffer status update after incomplete message transmission

The term *incomplete message transmission* refers to the fact that not all payload data that should be transmitted was sent to FlexRay bus. This may be caused by the following regular conditions in the dynamic segment:

1. The transmission slot starts in a minislot with a minislot number greater than *pLatestTx*.
2. The transmission slot did not exist in the dynamic segment at all.

Additionally, an incomplete message transmission can be caused by internal communication errors. If those errors occur, the Protocol Engine Communication Failure Interrupt Flag PECF_IF is set in the Protocol Interrupt Flag Register 1 (FR_PIFR1).

In either of these two cases, the status of the message buffer is not changed at all with the SU transition. The slot status field is not updated, the status and control flags are not changed, and the interrupt flag is not set.

51.6.6.2.7.3 Message buffer status update after null frame transmission

After the transmission of a null frame, the status of the message buffer that was used for the null frame transmission is not changed at all. The slot status field is not updated, the status and control flags are not changed, and the interrupt flag is not set.

51.6.6.3 Receive message buffers

The section provides a detailed description of the functionality of the receive message buffers. If receive message buffers are used, the related receive shadow buffer must be configured as described in *Section 51.6.3.2: Receive shadow buffers*.

A receive message buffer is used to receive a message from the FlexRay bus based on individual filter criteria. The CC uses the receive message buffer to provide the following data to the application:

- Message data received
- Information about the reception process
- Status information about the slot in which the message was received

A individual message buffer with message buffer number *n* is configured as a receive message buffer by the following configuration setting:

- FR_MBCCSR*n*[MTD] = 0 (receive message buffer)

Both the application and the CC have access to certain message buffers. To ensure data consistency, a message buffer locking scheme controls the access to the data, control, and status bits of a message buffer. The access regions for receive message buffers are depicted in *Figure 1490*. A description of the regions is given in *Table 1562*. If a region is active as indicated in *Table 1563*, the access scheme given for that region applies to the message buffer.

Figure 1490. Receive message buffer access regions




Table 1562. Receive message buffer access region description

Region	Access from		Region used for
	Application	Module	
CFG	Read/write	—	Message buffer configuration, message data, and status access
MSG	Read/write	—	Message data, header, and status access
RX	—	Write-only	Message reception and status update
SR	—	Read-only	Message buffer search data

The trigger bits FR_MBCCSR*n*[EDT] and FR_MBCCSR*n*[LCKT] and the interrupt enable bit FR_MBCCSR*n*[MBIE] are not under access control and can be accessed from the application at any time. The status bits FR_MBCCSR*n*[EDS] and FR_MBCCSR*n*[LCKS] are not under access control and can be accessed from the CC at any time.

The interrupt flag FR_MBCCSR*n*[MBIF] is not under access control and can be accessed from the application and the CC at any time. CC set access has higher priority.

The CC restricts its access to the regions depending on the current state of the message buffer. The application must adhere to these restrictions in order to ensure data consistency. The receive message buffer states are given in *Figure 1491*. A description of the message buffer states is given in *Table 1558*, which also provides the access scheme for the access regions.

The status bits FR_MBCCSR*n*[EDS] and FR_MBCCSR*n*[LCKS] provide the application with the required status information. The internal status information is not visible to the application.

Figure 1491. Receive message buffer states




Table 1563. Receive message buffer states and access

State	FR_MBCCSR*n*		Access from		Description
	EDS	LCKS	Appl.	Module	
Idle	1	0	—	SR	Idle – Message buffer is idle. Included in message buffer search.
HDis	0	0	CFG	—	Disabled – Message buffer under configuration. Excluded from message buffer search.
HDisLck	0	1	CFG	—	Disabled and Locked – Message buffer under configuration. Excluded from message buffer search.
HLck	1	1	MSG	—	Locked – Application access to data, control, and status. Included in message buffer search.
CCBs	1	0	—	—	Buffer Subscribed – Message buffer subscribed for reception. Filter matches next (slot, cycle, channel) tuple.
HLckCCBs	1	1	MSG	—	Locked and Buffer Subscribed – Application access to data, control, and status. Message buffer subscribed for reception.
CCRx	1	0	—	—	Message Receive – Message data received into related shadow buffer.
HLckCCRx	1	1	MSG	—	Locked and Message Receive – Application access to data, control, and status. Message data received into related shadow buffer.
CCSu	1	0	—	RX	Status Update – Message buffer status update. Update of status flags, the slot status field, and the header index.

51.6.6.3.1 Message buffer transitions

51.6.6.3.1.1 Application transitions

The application transitions that can be triggered by the application using the commands are described in *Table 1559*. The application issues the commands by writing to the Message Buffer Configuration, Control, Status Registers (FR_MBCCSRn). Only one command can be issued with one write access. Each command is executed immediately. If the command is ignored, it must be issued again.

Message buffer enable and disable

The enable and disable commands are issued by writing 1 to the trigger bit FR_MBCCSR*n*[EDT]. The transition that will be triggered by each of these commands depends on the current value of the status bit FR_MBCCSR*n*[EDS]. If the command triggers the disable transition HD and the message buffer is in the CCBs, HLckCCBs, or CCRx state, the disable transition has no effect (command is ignored) and the message buffer state is not changed. No notification is given to the application.

Message buffer lock and unlock

The lock and unlock commands are issued by writing 1 to the trigger bit FR_MBCCSR*n*[LCKT]. The transition that will be triggered by each of these commands depends on the current value of the status bit FR_MBCCSR*n*[LCKS]. If the command triggers the lock transition HL while the message buffer is in the CCRx state, the lock transition has no effect (command is ignored) and the message buffer state is not changed.

In this case, the message buffer lock error flag LCK_EF in the CHI Error Flag Register (FR_CHIERFR) is set.

Table 1564. Receive message buffer application transitions

Transition	Host command	Condition	Description
HE	FR_MBCCSR*n*[EDT] = 1	FR_MBCCSR*n*[EDS] = 0	Application triggers message buffer enable
HD		FR_MBCCSR*n*[EDS] = 1	Application triggers message buffer disable
HL	FR_MBCCSR*n*[LCKT] = 1	FR_MBCCSR*n*[LCKS = 0	Application triggers message buffer lock
HU		FR_MBCCSR*n*[LCKS] = 1	Application triggers message buffer unlock

Module Transitions

The module transitions that can be triggered by the CC are described in *Table 1565*. Each transition will be triggered for certain message buffers when the related condition is fulfilled.

Table 1565. Receive message buffer module transitions

Transition	Condition	Description
BS	Slot match and cycle counter match	Buffer Subscribed – The message buffer filter matches next slot and cycle.
SLS	Slot start	Slot Start – Start of either Static Slot or Dynamic Slot.
SNS	Symbol window start or NIT start	Symbol Window or NIT Start – Start of either Symbol Window or NIT.
SSS	Slot start, symbol window start, or NIT start	Slot or Segment Start – Start of either Static Slot, Dynamic Slot, Symbol Window, or NIT.
SU	Status updated	Status Updated – Slot Status field, message buffer status flags, header index updated. Interrupt flag set.

51.6.6.3.1.2 Transition priorities

The application can trigger only one transition at a time. There is no need to specify priorities among them.

As shown in *Table 1566*, the module transitions have a higher priority than the application transitions. For all states except the CCRx state, a module transition and the application lock/unlock transition HL/HU can be executed at the same time. The result state is reached by first applying the module transition and subsequently the application transition to the intermediately reached state. For example, if the message buffer is in the CCBs buffer subscribed state and the module triggers the SLS slot start transition at the same time that the application locks the message buffer through the HL transition, the intermediate state is CCRx and the resulting state is locked buffer subscribed state, HLckCCRx.

Table 1566. Receive message buffer transition priorities

State	Priorities	Description
Module vs. Application		
Idle	BS > HD	Buffer subscribed > Message buffer disable

Table 1566. Receive message buffer transition priorities (continued)

State	Priorities	Description
HLck	BS > HD	Buffer subscribed > Message buffer disable
CCRx	SSS > HL	Slot or segment start > Message buffer lock

51.6.6.3.2 Message reception

As a result of the message buffer search, the CC changes the state of up to two enabled receive message buffers from either idle state Idle or locked state HLck to either subscribed state CCBs or locked buffer subscribed state HLckCCBs by triggering the buffer subscribed transition BS.

If the receive message buffers for the next slot are assigned to both channels, then at most one receive message buffer is changed to a buffer subscribed state.

If more than one matching message buffer is assigned to a certain channel, then only the message buffer with the lowest message buffer number is in one of the states mentioned above.

With the start of the next static or dynamic slot, the module triggers the slot start transition SLS. This changes the state of the subscribed receive message buffers from either CCBs to CCRx or from HLckCCBs to HLckCCRx, respectively.

During the reception slot, the received frame data is written into the shadow buffers. For details on receive shadow buffers, refer to *Section 51.6.6.3.5: Receive shadow buffer concept*. The data and status of the receive message buffers that are the CCRx or HLckCCRx are not modified in the reception slot.

51.6.6.3.3 Message buffer update

With the start of the next static or dynamic slot or with the start of the symbol window or NIT, the module triggers the slot or segment start transition SSS. This transition changes the state of the receiving receive message buffers from either CCRx to CCSu or from HLckCCRx to HLck, respectively.

If a message buffer is in the locked state HLckCCRx, no update will be performed. The received data is lost. This is indicated by setting the Frame Lost Channel A/B Error Flag FRLA_EF/FRLB_EF in the CHI Error Flag Register (FR_CHIERFR).

If a message buffer was in the CCRx state, it is now in the CCSu state. After the evaluation of the slot status provided by the PE, the message buffer is updated. The message buffer update depends on the slot status bits and the segment the message buffer is assigned to, as described in *Table 1567*.


Table 1567. Receive message buffer update

vSS!ValidFrame	vRF!Header!NFIndicator	Update description
1	1	Valid non-null frame received. – Message Buffer Data field updated. – Frame Header field updated. – Slot Status field updated. – DUP = 1 – DVAL = 1 – MBIF = 1
1	0	Valid null frame received. – Message Buffer Data field *not* updated. – Frame Header field *not* updated. – Slot Status field updated. – DUP = 0 – DVAL *not* changed – MBIF = 1
0	x	No valid frame received. – Message Buffer Data field not updated. – Frame Header field not updated. – Slot Status field updated. – DUP = 0 – DVAL *not* changed. – MBIF = 1, if the slot was not an empty dynamic slot. **Note:** An empty dynamic slot is indicated by the following frame and slot status bit values: vSS!ValidFrame = 0 and vSS!SyntaxError = 0 and vSS!ContentError = 0 and vSS!BViolation = 0.

Note: If the number of the last slot in the current communication cycle on a given channel is n, then all receive message buffers assigned to this channel with FR_MBFIDRn[FID] > n will not be updated at all.

When the receive message buffer update has finished the status updated transition SU is triggered, which changes the buffer state from CCSu to Idle. An example receive message buffer timing and state change diagram for a normal frame reception is given in *Figure 1492*.

Figure 1492. Message reception timing



The amount of message data written into the message buffer data field of the receive shadow buffer is determined by the following items:

- The message buffer segment that the message buffer is assigned to, as defined by the Message Buffer Segment Size and Utilization Register (FR_MBSSUTR).
- The message buffer data field size, as defined by the related field of the Message Buffer Data Size Register (FR_MBDSR).
- The number of bytes received over the FlexRay bus.

If the message buffer is assigned to the message buffer segment 1, and the number of received bytes is greater than 2 ×FR_MBDSR.MBSEG1DS, the CC writes only 2 × FR_MBDSR.MBSEG1DS bytes into the message buffer data field of the receive shadow buffer. If the number of received bytes is less than 2 × FR_MBDSR.MBSEG1DS, the CC writes only the received number of bytes and will not change the trailing bytes in the message buffer data field of the receive shadow buffer. The same holds for the message buffer segment 2 with FR_MBDSR.MBSEG2DS.

51.6.6.3.4 Received message access

To access the message data received over the FlexRay bus, the application reads the message data stored in the message buffer data field of the corresponding receive message buffer. The access to the message buffer data field is described in *Section 51.6.3.1: Individual message buffers*.

The application can read the message buffer data field if the receive message buffer is one of the states HDis, HDisLck, or HLck. If the message buffer is in one of these states, the CC will not change the content of the message buffer.

51.6.6.3.5 Receive shadow buffer concept

The receive shadow buffer concept applies only to individual receive message buffers. The intention of this concept is to ensure that only syntactically and semantically valid received non-null frames are presented to the application in a receive message buffer. The basic structure of a receive shadow buffer is described in *Section 51.6.3.2: Receive shadow buffers*.

The receive shadow buffers temporarily store the received frame header and message data. The slot status information is generated after the slot boundary. If the slot status information indicates the reception of the valid non-null frame (refer to *Table 1567*), the CC writes the slot status into the slot status field of the receive shadow buffer and exchanges the content of the Message Buffer Index Registers (FR_MBIDXRn) with the content of the corresponding internal shadow buffer index register. In all cases, the CC writes the slot status into the identified receive message buffer, depending on the slot status and the FlexRay segment the message buffer is assigned to.

The shadow buffer concept, with its index exchange, results in the fact that the FlexRay memory area located message buffer associated to an individual receive message buffer changes after successful reception of a valid frame. This means that the message buffer area in the FlexRay memory area accessed by the application for reading the received message is different from the initial setting of the message buffer. Therefore, the application must not rely on the index information written initially into the Message Buffer Index Registers (FR_MBIDXRn). Instead, the index of the message buffer header field must be fetched from the Message Buffer Index Registers (FR_MBIDXRn).

51.6.7 Individual message buffer search

This section provides a detailed description of the message buffer search algorithm.

The message buffer search determines for each enabled channel whether a slot *s* in a communication cycle *c* is assigned for frame or null frame transmission or if it is subscribed for frame reception on that channel.

The message buffer search is a sequential algorithm invoked at the following protocol-related events:

- NIT start
- Slot start in the static segment
- Minislot start in the dynamic segment

The message buffer search within the NIT searches for message buffers assigned or subscribed to slot 1. The message buffer search within slot *s* searches for message buffers assigned or subscribed to slot *s* + *1*.

In general, the message buffer search for the next slot *s* considers only message buffers that

1. Are enabled (that is, FR_MBCCSR*n*[EDS] = 1), and
2. Match the next slot *s*, (that is, FR_MBFIDR*n*[FID] = *s*)

On top of that, for the static segment, only those message buffers are considered that match the condition of at least one row of *Table 1568*. For the dynamic segment, only those message buffers are considered that match the condition of at least one row of *Table 1569*. These message buffers are called *matching* message buffers.

For each enabled channel, the message buffer search may identify multiple *matching* message buffers. Among all matching message buffers, the message buffers with highest priority according to *Table 1568* for the static segment and according to *Table 1569* for the dynamic segment are selected.

Table 1568. Message buffer search priority (static segment)

Priority	MTD	LCKS	CMT	CCFM(1)	Description	Transition
(Highest) 0	1	0	1	1	Transmit buffer, matches cycle count, not locked and committed	MA
1	1	—	0	1	Transmit buffer, matches cycle count, not committed	SA
	1	1	—	1	Transmit buffer, matches cycle count, locked	SA
2	1	—	—	—	Transmit buffer	SA
3	0	0	n/a	1	Receive buffer, matches cycle count, not locked	BS
(Lowest) 4	0	1	n/a	1	Receive buffer, matches cycle count, locked	BS

1. Cycle Counter Filter Match, refer to *Section 51.6.7.1: Message buffer cycle counter filtering*.

Table 1569. Message buffer search priority (dynamic segment)

Priority	MTD	LCKS	CMT	CCFM(1)	Description	Transition
(Highest) 0	1	0	1	1	Transmit buffer, matches cycle count, not locked and committed	MA
1	0	0	n/a	1	Receive buffer, matches cycle count, not locked	BS
(Lowest) 2	0	1	n/a	1	Receive buffer, matches cycle count, locked	BS

1. Cycle Counter Filter Match, refer to *Section 51.6.7.1: Message buffer cycle counter filtering*

If there are multiple message buffers with highest priority, the message buffer with the lowest message buffer number is selected. All message buffers that have the highest priority must have a consistent channel assignment as specified in *Section 51.6.7.2: Message buffer channel assignment consistency*.

Depending on the message buffer channel assignment, the same message buffer can be found for both channel A and channel B. In this case, this message buffer is used as described in *Section 51.6.3.1: Individual message buffers*.

51.6.7.1 Message buffer cycle counter filtering

The message buffer cycle counter filter is a value-mask filter defined by the CCFE, CCFMSK, and CCFVAL fields in the Message Buffer Cycle Counter Filter Registers (FR_MBCCFRn). This filter determines a set of communication cycles in which the message buffer is considered for message reception or message transmission. If the cycle counter filter is disabled (CCFE = 0), this set of cycles consists of all communication cycles.

If the cycle counter filter of a message buffer does not match a certain communication cycle number, this message buffer is not considered for message transmission or reception in that communication cycle. In case of a transmit message buffer assigned to a slot in the static segment, though, this buffer is added to the matching message buffers to indicate the slot assignment and to trigger the null frame transmission.

The cycle counter filter of a message buffer matches the communication cycle with the number CYCCNT if at least one of the following condition is true.

Equation 45

$$MBCCFRn[CCFE] = 0$$

Equation 46

$$CYCCNT \& MBCCFRn[CCFMSK] = MBCCFRn[CCFVAL] \& MBCCFRn[CCFMSK]$$


51.6.7.2 Message buffer channel assignment consistency

The message buffer channel assignment given by the CHA and CHB bits in the Message Buffer Cycle Counter Filter Registers (FR_MBCCFRn) defines the channels on which the message buffer will receive or transmit. The message buffer with number *n* transmits or receives on channel A if FR_MBCCFR*n*[CHA] = 1 and transmits or receives on channel B if FR_MBCCFR*n*[CHB] = 1.

To ensure correct message buffer operation, all message buffers assigned to the same slot and with the same priority must have a *consistent* channel assignment. That means they must be either assigned to one channel only, or must be assigned to *both* channels. The

behavior of the message buffer search is not defined if both types of channel assignments occur for one slot and priority. An inconsistent channel assignment for message buffer 0 and message buffer 1 is depicted in *Figure 1493*.

Figure 1493. Inconsistent channel assignment



51.6.7.3 Node-related slot multiplexing

The term *node-related slot multiplexing* applies to the dynamic segment only and refers to the functionality if transmit as well as receive message buffers are configured for the same slot.

According to *Table 1569* the transmit buffer is only found if the cycle counter filter matches, and the buffer is not locked and committed. In all other cases, the receive buffer will be found. Thus, if the block has no data to transmit in a dynamic slot, it is able to receive frames on that slot.

51.6.7.4 Message buffer search error

There are two kinds of error that may occur during message buffer search[v].

51.6.7.4.1 Message buffer search start while running

If the message buffer search is running in slot *s – 1* and the next message buffer search start event appears due to the start of slot *s*, the message buffer search engine is stopped and the Message Buffer Search Error Flag MBS_EF is set in the CHI Error Flag Register (FR_CHIERFR). As a result of this stop, no individual message buffer is identified for transmission or reception in slot *s*. Additionally, the search engine will not be started in slot *s*, and consequently no individual message buffer is identified for transmission or reception in slot *s + 1*.

A message buffer search error appears only if the CHI frequency is too slow to allow the search through all message buffers to be completed within the NIT or a minislot.

For more details of minimum required CHI frequency, refer to *Section 51.7.5: Number of usable message buffers*.

51.6.7.4.2 Illegal message buffer index found

If the message buffer search has finished the message buffer search in slot *s – 1*, it retrieves the data offset values for the found message buffers and the receive shadow buffers. If one of these message buffers contains an illegal message buffer index, the Message Buffer Search Error Flag MBS_EF is set in the CHI Error Flag Register (FR_CHIERFR) and no individual message buffer is identified for transmission or reception in slot *s*. The legal message buffer index values for the individual and receive shadow

v. The FIFO reception is not affected by the search errors. Additionally, if no rx buffer has been found due to a search error, the received frame is considered for FIFO reception.

buffers are specified in *Section 51.5.2.53: Receive Shadow Buffer Index Register (FR_RSBIR)* and *Section 51.5.2.85: Message Buffer Index Registers (FR_MBIDXRn)*.

51.6.8 Individual message buffer reconfiguration

The initial configuration of each individual message buffer can be changed even when the protocol is not in the *POC:config* state. This is referred to as individual message buffer *reconfiguration*. The configuration bits and fields that can be changed are given in the section on Specific Configuration Data. The common configuration data given in the section on Specific Configuration Data cannot be reconfigured when the protocol is out of the *POC:config* state.

51.6.8.1 Reconfiguration schemes

Depending on the target and destination basic state of the message buffer that is to be reconfigured, there are three reconfiguration schemes.


51.6.8.1.1 Basic type not changed (RC1)

A reconfiguration will not change the basic type of the individual message buffer, if the message buffer transfer direction bit FR_MBCCSR*n*[MTD] is not changed. This type of reconfiguration is denoted by RC1 in *Figure 1494*. Transmit and receive message buffers can be RC1-reconfigured when in the HDis or HDisLck state.

51.6.8.1.2 Buffer type not changed (RC2)

A reconfiguration will not change the buffer type of the individual message buffer. This type of reconfiguration is denoted by RC2 in *Figure 1494*. It applies to transmit and receive message buffers. Transmit and receive message buffers can be RC2-reconfigured when in the HDis or HDisLck state.

Figure 1494. Message buffer reconfiguration scheme



51.6.9 Receive FIFOs

This section provides the functional description of the two receive FIFOs.

51.6.9.1 Overview

The two receive FIFOs implement the queued message buffer concept defined by the *FlexRay Communications System Protocol Specification, Version 2.1 Rev A.* One FIFO is assigned to channel A, and the other FIFO is assigned to channel B. Both FIFOs work independently from each other.

The message buffer structure of each FIFO is described in *Section 51.6.3.3: Receive FIFO*. The area in the FlexRay memory area for each of the two FIFOs is characterized by:

- The FIFO system memory base address.
- The index of the first FIFO entry given by the Receive FIFO Start Index Register (FR_RFSIR).
- The data field offset of the data field belonging to the first FIFO entry given by the Receive FIFO Start Data Offset Register (FR_RFSDOR).
- The number of FIFO entries and the length of each FIFO entry as given by the Receive FIFO Depth and Size Register (FR_RFDSR).

51.6.9.2 FIFO configuration

The FIFOs can be configured for two different locations of the system memory base address via the FIFO Address Mode bit FAM in the Module Configuration Register (FR_MCR).

51.6.9.2.1 Single System Memory Base Address mode

This mode is configured when the FIFO address mode flag FR_MCR[FAM] is set to 0. In this mode, the location of the system memory base address for the FIFO buffers is the System Memory Base Address Register (FR_SYMBADR).

51.6.9.2.2 Dual System Memory Base Address mode

This mode is configured when the FIFO address mode flag FR_MCR[FAM] is set to 1. In this mode, the location of the system memory base address for the FIFO buffers is the Receive FIFO System Memory Base Address Register (FR_RFSYMBADR).

The FIFO control and configuration data is given in *Section 51.6.3.7: Receive FIFO control and configuration data*. The configuration of the FIFOs consists of two steps.

The first step is the allocation of the required amount of FlexRay memory area for the FlexRay window. This includes the allocation of the message buffer header area and the allocation of the message buffer data fields. For more details, refer to *Section 51.6.4: FlexRay memory area layout*.

The second step is the programming of the configuration data register while the PE is in *POC:config*.

The following steps configure the layout of the FIFO.

1. Configure the FIFO update and address modes in Module Configuration Register (FR_MCR).
2. Configure the FIFO system memory base address.
3. Configure the Receive FIFO Start Index Register (FR_RFSIR) with the first message buffer header index that belongs to the FIFO.
4. Configure the Receive FIFO Start Data Offset Register (FR_RFSDOR) with the data field offset of the data field belonging to the first message buffer that belongs to the FIFO.
5. Configure the Receive FIFO Depth and Size Register (FR_RFDSR) with FIFO entry size.
6. Configure the Receive FIFO Depth and Size Register (FR_RFDSR) with FIFO depth.
7. Configure the FIFO filters.

51.6.9.3 FIFO periodic timer

The FIFO periodic timer is used to generate a FIFO almost-full interrupt at a certain point in time, if the almost-full watermark is not reached but the FIFO is not empty. This can be used to prevent frames from getting stuck in the FIFO for a long time.

The FIFO periodic timer is configured via the Receive FIFO Periodic Timer Register (FR_RFPTR). If the periodic timer duration FR_RFPTR[PTD] is configured to 0x0000, the periodic timer is continuously expired. If the periodic timer duration FR_RFPTR[PTD] is configured to 0x3FFF, the periodic timer never expires. If the periodic timer is configured to a value *ptd,* greater than 0x0000 and smaller 0x3FFF, the periodic timer expires and is restarted at the start of every communication cycle, and expires and is restarted after *ptd* macroticks have been elapsed.

51.6.9.4 FIFO reception

The FIFO reception is a CC internal operation.

A message frame reception is directed into the FIFO if no individual message buffer is assigned for transmission or subscribed for reception for the current slot. In this case, the FIFO filter path shown in *Figure 1495* is activated.

If the FIFO filter path indicates that the received frame has to be appended to the FIFO and the FIFO is not full, the CC writes the received frame header into the message buffer header field indicated by the CC internal FIFO write index. The frame payload data are written into the corresponding message buffer data field. If the status of the received frame indicates a valid non-null frame, the slot status information is written into the message buffer header field and the CC internal FIFO write index is updated by 1 and the FIFO fill level FLA (FLB) in the Receive FIFO Fill Level and POP Count Register (FR_RFFLPCR) is incremented.If the status of the received frame indicates an invalid or null frame, the frame is not appended to the FIFO.

51.6.9.5 FIFO almost-full interrupt generation

If the FIFO fill level FLA (FLB) is updated after a frame reception and exceeds the FIFO watermark level WM (that is, FLA > WM_A (FLB > WM_B)), then the FIFO almost-full interrupt flag FR_GIFER[FAFAIF] (FR_GIFER[FAFBIF]) is asserted.If the periodic timer expires, and FIFOA (FIFOB) is not empty (that is, FLA > 0 (FLB > 0), then the FIFO almost-full interrupt flag FR_GIFER[FAFAIF] (FR_GIFER[FAFBIF]) is asserted.

51.6.9.6 FIFO overflow error generation

If the FIFOA (FIFOB) is full (that is, FLA = $FIFO_DEPTH_A$ (FLB=$FIFO_DEPTH_B$)) and the conditions for a FIFO reception as described in *Section 51.6.9.4: FIFO reception* are fulfilled, then the FIFO overflow error flag FR_CHIERFR[FOVA_EF] (FR_CHIERFR[FOVB_EF]) is asserted.

51.6.9.7 FIFO message access

The FIFOA (FIFOB) contains valid messages if the FIFO fill level given in the fields FLA (FLB) in the Receive FIFO Fill Level and POP Count Register (FR_RFFLPCR) is greater than 0. The Receive FIFO A Read Index Register (FR_RFARIR) and the (Receive FIFO B Read Index Register (FR_RFBRIR)) point to a message buffer with valid content and the oldest frames stored in the FIFO.The respective read data field offsets can be calculated according to *Equation 40*.

If the FIFO fill level FLA (FLB) in the Receive FIFO Fill Level and POP Count Register (FR_RFFLPCR) is 0, then the FIFOA (FIFOB) contains no valid messages and the corresponding read index register Receive FIFO A Read Index Register (FR_RFARIR) or (Receive FIFO B Read Index Register (FR_RFBRIR) point to a message buffer with invalid content. In this case, the application must not read data from this FIFO.

To access the oldest message in the FIFOA (FIFOB), the application first reads the read index RDIDX out of the Receive FIFO A Read Index Register (FR_RFARIR) (Receive FIFO B Read Index Register (FR_RFBRIR)). This read index points to the message buffer header field of the oldest message buffer that contains valid received message data. The data field offset belonging to this message buffer must be calculated by the application according to *Equation 40*. The application can access the message data as described in *Section 51.6.3.3: Receive FIFO*. When the application has read the message buffer data and status information, it can update the FIFO as described in *Section 51.6.9.8: FIFO update*.

51.6.9.8 FIFO update

The application updates the FIFOA (FIFOB) by writing a pop count value *pc* different from 0 to the PCA (PCB) field in the Receive FIFO Fill Level and POP Count Register (FR_RFFLPCR).

As a result of the this operation, the CC removes the oldest *pc* entries from FIFOA (FIFOB).

If the specified pop count value *pc* is greater than the current fill level *fl* provided in FLA (FAB) field, then only *fl* entries are removed from the FIFOA (FIFOB), the remaining *fl-pc* requested pop operations are discarded without any notification. In this case FIFOA (FIFOB) is empty after the update operation.

The read index in the Receive FIFO A Read Index Register (FR_RFARIR) (Receive FIFO B Read Index Register (FR_RFBRIR)) is incremented by the number of removed items. If the read index reaches the top of the FIFO, it wraps around to the FIFO start index defined in Receive FIFO Start Index Register (FR_RFSIR) automatically.

51.6.9.8.1 FIFO interrupt flag update

The FIFO Interrupt Flag Update mode is configured when the FIFO update mode flag FR_MCR[FUM] is set to 0. In this mode, FIFOA (FIFOB) will be updated by one entry when the interrupt flag FR_GIFER[FAFAIF] (FR_GIFER[FAFBIF]) is written with 1 by the application.

If the FIFO is empty, the update request is ignored without any notification.


The read index in the Receive FIFO A Read Index Register (FR_RFARIR) (Receive FIFO B Read Index Register (FR_RFBRIR)) is incremented by 1 if the FIFO was not empty. If the read index reaches the top of the FIFO, it wraps around to the FIFO start index automatically.

51.6.9.9 FIFO filtering

The FIFO filtering is activated after all enabled individual receive message buffers have been searched without success for a message buffer to receive the current frame.

The CC provides four sets of FIFO filters. The FIFO filters are applied to valid non-null frames only. The FIFO will not receive invalid or null-frames. For each FIFO filter, the pass criteria is specified in the related section given below. Only frames that have passed all filters will be appended to the FIFO. The FIFO filter path is depicted in *Figure 1495*.

Figure 1495. Received frame FIFO filter path



A received frame passes the FIFO filtering if it has passed all four types of filter.

51.6.9.9.1 RX FIFO Frame ID Value-mask Rejection filter

The Frame ID Value-mask Rejection filter is a value-mask filter and is defined by the fields in the Receive FIFO Frame ID Rejection Filter Value Register (FR_RFFIDRFVR) and the Receive FIFO Frame ID Rejection Filter Mask Register (FR_RFFIDRFMR). Each received frame with a frame ID FID that does not match the value-mask filter value passes the filter (that is, it is not rejected).

Consequently, a received valid frame with the frame ID FID passes the RX FIFO Frame ID Value-mask Rejection filter if *Equation 47* is fulfilled.

Equation 47

$$FID \,\&\, FR_RFFIDRFMR[FIDRFMSK] \neq FR_RFFIDRFVR[FIDRFVAL] \,\&\, FR_RFFIDRFMR[FIDRFMSK]$$

The RX FIFO Frame ID Value-mask Rejection filter can be configured to pass all frames by using the following setting:

FR_RFFIDRFVR[FIDRFVAL] = 0x000 and FR_RFFIDRFMR[FIDRFMSK] = 0x7FF

Using the setting above, only the frame with frame ID 0 will be rejected, which is an invalid frame. All other frames will pass.

The RX FIFO Frame ID Value-mask Rejection filter can be configured to reject all frames by using the following setting:

FR_RFFIDRFMR[FIDRFMSK] = 0x000

Using the setting above, *Equation 47* can never be fulfilled (0!= 0) and thus all frames are rejected; no frame will pass. This is the reset value for the RX FIFO.

51.6.9.9.2 RX FIFO Frame ID Range Rejection filter

Each of the four RX FIFO Frame ID Range filters can be configured as a rejection filter. The filters are configured by the Receive FIFO Range Filter Configuration Register (FR_RFRFCFR) and controlled by the Receive FIFO Range Filter Control Register (FR_RFRFCTR). The RX FIFO frame ID range filters apply to all received valid frames. A received frame with the frame ID FID passes the RX FIFO Frame ID Range Rejection filters if either no rejection filter is enabled, or, if for all of the enabled RX FIFO Frame ID Range Rejection filters (that is, FR_RFRFCTR[FiMD] = 1 and FR_RFRFCTR[FiEN] = 1), *Equation 48* is fulfilled.

Equation 48

$$(FID < FR_RFRFCFR_{SEL}[SID_{IBD=0}]) \text{ or } (FR_RFRFCFR_{SEL}[SID_{IBD=1}] < FID)$$

Consequently, all frames with a frame ID that fulfills *Equation 49* for at least one of the enabled rejection filters will be rejected and thus not pass.

Equation 49

$$FR_RFRFCFR_{SEL}[SID_{IBD=0}] \leq FID \leq FR_RFRFCFR_{SEL}[SID_{IBD=1}]$$

51.6.9.9.3 RX FIFO Frame ID Range Acceptance filter

Each of the four RX FIFO Frame ID Range filters can be configured as an acceptance filter. The filters are configured by the Receive FIFO Range Filter Configuration Register (FR_RFRFCFR) and controlled by the Receive FIFO Range Filter Control Register (FR_RFRFCTR). The RX FIFO Frame ID range filters apply to all received valid frames. A received frame with the frame ID FID passes the RX FIFO Frame ID Range acceptance filters if either no acceptance filter is enabled, or, if for at least one of the enabled RX FIFO Frame ID Range acceptance filters (that is, FR_RFRFCTR[FiMD] = 0 and FR_RFRFCTR[FiEN] = 1), *Equation 50* is fulfilled.

Equation 50

$$FR_RFRFCFR_{SEL}[SID_{IBD=0}] \leq FID \leq FR_RFRFCFR_{SEL}[SID_{IBD=1}]$$

51.6.9.9.4 RX FIFO Message ID Acceptance filter

The RX FIFO Message ID Acceptance filter is a value-mask filter and is defined by the Receive FIFO Message ID Acceptance Filter Value Register (FR_RFMIDAFVR) and the Receive FIFO Message ID Acceptance Filter Mask Register (FR_RFMIDAFMR). This filter applies only to valid frames received in the dynamic segment with the payload preamble indicator bit PPI set to 1. All other frames will pass this filter.

A received valid frame in the dynamic segment with the payload preamble indicator bit PPI set to 1 and with the message ID MID (the first two bytes of the payload) will pass the RX FIFO Message ID Acceptance filter if *Equation 51* is fulfilled.

Equation 51

$$MID \,\&\, FR_RFMIDAFMR[MIDAFMSK] = FR_RFMIDAFMR[MIDAFVAL] \,\&\, FR_RFMIDAFMR[MIDAFMSK]$$

The RX FIFO Message ID Acceptance filter can be configured to accept all frames by setting

- FR_RFMIDAFMR[MIDAFMSK]:= 0x000

Using the setting above, *Equation 51* is always fulfilled and all frames will pass.


51.6.10 Channel device modes

This section describes the two FlexRay channel device modes that are supported by the CC.

51.6.10.1 Dual-Channel Device mode

In Dual-Channel Device mode, both FlexRay ports are connected to physical FlexRay bus lines. The FlexRay port consisting of FR_A_RX, FR_A_TX, and FR_A_TX_EN is connected to the physical bus channel A and the FlexRay port consisting of FR_B_RX, FR_B_TX, and FR_B_TX_EN is connected to the physical bus channel B. The dual-channel system is shown in *Figure 1496*.

Figure 1496. Dual-Channel Device mode



51.6.10.2 Single-channel device mode

Single-Channel Device mode supports devices that have only one FlexRay port available. This FlexRay port consists of the signals FR_A_RX, FR_A_TX, and FR_A_TX_EN and can be connected to either the physical bus channel A (shown in *Figure 1497*) or the physical bus channel B (shown in *Figure 1498*).

If the device is configured as a single-channel device by setting FR_MCR[SCM] to 1, only the internal channel A and FlexRay port A are used. Depending on the setting of FR_MCR[CHA] and FR_MCR[CHB], the internal channel A behaves either as a FlexRay channel A or FlexRay channel B. The bit FR_MCR[CHA] must be set, if FlexRay port A is connected to FlexRay channel A. The bit FR_MCR[CHB] must be set if FlexRay port B is connected to FlexRay channel B. The two FlexRay channels differ only in the initial value for the frame CRC *cCrcInit*. For a single-channel device, the application can access and configure only the registers related to internal channel A.

Figure 1497. Single-channel device mode (channel A)





Figure 1498. Single-channel device mode (channel B)



51.6.11 External clock synchronization


The application of the external rate and offset correction is triggered when the application writes to the EOC_AP and ERC_AP fields in the Protocol Operation Control Register (FR_POCR). The PE applies the external correction values in the next even-odd cycle pair as shown in *Figure 1499* and *Figure 1500*.

Note: The values provided in the EOC_AP and ERC_AP fields are the values that were written from the application most recently. If these values were already applied, they will not be applied in the current cycle pair again.

If the offset correction applied in the NIT of cycle 2n + 1 will be affected by the external offset correction, the EOC_AP field must be written to after the start of cycle 2n and before the end


of the static segment of cycle 2n + 1. If this field is written to after the end of the static segment of cycle 2n + 1, it is not guaranteed that the external correction value is applied in cycle 2n + 1. If the value is not applied in cycle 2n + 1, then the value will be applied in the cycle 2n+3. Refer to *Figure 1499* for timing details.

Figure 1499. External offset correction write and application timing



If the rate correction for the cycle pair [2n + 2, 2n + 3] will be affected by the external offset correction, the ERC_AP field must be written to after the start of cycle 2n and before the end of the static segment start of cycle 2n + 1. If this field is written to after the end of the static segment of cycle 2n + 1, it is not guaranteed that the external correction value is applied in cycle pair [2n + 2, 2n + 3]. If the value is not applied for cycle pair [2n + 2, 2n + 3], then the value will be applied for cycle pair [2n+4, 2n+5]. Refer to *Figure 1500* for details.

Figure 1500. External rate correction write and application timing



51.6.12 Sync frame ID and sync frame deviation tables

The FlexRay protocol requires the provision of a snapshot of the synchronization frame ID tables for the even and odd communication cycle for both channels. The CC provides the means to write a copy of these internal tables into the FlexRay memory area and ensures application access to consistent tables by means of table locking. Once the application has locked the table successfully, the CC will not overwrite these tables and the application can read a consistent snapshot.

Note: Only synchronization frames that have passed the synchronization frame filters are considered for clock synchronization and appear in the sync frame tables.


51.6.12.1 Sync frame ID table content

The sync frame ID table is a snapshot of the protocol-related variables *vsSyncIdListA* and *vsSyncIdListB* for each even and odd communication cycle. This table provides a list of the frame IDs of the synchronization frames received on the corresponding channel and cycle that are used for the clock synchronization.

51.6.12.2 Sync frame deviation table content

The sync frame deviation table is a snapshot of the protocol-related variable zsDev(id)(oe)(ch)!Value. Each sync frame deviation table entry provides the deviation value for the sync frame, with the frame ID presented in the corresponding entry in the sync frame ID table.

Figure 1501. Sync table memory layout



51.6.12.3 Sync frame ID and sync frame deviation table setup

The CC writes a copy of the internal synchronization frame ID and deviation tables into the FlexRay memory area if requested by the application. The application must provide the appropriate amount of FlexRay memory area for the tables. The memory layout of the tables is given in *Figure 1501*. Each table occupies 120 16-bit entries.

While the protocol is in *POC:config* state, the application must program the offsets for the tables into the Sync Frame Table Offset Register (FR_SFTOR).

51.6.12.4 Sync frame ID and sync frame deviation table generation

The application controls the generation process of the sync frame ID and sync frame deviation tables into the FlexRay memory area using the Sync Frame Table Configuration, Control, Status Register (FR_SFTCCSR). A summary of the copy modes is given in *Table 1570*.

Table 1570. Sync frame table generation modes

FR_SFTCCSR			Description
OPT	SDVEN	SIDEN	
0	0	0	No sync frame table copy
0	0	1	Sync frame ID tables will be copied continuously
0	1	0	Reserved

Table 1570. Sync frame table generation modes (continued)

FR_SFTCCSR			Description
OPT	SDVEN	SIDEN	
0	1	1	Sync frame ID tables and sync frame deviation tables will be copied continuously
1	0	0	No sync frame table copy
1	0	1	Sync frame ID tables for next even-odd-cycle pair will be copied
1	1	0	Reserved
1	1	1	Sync frame ID tables and sync frame deviation tables for next even-odd-cycle pair will be copied

The sync frame table generation process is described in the following for the even cycle. The same sequence applies to the odd cycle.

If the application has enabled the sync frame table generation by setting FR_SFTCCSR[SIDEN] to 1, the CC starts the update of the even-cycle-related tables after the start of the NIT of the next even cycle. The CC checks whether the application has locked the tables by reading the FR_SFTCCSR[ELKS] lock status bit. If this bit is set, the CC will not update the table in this cycle. If this bit is cleared, the CC locks this table and starts the table update. To indicate that these tables are currently updated and may contain inconsistent data, the CC clears the even table valid status bit FR_SFTCCSR[EVAL]. When all table entries related to the even cycle have been transferred into the FlexRay memory area, the CC sets the even table valid bit FR_SFTCCSR[EVAL] and the Even Cycle Table Written Interrupt Flag EVT_IF in the Protocol Interrupt Flag Register 1 (FR_PIFR1). If the interrupt enable flag EVT_IE is set, an interrupt request is generated.


To read the generated tables, the application must lock the tables to prevent the CC from updating them. The locking is initiated by writing a 1 to the Even Table Lock trigger, FR_SFTCCSR[ELKT]. When the even table is not currently updated by the CC, the lock is granted and the even table lock status bit FR_SFTCCSR[ELKS] is set. This indicates that the application has successfully locked the even sync tables and the corresponding status information fields, SFRA and SFRB, in the Sync Frame Counter Register (FR_SFCNTR). The value in the FR_SFTCCSR[CYCNUM] field provides the number of the cycle that this table is related to.

The number of available table entries per channel is provided in the FR_SFCNTR[SFEVA] and FR_SFCNTR[SFEVB] fields. The application can now start to read the sync table data from the locations given in *Figure 1501*.

After reading all the data from the locked tables, the application must unlock the table by writing to the Even Table Lock trigger FR_SFTCCSR[ELKT] again. The even table lock status bit FR_SFTCCSR[ELKS] is reset immediately.

If the sync frame table generation is disabled, the table valid bits FR_SFTCCSR[EVAL] and FR_SFTCCSR[EVAL] are reset when the counter values in the Sync Frame Counter Register (FR_SFCNTR) are updated. This is done because the tables stored in the FlexRay memory area are no longer related to the values in the Sync Frame Counter Register (FR_SFCNTR).

Figure 1502. Sync frame table trigger and generation timing



51.6.12.5 Sync frame table access

The sync frame tables will be transferred into the FlexRay memory area during the table write windows shown in *Figure 1501*. During the table write, the application cannot lock the table that is currently written. If the application locks the table outside of the table write window, the lock is granted immediately.

51.6.12.5.1 Sync frame table locking and unlocking

The application locks the even/odd sync frame table by writing 1 to the lock trigger bit ELKT/OLKT in the Sync Frame Table Configuration, Control, Status Register (FR_SFTCCSR). If the affected table is not currently written to the FlexRay memory area, the lock is granted immediately, and the lock status bit ELKS/OLKS is set. If the affected table is currently written to the FlexRay memory area, the lock is not granted. In this case, the application must issue the lock request again until the lock is granted.

The application unlocks the even/odd sync frame table by writing 1 to the lock trigger bit ELKT/OLKT. The lock status bit ELKS/OLKS is cleared immediately.

51.6.13 MTS generation

The CC provides a flexible means to request the transmission of the Media Access Test Symbol (MTS) in the symbol window on channel A or channel B.

The application can configure the set of communication cycles that transmit the MTS over the FlexRay bus by programming the CYCCNTMSK and CYCCNTVAL fields in the MTS A Configuration Register (FR_MTSACFR) and MTS B Configuration Register (FR_MTSBCFR).

The application enables or disables the generation of the MTS on either channel by setting or clearing the MTE control bit in the MTS A Configuration Register (FR_MTSACFR) or MTS B Configuration Register (FR_MTSBCFR). If an MTS is to be transmitted in a certain communication cycle, the application must set the MTE control bit during the static segment of the preceding communication cycle.

The MTS is transmitted over channel A in the communication cycle with number CYCCNT if *Equation 52*, *Equation 53*, and *Equation 54* are fulfilled.

Equation 52

FR_PSR0[PROTSTATE] = *POC:normal active*

Equation 53

FR_MTSACRF[MTE] = 1

Equation 54

CYCCNT & FR_MTSACFR[CYCCNTMSK] = FR_MTSACFR[CYCCNTVAL] & FR_MTSACFR[CYCCNTMSK]

The MTS is transmitted over channel B in the communication cycle with number CYCCNT if *Equation 52*, *Equation 55* and *Equation 56* are fulfilled.

Equation 55

$$FR_MTSBCRF[MTE] = 1$$

Equation 56

$$CYCCNT \& FR_MTSBCFR[CYCCNTMSK] = FR_MTSBCFR[CYCCNTVAL] \& FR_MTSBCFR[CYCCNTMSK]$$

51.6.14 Key slot transmission

51.6.14.1 Key slot assignment

A key slot is assigned to the CC if the key_slot_id field in the Protocol Configuration Register 18 (FR_PCR18) is configured with a value greater than 0 and less than or equal to number_of_static_slots in Protocol Configuration Register 2 (FR_PCR2); otherwise no key slot is assigned.

51.6.14.2 Key slot transmission in *POC:startup*

If a key slot is assigned and the CC is in the *POC:startup* state, startup null frames will be transmitted as specified by FlexRay Communications System Protocol Specification, Version 2.1 Rev A.

51.6.14.3 Key slot transmission in *POC:normal active*

If a key slot is assigned and the CC is in *POC:normal active*, a frame of the type as shown in *Table 1571* is transmitted. If a transmit message buffer is configured for the key slot and a valid message is available, a message frame is transmitted (refer to *Section 51.6.6.2.5*). If no transmit message buffer is configured for the key slot or no valid message is available, a null frame is transmitted (refer to *Section 51.6.6.2.6*).

Table 1571. Key slot frame type

FR_PCR11[key_slot_used_for_sync]	FR_PCR11[key_slot_used_for_startup]	key slot frame type
0	0	Normal frame
0	1	Normal frame(1)
1	0	Sync frame
1	1	Startup frame

1. The frame transmitted has a semantically incorrect header and will be detected as an invalid frame at the receiver.

51.6.15 Sync frame filtering

Each received synchronization frame must pass the Sync Frame Acceptance filter and the Sync Frame Rejection filter before it is considered for clock synchronization. If the synchronization frame filtering is globally disabled (that is, the SFFE control bit in the Module Configuration Register (FR_MCR) is cleared), all received synchronization frames are considered for clock synchronization. If a received synchronization frame did not pass at

least one of the two filters, this frame is processed as a normal frame and is not considered for clock synchronization.

51.6.15.1 Sync frame acceptance filtering

The synchronization frame acceptance filter is implemented as a value-mask filter. The value is configured in the Sync Frame ID Acceptance Filter Value Register (FR_SFIDAFVR) and the mask is configured in the Sync Frame ID Acceptance Filter Mask Register (FR_SFIDAFMR). A received synchronization frame with the frame ID FID passes the sync frame acceptance filter, if *Equation 57* or *Equation 58* evaluates to true.

Equation 57

$$FR_MCR[SFFE] = 0$$

Equation 58

$$FID \,\&\, FR_SFIDAFMR[FMSK] = FR_SFIDAFVR[FVAL] \,\&\, FR_SFIDAFMR[FMSK]$$

Note: Sync frames are transmitted in the static segment only. Thus FID ≤ 1023.

51.6.15.2 Sync frame rejection filtering

The synchronization frame rejection filter is a comparator. The compare value is defined by the Sync Frame ID Rejection Filter Register (FR_SFIDRFR). A received synchronization frame with the frame ID FID passes the sync frame rejection filter if *Equation 59* or *Equation 60* evaluates to true.

Equation 59

$$FR_MCR[SFFE] = 0$$

Equation 60

$$FID \neq FR_SFIDRFR[SYNFRID]$$

Note: Sync frames are transmitted in the static segment only. Thus FID ≤ 1023.

51.6.16 Strobe signal support

The CC provides a number of strobe signals for observing internal protocol timing related signals in the protocol engine. The signals are listed and described in *Table 1456*.

51.6.16.1 Strobe signal assignment

Each of the strobe signals listed in *Table 1456* can be assigned to one of the four strobe ports using the Strobe Signal Control Register (FR_STBSCR). To assign multiple strobe signals, the application must write multiple times to the Strobe Signal Control Register (FR_STBSCR) with appropriate settings.

To read out the current settings for a strobe signal with number *n*, the application must execute the following sequence.


1. Write to FR_STBSCR with WMD = 1 and SEL = *n*. (Updates the SEL field only.)
2. Read STBCSR.
   The SEL field provides *n* and the ENB and STBPSEL fields provides the settings for signal *n*.

51.6.16.2 Strobe signal timing

This section provides detailed timing information of the strobe signals with respect to the protocol engine clock.


The strobe signals display internal PE signals. Due to the internal architecture of the PE, some signals are generated several PE clock cycles before the actual action is performed on the FlexRay bus. These signals are listed in *Table 1456* with a negative clock offset. An example waveform is given in *Figure 1503*.

Figure 1503. Strobe signal timing (type = pulse, clk_offset = –2)



Other signals refer to events that occurred on the FlexRay bus some cycles before the strobe signal is changed. These signals are listed in *Table 1456* with a positive clock offset. An example waveform is given in *Figure 1504*.

Figure 1504. Strobe signal timing (type = pulse, clk_offset = +4)



51.6.17 Timer support

The CC provides two timers that run on the FlexRay time base. Each timer generates a maskable interrupt when it reaches a configured point in time. Timer T1 is an absolute timer. Timer T2 can be configured to be an absolute or a relative timer. Both timers can be configured to be repetitive. In Non-repetitive mode, the timer stops if it expires. In Repetitive mode, the timer is restarted when it expires.

Both timers are active only when the protocol is in *POC:normal active* or *POC:normal passive* state. If the protocol is not in one of these modes, the timers are stopped. The application must restart the timers when the protocol has reached the *POC:normal active* or *POC:normal passive* state.

51.6.17.1 Absolute timer T1

Absolute timer T1 has the protocol cycle count and the macrotick count as the time base. The timer 1 interrupt flag TI1_IF in the Protocol Interrupt Flag Register 0 (FR_PIFR0) is set at the macrotick start event, if *Equation 61* and *Equation 62* are fulfilled.

Equation 61

$$CYCTR[CTCCNT] \& FR_TI1CYSR[T1_CYC_MSK] = FR_TI1CYSR[T1_CYC_VAL] \& FR_TI1CYSR[T1_CYC_MSK]$$

Equation 62

$$FR_MTCTR[MTCT] = FR_TI1MTOR[T1_MTOFFSET]$$

If the timer 1 interrupt enable bit TI1_IE in the Protocol Interrupt Enable Register 0 (FR_PIER0) is asserted, an interrupt request is generated.

The status bit T1ST is set when the timer is triggered, and is cleared when the timer expires and is non-repetitive. If the timer expires but is repetitive, the T1ST bit is not cleared and the timer is restarted immediately. The T1ST is cleared when the timer is stopped.

The corresponding interrupt condition (that is, when *Equation 61* and *Equation 62* are fulfilled) also leads to an event-out indication on an output port (fr_evt_tim1) based on the FR_PEOER[TIM1_EE].

51.6.17.2 Absolute/relative timer T2

Timer T2 can be configured to be an absolute or relative timer by setting the T2_CFG control bit in the Timer Configuration and Control Register (FR_TICCR). The status bit T2ST is set when the timer is triggered, and is cleared when the timer expires and is non-repetitive. If the timer expires but is repetitive, the T2ST bit is not cleared and the timer is restarted immediately. The T2ST is cleared when the timer is stopped.

51.6.17.2.1 Absolute timer T2

If timer T2 is configured as an absolute timer, it has the same functionality as timer T1 but the configuration from Timer 2 Configuration Register 0 (FR_TI2CR0) and Timer 2 Configuration Register 1 (FR_TI2CR1) is used. When timer T2 expires, the interrupt flag TI2_IF in the Protocol Interrupt Flag Register 0 (FR_PIFR0) is set. If the timer 1 interrupt enable bit TI1_IE in the Protocol Interrupt Enable Register 0 (FR_PIER0) is asserted, an interrupt request is generated.

The corresponding interrupt condition for T2 also leads to an event out indication on an output port (*fr_evt_tim2*) based on the FR_PEOER[TIM2_EE].

51.6.17.2.2 Relative Timer T2


If timer T2 is configured as a relative timer, the interrupt flag TI2_IF in the Protocol Interrupt Flag Register 0 (FR_PIFR0) is set when the programmed amount of macroticks MT[31:0] – defined by Timer 2 Configuration Register 0 (FR_TI2CR0) and Timer 2 Configuration Register 1 (FR_TI2CR1) – has elapsed since the trigger or restart of timer T2. The relative timer is implemented as a down counter and expires when it has reached 0. At the macrotick start event, the value of MT[31:0] is checked and then decremented. Thus, if the timer is started with MT[31:0] == 0, it expires at the next macrotick start.The corresponding interrupt condition for T2 also leads to an event out indication on an output port (*fr_evt_tim2*) based on the FR_PEOER[TIM2_EE].

51.6.18 Slot status monitoring

The CC provides several means for slot status monitoring. All slot status monitors use the same slot status vector provided by the PE. The PE provides a slot status vector for each static slot, for each dynamic slot, for the symbol window, and for the NIT, on a per-channel base. The content of the slot status vector is described in *Table 1572*. The PE provides the

slot status vector within the first macrotick after the end of the related slot/window/NIT, as shown in *Figure 1505*.

Figure 1505. Slot status vector update



Note: The slot status for the NIT of cycle n is provided after the start of cycle n+1.

Table 1572. Slot status content

Slot	Status content

Static/dynamic slot	Slot-related status
	vSS!ValidFrame: valid frame received
	vSS!SyntaxError: syntax error occurred while receiving
	vSS!ContentError: content error occurred while receiving
	vSS!BViolation: boundary violation while receiving
	for slots in which the module transmits:
	vSS!TxConflict: reception ongoing while transmission starts
	for slots in which the module does not transmit:
	vSS!TxConflict: reception ongoing while transmission starts
	first valid - channel that has received the first valid frame
	Received-frame-related status
	extracted from
	a) header of valid frame, if vSS!ValidFrame = 1
	b) last received header, if vSS!ValidFrame = 0
	c) set to 0, if nothing was received
	vRF!Header!NFIndicator: null frame indicator (0 for null frame)
	vRF!Header!SuFIndicator: startup frame indicator
	vRF!Header!SyFIndicator: sync frame indicator

Symbol window	Window-related status *vSS!ValidFrame*: always 0 *vSS!ContentError*: content error occurred while receiving *vSS!SyntaxError*: syntax error occurred while receiving *vSS!BViolation*: boundary violation while receiving *vSS!TxConflict*: reception ongoing while transmission starts Received-symbol-related status *vSS!ValidMTS*: valid Media Test Access Symbol received Received-frame-related status see static/dynamic slot

Table 1572. Slot status content (continued)

Slot	Status content
NIT	NIT-related status *vSS!ValidFrame*: always 0 *vSS!ContentError*: content error occurred while receiving *vSS!SyntaxError*: syntax error occurred while receiving *vSS!BViolation*: boundary violation while receiving *vSS!TxConflict*: always 0 Received-frame-related status see static/dynamic slot

51.6.18.1 Channel status error counter registers

The two channel status error counter registers, Channel A Status Error Counter Register (FR_CASERCR) and Channel B Status Error Counter Register (FR_CBSERCR) are incremented by one if at least one of four slot status error bits, *vSS!SyntaxError*, *vSS!ContentError*, *vSS!BViolation*, or *vSS!TxConflict* is set to 1. The status vectors for all slots in the static and dynamic segment, in the symbol window, and in the NIT are taken into account. The counters wrap around after they have reached the maximum value.

51.6.18.2 Protocol status registers

The Protocol Status Register 2 (FR_PSR2) provides slot status information about the NIT and the symbol window. The Protocol Status Register 3 (FR_PSR3) provides aggregated slot status information.


51.6.18.3 Slot status registers

The eight slot status registers, Slot Status Registers (FR_SSR0–FR_SSR7), can be used to observe the status of static slots, dynamic slots, the symbol window, or the NIT without individual message buffers. These registers provide all slot status-related and received frame/symbol-related status information, as given in *Table 1572*, except for the *first valid* indicator for non-transmission slots.

51.6.18.4 Slot status counter registers

The CC provides four slot status error counter registers, Slot Status Counter Registers (FR_SSCR0–FR_SSCR3). Each of these slot status counter registers is updated with the value of an internal slot status counter at the start of a communication cycle. The internal slot status counter is incremented if its increment condition, defined by the Slot Status Counter Condition Register (FR_SSCCR), matches the status vector provided by the PE. All static slots, the symbol window, and the NIT status are taken into account. *Dynamic* slots are *excluded*. The internal slot status counting and update timing is shown in *Figure 1506*.

Figure 1506. Slot status counting and FR_SSCR*n* update



The PE provides the status of the NIT in the first slot of the next cycle. Due to these facts, the FR_SSCR*n* register reflects, in cycle n, the status of the NIT of cycle n – 2, and the status of all static slots and the symbol window of cycle n – 1.

The increment condition for each slot status counter consists of two parts: the frame-related condition part and the slot-related condition part. The internal slot status counter FR_SSCR*n*_INT is incremented if at least one of the following conditions is fulfilled:

1. Frame-related condition:

- (FR_SSCCR*n*[VFR] | FR_SSCCR*n*[SYF] | FR_SSCCR*n*[NUF] | FR_SSCCR*n*[SUF]) // count on frame condition
  = 1;

cycle start

and

- ((~FR_SSCCR*n*[VFR] | vSS!ValidFrame) & // valid frame restriction
  (~FR_SSCCR*n*[SYF] | vRF!Header!SyFIndicator) & // sync frame indicator restriction
  (~FR_SSCCR*n*[NUF] | ~vRF!Header!NFIndicator) & // null frame indicator restriction
  (~FR_SSCCR*n*[SUF] | vRF!Header!SuFIndicator)) // startup frame indicator restriction
  = 1;

Note: The indicator bits SYF, NUF, and SUF are valid only when a valid frame was received. Thus, the VFR must always be set whenever the count-on-frame condition is used.

2. Slot-related condition:

- ((FR_SSCCR*n*[STATUSMASK[3]] & vSS!ContentError) | // increment on content error
  (FR_SSCCR*n*[STATUSMASK[2]] & vSS!SyntaxError) | // increment on syntax error
  (FR_SSCCR*n*[STATUSMASK[1]] & vSS!BViolation) | // increment on boundary violation
  (FR_SSCCR*n*[STATUSMASK[0]] & vSS!TxConflict)) // increment on transmission conflict
  = 1;

If the slot status counter is in Single-cycle mode (that is, FR_SSCCR*n*[MCY] = 0), the internal slot status counter FR_SSCR*n*_INT is reset at each cycle start. If the slot status counter is in Multicycle mode (that is, FR_SSCCR*n*[MCY] = 1), the counter is not reset and incremented until the maximum value is reached.

51.6.18.5 Message buffer slot status field

Each individual message buffer and each FIFO message buffer provides a slot status field, which provides the information shown in *Table 1572* for the static/dynamic slot. The update conditions for the slot status field depend on the message buffer type. Refer to the Message Buffer Update sections in *Section 51.6.3.4.1*.

51.6.19 System bus access

This section provides a description of the system bus access failures and the related CC behavior. System bus access failures may occur when the CC transfers data to or from the FlexRay memory area.

The system bus access failure types are described in *Section 51.6.19.1*.

The behavior of the CC after the occurrence of a system bus access failure is described in *Section 51.6.19.2*.

51.6.19.1 System bus access failure types

This section describes the two types of system bus access failures.

51.6.19.1.1 System bus illegal address access

A system bus illegal address access is detected when the CC has used an illegal or invalid address to access the FlexRay system memory area. There are three conditions that are treated as a system bus illegal address access:

- The system bus subsystem detects a CC access to an illegal system memory address.
- The CC detects the usage of an data field offset with the value of 0.
- The CC detects a memory error while reading a data field offset from the CHI LRAM memory (refer to *Section 51.6.24.3.1*).

If a system bus illegal address access is detected, the CC sets the ILSA_EF flag in the CHI Error Flag Register (FR_CHIERFR).

51.6.19.1.2 System bus access timeout

A system bus access timeout is detected if an access to the FlexRay memory area is not finished in time. The timeout value is derived from the SYMATOR[TIMEOUT] setting (refer to *Section 51.7.1.1*).

If a system bus access timeout is detected, the CC sets the SBCF_EF flag in the CHI Error Flag Register (FR_CHIERFR).

51.6.19.2 System bus access failure response

This section describes the two types of behavior of the CC after the occurrence of a system bus access failure. The actual behavior is defined by the SBFF bit in the Module Configuration Register (FR_MCR).

51.6.19.2.1 Continue after system bus access failure

If FR_MCR[SBFF] is 0, the CC will continue its operation after the occurrence of the system bus access failure, but it will not generate any system bus accesses until the start of the next communication cycle. Since no data is read from or written to the FlexRay memory

area, no messages are received or transmitted. Consequently, none of the individual message buffers or receive FIFOs will be updated until the next communication cycle starts.

If a frame is under transmission when the system bus failure occurs, a correct frame is generated in which the remaining header and frame data are replaced by all zeros. Depending on the point in time, this can affect the PPI bit, the header CRC, the payload length in the case of a dynamic slot, and the payload data. Starting from the next slot in the current cycle, no frames will be transmitted or received, except for the key slot; a sync or startup null-frame is transmitted if the key slot is assigned.

If a frame is received when the system bus failure occurs, the reception is aborted and the related receive message buffer is not updated.

Normal operation is resumed after the start of next communication cycle.

51.6.19.2.2 Freeze after system bus access failure

If FR_MCR[SBFF] is set to 1, the CC will go into Freeze mode immediately after the occurrence of one of the system bus access failures.

51.6.20 Interrupt support

The CC provides 300 individual interrupt sources and five combined interrupt sources.

51.6.20.1 Individual interrupt sources

51.6.20.1.1 Message buffer interrupts

The CC provides 256 message buffer interrupt sources.

Each individual message buffer provides an interrupt flag FR_MBCCSR*n*[MBIF] and an interrupt enable bit FR_MBCCSR*n*[MBIE]. The CC sets the interrupt flag when the slot status of the message buffer was updated. If the interrupt enable bit is asserted, an interrupt request is generated.

51.6.20.1.2 FIFO interrupts

The CC provides two FIFO interrupt sources.

Each of the two FIFOs provides a Receive FIFO Almost Full Interrupt Flag. The CC sets the Receive FIFO Almost Full Interrupt Flags (FR_GIFER[FAFBIF], FR_GIFER[FAFAIF]) in the Global Interrupt Flag and Enable Register (FR_GIFER) if the corresponding receive FIFO fill level exceeds the defined watermark.

51.6.20.1.2.1 Wakeup interrupt

The CC provides one interrupt source related to the wakeup.

The CC sets the Wakeup Interrupt Flag FR_GIFER[WUPIF] when it has received a wakeup symbol on the FlexRay bus. The CC generates an interrupt request if the interrupt enable bit FR_GIFER[WUPIE] is asserted.

51.6.20.1.2.2 Protocol interrupts

The CC provides 25 interrupt sources for protocol-related events. For details, refer to the Protocol Interrupt Flag Register 0 (FR_PIFR0) and Protocol Interrupt Flag Register 1 (FR_PIFR1). Each interrupt source has its own interrupt enable bit.

51.6.20.1.2.3 CHI interrupts

The CC provides 16 interrupt sources for CHI-related error events. For details, refer to the CHI Error Flag Register (FR_CHIERFR). There is one common interrupt enable bit FR_GIFER[CHIE] for all CHI error interrupt sources.

51.6.20.2 Combined interrupt sources

Each combined interrupt source generates an interrupt request only when at least one of the interrupt sources that is combined generates an interrupt request.

51.6.20.2.1 Receive message buffer interrupt

The receive message buffer interrupt request is generated when at least one of the individual receive message buffers generates an interrupt request MBXIRQ[n] and the interrupt enable bit FR_GIFER[RBIE] is set.

51.6.20.2.2 Transmit message buffer interrupt

The transmit message buffer interrupt request is generated when at least one of the individual transmit message buffers generates an interrupt request MBXIRQ[n] and the interrupt enable bit FR_GIFER[TBIE] is asserted.

51.6.20.2.3 Protocol interrupt

The protocol interrupt request is generated when at least one of the individual protocol interrupt sources generates an interrupt request and the interrupt enable bit FR_GIFER[PRIE] is set.

51.6.20.2.4 CHI interrupt

The CHI interrupt request is generated when at least one of the individual chi error interrupt sources generates an interrupt request and the interrupt enable bit FR_GIFER[CHIE] is set.

51.6.20.2.5 Module interrupt

The module interrupt request is generated if at least one of the combined interrupt sources generates an interrupt request and the interrupt enable bit FR_GIFER[MIE] is set.

Figure 1507. Scheme of FR_GIFER interrupt signal generation




Figure 1508. FR_EEIFER interrupt signal generation scheme





Figure 1509. FR_CIFR flag generation scheme



51.6.21 Lower bit rate support

The CC supports a number of lower bit rates on the FlexRay bus channels. The lower bit rates are implemented by modifying the duration of the microtick *pdMicrotick*, the number of samples per microtick *pSamplesPerMicrotick*, the number of samples per bit *cSamplesPerBit*, and the strobe offset *cStrobeOffset.* The application configures the FlexRay channel bit rate by setting the BITRATE field in the Module Configuration Register (FR_MCR). The protocol values are set internally. The available bit rates, the related BITRATE field configuration settings, and the related protocol parameter values are shown in *Table 1573*.

Table 1573. FlexRay channel bit rate control

FlexRay channel bit rate [Mbit/s]	FR_MCR[BITRATE]	*pdMicrotick* [ns]	*gdSampleClockPeriod* [ns]	pSamplesPerMicrotick	cSamplesPerBit	cStrobeOffset
10.0	000	25.0	12.5	2	8	5
8.0	011	25.0	12.5	2	10	6
5.0	001	25.0	25.0	1	8	5
2.5	010	50.0	50.0	1	8	5

Note: The bit rate of 8 Mbit/s is not defined by the FlexRay Communications System Protocol Specification, Version 2.1 Rev A.

51.6.22 PE data memory (PE DRAM)

The PE data memory (PE DRAM) is 128 word, 16-bit wide memory with byte access that contains the program data of the PE internal CPU. The PE DRAM is divided into two banks of 8 bits each. The memory data [7:0] is assigned to BANK0 and the memory data [15:8] is assigned to BANK1.

Table 1574. PE DRAM layout

ADDR	BANK1	BANK0
0x00	byte1	byte0
0x01	byte3	byte2
…		
0x7F	byte255	byte254

The FlexRay module provides means to access the PE DRAM from the application. The PE DRAM application access is initiated and controlled via *Section 51.5.2.10: PE DRAM Access Register (FR_PEDRAR)* and *Section 51.5.2.11: PE DRAM Data Register (FR_PEDRDR)*. This functionality is used to check the memory error detection.

51.6.22.1 PE DRAM read access

A read access from the PE DRAM can be initiated in any protocol state. The following sequence describes a read access from the PE DRAM address 0x70.

1. FR_PEDRAR:= 0x50E0;
   // INST=0x5; ADDR=070
2. Wait until FR_PEDRAR[DAD] == 1;
   // wait for end of PE DRAM access
3. val = FR_PEDRDR[DATA];
   // read PE DRAM data

The read access is handled by the PE internal CPU with the lowest execution priority. This may cause a response delay with a maximum of 1000 PE clock cycle (25 µs).

51.6.22.2 PE DRAM write access

A write access into the PE DRAM can be initiated in any protocol state. The following sequence describes a write access to the PE DRAM address 0x70.

1. FR_PEDRDR:= DATA;
   // write value to be written into data register
2. FR_PEDRAR:= 0x30E0;
   // INST=0x3; ADDR=0x70
3. wait until FR_PEDRAR[DAD] == 1;
   // wait for end of PE DRAM access
4. val = FR_PEDRDR[DATA];
   // read back PE DRAM data

The write access is handled by the PE internal CPU with the lowest execution priority. This may cause a response delay with a maximum of 1000 PE clock cycle (25 µs).

If the conditions given in *Section 51.6.22.3: PE DRAM write access limitations* are fulfilled, the data provided in PE DRAM Access Register (FR_PEDRAR) is written into the PE DRAM, read back in the next clock cycle, and stored into the PE DRAM Access Register (FR_PEDRAR). Otherwise, data is not written into the PE DRAM and 0x0000 is stored into the PE DRAM Access Register (FR_PEDRAR).

51.6.22.3 PE DRAM write access limitations

The PE DRAM is used by the protocol engine if the module is not in *POC:default config* state. The only address not used by the protocol engine is 0x70. To prevent the corruption of protocol engine data the following PE DRAM write access limitations apply for application writes.

1. When the module is in *POC:default config* state, all PE DRAM addresses are writable.
2. When the module is not in *POC:default config* state, only PE DRAM address 0x70 is writable.

51.6.23 CHI lookup-table memory (CHI LRAM)

The CHI lookup-table memory (CHI LRAM) is a CHI-internal memory that contains the message buffer configuration data and the data field offsets for the physical message buffers. The configuration data for two message buffers or six data field offsets are contained in one memory row. The CHI LRAM is divided into six memory banks.

Table 1575. CHI LRAM layout

ADR	BANK5	BANK4	BANK3	BANK2	BANK1	BANK0
0x00	FR_MBIDXR1	FR_MBFIDR1	FR_MBCCFR1	FR_MBIDXR0	FR_MBFIDR0	FR_MBCCFR0
0x01	FR_MBIDXR3	FR_MBFIDR3	FR_MBCCFR3	FR_MBIDXR2	FR_MBFIDR2	FR_MBCCFR2
…						
0x7F	FR_MBIDXR255	FR_MBFIDR255	FR_MBCCFR255	FR_MBIDXR254	FR_MBFIDR254	FR_MBCCFR254
0x80	FR_MBDOR5	FR_MBDOR4	FR_MBDOR3	FR_MBDOR2	FR_MBDOR1	FR_MBDOR0
…						
0xAB	-	-	-	-	FR_MBDOR259	FR_MBDOR258
0xAC	FR_LEETR5	FR_LEETR4	FR_LEETR3	FR_LEETR2	FR_LEETR1	FR_LEETR0

51.6.23.1 CHI LRAM read and write access

The CHI LRAM is accessed by the application via regular register read and write accesses.

51.6.24 Memory content error detection

The FlexRay module provides integrated memory content error detection for both the CHI LRAM and PE DRAM, and memory content error correction for the PE DRAM. The memory error detection for the CHI LRAM uses a standard Hamming code with a Hamming distance of 3 and detects all single-bit and double-bit errors (SEDDED). The memory error detection and correction for the PE DRAM uses an enhanced Hamming code with a Hamming distance of 4 and detects and corrects all single-bit errors and detects all double-bit errors (SECDED).

This section describes the reporting of the occurrence of memory content errors, the reaction of the module on the occurrence, and how the application can inject memory errors in order to trigger the report and response behavior.

51.6.24.1 Memory error types

A memory error is the distortion of one or more bits read out of the memory. The reading of the values of all zeros and all ones is considered as a special case. The FlexRay module detects and indicates the memory errors as shown in *Table 1576*. The entries on the top have higher priority.

Each memory read access reads out *all* banks of the addressed row and runs error detection on *all* banks, even in the case that the application has triggered a read from only one bank. This may lead to the reporting of an memory error if at least one bank contains a memory error, even if an error-free bank has been read.

Table 1576. Detected memory error types

Memory	Priority	Memory data	Indication
CHI LRAM	0 (highest)	All zeros	Non-corrected error
PE DRAM			Non-corrected error
CHI LRAM		All ones	Non-corrected error
PE DRAM			
CHI LRAM	1 (lowest)	One bit flipped	Non-corrected error
PE DRAM			Corrected error
CHI LRAM		Two bits flipped	Non-corrected error
PE DRAM			
CHI LRAM		Three or more bits flipped	One out of {no error, non-corrected error}, defined by coding given in *Section 51.6.24.2.3* and *Section 51.6.24.2.4*
PE DRAM			One out of {no error, corrected error, non-corrected error}, defined by coding given in *Section 51.6.24.2.1* and *Note: on page 2386*

51.6.24.2 Memory error reporting

The memory error reporting is enabled only if the ECC functionality enable bit ECCE in the Module Configuration Register (FR_MCR) is set.

For each of the two memories, there are two sets of internal registers to store the detection of one corrected and one non-corrected memory error.

If a memory error is detected, the module checks whether the related error interrupt flag in the ECC Error Interrupt Flag and Enable Register (FR_EEIFER) is set.

- If the error interrupt flag is set, the related internal error reporting register is not updated and the related error overflow flag is set to 1 to indicate a loss of error condition.
- If the error interrupt flag is not set, the internal reporting register is updated and the error interrupt flag is set to 1. If two or more memory errors of the same type are detected, the error for the bank with the lower bank number will be reported, and the error overflow flag will be set to 1.

If a memory error is detected for at least two banks of one memory, the related error overflow flag is set to 1 to indicate a loss of error condition.

In addition to the above, the error indications (corrected/non-corrected) along with the failing address are sent out from the module for external error logging and corrective actions by the software.

51.6.24.2.1 PE DRAM checkbits

The coding of the checkbits reported in ECC Error Report Code Register (FR_EERCR) for PE DRAM memory errors is shown in *Table 1576*. This table shows the implemented enhanced Hamming code. If the error injection was applied to distort the checkbits, then the distorted checkbits are reported.

Table 1577. PE DRAM checkbits coding

CODE	CODE				DATA							
	3	2	1	0	7	6	5	4	3	2	1	0
4(1)	X	X	X	X	X	X	X	X	X	X	X	X
3(2)	—	—	—	—	X	X	X	X	—	—	—	—
2	—	—	—	—	X	—	—	—	X	X	X	—
1	—	—	—	—	—	X	X	—	X	X	—	X
0	—	—	—	—	—	X	—	X	X	—	X	X

1. The checkbit CODE[4] is set to 1 if and only if there is an even number of 1's in columns with X.
2. The checkbits CODE[3]… CODE[0] are set to 1 if and only if there is an odd number of 1's in all columns with X.

Note: This coding of the checkbit ensures that neither 0x000 nor 0xFFF are valid code words written into the memory.

51.6.24.2.2 PE DRAM syndrome

The coding of the syndrome reported in the ECC Error Report Code Register (FR_EERCR) for PE DRAM memory errors is shown in *Table 1578*.

Table 1578. FR_EERCR[CODE] PE DRAM syndrome coding

FR_EERCR[CODE]		Description
[4]	[3:0]	
0x1	0x0	No Error (never appears in error report registers)
0x0	0x0	If data == 0: Non Corrected Error (Dedicated Handling of All Zero Code Word) If data!= 0: Corrected Error (Parity Bit 4)
0x0	0x1	Corrected error (parity bit 0)
0x0	0x2	Corrected error (parity bit 1)
0x0	0x3	Corrected error (data bit 0)
0x0	0x4	Corrected error (parity bit 2)
0x0	0x5	Corrected error (data bit 1)
0x0	0x6	Corrected error (data bit 2)
0x0	0x7	Corrected error (data bit 3)
0x0	0x8	Corrected error (parity bit 3)
0x0	0x9	Corrected error (data bit 4)
0x0	0xA	Corrected error (data bit 5)
0x0	0xB	Corrected error (data bit 6)
0x0	0xC	Corrected error (data bit 7)
0x0	0xD–0xF	Non-corrected error
0x1	0x1–0xF	Non-corrected error

51.6.24.2.3 CHI LRAM checkbits

The coding of the checkbits reported in ECC Error Report Code Register (FR_EERCR) for CHI LRAM memory errors is shown in *Table 1579*. This table shows the implemented Hamming code. If the error injection was applied to distort the checkbits, then the distorted checkbits are reported.

Table 1579. CHI LRAM checkbits coding

CODE(1)	DATA															
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
4	X	X	X	X	X	—	—	—	—	—	—	—	—	—	—	—
3	—	—	—	—	—	X	X	X	X	X	X	X	—	—	—	—
2	X	X	—	—	—	X	X	X	X	—	—	—	X	X	X	—
1	—	—	X	X	—	X	X	—	—	X	X	—	X	X	—	X
0	X	—	X	—	X	X	—	X	—	X	—	X	X	—	X	X

1. The checkbit CODE[n] is set to 1 if and only if there is an odd number of 1's in all columns with X.

51.6.24.2.4 CHI LRAM syndrome

The coding of the syndrome reported in ECC Error Report Code Register (FR_EERCR) for CHI LRAM memory errors is shown in *Table 1580*.

Table 1580. FR_EERCR[CODE] CHI LRAM syndrome coding

FR_EERCR[CODE]	Description
0x00	No Error (never appears in error report registers)
0x01–0x1F	Non-corrected error

51.6.24.3 Memory error response

The memory error response is enabled only when the ECC functionality enable bit ECCE in the Module Configuration Register (FR_MCR) is set.

In case a *corrected* memory error is detected, the FlexRay module continues its normal operation using the corrected data word. This section describes the behavior of the FlexRay module after the detection of a *non-corrected* memory error.

51.6.24.3.1 CHI LRAM error response after CC read

When the CC is out of the *POC:default config* state, it reads the configuration data and the data field offsets of all utilized message buffers in every slot and in the NIT. If a non-corrected memory error is detected during this module read access, the error response of the module depends on LRAM location where the error occurred.

- If the LRAM address belongs to physical message buffer configuration data the FlexRay module will consider the affected message buffer as disabled for the current

search and will exclude this buffer from the search. The configuration of the affected message buffer is not changed.

  – If the affected message buffer is a Tx message buffer, no frame will be transmitted from this message buffer in the next slot. If the affected message buffer is an Rx message buffer, no frame will be received to this message buffer in the next slot.

- If the LRAM address belongs to the data field offset area and the related physical message buffer is used for Rx or Tx, the first access to the system memory caused by payload read or write yields to the assertion of the FR_CHIERFR[ILSA_EF]. No memory access occurs with respect to payload access for the complete frame.

51.6.24.3.2 CHI LRAM error response after application read

The application can read the content of the CHI LRAM by reading the FR_MBCCFR*n*, FR_MBFIDR*n*, FR_MBIDXR*n*, FR_MBDOR*n* and FR_LEETR*n* registers. If a non-corrected memory error is detected during this kind of read access, the module indicates the detected memory error, delivers the non-corrected data read, and continues its normal operation.

51.6.24.3.3 PE DRAM error response after CC read

If the CC detects a non-corrected memory error during an internal read of program data contained in PE DRAM, this is considered a fatal protocol error and the module enters the protocol freeze state immediately.

51.6.24.3.4 PE DRAM error response after application read in *POC:default config* state

If the CC detects a non-corrected memory error during an application-triggered read from any PE DRAM address and the protocol is in the *POC:default config* state, this is considered a fatal protocol error and the module enters the protocol freeze state. This behavior allows for checking the freeze functionality in case of the detection of non-corrected errors.

51.6.24.3.5 PE DRAM error response after application read out of *POC:default config*

If the CC detects a non-corrected memory error during an application-triggered read from any PE DRAM address and the protocol is not in the *POC:default config* state, this error is not considered a fatal error and the protocol state is not changed. This prevents any interference of the running protocol by PE DRAM error injection reads.

51.6.25 Memory error injection

The error injection functionality is used by the application to inject data errors into the memories to trigger and check the memory error detection functionality.

The error injection is enabled only if the ECC functionality enable bit ECCE in the Module Configuration Register (FR_MCR) and the error injection enable control bit EIE in the ECC Error Report and Injection Control Register (FR_EERICR) are set.

Error Injection mode is configured by the EIM configuration bit in the ECC Error Report and Injection Control Register (FR_EERICR).When error injection is enabled, each write access to the configured memory location will be distorted.

The injector has the same behavior for FlexRay module memory writes and application memory writes.

51.6.25.1 CHI LRAM error injection

The following sequence describes a memory error injection sequence for the CHI LRAM memory. This sequence consists of the error injector setup followed by an application triggered write access to provoke a distortion of the memory content. The content of the CHI LRAM is described in *Table 1575*.

When the CC is in *POC:default config*, there are no limitations for the error injection and no impacts of error injection to the application. For error injection out of *POC:default config,* refer to *Section 51.7.3*.

Injector setup:

1. FR_MCR[ECCE]:= 1;
   // enable ECC functionality
2. FR_EERICR[EIE]:=I_MODE;
   // configure error injection mode
3. FR_EEIAR[MID]:= 1;
   // select CHI LRAM for error injection
4. FR_EEIAR[BANK]:= I_BANK;
   // select bank for error injection; I_BANK = {0,1,2,3,4,5}
5. FR_EEIAR[ADDR]:= I_ADDR;
   // select address for error injection; I_ADDR ≤ 0xAC
6. FR_EEIDR[DATA]:= D_DIST;
   // define data distortion pattern
7. FR_EEICR[CODE]:= C_DIST;
   // define checkbit distortion pattern
8. FR_EERICR[EIE]:=1;
   // enable error injection

Application write access:

If (I_BANK==0) -> FR_MBCCFR(2n) / FR_MBDOR(6k) / FR_LEETR0 := DATA;
If (I_BANK==1) -> FR_MBFIDR(2n) / FR_MBDOR(6k+1) / FR_LEETR1 := DATA;
If (I_BANK==2) -> FR_MBIDXR(2n) / FR_MBDOR(6k+2) / FR_LEETR2 := DATA;
If (I_BANK==3) -> FR_MBCCFR(2n+1) / FR_MBDOR(6k+3) / FR_LEETR3 := DATA;
If (I_BANK==4) -> FR_MBFIDR(2n+1) / FR_MBDOR(6k+4) / FR_LEETR4 := DATA;
If (I_BANK==5) -> FR_MBIDXR(2n+1) / FR_MBDOR(6k+5) / FR_LEETR5 := DATA;
// write DATA to the defined injection bank and injection address (refer to *Table 1575*).

51.6.25.2 PE DRAM error injection

The following sequence describes a memory error injection sequence for the PE DRAM memory. This sequence consists of the error injector setup followed by an application triggered write access to provoke a distortion of the memory content.

When the FlexRay module is in *POC:default config*, there are no limitations for the error injection and no impacts of error injection to the application. For error injection out of *POC:default config,* refer to *Section 51.7.3.2*.

Injector setup:

1. FR_MCR[ECCE]:= 1;
   // enable ECC functionality
2. FR_EERICR[EIE]:=I_MODE;
   // configure error injection mode
3. FR_EEIAR[MID]:= 0;
   // select PE DRAM for error injection
4. FR_EEIAR[BANK]:= I_BANK;
   // define bank for error injection; I_BANK = {0,1}
5. FR_EEIAR[ADDR]:= I_ADDR;
   // define address for error injection; I_ADDR ≤ 0x7F
6. FR_EEIDR[DATA]:= D_DIST;
   // define data distortion pattern
7. FR_EEICR[CODE]:= C_DIST;
   // define checkbit distortion pattern
8. FR_EERICR[EIE]:=1;
   // enable error injection

Application write access (for example, I_ADDR=0x70):


1. FR_PEDRAR:= 0x30E0;
   // INST=0x3; ADDR=0x70
2. wait until FR_PEDRAR[DAD] == 1;
   // wait for end of PE DRAM access
3. val = FR_PEDRDR[DATA]; |
   // get read back PE DRAM data

Note: The write access to the PE DRAM triggers a subsequent read access from PE DRAM in the next cycle, which triggers the detection of the distorted data.

51.6.26 StopWatch function

FlexRay supports a StopWatch function to facilitate OS synchronization to the FlexRay network. This provides a capability to capture the time difference in system clocks between the operating system timer tick and the FlexRay time base. This allows the software synchronization handler to adjust the OS clock to sync with the FR macrotick.

Figure 1510. StopWatch counter logic




As shown here, there is a 32-bit stopwatch counter that resets and starts with each cycle start. This counter runs on the system clock and increments every cycle until an OS tick event is received, after which the counter halts and the count value is transferred to a shadow register. The shadow register (*Section 51.5.2.68: Stop Watch Count Register (FR_STPWR)*) holds the counter value till the host reads all the 32 bits, after which it automatically gets cleared.

The StopWatch logic is controlled through a control bit STPW_EN in the FR_PEOER (*Section 51.5.2.69: Protocol Event Output Enable and StopWatch Control Register (FR_PEOER)*. The counter runs only when this bit is set.

Figure 1511 shows the actual timing of the stopwatch counter logic operation.

Figure 1511. StopWatch function timing diagram



Note: 'Host read' implies that all 32 bits have been read out completely. Any partial read (that is for 8/16 bits access) will not clear the StopWatch count register.

If cycle start and OS tick occur simultaneously, timer will remain at 0. But OS_tick has a 2 stage synchronizer and Cycle_start has a single stage synchronizer into Chi clock domain. So simultaneously here means OS_tick_Pulse and Chi_Cycle_Start occurring at the same cycle.

51.7 Application information

51.7.1 Module configuration

This section describes the essential parts of the module configuration.

51.7.1.1 Configure System Memory Access Timeout Register (FR_SYMATOR)

To ensure reliable operation of the CC, the application must ensure that the TIMEOUT value in the System Memory Access Time-Out Register (FR_SYMATOR) and the CHI clock frequency f_{CHI} in MHz fulfill *Equation 63*[w].

Equation 63

$$0 \leq \text{SYMATOR[TIMEOUT]} \leq \lfloor 0.45 \cdot f_{CHI} - 8 \rfloor$$

For a given SYMATOR[TIMEOUT] value, f_{CHI} can be increased without causing unreliable operation of the CC. The same holds for reducing the SYMATOR[TIMEOUT] value for a given f_{CHI}.

Some examples for maximum values of the SYMATOR[TIMEOUT] for a minimum CHI frequency are given in *Table 1581*.

w. Refer to *Section 51.3: Controller host interface clocking* for all constraints of minimum CHI clock frequency.

Table 1581. Maximum SYMATOR[TIMEOUT] examples

f_{CHI}	SYMATOR[TIMEOUT]	f_{CHI}	SYMATOR[TIMEOUT]
≥ 18 MHz	0	≥ 100 MHz	≤ 37
≥ 23 MHz	≤ 2	≥ 120 MHz	≤ 46
≥ 27 MHz	≤ 4	≥ 140 MHz	≤ 55
≥ 32 MHz	≤ 6	≥ 160 MHz	≤ 64
≥ 60 MHz	≤ 19	≥ 180 MHz	≤ 73
≥ 80 MHz	≤ 28	≥ 200 MHz	≤ 82

51.7.1.1.1 System bus wait state constraints

The SYMATOR[TIMEOUT] value corresponds directly to a certain acceptable number of wait states on the system bus.

For single-channel configurations and situations in which the sync frame table generation functionality is *not* used (FR_SFTCCSR[SDVEN,SIDEN] = 0), no timeout will be detected if fewer than 2 × SYMATOR[TIMEOUT] + 1 wait states will be seen on the system bus for each system bus access.

For dual-channel configurations, or situations in which the sync frame table generation functionality is used, no timeout will be detected if fewer than SYMATOR[TIMEOUT] – 1 wait states will be seen on the system bus for each system bus access.

51.7.1.2 Configure data field offsets

The data field offsets are located in the Message Buffer Data Field Offset Registers (FR_MBDORn) and Receive FIFO Start Data Offset Register (FR_RFSDOR). The application has to configure the data field offset values for all message buffers that are used.

When the module is enabled, the initialization value of the FR_MBDOR*n*[MBDO] and FR_RFSDOR[SDO] is 0. This value is considered to be illegal (refer to *Section 51.6.19.1.1*).

51.7.2 Initialization sequence

This section describes the steps required to initialize the CC. The first subsection describes the steps required after a system reset; the second section describes the steps required after preceding shutdown of the CC.

51.7.2.1 Module initialization

This section describes the module-related initialization steps after a system reset.

1. Configure the CC.
   a) Configure the control bits in the Module Configuration Register (FR_MCR).
   b) Configure the system memory base address in the System Memory Base Address Register (FR_SYMBADR).
2. Enable the CC.
   a) Write 1 to the module enable bit MEN in the Module Configuration Register (FR_MCR).

The CC now enters Normal mode. The application can commence with the protocol initialization described in *Section 51.7.2.2*.

51.7.2.2 Protocol initialization

This section describes the protocol-related initialization steps.

1. Configure the Protocol Engine.
   a) Issue CONFIG command via the Protocol Operation Control Register (FR_POCR).
   b) Wait for *POC:config* in the Protocol Status Register 0 (FR_PSR0).
   c) Configure the FR_PCR0,..., FR_PCR30 registers to set all protocol parameters.
2. Configure the message buffers and FIFOs.
   a) Set the number of message buffers used and the message buffer segmentation in the Message Buffer Segment Size and Utilization Register (FR_MBSSUTR).
   b) Define the message buffer data size in the Message Buffer Data Size Register (FR_MBDSR).
   c) Configure each message buffer by setting the configuration values in the Message Buffer Configuration, Control, Status Registers (FR_MBCCSRn), Message Buffer Cycle Counter Filter Registers (FR_MBCCFRn), Message Buffer Frame ID Registers (FR_MBFIDRn), and Message Buffer Index Registers (FR_MBIDXRn).
   d) Configure the FIFOs.
   e) Issue CONFIG_COMPLETE command via the Protocol Operation Control Register (FR_POCR).
   f) Wait for *POC:ready* in the Protocol Status Register 0 (FR_PSR0).

After this sequence, the CC is configured as a FlexRay node and is ready to integrate into the FlexRay cluster.

51.7.2.3 CHI LRAM initialization

The CHI LRAM initialization is performed by the CC when it leaves Disabled mode. The initialization runs for 173 CHI clock cycles. All fields in the FR_MBCCSR*n*, FR_MBCCFR*n*, FR_MBFIDR*n*, FR_MBDOR*n* and LEETR*n* registers are initialized to 0. All application read or write accesses to these registers are delayed until the initialization is finished.

51.7.2.4 PE DRAM initialization

The PE DRAM initialization is performed by the CC in the *POC:default config* state. This initialization runs for 4.8 µs and will delay the state transition from *POC:default config* into *POC:config*.

51.7.3 Memory error injection out of *POC:default config*

This section provides information for application-driven memory error injection out if *POC:default config.* The CC provides the means to inject memory errors from the application without any impacts to the internal protocol operation of the CC.

51.7.3.1 CHI LRAM error injection out of *POC:default config*

The CC will never perform any internal read access from the LRAM ECC Error Test Registers (FR_LEETRn). Any memory errors injected into these CHI LRAM locations will never be detected by internal access, independently from the protocol state.

The application should use these registers and related CHI LRAM location to inject memory errors into the CHI LRAM. The injection sequence is described in *Section 51.6.25.1*.

51.7.3.2 PE DRAM error injection out of *POC:default config*

The CC will never perform any internal read access from the PE DRAM address 0x70. This is the only PE DRAM address writable by the application out of the *POC:default config* state.

The application should use these PE DRAM locations to inject memory errors into the PE DRAM. The injection sequence is described in *Section 51.6.25.2*.

51.7.4 Shutdown sequence

This section describes a secure shutdown sequence to stop the CC gracefully. The main targets of this sequence are:

- Finish all ongoing reception and transmission
- Do not corrupt FlexRay bus and do not disturb ongoing FlexRay bus communication

For a graceful shutdown, the application should perform the following tasks:

1. Disable all enabled message buffers.
   a) Repeatedly write 1 to FR_MBCCSR*n*[EDT] until FR_MBCCSR*n*[EDS] == 0.
2. Stop the Protocol Engine.
   a) Issue HALT command via Protocol Operation Control Register (FR_POCR).
   b) Wait for *POC:halt* in Protocol Status Register 0 (FR_PSR0).

51.7.5 Number of usable message buffers

This section describes the required minimum CHI clock frequency for a specified number of utilized message buffers configured in the Message Buffer Segment Size and Utilization Register (FR_MBSSUTR), a configured mini-slot length *gdMinislot*, and a configured nominal macrotick length *gdMacrotick*[x].

Additional constraints for the minimum CHI clock frequency are given in *Section 51.3*.

The CC uses a sequential search algorithm to determine the individual message buffer assigned or subscribed to the next slot. This search is started at the start of the slot and must be finished before the start of the next slot.

x. Refer to *Section 51.3: Controller host interface clocking* for all constraints of minimum CHI clock frequency.

The shortest FlexRay slot is a corrected empty dynamic slot. A corrected empty dynamic slot is a mini-slot and consists of *gdMinislot* corrected macroticks with a duration of *gdMacrotick*. The minimum duration of a corrected macrotick is $gdMacrotick_{min}$ = 39 µT. This results in a minimum length of a correct slot.

Equation 64

$$\Delta_{slotmin} = 39 \cdot pdMicrotick \cdot gdMinislot$$

The message buffer search engine runs on the CHI clock and evaluates one individual message buffer per CHI clock cycle. For internal status update operations and to account for clock domain crossing jitter, an additional amount of 27 CHI clock cycles is required to ensure correct search engine operation.

For a given number of utilized message buffers FR_MBSSUTR[LAST_MB_UTIL] + 1 and for a given CHI clock frequency f_{chi}, this results in a search duration of

Equation 65

$$\Delta_{search} = \frac{1}{f_{chi}} \cdot (FR_MBSSUTR[LAST_MB_UTIL]+27)$$

The message buffer search must be finished within one slot which requires that *Equation 66* must be fulfilled:

Equation 66

$$\Delta_{search} \leq \Delta_{slotmin}$$

This results in the formula given in *Equation 67* which determines the required minimum CHI frequency for a given number of message buffers that are utilized.

Equation 67

$$f_{chi} \geq \frac{(FR_MBSSUTR[LAST_MB_UTIL]+27)}{39 \cdot pdMicrotick \cdot gdMinislot}$$

The required minimum CHI Clock frequency for a selected set of relevant protocol parameters and for the LAST_MB_UTIL field in the Message Buffer Segment Size and Utilization Register (FR_MBSSUTR) set to 255 is given in *Table 1582*.

Table 1582. Minimum CHI clock frequency [MHz] examples (256 message buffers used)

pdMicrotick [ns]	gdMinislot					
	2	3	4	5	6	7
25.0	145.2	96.8	72.6	58.1	48.4	41.5
50.0	72.6	48.4	36.3	29.1	24.2	20.8

Note: If the minimum CHI frequency is not met the CHIERFR[MBS_EF] flag is set. Refer to Section 51.5.2.18: CHI Error Flag Register (FR_CHIERFR) for details.

51.7.6 Protocol control command execution

This section considers the issues of the protocol control command execution.

The application issues any of the protocol control commands listed in the POCCMD field of *Table 1462* by writing the command to the POCCMD field of the Protocol Operation Control Register (FR_POCR). As a result the CC sets the BSY bit while the command is transferred to the PE. When the PE has accepted the command, the BSY flag is cleared. All commands are accepted by the PE.

The PE maintains a protocol command vector. For each command that was accepted by the PE, the PE sets the corresponding command bit in the protocol command vector. If a command is issued while the corresponding command bit is set, the command is not queued and is lost.

If the command execution block of the PE is idle, it selects the next accepted protocol command with the highest priority from the current protocol command vector according to the protocol control command priorities given in *Table 1583*. If the current protocol state does not allow the execution of this protocol command (refer to POC state changes in *FlexRay Communications System Protocol Specification, Version 2.1 Rev A*) the CC asserts the illegal protocol command interrupt flag IPC_IF in the Protocol Interrupt Flag Register 1 (FR_PIFR1). The protocol command is not executed in this case.

Some protocol commands may be interrupted by other commands or the detection of a fatal protocol error as indicated by *Table 1583*. If the application issues the FREEZE or READY command, or if the PE detects a fatal protocol error, some commands already stored in the command vector will be removed from this vector.

Table 1583. Protocol control command priorities

Protocol command	Priority	Interrupted by	Cleared and terminated by
FREEZE	(Highest) 1	None	
READY	2		
CONFIG_COMPLETE	3		
ALL_SLOTS	4	FREEZE, READY, CONFIG_COMPLET, fatal protocol error	FREEZE, READY, CONFIG_COMPLETE, fatal protocol error
ALLOW_COLDSTART	5		
RUN	6		FREEZE, fatal protocol error
WAKEUP	7		FREEZE, fatal protocol error
DEFAULT_CONFIG	8		FREEZE, fatal protocol error
CONFIG	9		
HALT	(Lowest) 10		FREEZE, READY, CONFIG_COMPLETE, fatal protocol error

51.7.7 Message buffer search on simple message buffer configuration

This section describes the message buffer search behavior for a simplified message buffer configuration. The FIFO behavior is not considered in this section.

51.7.7.1 Simple message buffer configuration

A simple message buffer configuration is a configuration that has at most one transmit message buffer and at most one receive message buffer assigned to a slot *s*. The simple configuration used in this section utilizes two message buffers, one single buffered transmit message buffer and one receive message buffer.

The transmit message buffer has the message buffer number *t* and has the following configuration.

Table 1584. Transmit buffer configuration

Register	Field	Value	Description
FR_MBCCSR*t*	MTD	1	Transmit buffer
FR_MBCCFR*t*	MTM	0	Event Transition mode
	CHA	1	Assigned to channel A
	CHB	0	Not assigned to channel B
	CCFE	1	Cycle counter filter enabled
	CCFMSK	000011	Cycle set = {4n} = {0,4,8,12,…}
	CCFVAL	000000	
FR_MBFIDR*t*	FID	S	Assigned to slot s

The availability of data in the transmit buffer is indicated by the commit bit FR_MBCCSRt[CMT] and the lock bit FR_MBCCSRt[LCKS].

The receive message buffer has the message buffer number *r* and has the following configuration.

Table 1585. Receive buffer configuration

Register	Field	Value	Description
FR_MBCCSR*r*	MTD	0	Receive buffer
FR_MBCCFR*r*	MTM	—	N/A
	CHA	1	Assigned to channel A
	CHB	0	Not assigned to channel B
	CCFE	1	Cycle counter filter enabled
	CCFMSK	000001	Cycle set = {2n} = {0,2,4,6,…}
	CCFVAL	000000	
FR_MBFIDR*r*	FID	S	Subscribed slot

Furthermore the assumption is that both message buffers are enabled (FR_MBCCSR*t*[EDS] = 1 and FR_MBCCSR*r*[EDS] = 1).

Note: The cycle set {4n+2} = {2,6,10,…} is assigned to the receive buffer only.

The cycle set {4n} = {0,4,8,12,…} is assigned to both buffers.

51.7.7.2 Behavior in static segment

In this case, both message buffers are assigned to a slot *s* in the *static* segment.

The configuration of a transmit buffer for a static slot *s* assigns this slot to the node as a transmit slot. The FlexRay protocol requires:

- When a slot occurs, if the slot is assigned to a node on a channel that node must transmit either a normal frame or a null frame on that channel. Specifically, a null frame will be sent if there is no data ready, or if there is no match on a transmit filter (cycle counter filtering, for example).

Regardless of the availability of data and the cycle counter filter, the node will transmit a frame in the static slot *s.* In any case, the result of the message buffer search will be the transmit message buffer *t.* The receive message buffer *r* will not be found, no reception is possible.

51.7.7.3 Behavior in dynamic segment

In this case, both message buffers are assigned to a slot *s* in the *dynamic* segment. The FlexRay protocol requires:

- When a slot occurs, if a slot is assigned to a node on a channel that node only transmits a frame on that channel if there is data ready and there is a match on relevant transmit filters (no null frames are sent).

The transmission of a frame in the dynamic segment is determined by the availability of data and the match of the cycle counter filter of the transmit message buffer.

51.7.7.3.1 Transmit Data Not Available


If transmit data are not available, that is the transmit buffer is not committed FR_MBCCSR*t*[CMT]=0 or locked FR_MBCCSR*t*[LCKS]=1, or both.

a) For the cycles in the set {4n}, which is assigned to both buffers, the receive buffer will be found and the node can receive data, and,

b) For the cycles in the set {4n+2}, which is assigned to the receive buffer only, the receive buffer will be found and the node can receive data.

The receive cycles are shown in *Figure 1512*.

Figure 1512. Transmit data not available



51.7.7.3.2 Transmit data available


If transmit data are *available,* that is, the transmit buffer is committed FR_MBCCSR*t*[CMT] = 1 and not locked FR_MBCCSR*t*[LCKS] = 0,

a) For the cycles in the set {4n}, which is assigned to both buffers, the transmit buffer will be found and the node transmits data.

b) For the cycles in the set {4n+2}, which is assigned to the receive buffer only, the receive buffer will be found and the node can receive data.

The receive and transmit cycles are shown in *Figure 1513*.

Figure 1513. Transmit data available



52 Inter-Integrated Circuit (I2C)

52.1 Overview

This chapter describes the Inter-Integrated Circuit (I^2C) bus module implemented on this chip and presents the following topics:

- *Section 52.2: Introduction to I2C*
- *Section 52.3: External signal descriptions*
- *Section 52.4: Memory map and register definition*
- *Section 52.5: Functional description*
- *Section 52.6: Initialization and application information*

52.2 Introduction to I2C

This section presents the following topics:

- *Section 52.2.1: Definition: I2C module*
- *Section 52.2.2: Advantages of the I2C bus*
- *Section 52.2.3: Module block diagram*
- *Section 52.2.4: Features*
- *Section 52.2.5: Modes of operation*
- *Section 52.2.6: Definition: I2C conditions*

52.2.1 Definition: I2C module

The I^2C module is a functional unit that provides a two-wire – serial data (SDA) and serial clock (SCL) – bidirectional serial bus that provides a simple and efficient method of data exchange between this chip and other devices, such as microcontrollers, EEPROMs, real-time clock devices, analog-to-digital converters, and LCDs.

52.2.2 Advantages of the I2C bus


The synchronous, multiple-master two-wire I^2C bus:

- Minimizes interconnections between devices
- Allows the connection of additional devices to the bus for expansion and system development
- Includes collision detection and arbitration that prevent data corruption if two or more masters attempt to control the bus simultaneously
- Does not require an external address decoder

52.2.3 Module block diagram

Figure 1514 shows a block diagram of the I^2C module.

Figure 1514. I²C block diagram



52.2.4 Features

The I^{2}C module has the following key features:

- Compatible with I^{2}C bus standard[y]
- Operating speeds
  - Up to 100 kbps in Standard Mode
  - Up to 400 kbps in Fast Mode
  - Actual baud rate dependent on the SCL rise time (which depends on external pull-up resistor values and bus loading)
- Multi-master operation
- Software programmable for one of 256 different serial clock frequencies
- Software selectable acknowledge bit
- Interrupt driven byte-by-byte data transfer
- Arbitration lost interrupt with automatic mode switching from master to slave
- Calling address identification interrupt
- Start and stop signal generation/detection
- Repeated start signal generation
- Acknowledge bit generation/detection
- Bus busy detection
- Basic DMA interface
- Maximum communication length and the number of devices that can be connected are limited by a maximum bus capacitance of 400 pF

52.2.5 Modes of operation

The I^{2}C module supports the chip modes described in *Table 1586*.

Table 1586. Chip modes supported by the I^{2}C module

Chip mode	Description	Important notes
RUN	Basic mode of operation	—
STOP	The lowest-power mode that allows the chip to turn off all the clocks to the I^{2}C module	The I^{2}C module can enter this mode when there are no active transfers (active data between valid START and STOP conditions) on the bus. Refer to *Section 52.5.6: IPG STOP mode*.
IPG DEBUG	Allows the chip to freeze all ongoing activities (such as an ongoing transaction, counter values, and register status) for debugging.	Refer to *Section 52.5.7: IPG DEBUG mode*.

In addition to chip modes, the I^{2}C module has several module-specific modes. These are described in *Table 1587*.

y. Compliant with I^{2}C 2.0 standard with the exception that HS (high speed) mode is not supported

Table 1587. Module-specific modes supported by the I²C module

Module mode	Description	Important notes
Master mode	The I²C module is the driver of the SDA line.	– Do not use the I²C module's slave address as a calling address. – The I²C module cannot be a master and a slave simultaneously.
Slave mode	The I²C module is not the driver of the SDA line.	– Enable the I²C module before a START condition from a non-I²C master is detected. – By default the I²C module performs as a slave receiver.


52.2.6 Definition: I²C conditions

Table 1588 shows the I²C-specific conditions defined for the I²C module.

Table 1588. I²C Conditions

Condition	Description
START	A condition that denotes the beginning of a new data transfer and awakens all slaves. Each data transfer contains several bytes of data. It is defined as a high-to-low transition of SDA while SCL is high, as shown in *Figure 1515*.
STOP	A condition generated by the master to terminate a transfer and free the bus. It is defined as a low-to-high transition of SDA while SCL is high, as shown in *Figure 1515*.
Repeated START	A START condition that is generated without a STOP condition to terminate the previous transfer.

Figure 1515. START and STOP conditions



52.3 External signal descriptions

This section presents the following topics:

- *Section 52.3.1: Signal overview*
- *Section 52.3.2: Detailed external signal descriptions*

52.3.1 Signal overview

The I^2C module uses the Serial Data (SDA) and Serial Clock (SCL) signals as a communication interconnect with other devices. The signal patterns driven on the SDA signal represent address, data, or read/write information at different stages of the protocol.

All devices connected to the SDA and SCL signals must have open-drain or open-collector outputs. The logical AND function is performed on both signals with external pull-up resistors. For the electrical characteristics of these signals, refer to the data sheet for this chip.

52.3.2 Detailed external signal descriptions

The SDA and SCL signals are described in *Table 1589*.

Table 1589. External signal descriptions

Signal	Description
SCL	Bidirectional serial clock line of the module, compatible with the I^2C bus specification
SDA	Bidirectional serial data line of the module, compatible with the I^2C bus specification

52.4 Memory map and register definition

This section provides a detailed description of all memory-mapped registers in the I^2C module. It presents the following topics:

- *Section 52.4.1: I2C memory map*
- *Section 52.4.2.1: Register accessibility*
- *Section 52.4.2.2: I2C Bus Address register (IBAD)*
- *Section 52.4.2.3: I2C Bus Frequency Divider register (IBFD)*
- *Section 52.4.2.4: I2C Bus Control Register (IBCR)*
- *Section 52.4.2.5: I2C Bus Status Register (IBSR)*
- *Section 52.4.2.6: I2C Bus Data I/O Register (IBDR)*
- *Section 52.4.2.7: I2C Bus Interrupt Config register (IBIC)*
- *Section 52.4.2.8: I2C Bus Debug register (IBDBG)*

52.4.1 I^2C memory map

The memory map for the I^2C module is given below in *Table 1590*. The total address for each register is the sum of the base address for the I^2C module and the address offset for each register.

Table 1590. I²C memory map

Address Offset	Register	Section
0x0000	I²C Bus Address Register (IBAD)	*Section 52.4.2.2*
0x0001	I²C Bus Frequency Divider Register (IBFD)	*Section 52.4.2.3*
0x0002	I²C Bus Control Register (IBCR)	*Section 52.4.2.4*
0x0003	I²C Bus Status Register (IBSR)	*Section 52.4.2.5*
0x0004	I²C Bus Data I/O Register (IBDR)	*Section 52.4.2.6*
0x0005	I²C Bus Interrupt Config Register (IBIC)	*Section 52.4.2.7*
0x0006	I²C Bus Debug Register (IBDBG)	*Section 52.4.2.8*
0x0007–0x3FFF	Reserved(1)	

1. If enabled at the SoC level, reads or writes to these registers will cause bus aborts. Refer to the System Services Module documentation for more details.

52.4.2 Registers definition

52.4.2.1 Register accessibility

All registers are accessible via 8-bit, 16-bit, or 32-bit accesses. However, 16-bit accesses must be aligned to 16-bit boundaries, and 32-bit accesses must be aligned to 32-bit boundaries.

As an example, the IBFD is at address offset 0x01, and can be accessed in any of the following ways:

- 8-bit R/W access of address offset 0x0001
- Second byte of 16-bit R/W access of address offset 0x0000
- Second byte of 32-bit R/W access of address offset 0x0000

The IBFD register cannot be accessed by a 16- or 32-bit RW operation at address offset 0x0001 because those operations require an address aligned to a 16- or 32-bit boundary.

52.4.2.2 I²C Bus Address register (IBAD)

This register contains the address the I²C Bus will respond to when addressed as a slave. This is not the address sent on the bus during the address transfer.

Access:
Supervisor mode only
(user mode accesses are ignored, and no error response is asserted while accessing this register in user mode)

Offset: 0x0000

	0	1	2	3	4	5	6	7
R	ADR							0
W								
Reset	0	0	0	0	0	0	0	0

Figure 1516. I²C Bus Address register (IBAD)

Table 1591. IBAD field descriptions

Field	Description
0:6 ADR	Slave Address Specific slave address to be used by the I^2C Bus module. **Note:** The default mode of I^2C Bus is slave mode for an address match on the bus.

52.4.2.3 I^2C Bus Frequency Divider register (IBFD)

Access:
Supervisor mode only
(user mode accesses are ignored, and no error response is asserted while accessing this register in user mode)

Offset: 0x0001

	0	1	2	3	4	5	6	7
R W	IBC							
Reset	0	0	0	0	0	0	0	0

Figure 1517. I^2C Bus Frequency Divider register (IBFD)

Table 1592. IBFD field descriptions

Field	Description
0:7 IBC	I-Bus Clock Rate This field is used to prescale the clock for bit rate selection. The bit clock generator is implemented as a prescale divider. The IBC bits are decoded to give the Tap and Prescale values as follows: 0:1 Selects the prescaled shift register (refer to *Table 1601*) 2:4 Selects the prescaler divider (refer to *Table 1602*) 5:7 Selects the shift register tap point (refer to *Table 1603*)

52.4.2.4 I^2C Bus Control Register (IBCR)

Access:
Supervisor mode only
(user mode accesses are ignored, and no error response is asserted while accessing this register in user mode)

Offset: 0x0002

	0	1	2	3	4	5	6	7
R	MDIS	IBIE	MSSL	TXRX	NOACK	0	DMAEN	0
W						RSTA		
Reset	1	0	0	0	0	0	0	0

Figure 1518. I^2C Bus Control Register (IBCR)

Table 1593. IBCR field descriptions

Field	Description
0 MDIS	Module disable This bit controls the software reset of the entire I^2C Bus module. 0 The I^2C Bus module is enabled. This bit must be cleared before any other IBCR bits have any effect. 1 The module is reset and disabled. This is the power-on reset situation. When high, the interface is held in reset, but registers can still be accessed. Status register bits (IBSR) are not valid when module is disabled. **Note:** If the I^2C Bus module is enabled in the middle of a byte transfer, the interface behaves as follows: slave mode ignores the current transfer on the bus and starts operating whenever a subsequent start condition is detected. Master mode will not be aware that the bus is busy, hence if a start cycle is initiated then the current bus cycle may become corrupt. This would ultimately result in either the current bus master or the I^2C Bus module losing arbitration, after which, bus operation would return to normal.
1 IBIE	I-Bus Interrupt Enable 0 Interrupts from the I^2C Bus module are disabled. This does not clear any currently pending interrupt condition. 1 Interrupts from the I^2C Bus module are enabled. An I^2C Bus interrupt occurs provided the IBIF bit in the status register is also set.
2 MSSL	Master/Slave mode select When this bit is changed from 0 to 1, a START signal is generated on the bus and the master mode is selected. When this bit is changed from 1 to 0, a STOP signal is generated and the operation mode changes from master to slave. A STOP signal should be generated only if the IBIF flag is set. This field is cleared without generating a STOP signal when the master loses arbitration. 0 Slave Mode 1 Master Mode
3 TXRX	Transmit/Receive mode select This bit selects the direction of master and slave transfers. When addressed as a slave this bit should be set by software according to the SRW bit in the status register. In master mode this bit should be set according to the type of transfer required. Therefore, for address cycles, this bit will always be high. 0 Receive 1 Transmit
4 NOACK	Data Acknowledge disable This bit specifies the value driven onto SDA during data acknowledge cycles for both master and slave receivers. The I^2C module will always acknowledge address matches, provided it is enabled, regardless of the value of NOACK. **Note:** Values written to this bit are only used when the I^2C Bus is a receiver, not a transmitter. 0 An acknowledge signal will be sent out to the bus at the 9th clock bit after receiving one byte of data. 1 No acknowledge signal response is sent (that is, acknowledge bit = 1).

Table 1593. IBCR field descriptions (continued)

Field	Description
5 RSTA	Repeat Start Writing a one to this bit will generate a repeated START condition on the bus, provided it is the current bus master. This bit will always be read as a low. Attempting a repeated start at the wrong time, if the bus is owned by another master, will result in loss of arbitration. 0 No effect 1 Generate repeat start cycle
6 DMAEN	DMA Enable When this bit is set, the DMA Tx and Rx lines will be asserted when the I^2C module requires data to be read or written to the data register. No Transfer Done interrupts will be generated when this bit is set, however an interrupt will be generated if the loss of arbitration or addressed as slave conditions occur. The DMA mode is only valid when the I^2C module is configured as a Master and the DMA transfer still requires CPU intervention at the start and the end of each frame of data. Refer to the DMA Application Information section for more details. 0 Disable the DMA TX/RX request signals 1 Enable the DMA TX/RX request signals

52.4.2.5 I^2C Bus Status Register (IBSR)

Access:
Supervisor mode only
(user mode accesses are ignored, and no error response is asserted while accessing this register in user mode)

Offset: 0x0003

	0	1	2	3	4	5	6	7
R	TCF	IAAS	IBB	IBAL	0	SRW	IBIF	RXAK
W				w1c			w1c	
Reset	1	0	0	0	0	0	0	0

Figure 1519. I^2C Bus Status Register (IBSR)

Table 1594. IBSR field descriptions

Field	Description
0 TCF	Transfer complete While one byte of data is being transferred, this bit is cleared. It is set by the falling edge of the 9th clock of a byte transfer. **Note:** This bit is only valid during or immediately following a transfer to the I^2C module or from the I^2C module. 0 Transfer in progress 1 Transfer complete
1 IAAS	Addressed as a slave When its own specific address (I-Bus Address Register) is matched with the calling address, this bit is set. The CPU is interrupted provided the IBIE is set. Then the CPU needs to check the SRW bit and set the TXRX field accordingly. Writing to the I-Bus Control Register clears this bit. 0 Not addressed 1 Addressed as a slave
2 IBB	Bus busy This bit indicates the status of the bus. When a START signal is detected, IBB is set. If a STOP signal is detected, IBB is cleared and the bus enters idle state. 0 Bus is Idle 1 Bus is busy
3 IBAL	Arbitration Lost The arbitration lost bit (IBAL) is set by hardware when the arbitration procedure is lost. Arbitration is lost in the following circumstances: – SDA is sampled low when the master drives a high during an address or data transmit cycle. – SDA is sampled low when the master drives a high during the acknowledge bit of a data receive cycle. – A start cycle is attempted when the bus is busy. – A repeated start cycle is requested in slave mode. – A stop condition is detected when the master did not request it. This bit must be cleared by software, by writing a one to it. A write of zero has no effect.
5 SRW	Slave Read/Write When the IAAS bit is set, this bit indicates the value of the R/W command bit of the calling address sent from the master. This bit is only valid when the I-Bus is in slave mode, a complete address transfer has occurred with an address match and no other transfers have been initiated. By reading this field, the CPU can detect slave transmit/receive mode according to the command of the master. 0 Slave receive, master writing to slave 1 Slave transmit, master reading from slave

Table 1594. IBSR field descriptions (continued)

Field	Description
6 IBIF	I-Bus Interrupt Flag The IBIF bit is set when one of the following conditions occurs: – Arbitration lost (IBAL bit set) – Byte transfer complete (TCF bit set and DMAEN bit not set) – Addressed as slave (IAAS bit set) – NoAck from Slave (MS & Tx bits set) – I^2C Bus going idle (IBB high-low transition and enabled by BIIE) A processor interrupt request will be caused if the IBIE bit is set. This bit must be cleared by software, by writing a one to it. A write of zero has no effect on this bit. In DMA mode (DMAEN set) a byte transfer complete condition will not trigger the setting of IBIF. All other conditions still apply.
7 RXAK	Received Acknowledge This is the value of SDA during the acknowledge bit of a bus cycle. If the received acknowledge bit (RXAK) is low, it indicates an acknowledge signal has been received after the completion of 8 bits data transmission on the bus. If RXAK is high, it means no acknowledge signal is detected at the 9th clock. This bit is valid only after transfer is complete. 0 Acknowledge received 1 No acknowledge received

52.4.2.6 I^2C Bus Data I/O Register (IBDR)

In master transmit mode, when data is written to the IBDR, a data transfer is initiated. The most significant bit is sent first. In master receive mode, reading this register initiates next byte data receiving. In slave mode, the same functions are available after an address match has occurred.

Note: The IBCR[TXRX] field must correctly reflect the desired direction of transfer in master and slave modes for the transmission to begin. For instance, if the I^2C is configured for master transmit but a master receive is desired, then reading the IBDR will not initiate the receive.

Reading the IBDR will return the most recent byte received while the I^2C is configured in either master receive or slave receive modes. The IBDR does not reflect every byte that is transmitted on the I^2C bus, nor can software verify that a byte has been written to the IBDR correctly by reading it back.

In master transmit mode, the first byte of data written to IBDR following assertion of MSSL is used for the address transfer and should comprise the calling address (in position DATA[7:1]) concatenated with the required R/$\overline{W}$ bit (in position D0).

Note: When the I^2C is configured in master mode and receiving data from a slave that is transmitting data bytes on an irregular basis, the master cannot know whether the data received in the IBDR is the old latched data or the new data received from the slave. To avoid this, 2 consecutive intermittent data bytes from slave should be different.

Access:
Supervisor mode only
(user mode accesses are ignored, and no error response is asserted while accessing this register in user mode)

Offset: 0x0004

	0	1	2	3	4	5	6	7
R W	DATA							
Reset	0	0	0	0	0	0	0	0

Figure 1520. I²C Bus Data I/O Register (IBDR)

Table 1595. IBDR field descriptions

Field	Description
0:7 DATA	Data transmitted or received

52.4.2.7 I²C Bus Interrupt Config register (IBIC)

Access:
Supervisor mode only
(user mode accesses are ignored, and no error response is asserted while accessing this register in user mode)

Offset: 0x0005

	0	1	2	3	4	5	6	7
R	BIIE	BYTERXIE	0	0	0	0	0	0
W								
Reset	0	0	0	0	0	0	0	0

Figure 1521. I²C Bus Interrupt Config register (IBIC)

Table 1596. IBIC field descriptions

Field	Description
0 BIIE	Bus Idle Interrupt Enable bit This config bit can be used to enable the generation of an interrupt once the I²C bus becomes idle. Once this bit is set, an IBB high-low transition will set the IBIF bit. This feature can be used to signal to the CPU the completion of a STOP on the I²C bus. 0 Bus Idle Interrupts disabled 1 Bus Idle Interrupts enabled
1 BYTERXIE	Byte receive interrupt enable This field is used to generate an interrupt every time the I²C master/slave receives a new byte. This feature can be useful when an I²C master is receiving data from a slave that is transmitting on an irregular basis.

52.4.2.8 I²C Bus Debug register (IBDBG)

Access:
Supervisor mode only
(user mode accesses are ignored, and no error response is asserted while accessing this register in user mode)

Offset: 0x0006

	0	1	2	3	4	5	6	7
R	0	0	0	0	0	0	IPG_DEBUG_HALTED	IPG_DEBUG_EN
W								
Reset	0	0	0	0	0	0	0	0

Figure 1522. I²C Bus Debug register (IBDBG)

Table 1597. IBDBG field descriptions

Field	Description
6 IPG_DEBUG_HALTED	Debug Halted Bit This is s status bit which can be read back after asserting the debug enable signal so as to know if the IP has entered the debug mode or not. 0 IP is still executing a transaction 1 IP has entered the debug mode
7 IPG_DEBUG_EN	Debug enable bit This bit is used to enable IP enter the debug mode provided the IPG DEBUG signal is high. All the registers, counter values and status bits are frozen and can be accessed by the CPU. 0 Normal operation, Bus Idle Interrupts disabled 1 IP is in debug mode **Note:** If the assertion of this bit along with the IPG DEBUG signal happens in the middle of a transaction, IP enters the debug mode only after successful completion of the current transaction after which no further transaction can take place until the debug mode is exited.

52.5 Functional description

This section presents the following topics:

- *Section 52.5.1: Notes about module operation*
- *Section 52.5.2: Transactions*
- *Section 52.5.3: Arbitration procedure*
- *Section 52.5.4: Clock behavior*
- *Section 52.5.5: Interrupts*
- *Section 52.5.7: IPG DEBUG mode*
- *Section 52.5.8: DMA interface*

52.5.1 Notes about module operation

- The I^2C module always performs as a slave receiver by default, unless explicitly programmed to be a master or slave transmitter.
- When the I^2C module is acting as a master, it must not try to call its own slave address.

52.5.2 Transactions


This section presents the following topics:

- *Section 52.5.2.1: Protocol overview*
- *Section 52.5.2.2: Transaction protocol definitions*
- *Section 52.5.2.4: High-level protocol steps*
- *Section 52.5.2.5: START condition*
- *Section 52.5.2.6: Slave address transmission*
- *Section 52.5.2.7: Data transmission*
- *Section 52.5.2.8: STOP condition*
- *Section 52.5.2.9: Repeated START condition*

52.5.2.1 Protocol overview

Figure 1523 shows the behavior of SCL and SDA during a typical I^2C transaction.

Figure 1523. I²C transaction protocol



52.5.2.2 Transaction protocol definitions

This section defines several important terms presented in *Figure 1523*.

Table 1598. I²C definitions

Term	Definition
START	A START condition, as defined in *Section 52.2.6: Definition: I2C conditions*"
STOP	A STOP condition, as defined in *Section 52.2.6: Definition: I2C conditions*"
Calling (slave) address	A seven-bit address used to identify a slave on the I²C bus. The requirements for specifying this address are presented in *Section 52.5.2.3: I2C calling address requirements*."
Read/write (R/$\overline{W}$)	A bit that specifies the direction of the data transfer to the slave as follows: 0 The data is being transferred from the master to the slave ("write"). 1 The data is being transferred from the slave to the master ("read").
Ack	A bit that specifies the acknowledgement of a calling address, indicated by pulling SDA low.

52.5.2.3 I²C calling address requirements

The calling addresses of the devices used on an I²C network are subject to the following requirements:

- Each slave must have a unique calling address.
- A master must not transmit a calling address that is the same as its own slave address.

52.5.2.4 High-level protocol steps

The I^{2}C protocol conceptually supports two types of transfers, which are illustrated in *Figure 1523*. The significant steps in these transfers are presented in *Table 1599*. Details of each of these steps are presented in subsequent sections.

Table 1599. I^{2}C high-level protocol steps

Standard transfer	Repeated START transfer
1. START condition 2. Slave target or general call address transmission 3. Acknowledgment from slave 4. Data transfer 5. STOP condition 6. (repeat Steps 1–4)	1. START condition 2. Slave target or general call address transmission 3. Acknowledgment from slave 4. Data transfer 5. Repeated START condition 6. (repeat Steps 2–4 as needed) 7. STOP condition 8. (repeat Steps 1–7)

52.5.2.5 START condition

When the bus is free, that is no master device is engaging the bus (both SCL and SDA lines are at logical high), a master may initiate communication by sending a START condition (refer to *Section 52.2.6*). This signal denotes the beginning of a new data transfer (each data transfer may contain several bytes of data) and brings all slaves out of their idle states.

52.5.2.6 Slave address transmission

The master transmits the slave address on the next clock cycle after the START condition (refer to *Section 52.5.2.5*). The process of slave address transmission is presented in *Table 1600*.

Table 1600. Slave address transmission process

Step	Action
1	The master transmits the seven-bit slave address.
2	The master transmits the R/$\overline{W}$ bit.
3	Each slave examines the transmitted address and compares it to its own. If the addresses match, the slave device returns the acknowledge bit on the ninth SCL clock cycle.
4	The master waits for the acknowledge bit and determines the next step as follows: – The acknowledge bit is set: The master must initiate a data transfer followed by either a STOP condition or a repeated START condition. – The acknowledge bit is cleared: The master must wait for SCL to return to logic zero.

52.5.2.7 Data transmission

A data transfer session has the following characteristics:

- Can transmit one or more bytes of data
- Awakens all slaves
- Proceeds on a byte-by-byte basis in the direction specified by the R/$\overline{W}$ bit sent by the calling master

The transmitted data is subject to the following requirements:

- Each data byte must consist of 8 bits.
- Data bits can be changed only while SCL is low and must be held stable while SCL is high.
- One data bit is transmitted during one SCL clock pulse.
- The most significant bit (msb) must be transmitted first.
- Each data byte must be followed by an acknowledge bit on the ninth SCL clock pulse.

If the slave receiver does not acknowledge the master, the SDA line must be left high by the slave. The master can then generate a stop condition to abort the data transfer or a START condition (repeated START) to begin a new calling.

If the master receiver does not acknowledge the slave transmitter after a byte of transmission, the slave interprets that the end-of-data has been reached. Then the slave releases the SDA line for the master to generate a STOP or a START condition.

52.5.2.8 STOP condition

The master can terminate the communication by generating a STOP condition (refer to *Section 52.2.6*). It can do so even if the slave has generated an acknowledge, at which point the slave must release the bus.

A master is not required to send a STOP condition at the end of every transfer. For more information, refer to *Section 52.5.2.9*.

52.5.2.9 Repeated START condition

The I^2C protocol also supports a repeated START condition, which can be generated without a preceding STOP condition. A master device can use this condition to communicate with another slave or with the same slave in a different mode without releasing the bus. This condition is illustrated in the second timing diagram of *Figure 1523*.

52.5.3 Arbitration procedure

The I^2C bus is a true multi-master bus that allows more than one master to be connected to it. If two or more masters try to control the bus at the same time, a clock synchronization procedure determines the bus clock, for which the low period is equal to the longest clock low period and the high is equal to the shortest one among the masters. The relative priority of the contending masters is determined by a data arbitration procedure. A bus master loses arbitration if it transmits logic “1” while another master transmits logic “0”. The losing masters immediately switch over to slave receive mode and stop driving the SDA output. In this case, the transition from master to slave mode does not generate a STOP condition. Meanwhile, a status bit is set by hardware to indicate loss of arbitration.

52.5.4 Clock behavior


This section presents the following topics:

- *Section 52.5.4.1: Clock synchronization*
- *Section 52.5.4.2: Clock stretching*
- *Section 52.5.4.3: Handshaking*
- *Section 52.5.4.4: Clock rate and IBFD settings*

52.5.4.1 Clock synchronization

Due to the wired-AND logic on the SCL line, a high-to-low transition on the SCL line affects all devices connected on the bus. The devices begin counting their low period when the master drives the SCL line low. After a device has driven SCL low, it holds the SCL line low until the clock high state is reached. However, the change of low-to-high in a device clock may not change the state of the SCL line if another device is still within its low period. Therefore, the synchronized clock signal, SCL, is held low by the device with the longest low period. Devices with shorter low periods enter a high wait state during this time (refer to *Figure 1524*). When all devices concerned have counted off their low period, the synchronized SCL line is released and pulled high. Then there is no difference between the devices' clocks and the state of the SCL line, and all the devices begin counting their high periods. The first device to complete its high period pulls the SCL line low again.

Figure 1524. I²C bus clock synchronization



52.5.4.2 Clock stretching

The clock synchronization mechanism can be used by slaves to slow down the bit rate of a transfer. After the master has driven SCL low, the slave can drive SCL low for the required period and then release it. If the slave SCL low period is greater than the master SCL low period then the resulting SCL bus signal low period is stretched.

52.5.4.3 Handshaking

The clock synchronization mechanism can be used as a handshake in data transfer. Slave devices may hold the SCL low after completion of one byte transfer (9 bits). In such cases, it halts the bus clock and forces the master clock into wait state until the slave releases the SCL line.

52.5.4.4 Clock rate and IBFD settings

The following tables describe the settings of several fields in the IBFD register (refer to *Section 52.4.2.3: I2C Bus Frequency Divider register (IBFD)*).

Table 1601. I-Bus multiplier factor

IBC[0:1]	MUL
00	01
01	02
10	04
11	Reserved

Table 1602. I-Bus prescaler divider values

IBC[2:4]	scl2start (clocks)	scl2stop (clocks)	scl2tap (clocks)	tap2tap (clocks)
000	2	7	4	1
001	2	7	4	2
010	2	9	6	4
011	6	9	6	8
100	14	17	14	16
101	30	33	30	32
110	62	65	62	64
111	126	129	126	128

Table 1603. I-Bus tap and prescale values

IBC[5:7]	SCL Tap (clocks)	SDA Tap (clocks)
000	5	1
001	6	1
010	7	2
011	8	2
100	9	3
101	10	3
110	12	4
111	15	4

The number of clocks from the falling edge of SCL to the first tap (Tap[1]) is defined by the values shown in the scl2tap column of *Table 1602*. All subsequent tap points are separated by 2^{IBC} as shown in the tap2tap column in *Table 1602*. The SCL Tap is used to generate the SCL period and the SDA Tap is used to determine the delay from the falling edge of SCL to the change of state of SDA that is the SDA Hold time.

Figure 1525. SDA Hold time





Figure 1526. SCL divider and SDA Hold



The equation used to generate the divider values from the IBFD bits is:

Equation 68 SCL Divider = MUL x {2 x (scl2tap + [(SCL_Tap -1) x tap2tap] + 2)}

The SDA Hold delay is equal to the CPU clock period multiplied by the SDA Hold value shown in *Table 1604*. The equation used to generate the SDA Hold value from the IBFD bits is:

Equation 69 SDA Hold = MUL x {scl2tap + [(SDA_Tap - 1) x tap2tap] + 3}

The equations for SCL Hold values to generate the START and STOP conditions from the IBFD bits are:

Equation 70 SCL Hold(start) = MUL x [scl2start + (SCL_Tap - 1) x tap2tap]

Equation 71 SCL Hold(stop) = MUL x [scl2stop + (SCL_Tap - 1) x tap2tap]

Table 1604. I²C divider and hold values

MUL	IBC (Hex)	SCL divider (Clocks)	SDA Hold (Clocks)	SCL Hold (Start)	SCL Hold (Stop)
1	0x00	20	7	6	11
1	0x01	22	7	7	12
1	0x02	24	8	8	13
1	0x03	26	8	9	14
1	0x04	28	9	10	15
1	0x05	30	9	11	16
1	0x06	34	10	13	18
1	0x07	40	10	16	21
1	0x08	28	7	10	15
1	0x09	32	7	12	17
1	0x0A	36	9	14	19
1	0x0B	40	9	16	21
1	0x0C	44	11	18	23
1	0x0D	48	11	20	25
1	0x0E	56	13	24	29
1	0x0F	68	13	30	35
1	0x10	48	9	18	25
1	0x11	56	9	22	29
1	0x12	64	13	26	33
1	0x13	72	13	30	37
1	0x14	80	17	34	41
1	0x15	88	17	38	45
1	0x16	104	21	46	53
1	0x17	128	21	58	65
1	0x18	80	9	38	41
1	0x19	96	9	46	49
1	0x1A	112	17	54	57
1	0x1B	128	17	62	65
1	0x1C	144	25	70	73
1	0x1D	160	25	78	81
1	0x1E	192	33	94	97
1	0x1F	240	33	118	121
1	0x20	160	17	78	81

Table 1604. I^2C divider and hold values (continued)

MUL	IBC (Hex)	SCL divider (Clocks)	SDA Hold (Clocks)	SCL Hold (Start)	SCL Hold (Stop)
1	0x21	192	17	94	97
1	0x22	224	33	110	113
1	0x23	256	33	126	129
1	0x24	288	49	142	145
1	0x25	320	49	158	161
1	0x26	384	65	190	193
1	0x27	480	65	238	241
1	0x28	320	33	158	161
1	0x29	384	33	190	193
1	0x2A	448	65	222	225
1	0x2B	512	65	254	257
1	0x2C	576	97	286	289
1	0x2D	640	97	318	321
1	0x2E	768	129	382	385
1	0x2F	960	129	478	481
1	0x30	640	65	318	321
1	0x31	768	65	382	385
1	0x32	896	129	446	449
1	0x33	1024	129	510	513
1	0x34	1152	193	574	577
1	0x35	1280	193	638	641
1	0x36	1536	257	766	769
1	0x37	1920	257	958	961
1	0x38	1280	129	638	641
1	0x39	1536	129	766	769
1	0x3A	1792	257	894	897
1	0x3B	2048	257	1022	1025
1	0x3C	2304	385	1150	1153
1	0x3D	2560	385	1278	1281
1	0x3E	3072	513	1534	1537
1	0x3F	3840	513	1918	1921
2	0x40	40	14	12	22
2	0x41	44	14	14	24
2	0x42	48	16	16	26

Table 1604. I²C divider and hold values (continued)

MUL	IBC (Hex)	SCL divider (Clocks)	SDA Hold (Clocks)	SCL Hold (Start)	SCL Hold (Stop)
2	0x43	52	16	18	28
2	0x44	56	18	20	30
2	0x45	60	18	22	32
2	0x46	68	20	26	36
2	0x47	80	20	32	42
2	0x48	56	14	20	30
2	0x49	64	14	24	34
2	0x4A	72	18	28	38
2	0x4B	80	18	32	42
2	0x4C	88	22	36	46
2	0x4D	96	22	40	50
2	0x4E	112	26	48	58
2	0x4F	136	26	60	70
2	0x50	96	18	36	50
2	0x51	112	18	44	58
2	0x52	128	26	52	66
2	0x53	144	26	60	74
2	0x54	160	34	68	82
2	0x55	176	34	76	90
2	0x56	208	42	92	106
2	0x57	256	42	116	130
2	0x58	160	18	76	82
2	0x59	192	18	92	98
2	0x5A	224	34	108	114
2	0x5B	256	34	124	130
2	0x5C	288	50	140	146
2	0x5D	320	50	156	162
2	0x5E	384	66	188	194
2	0x5F	480	66	236	242
2	0x60	320	34	156	162
2	0x61	384	34	188	194
2	0x62	448	66	220	226
2	0x63	512	66	252	258
2	0x64	576	98	284	290

Table 1604. I²C divider and hold values (continued)

MUL	IBC (Hex)	SCL divider (Clocks)	SDA Hold (Clocks)	SCL Hold (Start)	SCL Hold (Stop)
2	0x65	640	98	316	322
2	0x66	768	130	380	386
2	0x67	960	130	476	482
2	0x68	640	66	316	322
2	0x69	768	66	380	386
2	0x6A	896	130	444	450
2	0x6B	1024	130	508	514
2	0x6C	1152	194	572	578
2	0x6D	1280	194	636	642
2	0x6E	1536	258	764	770
2	0x6F	1920	258	956	96
2	0x70	1280	130	636	642
2	0x71	1536	130	764	770
2	0x72	1792	258	892	898
2	0x73	2048	258	1020	1026
2	0x74	2304	386	1148	1154
2	0x75	2560	386	1276	1282
2	0x76	3072	514	1532	1538
2	0x77	3840	514	1916	1922
2	0x78	2560	258	1276	1282
2	0x79	3072	258	1532	1538
2	0x7A	3584	514	1788	1794
2	0x7B	4096	514	2044	2050
2	0x7C	4608	770	2300	2306
2	0x7D	5120	770	2556	2562
2	0x7E	6144	1026	3068	3074
2	0x7F	7680	1026	3836	3842
4	0x80	80	28	24	44
4	0x81	88	28	28	48
4	0x82	96	32	32	52
4	0x83	104	32	36	56
4	0x84	112	36	40	60
4	0x85	120	36	44	64
4	0x86	136	40	52	72

Table 1604. I²C divider and hold values (continued)

MUL	IBC (Hex)	SCL divider (Clocks)	SDA Hold (Clocks)	SCL Hold (Start)	SCL Hold (Stop)
4	0x87	160	40	64	84
4	0x88	112	28	40	60
4	0x89	128	28	48	68
4	0x8A	144	36	56	76
4	0x8B	160	36	64	84
4	0x8C	176	44	72	92
4	0x8D	192	44	80	100
4	0x8E	224	52	96	116
4	0x8F	272	52	120	140
4	0x90	192	36	72	100
4	0x91	224	36	88	116
4	0x92	256	52	104	132
4	0x93	288	52	120	148
4	0x94	320	68	136	164
4	0x95	352	68	152	180
4	0x96	416	84	184	212
4	0x97	512	84	232	260
4	0x98	320	36	152	164
4	0x99	384	36	184	196
4	0x9A	448	68	216	228
4	0x9B	512	68	248	260
4	0x9C	576	100	280	292
4	0x9D	640	100	312	324
4	0x9E	768	132	376	388
4	0x9F	960	132	472	484
4	0xA0	640	68	312	324
4	0xA1	768	68	376	388
4	0xA2	896	132	440	452
4	0xA3	1024	132	504	516
4	0xA4	1152	196	568	580
4	0xA5	1280	196	632	644
4	0xA6	1536	260	760	772
4	0xA7	1920	260	952	964
4	0xA8	1280	132	632	644

Table 1604. I²C divider and hold values (continued)

MUL	IBC (Hex)	SCL divider (Clocks)	SDA Hold (Clocks)	SCL Hold (Start)	SCL Hold (Stop)
4	0xA9	1536	132	760	772
4	0xAA	1792	260	888	900
4	0xAB	2048	260	1016	1028
4	0xAC	2304	388	1144	1156
4	0xAD	2560	388	1272	1284
4	0xAE	3072	516	1528	1540
4	0xAF	3840	516	1912	1924
4	0x30	2560	260	1272	1284
4	0xB1	3072	260	1528	1540
4	0xB2	3584	516	1784	1796
4	0xB3	4096	516	2040	2052
4	0xB4	4608	772	2296	2308
4	0xB5	5120	772	2552	2564
4	0xB6	6144	1028	3064	3076
4	0xB7	7680	1028	3832	3844
4	0xB8	5120	516	2552	2564
4	0xB9	6144	516	3064	3076
4	0xBA	7168	1028	3576	3588
4	0xBB	8192	1028	4088	4100
4	0xBC	9216	1540	4600	4612
4	0xBD	10240	1540	5112	5124
4	0xBE	12288	2052	6136	6148
4	0xBF	15360	2052	7672	7684

52.5.5 Interrupts

This section presents the following topics:

- *Section 52.5.5.1: Interrupt vector*
- *Section 52.5.5.2: Interrupt description*

52.5.5.1 Interrupt vector

The I²C module uses only one interrupt vector.

Table 1605. Interrupt summary

Interrupt	Offset	Vector	Priority	Source	Description
I^2C Interrupt	—	—	—	IBAL, TCF, IAAS, IBB bits in IBSR register	When any of IBAL, TCF or IAAS bits is set, an interrupt may be caused based on Arbitration lost, Transfer Complete or Address Detect conditions. If enabled by BIIE, the de-assertion of IBB can also cause an interrupt, indicating that the bus is idle.

52.5.5.2 Interrupt description

There are five types of internal interrupts in the I^2C. The interrupt service routine can determine the interrupt type by reading the Status register.

I^2C Interrupt can be generated on the following events:

- Arbitration Lost condition (IBAL bit set)
- Byte Transfer condition (TCF bit set and DMAEN bit not set)
- Address Detect condition (IAAS bit set)
- No Acknowledge from slave received when expected
- Bus Going Idle (IBB bit not set)

The I^2C interrupt is enabled by the IBCR[IBIE] bit. It must be cleared by writing '1' to the IBIF bit in the interrupt service routine. The Bus Going Idle interrupt needs to be additionally enabled by the IBIC[BIIE] bit.

52.5.6 IPG STOP mode


This mode allows the software to put the I^2C module in power-down state. Once the STOP request is asserted, the I^2C module comes to a graceful halt after completing all the ongoing transactions.

As soon as the I^2C module enters IPG STOP mode:

- The I^2C clock is disabled.
- No transaction can take place.
- All registers are inaccessible.

The I^2C module enters this mode only after successfully completing the current ongoing transaction, hence the low-power request is acknowledged once the STOP condition occurs. The user must ensure that the bus is free when STOP is requested. To request STOP for ongoing transmission the user must wait until the transmission is complete, followed by clearing of the IBCR[TXRX] field. Refer to *Figure 1527* for more details.

Figure 1527. I^2C stop mode behavior when master is in Rx and slave is in Tx



52.5.7 IPG DEBUG mode


This mode allows CPU to debug the I²C by freezing all the counters, registers and status bits. Once the Debug request is asserted along with IBDBG[IPG_DEBUG_EN] bit, I²C comes to a graceful halt after completing all the ongoing transactions. A Debug halted signal IBDBG[IPG_DEBUG_HALTED] is also asserted to indicate that the debug request has been successfully serviced and is de-asserted when the Debug request is de-asserted.

As soon as the I²C module enters IPG DEBUG mode:

- No transaction can take place.
- All the registers, counters and status bits are frozen. They all can be accessed by the CPU to enable the debugging.


The I²C module enters this mode only after successfully completing the current ongoing transaction. For example, if the current transaction consists of 8 bytes and the debug mode was initiated by user at the time of the second byte, the IPG Debug Halted signal will be asserted after the 8th byte is transmitted/received. Refer to the simulation result in *Figure 1528* for more details.

Figure 1528. Simulation result of IPG Debug Halted in case of frame transmission



If any DMA transaction (transmit or receive) is in progress, and if the debug mode is requested while a byte is being transmitted or received, the I²C module enters IPG DEBUG mode after completing the transmission or reception of the current byte. As soon as the module exits IPG DEBUG mode, transmission or reception of the remaining bytes resumes. Refer to the simulation snapshot shown in *Figure 1529* for details where the I²C is transmitting 8 bytes using DMA and IPG DEBUG mode is requested while a second byte is being transmitted. IPG DEBUG mode is entered after successfully transmitting the second byte (IPG Debug Halted signal asserted). As soon as the module exits IPG DEBUG mode (IPG Debug Halted signal de-asserted), transmission resumes successfully.

Figure 1529. Simulation result of IPG Debug Halted in case of frame transmission using DMA



No more transaction can take place until the debug signal is de-asserted after which the I²C module starts functioning normally. There is a status halted signal IBDBG[IPG_DEBUG_HALTED] to indicate to the user that the I²C module has entered the IPG DEBUG mode. Refer to *Figure 1530* for more details.

Figure 1530. PG DEBUG mode





Figure 1531 shows a case of IPG DEBUG mode with repeated START transaction. In this case, if the debug signal is asserted in between the transaction, the entire transaction with multiple repeated start will be completed before the I^2C module enters IPG DEBUG mode.

Figure 1531. IPG debug mode with repeated start



52.5.8 DMA interface

A simple DMA interface is implemented so that the I^2C can request data transfers with minimal support from the CPU (refer to *Section 52.6.5*). DMA mode is enabled by setting bit 1 in the Control Register (IBCR).

The DMA interface is operational when the I^2C module is configured for Master mode.

At least three bytes of data per frame must be transferred from/to the slave when using DMA mode, although in practice it will only be worthwhile using the DMA mode when there is a large number of data bytes to transfer per frame.

Two internal signals, TX request and RX request, are used to signal the DMA controller when the I^2C module requires data to be written or read from the data register.

Further details of the DMA interface can be found in the *Section 52.6*.

52.6 Initialization and application information


This section presents the following topics:

- *Section 52.6.1: Recommended interrupt service flow*
- *Section 52.6.2: General programming guidelines (for both master and slave mode)*
- *Section 52.6.3: Programming guidelines specific to master mode*
- *Section 52.6.4: Programming guidelines specific to slave mode*
- *Section 52.6.5: DMA application information*

52.6.1 Recommended interrupt service flow

Figure 1532 shows a flowchart for the recommended I^2C interrupt service routine. Deviation from the flowchart may result in unpredictable I^2C bus behavior.

Figure 1532. Recommended I²C interrupt service routine flowchart



52.6.2 General programming guidelines (for both master and slave mode)

This section provides programming guidelines recommended for the I^{2}C module in both master and slave mode. It presents the following topics:

- *Section 52.6.2.1: Initializing the I2C module*
- *Section 52.6.2.2: Software response after a transfer*

52.6.2.1 Initializing the I^{2}C module

The following sequence initializes the I^{2}C module:

1. Use the IBFD register to select the required division ratio to obtain SCL frequency from system clock.
2. Use the IBAD register to define the slave address.
3. Clear the IBCR[IBDIS] bit to enable the I^{2}C interface system.
4. Use the IBCR to select Master/Slave mode, Transmit/Receive mode and interrupt enable or not.
5. (Optional) Use the IBIC register to further refine the interrupt behavior.

52.6.2.2 Software response after a transfer

Transmission or reception of a byte will set the data transferring bit (TCF) to 1, which indicates one byte communication is finished. The I^{2}C Bus interrupt bit (IBIF) is set also; an interrupt will be generated if the interrupt function is enabled during initialization by setting the IBIE bit. The IBIF (interrupt flag) can be cleared by writing one (in the interrupt service routine, if interrupts are used).

The TCF bit will be cleared to indicate data transfer in progress whenever data register is written to in transmit mode, or during reading out from data register in receive mode. The TCF bit should not be used as a data transfer complete flag as the flag timing is dependent on a number of factors including the I^{2}C bus frequency. This bit may not conclusively provide an indication of a transfer complete situation. It is recommended that transfer complete situations are detected using the IBIF flag.

Software may service the I^{2}C I/O in the main program by monitoring the IBIF bit if the interrupt function is disabled. Polling should monitor the IBIF bit rather than the TCF bit since their operation is different when arbitration is lost.

When a “Transfer Complete” interrupt occurs at the end of the address cycle, the master will always be in transmit mode, that is the address is transmitted. If master receive mode is required, indicated by R/W bit sent with slave calling address, then the Tx/Rx bit at Master side should be toggled at this stage. If Master does not receive an ACK from Slave, then transmission must be re-initiated or terminated.

In slave mode, IAAS bit will get set in IBSR if Slave address (IBAD) matches the Master calling address. This is an indication that Master-Slave data communication can now start. During address cycles (IBSR[IAAS]=1), the SRW bit in the status register is read to determine the direction of the subsequent transfer and the Tx/Rx bit is programmed accordingly. For slave mode data cycles (IBSR[IAAS]=0), the SRW bit is not valid. The Tx/Rx bit in the control register should be read to determine the direction of the current transfer.

52.6.3 Programming guidelines specific to master mode

This section presents the following topics:

- *Section 52.6.3.1: Generating START*
- *Section 52.6.3.2: Transmit/receive sequence*
- *Section 52.6.3.3: Generating STOP*
- *Section 52.6.3.4: Generating repeated START*
- *Section 52.6.3.5: Loss of arbitration*

52.6.3.1 Generating START

After completion of the initialization procedure, serial data can be transmitted by selecting the 'master transmitter' mode. If the device is connected to a multi-master bus system, the state of the I^2C Bus Busy bit (IBB) must be tested to check whether the serial bus is free.

If the bus is free (IBB = 0), the start condition and the first byte (the slave address) can be sent. The data written to the data register comprises the slave calling address and the LSB, which is set to indicate the direction of transfer required from the slave.

The bus free time (that is the time between a STOP condition and the following START condition) is built into the hardware that generates the START cycle. Depending on the relative frequencies of the system clock and the SCL period, it may be necessary to wait until the I^2C is busy after writing the calling address to the IBDR before proceeding with the following instructions. This is illustrated in the following example.

An example of the sequence of events which generates the START signal and transmits the first byte of data (slave address) is shown below:

```
while (IBSR[IBB]==1)                  // wait in loop for IBB flag to clear
IBCR[MS/MSL] and IBCR[]Tx/Rx] = 1      // master and transmit mode, that is,
                                      // generate start condition
IBDR = calling_address                // send the calling address to the data
register
while (bit 5, IBSR ==0)               // wait in loop for IBB flag to be set
```

52.6.3.2 Transmit/receive sequence

The following tables present the sequences for:

- Master transmit
- Master receive
- Slave transmit
- Slave receive

Table 1606. Master transmit sequence

Step	Action
a	Use the IBFD register to select the required division ratio to obtain SCL frequency from Platform clock/2.
b	Write 0 to IBCR[IBDIS] to enable the I^2C interface system.
c	Use the IBCR to select Master mode, Transmit mode and interrupt enable.
d	Write 0 to IBSR[IBIF].

Table 1606. Master transmit sequence (continued)

Step	Action
e	Write data to IBDR.
f	Observe changes in IBSR[TCF]: – When IBSR[TCF] becomes 0, the transfer is in progress. – When IBSR[TCF] becomes 1, the transfer is complete.
g	Wait until IBSR[IBIF] = 1.
h	Read the fields in the IBSR to determine what happened: – If TCF = 1, the transfer completed. – If RXAK = 1, a No Acknowledge condition occurred. – If IBB = 0, the bus transitioned from Busy to Idle state. – If IBB = 1, you can ignore check of Arbitration Loss (IBAL = 1). **Note:** Address Detect (IAAS = 1) can be ignored for master mode (it is valid only for slave mode).
i	Examine IBSR[RXAK] for an acknowledgment from the slave.
j	Repeat steps d through i to transfer the next consecutive bytes of data.

Table 1607. Master receive sequence

Step	Action
a	Follow steps a through i in *Table 1606* for address dispatch.
b	Write 0 to IBSR[IBIF].
c	Write 0 to IBCR[TXRX] to select Receive mode.
d	Perform a dummy read of the IBDR to initiate the receive operation.
e	Wait until IBSR[TCF] becomes 1. (This proves that the transfer is complete.)
f	Wait until IBSR[IBIF] = 1.
g	Read the fields in the IBSR to determine what happened: – If TCF = 1, the reception completed. – If IBB = 0, the bus transitioned from Busy to Idle state. – If IBB = 1, you can ignore check of Arbitration Loss (IBAL = 1). **Note:** The No Acknowledge condition (RXAK = 1) can be ignored in receive mode.
h	Read the IBDR to determine the data received from the slave.

Table 1608. Slave transmit sequence

Step	Action
a	Write 0 to IBCR[IBDIS] to enable the I2C interface system.
b	Examine fields in the IBSR as follows: – If IAAS = 1, examine IBSR[SRW]. – If IAAS = 1 and SRW = 1, write 1 to IBCR[TXRX] to select Transmit mode.
c	Write data to IBDR.
d	Wait until IBSR[IBIF] = 1.

Table 1608. Slave transmit sequence (continued)

Step	Action
e	Wait until IBSR[RXAK] = 0.
f	Write 0 to IBSR[IBIF].
g	Repeat steps c through for the next consecutive data transfers.

Table 1609. Slave receive sequence

Step	Action
a	Write 0 to IBCR[IBDIS] to enable the I2C interface system.
b	Examine fields in the IBSR as follows: – If IAAS = 1, examine IBSR[SRW]. – If IAAS = 1 and SRW = 0, write 0 to IBCR[TXRX] to select Receive mode.
c	Write 0 to IBSR[IBIF].
d	Perform a dummy read of the IBDR to initiate the receive operation.
e	Wait until IBSR[TCF] becomes 1. (This proves that the transfer is complete.)
f	Wait until IBSR[IBIF] = 1.
g	Read the fields in the IBSR to determine what happened: – If TCF = 1, the reception completed. – If IBB = 0, the bus transitioned from Busy to Idle state. – If IBB = 1, you can ignore check of Arbitration Loss (IBAL = 1). **Note:** You can ignore the No Acknowledge condition (RXAK = 1) for receive mode.
h	Read the IBDR to determine the data received from the master.

52.6.3.3 Generating STOP

A data transfer ends with a STOP signal generated by the “master” device. A master transmitter can simply generate a STOP signal after all the data has been transmitted. The following is an example showing how a STOP condition is generated by a master transmitter.

```
if (tx_count == 0) or          // check to see if all data bytes have been
transmitted
    (bit 0, IBSR == 1) {       // or if no ACK generated
         clear bit 5, IBCR     // generate stop condition
        }
else {
IBDR = data_to_transmit        // write byte of data to DATA register
         tx_count --           // decrement counter
      }                        // return from interrupt
```

If a master receiver wants to terminate a data transfer, it must inform the slave transmitter by not acknowledging the last byte of data which can be done by setting the NOACK bit in IBCR before reading the 2nd last byte of data. Before reading the last byte of data, a STOP signal must first be generated. The following is an example showing how a STOP signal is generated by a master receiver.

```
rx_count --                  // decrease the rx counter
if (rx_count ==1)            // 2nd last byte to be read ?
   bit 3, IBCR = 1           // disable ACK
if (rx_count == 0)           // last byte to be read ?
  bit 5, IBCR = 0            // generate stop signal
else
data_received = IBDR         // read RX data and store
```

52.6.3.4 Generating repeated START

At the end of data transfer, if the master still wants to communicate on the bus, it can generate another START signal followed by another slave address without first generating a STOP signal. A program example is as shown below.

```
bit 2, IBCR = 1              // generate another start (restart)
IBDR == calling_address      // transmit the calling address
```

52.6.3.5 Loss of arbitration

If several masters try to engage the bus simultaneously, only one master wins and the others lose arbitration. The devices that lost arbitration are immediately switched to slave receive mode by the hardware. Their data output to the SDA line is stopped, but SCL is still generated until the end of the byte during which arbitration was lost. An interrupt occurs at the falling edge of the ninth clock of this transfer with IBAL = 1 and MS/SL = 0. If one master attempts to start transmission, while the bus is being engaged by another master, the hardware will inhibit the transmission, switch the MS/SL bit from 1 to 0 without generating a STOP condition, generate an interrupt to CPU, set the IBAL to indicate that the attempt to engage the bus is failed, and not set the TCF due to the loss of data during arbitration. When considering these cases, the slave service routine should test the IBAL first and the software should clear the IBAL bit if it is set.

52.6.4 Programming guidelines specific to slave mode

In the slave interrupt service routine, the module addressed as slave bit (IAAS) should be tested to check if a calling of its own address has just been received. If IAAS is set, software should set the transmit/receive mode select bit (Tx/Rx bit of IBCR) according to the R/W command bit (SRW). Writing to the IBCR clears IAAS automatically. Note that the only time IAAS is read as set is from the interrupt at the end of the address cycle where an address match occurred. Interrupts resulting from subsequent data transfers will have IAAS cleared. A data transfer may now be initiated by writing information to IBDR for slave transmits or dummy reading from IBDR in slave receive mode. The slave will drive SCL low in-between byte transfers, SCL is released when the IBDR is accessed in the required mode.

In slave transmitter routine, the received acknowledge bit (RXAK) must be tested before transmitting the next byte of data. Setting RXAK means an “end of data” signal from the master receiver, after which it must be switched from transmitter mode to receiver mode by software. A dummy read then releases the SCL line so that the master can generate a STOP signal.

52.6.5 DMA application information

The DMA interface on the I^2C is not completely autonomous and requires intervention from the CPU to start and to terminate the frame transfer. DMA mode is only valid for Master

transmit and Master receive modes. Software must ensure that the DMA enable bit in the control register is not set when the I^2C module is configured in slave mode.

The DMA controller must only transfer one byte of data per Tx/Rx request. This is because there is no FIFO on the I^2C block.

The CPU should also keep the I^2C interrupt enabled during a DMA transfer to detect the arbitration lost condition and take action to recover from this situation. The DMAEN bit in the IBCR register works as a disable for the transfer complete interrupt. This means that during normal transfers (no errors) there will always be either an interrupt or a request to the DMA controller, dependant on the setting of the DMAEN bit. All error conditions will trigger an interrupt and require CPU intervention. The address match condition will not occur in DMA mode as the I^2C should never be configured for slave operation.


The following sections detail how to set up a DMA transfer and what intervention is required from the CPU. It is assumed that the system DMA controller is capable of generating an interrupt after a certain number of DMA transfers have taken place. The sections present the following topics:

- *Section 52.6.5.1: DMA mode, master transmit*
- *Section 52.6.5.2: DMA mode, master reception*
- *Section 52.6.5.3: Exiting DMA mode, system requirement considerations*

52.6.5.1 DMA mode, master transmit

The following flow diagram details exactly the operation for using a DMA controller to transmit ‘n’ data bytes to a slave. The first byte (the slave calling address) is always transmitted by the CPU. All subsequent data bytes (apart from the last data byte) can be transferred by the DMA controller. The last data byte must be transferred by the CPU.


Figure 1533. Flow-Chart of DMA mode master transmit



52.6.5.2 DMA mode, master reception

The following flow diagram details the exact operation for using a DMA controller to receive ‘n’ data bytes from a slave. The first byte (the slave calling address) is always transmitted by the CPU. All subsequent data bytes (apart from the two last data bytes) can be read by the DMA controller. The last two data bytes must be transferred by the CPU.

Figure 1534. Flow-Chart of DMA mode master receive



52.6.5.3 Exiting DMA mode, system requirement considerations

As described above, the final transfers of both TX and RX transfers need to be handled via interrupt by the CPU. To change from DMA to interrupt driven transfers in the I^{2}C module, you have to disable the DMAEN bit in the IBCR register. The trigger to exit the DMA mode is

that the programmed DMA Transfer Control Descriptor (TCD) has completed all its transfers to/from the I^2C module.

After the last DMA write (TX mode) to the I^2C the module will immediately start the next I^2C-bus transfer. The same is true for receive mode. After the DMA read from the IBDR register the module initiates the next I^2C-bus transfer. This results in two possible scenarios in the DMA mode exiting scheme.

1. Fast reaction

   The DMAEN bit is cleared before the next I^2C-bus transfer completes. In this case the module will raise an interrupt request to the CPU which can be serviced normally.

2. Slow reaction

   The DMAEN bit is cleared after the next I^2C-bus transfer has already completed. In this case, the module will not raise an interrupt request to the CPU. Instead the TCF bit can be read to determine that the transfer completed and the module is ready for further transfer.

What is fast/slow reaction?

The reaction time T_R for the system to disable DMAEN after the last DMA controller access to the I^2C is the time required for one byte transfer over the I^2C. For “fast reaction” the disabling has to occur before the 9^{th} bit of the data transfer which is the ACK bit. So the time available is eight times the SCL period.

Equation 72 $T_R = 8 \times T_{SCL}$

In fast mode, with 400 kbit/s, T_{SCL} is 2.5 µs, so T_R is 20 µs.

Depending on the system and DMA controller there are different possibilities for the de-assertion of DMAEN. Three options are:

1. CPU intervention via Interrupt

   The DMA controller is programmed to signal an interrupt to the CPU which is then responsible for the de-assertion of DMAEN. This scheme should be supported by most systems but it can result in a slow reaction time if other higher priority interrupts interfere. Therefore the interrupt handling routine can become complicated as it has to check which of the two cases happened (check TCF bit) and act accordingly. In case of slow reaction you can force an interrupt for the I^2C in the interrupt controller to have the further transfer handled by the normal I^2C interrupt routine.

Note: The use of nested interrupts can still cause potential issues in this scenario, if someone tries to stall the DMA interrupt between the de-assertion and DMAEN bit and checks the TCF bit.

2. DMA channel linking

   If the Transfer control descriptor in the DMA controller that performs the data transfer is linked to another channel that does a write to IBCR to disable the DMAEN field, this might probably be the fastest system solution, but it uses two DMA channels.

Note: Make sure, at system level, that no higher priority DMA requests occur between the two linked TCDs as they could create a slow reaction scenario again.

3. DMA scatter/gather process

   If the Transfer control descriptor in the DMA controller that performs the data transfer has the scatter/gather feature activated, this feature will initiate a reload of another TCD from system RAM after the completion of the first TCD. The new TCD will have its start bit already set and immediately start the required write to the IBCR to disable the DMAEN field. This TCD also has scatter/gather activated and is programmed to reload

the initial TCD upon completion, bringing the system back into a “ready-for-I^2C-transfer” state. The advantage over the two other solutions is that this requires neither CPU intervention nor a second DMA channel. This comes at the cost of 64 bytes RAM (two TCDs), some system bus transfer overhead and a little increase in application code complexity.

Note: Make sure, at system level, that no higher priority DMA requests occur during the scatter/gather process, as they could create a slow reaction scenario again.

Example latencies for a 32 MHz system with a full speed 32-bit AHB bus and an I^2C connected via half speed IPI bus:

- Accessing the I^2C from the DMA controller via IPI bus typically requires four cycles (consecutive accesses to the I^2C could be faster):

Equation 73 $4 \times T_{IPI} = 4 / 16 \text{ MHz} = 250 \text{ ns}$

- Reloading a new TCD (8 x 32-bit) via AHB to the DMA controller (scatter/gather process):

Equation 74 $8 \times T_{AHB} = 8 / 32 \text{ MHz} = 250 \text{ ns}$

Example latencies for a 150 MHz system with a full speed 32-bit AHB bus and an I^2C connected via half speed IPI bus:

- Accessing the I^2C from the DMA controller via IPI bus typically requires four cycles (consecutive accesses to the I2C could be faster):

Equation 75 $4 \times T_{IPI} = 4/150 \text{ MHz} = 26.6 \text{ ns}$

- Reloading a new TCD (4 x 64-bit) via AHB to the DMA controller (scatter/gather process):

Equation 76 $4 \times T_{AHD} = 4/150 \text{ MHz} = 26.6 \text{ ns}$

With the DMA scatter/gather process the required IBCR access can be done in 0.5 µs, leaving a large margin of 19.5 µs for additional system delays. In this way, the slow reaction case can be prevented. The system user needs to decide which usage model best suits his overall requirement.

53 Peripheral Sensor Interface (PSI5)

53.1 Introduction

The PSI5 interface offers power supply and data transfer between the application and multiple sensors over a two-wire interface. Data transmission from the application to the sensor or sensors is achieved through modulation of the power supply voltage (sync pulse). Data reception from the sensor or sensors to the application is achieved through modulation of the current drawn by a sensor using Manchester encoding.

At the system level, the PSI5 interface consists of mechanisms integrated on the microcontroller and an external physical layer that provides the high-voltage supply and converts the current drawn by the sensor into a digital Manchester-encoded data stream.

53.1.1 Overview


The PSI5 is an interface for automotive sensor applications. PSI5 is an open standard based on existing sensor interfaces for peripheral airbag sensors, already proven in millions of safety airbag systems. The technical characteristics, the low implementation overhead, as well as the attractive cost make the PSI5 also suitable for many other automotive sensor applications. The development goal of the PSI5 is a flexible, reliable communication standard for automotive sensor applications that can be used and implemented free of charge.

The main features of the PSI5 are high-speed and high-reliability data transfer at the lowest possible implementation overhead cost, offering a universal and flexible solution for multiple sensor applications. The main features of PSI5 standard are:

- Two-wire current interface
- Manchester-coded digital data transmission from sensor to ECU
- High data transmission speed of 125 Kbit/s or optional 189 Kbit/s
- High EMC robustness and low emission
- Wide range of sensor supply current
- Configurable data word length (8 to 28 bits)
- Asynchronous or synchronous operation
- Bidirectional communication

In short, PSI5 standardizes the low-level communication between peripheral sensors and electronic control units. Note that the physical layer for the IP (transceiver) is to be implemented separately outside the IP.

Figure 1535. PSI5 digital interface block diagram



Format1: Stored in RAM Registers

O	F	EM	E	T	Slot Counter	Time Stamp	Header+ Sensor Data(i)	CRC or Parity bits	C

1. **"C"** is set to 1 when CRC or Parity check identifies Error.
2. **"T"** is set to 1 at timing errors of the incoming frame.
3. **"E&EM"** is set to 1 at electric errors at any bit PSI5/SMC
4. **"F"** is set to 1 if no frame received in the slot.
5. **"O"** is set to 1 if any new frame overwrites previous Unread.Fr.
6. **"Slot Counter"** Gives the slot number in which the start bits of the frame were detected.
7. **"Sensor Data"** are stored in RAM automatically after all data bits are received in data receive register.
8. **"Time Stamp"** is appended to received frame in once start bits are received or rise edge of sync pulse.

Note: GTM is not supported by this device

53.1.2 Features

- IPS interface for register read/write (big endian)
- Supports bidirectional full duplex operations, but with differing baud rate—low, ECU-to-sensor, fast sensor to ECU
- Manchester decoder operating at both 125 Kbit/s and 189 Kbit/s bit rates with ×32 sample clock rate
- One 64-bit sensor data receive register to which the decoded received sensor data—including header, data, timestamp, frame counter, status bits (E, EM, T, C, F) and CRC, but not including start bits—are written
- A 24-bit time stamp register with a 1 µs resolution. When first rising edge of start bits (S0) of a message or the rising edge of the SYNC pulse is recognized, the value in the time stamp register will be written to the data receive register
- Single 32 × 64-bit RAM buffer for storing (moving) content of the data receive register once end of message is recognized
  - Related to each RAM buffer are two diagnostic registers, N and EI. Register N is used to identify the occurrence of new messages in the corresponding RAM buffer, while register EI identifies the error status of these messages. The errors that can set the EI register bits are the F (no frame), E (electrical error), EM (electrical error for SMC bits embedded in PSI5 messages), T (Timing bit error) and C (CRC error). Which of these errors actually set the EI register bits is configurable.
- DMA support for transferring RAM data (including diagnostic data) to system memory
- DMA transfer through IPS bus
- Support for optional serial messaging channel (SMC) and additional logic to extract SMC frames from PSI5 frames
- Operating modes supported:
  - Asynchronous mode (sensor periodically sends data, no sync pulse, one sensor per interface)
  - Synchronous mode (sync pulse generated, multiple sensor per interface)
- Sync pulse generation for synchronous modes:
  - The start of each time slot (1 to 6) (see *Figure 1582*) on the bus (after the end of the sync pulse) can be defined with a 1 µs resolution
  - The end of the last time slot on the bus can be defined with a 1 µs resolution, up to a maximum sync period time of 16 ms
  - Trigger logic to generate sync pulses
    - 16-bit Channel Trigger Counter (CTC) used to generate the sync pulses by comparing the values with CIPR and CTPR
    - Counter Initialize Pulse Register (CIPR) to allow configuration of initialization (offset) period
    - Channel Trigger Period (CTP) register to allow configuration of sync period. Value in CTP is the value to which the CTC is updated after each sync pulse generation
    - Possibility to have a common 1 MHz clock source
- An upstream register bit chain consisting of Preparation Register, Buffer Register, Shift register (output data) and pulse width modulation logic, is implemented. Using this, it is possible to send a data word to the sensors through use of data sync pulses: logic 1 with programmable data sync pulse width W1, logic 0 with programmable data sync

pulse width W0. The data sync pulse timing can be configured to be dependent on the periodic or event driven timing SYNC pulse. Further, there is no difference between timing sync pulse and data sync pulse during transmission (ECU-to-sensor communication).

53.1.3 Modes of operation

53.1.3.1 Disable mode

Disable mode in the PSI5 reduces power consumption. This mode is entered by setting GCR[GLOBAL_DISABLE_REQ]. All the channels enter Disable mode at once when this bit is set, irrespective of the setting of PCCR[PSI5_CH_EN] and PCCR[PSI5_CH_CONFIG]. In this mode the RX, TX and common time base counters are disabled for any operation. This is the default state after module reset is released. PSI5 can exit Disable mode by clearing the GLOBAL_DISABLE_REQ bit and enabling individual PSI5 channels (setting PCCR[PSI5_CH_EN]). Note that when entering Disable mode from any other mode, the register contents are retained and are not changed. The time stamp counter AND the internal sync pulse generator are, however, reset when entering Disable mode.

There is no software reset bit in the PSI5 module. The same has to be managed outside the IP at the system level. Channels will enter “Configuration/Normal mode” based on the value of PCCR[PSI5_CH_CONFIG].

53.1.3.2 Initialization/Configuration mode

This is the configuration phase, in which all PSI5 global, channel specific configuration/control registers can be written. The receiver and transmitter sub-blocks are disabled in this mode. The message receive registers/buffers can be accessed in this mode. This mode can be entered by clearing GCR[GLOBAL_DISABLE_REQ] and setting PCCR[PSI5_CH_CONFIG] and PCCR[PSI5_CH_EN]. All the channel specific control registers can be programmed only in the CONFIG mode. This prevents the software from accidentally causing a change in any critical register.

53.1.3.3 Normal mode (NORMAL mode)

In Normal mode, the receiver and the transmitter blocks become active, error handling is enabled and all the PSI5 protocol functions are also enabled. In this mode, all the PSI5 global and channel-specific configuration registers are locked for writing, although these registers can still be read. Data Preparation Register, Shift Register and data output registers are writable in this mode. Apart from them, there are some register bits that can be written in this mode also. Refer to the detailed register description. This mode can be entered clearing GCR[GLOBAL_DISABLE_REQ], clearing PCCR[PSI5_CH_CONFIG], and setting PCCR[PSI5_CH_EN].

53.1.3.3.1 PSI5 topology

The different PSI5 user operation modes define topology and parameters of the communication between ECU and sensors such as communication mode, number of data bits, error detection, cycle time, number of time slots per cycle, and bit rate.

These modes as generally denoted as

PSI5-(A / P / U / D)-dd-(P / CRC)-tttt / n(L / H)

Table 1610 provides a key for these notations.

Table 1610. Normal operating states

Communication modes		Description
A	Asynchronous mode	PSI5-A describes a point-to-point connection for unidirectional, asynchronous data transmission. Each sensor is connected to the ECU by two wires. After switching on the power supply, the sensor starts transmitting data to the ECU periodically. Timing and repetition rate of the data transmission are controlled by the sensor. No Sync pulse is send from ECU side.
P	Synchronous Parallel Bus mode	The synchronous operation modes work according to the TDMA method (Time Division Multiple Access). Each sensor is connected to the ECU by two wires. The sensor data transmission is synchronized by the ECU using voltage modulation. Synchronization (sync pulses) can be optionally used for point-to-point configurations; it is mandatory for bus modes. The sensors can be arranged as parallel bus, universal bus and daisy chain topology based on sensor addressing and interchangeability of sensors.
U	Synchronous Universal Bus mode	
D	Synchronous Daisy Chain Bus mode	
Data bits		
dd	No. of data bits	—
Error detection		
P	1 parity bit	—
CRC	3-bit Cyclic Redundancy Check (CRC)	—
Cycle time		
tttt	Cycle Time in µs	—
n	Number of time slots per cycle	—
Bit rate		
L	125 Kbit/s	—
H	189 Kbit/s	—

53.1.3.4 Stop mode

When the Stop mode request is asserted, and if there is no active PSI5 transaction ongoing, then the acknowledgment to stop the clocks is given immediately. If start bits of any PSI5 packet have been detected (successful detection of both S0 and S1) then the concerned PSI5 packet is successfully stored and then the Stop mode acknowledgment is generated by the IP. Note that for generating the acknowledgment, the IP does not wait for the complete reception of any ongoing SMC message, but only waits for the complete reception of any ongoing PSI5 packet transaction.

If the PSI5 transceiver is asynchronous to the PSI5 IP receiver then loss of data can result when the STOP mode is deasserted. Hence the following guidelines should be followed :

- If the IP is in synchronous mode of operation, then the IP gets resynchronized on the next available sync pulse which occurs after STOP mode deassertion. Hence the PSI5

packets occurring between the STOP mode deassertion event and the subsequent synch pulse would not be reliable and should be ignored by the application.

- If the IP is configured in asynchronous mode, then it should be ensured that the idle time gap between PSI5 packets is greater than or equal to the length of one PSI5 message. In this case only one PSI5 message will get corrupted, but the IP will sample the subsequent PSI5 messages correctly.

53.1.3.5 Debug mode


In order to enter this mode the debugger has to be connected and it has to encounter a breakpoint. In addition, the DEBUG_EN bit has to be written to 1. The DEBUG_EN bit can be written by either the CPU or by the debugger but only in Configuration mode. Once the above conditions are satisfied the IP enters the Debug Mode. There are two debugging modes available. For simplicity these are being referred to as the “Freeze” and “Open” modes. The IP enters one of the above debugging modes, based on the configuration of a register bit DEBUG_FREEZE _CTRL mentioned in the *Section 53.3.2.2: PSI5 Channel Control Register (PSI5_CH0_PCCR)*.

In “Open” mode, the core of the IP keeps on working normally and all the registers are updated from the hardware; just like they were being done in the functional mode (when the IP was out of the debug mode). Thus, even a long term entry to the Debug Mode, wont affect the normal operation of the various registers that are to be updated by the hardware. Down side is that the IP can keep on changing the internal status bits and the registers as the time progresses.

In “Freeze” mode, the core of the IP, the output and the input paths are all stopped coherently. Once the input and the output paths are stopped coherently, then all the internal status bits and registers maintain their status and value irrespective of the time progression. Coherent halting of the input path would mean that there is no active reception ongoing in the Manchester decoder. Thus, if the Manchester decoder has already detected valid start bits(S0 and S1) and then there is a request to enter the “Freeze” mode, then the current reception is completed before the IP enters the Freeze mode. Coherent halting of the output path would mean that the “sdout” output pin of the IP should be at a logic 0. Once the above conditions are satisfied, only then can the IP enter the “Freeze” mode. Once the IP enters the Freeze mode, the time stamp counter is also halted.

In both the above modes, the various interface registers would be completely visible to the debugger, but debugger action would have no impact on the various status bits and counters that normally get affected by a CPU/DMA read. In this mode, the read pointers of the FIFO do not get incremented, when being read through the Pop-up registers. Thus in Debug mode, reading the DMA PSI5 Message Register (PSI5_CH0_DPMR),DMA SMC Frame Register (PSI5_CH0_DSFR) or the DMA Diagnostic Status Register (PSI5_CH0_DDSR) would keep on returning the same data. Hence the interrupts related to DMA completion operation would not get generated. Further the hardware clearing related to FAST_CLR_SMC and FAST_CLR_PSI5 bits would not have any effect and the hardware clearing would remain disabled. This is also highlighted in *Figure 1536*.

Figure 1536. Block Diagram of Debug Mode




1. “halt” in the above block means, that when “1”, then the specified block will stall its operation.
2. When “debug_mode” == 1, then the IP enters debug mode.
3. When “md_busy” is “1”, it means that MD is busy in reception of some data.
4. “ipg_debug” when “1” is an indication from the Debugger Logic that a breakpoint has been encountered and IP has to stop its operation.
5. Once the “debug_freeze_req” is asserted, then the “debug_freeze” is asserted ONLY when no pending reception is there in the MD and the “sdout” has a low level. Once the “debug_freeze” == 1, then the blocks are halted as shown above.
6. During deassertion of the “debug_freeze_req”, if the “gtm_event_sync” is already high, then the “debug_freeze” is not de-asserted until the “gtm_event” goes low. This is to prevent an “untimed” sync pulse from going to the output path.
7. “debug_en” bit allows selective disabling of the debug mode of the IP.

The debugger can write to all the registers just like the CPU can. However, no special privilege is given to the debugger as compared to the CPU. The read/write behavior of the debugger for various registers in Normal/Configuration mode is identical to the behavior of the CPU. Note that the various status bit and counter protections become active ONLY in Debug mode.

53.1.3.6 Operating modes

Figure 1537 shows the operating modes and *Table 1611* shows the state transition.

Figure 1537. Operating modes



Note: Not possible to reconfigure the PSI5 on the fly. A direct transition from the Normal to Config mode is not there to consider safety aspects.

Table 1611. State transition table

GCR [GLOBAL_DISABLE_REQ]	PCCR		State	
	[PSI5_CH_CONFIG]	[PSI5_CH_EN]	Present	Next
1	x	x	x	All channel Disable
0	x	0	x	Specific channel Disable
0	1	1	Disable	Config
0	0	1	Config	Normal
0	x	1	Normal	Normal
0	0	1	Disable	Normal

53.2 External signal description

Table 1612. PSI5 port list

Name	Function	I/O
Signals to/from pads		
SDINn_PSI5_m(1)	Digital sensor data input pin of PSI5 module	I
SDOUTn_PSI5_m (1)	Digital sensor data output pin of PSI5 module (sync pulse + data)	O

1. “n” is the Channel Number and “m” is the Module Instance Number.

53.3 Memory map and register description

53.3.1 Memory map

Table 1613 shows the memory map.

Table 1613. PSI5 memory map

Address offset (hex)	Register(1)	Access(2)			Reset value(3) (hex)	Location (section)
		D	C	N		
0x0000	Global Control Register (PSI5_GCR(4))	R/W	R/W	R/W	— (5)	*Section 53.3.2.1*
0x0002–0x0007	Reserved					
PSI5 Channel 0						
0x0008	PSI5 Channel Control Register (PSI5_CH0_PCCR)	R/W(6)	R/W	R/W(6)	0x001F_0000	*Section 53.3.2.2*
0x000C	DMA Control Register (PSI5_CH0_DCR)	R	R/W	R/W(6)	0x0000_0000	*Section 53.3.2.3*
0x0010	DMA Status Register (PSI5_CH0_DSR)	R	R/W1c	R/W1c	0x0000_0000	*Section 53.3.2.4*
0x0014	General Interrupt Control Register (PSI5_CH0_GICR)	R	R/W	R/W	0x0000_0000	*Section 53.3.2.5*
0x0018	New Data Interrupt Control Register (PSI5_CH0_NDICR)	R	R/W	R/W	0x0000_0000	*Section 53.3.2.6*
0x001C	Overwrite Interrupt Control Register (PSI5_CH0_OWICR)	R	R/W	R/W	0x0000_0000	*Section 53.3.2.7*
0x0020	Error Interrupt Control Register (PSI5_CH0_EICR)	R	R/W	R/W	0x0000_0000	*Section 53.3.2.8*
0x0024	General Interrupt Status Register (PSI5_CH0_GISR)	R	R/W1c/ HC(7)	R/W1c/ HC(7)	0x0007_0000	*Section 53.3.2.9*
0x0028	DMA PSI5 Message Register (PSI5_CH0_DPMR)	R	R	R	0x0000_0000	*Section 53.3.2.10*

Table 1613. PSI5 memory map (continued)

Address offset (hex)	Register[1]	Access[2]			Reset value[3] (hex)	Location (section)
		D	C	N		
0x002C	DMA SMC Frame Register (PSI5_CH0_DSFR)	R	R	R	0x0000_0000	*Section 53.3.2.11*
0x0030	DMA Diagnostic Status Register (PSI5_CH0_DDSR)	R	R	R	0x0000_0000	*Section 53.3.2.12*
0x0034	PSI5 Message Receive Register Low (PSI5_CH0_PMRRL)	R	R	R	0x0000_0000	*Section 53.3.2.13*
0x0038	PSI5 Message Receive Register High (PSI5_CH0_PMRRH)	R	R	R	0x0000_0000	*Section 53.3.2.14*
0x003C	PSI5 Message Register 0 Low Word of Data Frame (PSI5_CH0_PMRL0)	R	R/W[8]	R	0x0000_0000	*Section 53.3.2.15*
0x0040	PSI5 Message Register 0 High Word of Data Frame (PSI5_CH0_PMRH0)	R	R/W[8]	R	0x0000_0000	*Section 53.3.2.16*
0x0044	PSI5 Message Register 1 Low Word of Data Frame (PSI5_CH0_PMRL1)	R	R/W[8]	R	0x0000_0000	*Section 53.3.2.15*
0x0048	PSI5 Message Register 1 High Word of Data Frame (PSI5_CH0_PMRH1)	R	R/W[8]	R	0x0000_0000	*Section 53.3.2.16*
0x004C	PSI5 Message Register 2 Low Word of Data Frame (PSI5_CH0_PMRL2)	R	R/W[8]	R	0x0000_0000	*Section 53.3.2.15*
0x0050	PSI5 Message Register 2 High Word of Data Frame (PSI5_CH0_PMRH2)	R	R/W[8]	R	0x0000_0000	*Section 53.3.2.16*
0x0054	PSI5 Message Register 3 Low Word of Data Frame (PSI5_CH0_PMRL3)	R	R/W[8]	R	0x0000_0000	*Section 53.3.2.15*
0x0058	PSI5 Message Register 3High Word of Data Frame (PSI5_CH0_PMRH3)	R	R/W[8]	R	0x0000_0000	*Section 53.3.2.16*
0x005C	PSI5 Message Register 4 Low Word of Data Frame (PSI5_CH0_PMRL4)	R	R/W[8]	R	0x0000_0000	*Section 53.3.2.15*
0x0060	PSI5 Message Register 4 High Word of Data Frame (PSI5_CH0_PMRH4)	R	R/W[8]	R	0x0000_0000	*Section 53.3.2.16*
0x0064	PSI5 Message Register 5 Low Word of Data Frame (PSI5_CH0_PMRL5)	R	R/W[8]	R	0x0000_0000	*Section 53.3.2.15*

Table 1613. PSI5 memory map (continued)

Address offset (hex)	Register[1]	Access[2]			Reset value[3] (hex)	Location (section)
		D	C	N		
0x0068	PSI5 Message Register 5 High Word of Data Frame (PSI5_CH0_PMRH5)	R	R/W[8]	R	0x0000_0000	*Section 53.3.2.16*
0x006C	PSI5 Message Register 6 Low Word of Data Frame (PSI5_CH0_PMRL6)	R	R/W[8]	R	0x0000_0000	*Section 53.3.2.15*
0x0070	PSI5 Message Register 6 High Word of Data Frame (PSI5_CH0_PMRH6)	R	R/W[8]	R	0x0000_0000	*Section 53.3.2.16*
0x0074	PSI5 Message Register 7 Low Word of Data Frame (PSI5_CH0_PMRL7)	R	R/W[8]	R	0x0000_0000	*Section 53.3.2.15*
0x0078	PSI5 Message Register 7 High Word of Data Frame (PSI5_CH0_PMRH7)	R	R/W[8]	R	0x0000_0000	*Section 53.3.2.16*
0x007C	PSI5 Message Register 8 Low Word of Data Frame (PSI5_CH0_PMRL8)	R	R/W[8]	R	0x0000_0000	*Section 53.3.2.15*
0x0080	PSI5 Message Register 8 High Word of Data Frame (PSI5_CH0_PMRH8)	R	R/W[8]	R	0x0000_0000	*Section 53.3.2.16*
0x0084	PSI5 Message Register 9 Low Word of Data Frame (PSI5_CH0_PMRL9)	R	R/W[8]	R	0x0000_0000	*Section 53.3.2.15*
0x0088	PSI5 Message Register 9 High Word of Data Frame (PSI5_CH0_PMRH9)	R	R/W[8]	R	0x0000_0000	*Section 53.3.2.16*
0x008C	PSI5 Message Register 10 Low Word of Data Frame (PSI5_CH0_PMRL10)	R	R/W[8]	R	0x0000_0000	*Section 53.3.2.15*
0x0090	PSI5 Message Register 10 High Word of Data Frame (PSI5_CH0_PMRH10)	R	R/W[8]	R	0x0000_0000	*Section 53.3.2.16*
0x0094	PSI5 Message Register 11 Low Word of Data Frame (PSI5_CH0_PMRL11)	R	R/W[8]	R	0x0000_0000	*Section 53.3.2.15*
0x0098	PSI5 Message Register 11 High Word of Data Frame (PSI5_CH0_PMRH11)	R	R/W[8]	R	0x0000_0000	*Section 53.3.2.16*
0x009C	PSI5 Message Register 12 Low Word of Data Frame (PSI5_CH0_PMRL12)	R	R/W[8]	R	0x0000_0000	*Section 53.3.2.15*

Table 1613. PSI5 memory map (continued)

Address offset (hex)	Register[1]	Access[2]			Reset value[3] (hex)	Location (section)
		D	C	N		
0x00A0	PSI5 Message Register 12 High Word of Data Frame (PSI5_CH0_PMRH12)	R	R/W[8]	R	0x0000_0000	*Section 53.3.2.16*
0x00A4	PSI5 Message Register 13 Low Word of Data Frame (PSI5_CH0_PMRL13)	R	R/W[8]	R	0x0000_0000	*Section 53.3.2.15*
0x00A8	PSI5 Message Register 13 High Word of Data Frame (PSI5_CH0_PMRH13)	R	R/W[8]	R	0x0000_0000	*Section 53.3.2.16*
0x00AC	PSI5 Message Register 14 Low Word of Data Frame (PSI5_CH0_PMRL14)	R	R/W[8]	R	0x0000_0000	*Section 53.3.2.15*
0x00B0	PSI5 Message Register 14 High Word of Data Frame (PSI5_CH0_PMRH14)	R	R/W[8]	R	0x0000_0000	*Section 53.3.2.16*
0x00B4	PSI5 Message Register 15 Low Word of Data Frame (PSI5_CH0_PMRL15)	R	R/W[8]	R	0x0000_0000	*Section 53.3.2.15*
0x00B8	PSI5 Message Register 15 High Word of Data Frame (PSI5_CH0_PMRH15)	R	R/W[8]	R	0x0000_0000	*Section 53.3.2.16*
0x00BC	PSI5 Message Register 16 Low Word of Data Frame (PSI5_CH0_PMRL16)	R	R/W[8]	R	0x0000_0000	*Section 53.3.2.15*
0x00C0	PSI5 Message Register 16 High Word of Data Frame (PSI5_CH0_PMRH16)	R	R/W[8]	R	0x0000_0000	*Section 53.3.2.16*
0x00C4	PSI5 Message Register 17 Low Word of Data Frame (PSI5_CH0_PMRL17)	R	R/W[8]	R	0x0000_0000	*Section 53.3.2.15*
0x00C8	PSI5 Message Register 17 High Word of Data Frame (PSI5_CH0_PMRH17)	R	R/W[8]	R	0x0000_0000	*Section 53.3.2.16*
0x00CC	PSI5 Message Register 18 Low Word of Data Frame (PSI5_CH0_PMRL18)	R	R/W[8]	R	0x0000_0000	*Section 53.3.2.15*
0x00D0	PSI5 Message Register 18 High Word of Data Frame (PSI5_CH0_PMRH18)	R	R/W[8]	R	0x0000_0000	*Section 53.3.2.16*
0x00D4	PSI5 Message Register 19 Low Word of Data Frame (PSI5_CH0_PMRL19)	R	R/W[8]	R	0x0000_0000	*Section 53.3.2.15*

Table 1613. PSI5 memory map (continued)

Address offset (hex)	Register[1]	Access[2]			Reset value[3] (hex)	Location (section)
		D	C	N		
0x00D8	PSI5 Message Register 19 High Word of Data Frame (PSI5_CH0_PMRH19)	R	R/W[8]	R	0x0000_0000	*Section 53.3.2.16*
0x00DC	PSI5 Message Register 20 Low Word of Data Frame (PSI5_CH0_PMRL20)	R	R/W[8]	R	0x0000_0000	*Section 53.3.2.15*
0x00E0	PSI5 Message Register 20 High Word of Data Frame (PSI5_CH0_PMRH20)	R	R/W[8]	R	0x0000_0000	*Section 53.3.2.16*
0x00E4	PSI5 Message Register 21 Low Word of Data Frame (PSI5_CH0_PMRL21)	R	R/W[8]	R	0x0000_0000	*Section 53.3.2.15*
0x00E8	PSI5 Message Register 21 High Word of Data Frame (PSI5_CH0_PMRH21)	R	R/W[8]	R	0x0000_0000	*Section 53.3.2.16*
0x00EC	PSI5 Message Register 22 Low Word of Data Frame (PSI5_CH0_PMRL22)	R	R/W[8]	R	0x0000_0000	*Section 53.3.2.15*
0x00F0	PSI5 Message Register 22 High Word of Data Frame (PSI5_CH0_PMRH22)	R	R/W[8]	R	0x0000_0000	*Section 53.3.2.16*
0x00F4	PSI5 Message Register 23 Low Word of Data Frame (PSI5_CH0_PMRL23)	R	R/W[8]	R	0x0000_0000	*Section 53.3.2.15*
0x00F8	PSI5 Message Register 23 High Word of Data Frame (PSI5_CH0_PMRH23)	R	R/W[8]	R	0x0000_0000	*Section 53.3.2.16*
0x00FC	PSI5 Message Register 24 Low Word of Data Frame (PSI5_CH0_PMRL24)	R	R/W[8]	R	0x0000_0000	*Section 53.3.2.15*
0x0100	PSI5 Message Register 24 High Word of Data Frame (PSI5_CH0_PMRH24)	R	R/W[8]	R	0x0000_0000	*Section 53.3.2.16*
0x0104	PSI5 Message Register 25 Low Word of Data Frame (PSI5_CH0_PMRL25)	R	R/W[8]	R	0x0000_0000	*Section 53.3.2.15*
0x0108	PSI5 Message Register 25 High Word of Data Frame (PSI5_CH0_PMRH25)	R	R/W[8]	R	0x0000_0000	*Section 53.3.2.16*
0x010C	PSI5 Message Register 26 Low Word of Data Frame (PSI5_CH0_PMRL26)	R	R/W[8]	R	0x0000_0000	*Section 53.3.2.15*

Table 1613. PSI5 memory map (continued)

Address offset (hex)	Register[1]	Access[2]			Reset value[3] (hex)	Location (section)
		D	C	N		
0x0110	PSI5 Message Register 26 High Word of Data Frame (PSI5_CH0_PMRH26)	R	R/W[8]	R	0x0000_0000	*Section 53.3.2.16*
0x0114	PSI5 Message Register 27 Low Word of Data Frame (PSI5_CH0_PMRL27)	R	R/W[8]	R	0x0000_0000	*Section 53.3.2.15*
0x0118	PSI5 Message Register 27 High Word of Data Frame (PSI5_CH0_PMRH27)	R	R/W[8]	R	0x0000_0000	*Section 53.3.2.16*
0x011C	PSI5 Message Register 28 Low Word of Data Frame (PSI5_CH0_PMRL28)	R	R/W[8]	R	0x0000_0000	*Section 53.3.2.15*
0x0120	PSI5 Message Register 28 High Word of Data Frame (PSI5_CH0_PMRH28)	R	R/W[8]	R	0x0000_0000	*Section 53.3.2.16*
0x0124	PSI5 Message Register 29 Low Word of Data Frame (PSI5_CH0_PMRL29)	R	R/W[8]	R	0x0000_0000	*Section 53.3.2.15*
0x0128	PSI5 Message Register 29 High Word of Data Frame (PSI5_CH0_PMRH29)	R	R/W[8]	R	0x0000_0000	*Section 53.3.2.16*
0x012C	PSI5 Message Register 30 Low Word of Data Frame (PSI5_CH0_PMRL30)	R	R/W[8]	R	0x0000_0000	*Section 53.3.2.15*
0x0130	PSI5 Message Register 30 High Word of Data Frame (PSI5_CH0_PMRH30)	R	R/W[8]	R	0x0000_0000	*Section 53.3.2.16*
0x0134	PSI5 Message Register 31 Low Word of Data Frame (PSI5_CH0_PMRL31)	R	R/W[8]	R	0x0000_0000	*Section 53.3.2.15*
0x0138	PSI5 Message Register 31 High Word of Data Frame (PSI5_CH0_PMRH31)	R	R/W[8]	R	0x0000_0000	*Section 53.3.2.16*
0x013C	SMC Frame RX Register 1 (PSI5_CH0_SFR1)	R	R/W[8]	R	0x0000_0000	*Section 53.3.2.17*
0x0140	SMC Frame RX Register 2 (PSI5_CH0_SFR2)	R	R/W[8]	R	0x0000_0000	*Section 53.3.2.17*
0x0144	SMC Frame RX Register 3 (PSI5_CH0_SFR3)	R	R/W[8]	R	0x0000_0000	*Section 53.3.2.17*
0x0148	SMC Frame RX Register 4 (PSI5_CH0_SFR4)	R	R/W[8]	R	0x0000_0000	*Section 53.3.2.17*
0x014C	SMC Frame RX Register 5 (PSI5_CH0_SFR5)	R	R/W[8]	R	0x0000_0000	*Section 53.3.2.17*

Table 1613. PSI5 memory map (continued)

Address offset (hex)	Register[1]	Access[2]			Reset value[3] (hex)	Location (section)
		D	C	N		
0x0150	SMC Frame RX Register 6 (PSI5_CH0_SFR6)	R	R/W[8]	R	0x0000_0000	*Section 53.3.2.17*
0x0154	New Data Status Register (PSI5_CH0_NDSR)	R	R/W1C/ HC[9]	R/W1C/ HC[9]	0x0000_0000	*Section 53.3.2.18*
0x0158	Over Write Status Register (PSI5_CH0_OWSR)	R	R/W1C/ HC[9]	R/W1C/ HC[9]	0x0000_0000	*Section 53.3.2.19*
0x015C	Error Status Register (PSI5_CH0_EISR)	R	R/W1C/ HC[9]	R/W1C/ HC[9]	0x0000_0000	*Section 53.3.2.20*
0x0160	Set New Data Status Register (PSI5_CH0_SNDSR)	R	R/W1S	R/W1S	0x0000_0000	*Section 53.3.2.21*
0x0164	Set Overwrite Status Register (PSI5_CH0_SOWSR)	R	R/W1S	R/W1S	0x0000_0000	*Section 53.3.2.22*
0x0168	Set Error Status Register (PSI5_CH0_SEISR)	R	R/W1S	R/W1S	0x0000_0000	*Section 53.3.2.23*
0x016C	Set SMC Error Status Register (PSI5_CH0_SSESR)	R	R/W1S	R/W1S	0x0000_0000	*Section 53.3.2.24*
0x0170	Sync Pulse Start Time Stamp Read Register (PSI5_CH0_STSRR)	R	R	R	0x0000_0000	*Section 53.3.2.25*
0x0174	Data Reception Time Stamp Read Register (PSI5_CH0_DTSRR)	R	R	R	0x0000_0000	*Section 53.3.2.26*
0x0178	Slot 1 Frame Configuration Register (PSI5_CH0_S1FCR)	R	R/W	R	0x0000_0010	*Section 53.3.2.27*
0x017C	Slot 2 Frame Configuration Register (PSI5_CH0_S2FCR)	R	R/W	R	0x0000_0010	*Section 53.3.2.27*
0x0180	Slot 3 Frame Configuration Register (PSI5_CH0_S3FCR)	R	R/W	R	0x0000_0010	*Section 53.3.2.27*
0x0184	Slot 4 Frame Configuration Register (PSI5_CH0_S4FCR)	R	R/W	R	0x0000_0010	*Section 53.3.2.27*
0x0188	Slot 5 Frame Configuration Register (PSI5_CH0_S5FCR)	R	R/W	R	0x0000_0010	*Section 53.3.2.27*
0x018C	Slot 6 Frame Configuration Register (PSI5_CH0_S6FCR)	R	R/W	R	0x0000_0010	*Section 53.3.2.27*
0x0190	Slot 1 Start Boundary Register (PSI5_CH0_S1SBR)	R	R/W	R	0x0000	*Section 53.3.2.28*
0x0192	Slot 2 Start Boundary Register (PSI5_CH0_S2SBR)	R	R/W	R	0x0000	*Section 53.3.2.28*
0x0194	Slot 3 Start Boundary Register (PSI5_CH0_S3SBR)	R	R/W	R	0x0000	*Section 53.3.2.28*
0x0196	Slot 4 Start Boundary Register (PSI5_CH0_S4SBR)	R	R/W	R	0x0000	*Section 53.3.2.28*

Table 1613. PSI5 memory map (continued)

Address offset (hex)	Register[1]	Access[2]			Reset value[3] (hex)	Location (section)
		D	C	N		
0x0198	Slot 5 Start Boundary Register (PSI5_CH0_S5SBR)	R	R/W	R	0x0000	*Section 53.3.2.28*
0x019A	Slot 6 Start Boundary Register (PSI5_CH0_S6SBR)	R	R/W	R	0x0000	*Section 53.3.2.28*
0x019C	Slot *n* End Boundary Register (PSI5_CH0_SNEBR)	R	R/W	R	0x0000_0000	*Section 53.3.2.29*
0x01A0	Data Output Block Configuration Register (PSI5_CH0_DOBCR)	R	R/W/ W1S[10]	R/ W1S[10]	0x0000	*Section 53.3.2.30*
0x01A2	Manchestor Decoder Disable Offset (PSI5_CH0_MDDIS_OFF)	R	R/W	R	0x0000	*Section 53.3.2.31*
0x01A4	Pulse Width for Data Bit Value 0 (PSI5_CH0_PW0D)	R	R/W	R	0x0000	*Section 53.3.2.32*
0x01A6	Pulse Width for Data Bit Value 1 (PSI5_CH0_PW1D)	R	R/W	R	0x0000	*Section 53.3.2.33*
0x01A8	Counter target Pulse Register (PSI5_CH0_CTPR)	R	R/W	R	0x0000	*Section 53.3.2.34*
0x01AA	Counter Initialize Pulse Register (PSI5_CH0_CIPR)	R	R/W	R	0x0000	*Section 53.3.2.35*
0x01AC	Data Preparation Register Low Word (PSI5_CH0_DPRL)	R	R	R/W[11]	0x0000_0000	*Section 53.3.2.36*
0x01B0	Data Preparation Register High Word (PSI5_CH0_DPRH)	R	R	R	0x0000_0000	*Section 53.3.2.37*
0x01B4	Data Buffer Register Low Word (PSI5_CH0_DBRL)	R	R	R/W[11]	0x0000_0000	*Section 53.3.2.38*
0x01B8	Data Buffer Register (High Word (PSI5_CH0_DBRH)	R	R	R/W[11]	0x0000_0000	*Section 53.3.2.39*
0x01BC	Data Shift Register Low Word (PSI5_CH0_DSRL)	R	R	R/W[11]	0x0000_0000	*Section 53.3.2.40*
0x01C0	Data Shift Register High Word (PSI5_CH0_DSRH)	R	R	R/W[11]	0x0000_0000	*Section 53.3.2.41*
—[12]	Reserved					

1. Refer to the Device Configuration Chapter for instance specific PSI5 channels.
2. In this column, R/W = Read/Write, R = Read-only, W = Write-only, W1C = write-1-to-clear and W1S = “write-to-1-shot, always read as 0,” D = Disable mode, C = Config mode, N = Normal mode. All 32-bit registers are word/half word/byte addressable for write. Read is always word addressable. All 16-bit registers are half word/byte addressable for write. Read is always word addressable. Trying to access any register space of PSI5, other than those mentioned in the memory map, results in the generation of transfer error. Note that the generation of transfer error is confined to this scenario only.
3. In this column, the format of the reset value indicates the register width. Thus, reset values of the formats 0xHH, 0xHHHH, and 0xHHHH_HHHH, where “H” is a hexadecimal digit, indicate 8-bit, 16-bit, and 32-bit registers, respectively.
4. This register is not present if the specific instance is configured as a slave. Master or slave configuration of the specific PSI5 instance decides if the operating mode (DISABLE/CONFIG/NORMAL) as well as the staggering of the channels can be controlled independently. If the instance is configured as a master then it controls its own operating mode, staggering of all the channels in that instance and the operating mode and the staggering of any associated slave instance. If the instance is configured as a slave then its operating mode and staggering can only be controlled by another master instance. Refer to the Device Configuration Chapter for instance specific details.

5. The reset value is dependent on the parameter PSI5_PDIS_RST:
When PSI5_PDIS_RST = 0 then the reset value is “0x0000”(PSI5 module is enabled after reset).
When PSI5_PDIS_RST = 1 then the reset value is “0x0001” (PSI5 module is disabled after reset).
For the value of parameter PSI5_PDIS_RST refer to the Device Configuration File.
6. Not all the register bits are writable in this mode. Refer to the Register Description section for details.
7. The bits can be cleared by hardware or by software using w1c. This is controlled by the “fast_clr_xxx” bit in the PSI5_PCCR. However not all bits of this register have this behavior. Refer to the Register Description section for details.
8. Writable ONLY in Config mode for test purposes. Otherwise updated by hardware.
9. The bits are set by hardware. Alternatively the software can also set these bits by writing to the corresponding SET registers. This provision should be used only for test purpose. Clearing of these bits is either by w1c or by hardware depending on the setting of the “fast_clr_xxx” bit in the PSI5_PCCR.
10. Few bits are writable to One Shot. Refer to the Register Description section for details.
11. The bits of this register are writable ONLY when the corresponding DxR_RDY bit in the PSI5_GISR is equal to 1.
12. Refer to the Device Configuration Chapter for instance specific PSI5 reserved locations.

53.3.2 Register description

Unless specifically stated, the register bits are readable in all modes, but writable only in Config mode.

Note that, an access (read/write) to any register in the unimplemented register space will result in the generation of transfer error. All word locations are byte/half word/word accessible for write. Read is always a word access. Trying to do a word operation on 16-bit registers will NOT result in the generation of any transfer error. Trying to write to “read only” bits of implemented register space, will be ignored without the generation of any error. Trying to write to any register outside its intended mode of write (Normal/config) will be ignored without the generation of any transfer error.

For a summary of the register bit accesses in various device modes, refer to *Section 53.3.2.42: Device modes and Register bit accesses*

53.3.2.1 Global Control Register (PSI5_GCR)

The Global Control Register (PSI5_GCR) provides control functions for all the PSI5 channels simultaneously.

Address: 0x0000 Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	CTC_GED	GLOBAL_DISABLE_REQ
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	—(1)

Figure 1538. Global Control Register (PSI5_GCR)

1. The reset value is dependent on the parameter PSI5_PDIS_RST. When PSI5_PDIS_RST = 0 then the reset value is “0” (PSI5 module is enabled after reset). When PSI5_PDIS_RST = 1 then the reset value is “1” (PSI5 module is disabled after reset). For the value of parameter PSI5_PDIS_RST refer to the Device Configuration Chapter.

Table 1614. PSI5_GCR(1) field descriptions

Field	Description
14 CTC_GED	Channel Target Counter (CTC) Global Enable/Disable. 0 All the CTC counters having PCCR[CTC_GED_SEL] = 1 are reset. 1 Simultaneously starts the CTC of all the channels that have PCCR[CTC_GED_SEL] = 1. **Note:** This bit is writable in all modes.
15 GLOBAL_ DISABLE_REQ	PSI5 Receive Global disable request. When set, all PSI5 channels enter Disable mode (from individual Normal or Config modes) regardless of the settings of the PCCR[PSI5_CH_CONFIG] and PCCR[PSI5_CH_EN] bits. When cleared, each PSI5 channel enters Config mode or Normal mode based on the setting of the PCCR[PSI5_CH_CONFIG] bit if PCCR[PSI5_CH_CONFIG] is set for that channel; otherwise, that particular channel continues to stay in Disable mode. The reset value is dependent on the parameter PSI5_PDIS_RST. When PSI5_PDIS_RST = 0 then the reset value is "0"(PSI5 module is enabled after reset). When PSI5_PDIS_RST = 1then the reset value is "1"(PSI5 module is disabled after reset). For the value of parameter PSI5_PDIS_RST refer to the Device Configuration Chapter. This bit is writable in all the modes. 0 PSI5 channel(s) enters Normal or Config mode, depending on the value of the PCCR[PSI5_CH_CONFIG] bit. 1 All PSI5 Channels are in Disable mode. **Note:** When GLOBAL_DISABLE_REQ == 1 then all the clock enables (shown in *Figure 1603*) from the IP go to a 0 (inactive) state.

1. This register is not present if the specific instance is configured as a slave. Master or slave configuration of the specific PSI5 instance decides if the operating mode (DISABLE/CONFIG/NORMAL) as well as the staggering of the channels can be controlled independently. If the instance is configured as a master then it controls its own operating mode, staggering of all the channels in that instance and the operating mode and the staggering of any associated slave instance. If the instance is configured as a slave then its operating mode and staggering can only be controlled by another master instance. Refer to the Device Configuration Chapter for instance specific details.

53.3.2.2 PSI5 Channel Control Register (PSI5_CH0_PCCR)

Figure 1539 shows the PSI5 Channel Control Register.

Address: 0x0008 + *i**0x1C0 (*i*=0) Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	CTC_GED_SEL	CTC_ED	0	MEM_DEPTH					0	0	0	ERROR_SELECT4_	ERROR_SELECT3_	ERROR_SELECT2_	ERROR_SELECT1_	ERROR_SELECT0_
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0(1)	Reserved	0	0	0	DEBUG_EN	DEBUG_FREEZE_CTRL	SP_TS_CLK_SEL	0	0	FAST_CLR_SMC	FAST_CLR_PSI5	BIT_RATE	MODE	PSI5_CH_CONFIG	PSI5_CH_EN
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1539. PSI5 Channel Control Register (PSI5_CH0_PCCR)

1. This is a redundant bit and RW will not have any effect.

Table 1615. PSI5_CH0_PCCR field descriptions

Field	Description
0 CTC_GED_SEL	Channel Target Counter, Global Enable/Disable Select This bit selects whether the CTC should be enabled/disabled by CTC_GED bit (in GCR) or the CTC_ED bit. Enabling by the CTC_GED bit is used when staggering of the channels is required. 0 CTC enabled disabled by CTC_ED. 1 CTC enabled/disabled by CTC_GED.
1 CTC_ED	Channel Target Counter Enable/Disable This bit is used to control the CTC locally from the channel in case the CTC_GED_SEL = 0. 0 The CTC counters is disabled and reset. 1 The CTC counter is enabled and start counting. **Note:** This bit is writable in Normal mode and the Config mode.

Table 1615. PSI5_CH0_PCCR field descriptions (continued)

Field	Description
3:7 MEM_DEPTH	Can be programmed from 0 to 31 and denotes the size of the memory that should be used for storing the PSI5 messages. Area above the MEM_DEPTH is treated as being unavailable for message storage. MEM_DEPTH also denotes the number of RAM registers available for the CPU access. Note that the same memory can be accessed sequentially (though the DMA) or randomly anytime by the CPU. 0x00 Indicates that only 1 location of the memory is available for storage. 0x1F (31) Indicates that all the 32 locations of the memory are available for storage. **Note:** Depending on the configuration of the DMA_PM_DS_CONFIG bits in the DCR, the MEM_DEPTH memory size may be accessed by CPU only (interrupts are generated) or CPU and DMA (through the dedicated DMA popup registers). DMA_PM_DS_CONFIG = conf1 then DMA requests are disabled and only the interrupts can be used for data transfer. DMA_PM_DS_CONFIG = conf2,conf3,conf4 then DMA requests are enabled. The interrupts should be disabled by writing a 0 in the corresponding IE bits. For more details refer to description of DMA_PM_DS_CONFIG in the DCRs. The data in the memory area defined by the MEM_DEPTH parameter is always filled in a sequential fashion as in a FIFO, but can be read sequentially or randomly. There can be no slot-memory location correspondence due to the T bit errors in the Manchester decoder. The memory area above the configured MEM_DEPTH size will always be read as 0. Irrespective of the configuration, the data can always be randomly read by the CPU from the PMRL/PMRH register.
11 ERROR_SELECT4	The ERROR_SELECT bitfield indicates which of the C, E, EM, T or F error conditions generate an interrupt when the EICR Interrupt Enable bit is set. The individual bits are mapped as {C,E,EM,T,F}. The corresponding error is also latched in the PSI5_EISR. Default: ERROR_SELECT = 11111: Any of C,E,EM,T or F generate an interrupt. C error CRC Error (C) Bit 20: ERROR_SELECT[4] or C_INT_SEL 0 The C bit does not generate an interrupt. 1 The C bit generates an interrupt.
12 ERROR_SELECT3	Error_Select[3] or E_INT_SEL E error Electrical Error (E) 0 The E bit does not generate an interrupt. 1 The E bit generates an interrupt.
13 ERROR_SELECT2	Error_Select[2] or EM_INT_SEL 0 The EM bit does not generate an interrupt. 1 The EM bit generates an interrupt.
14 ERROR_SELECT1	Error_Select[1] or T_INT_SEL 0 The T bit does not generate an interrupt. 1 The T bit generates an interrupt.

Table 1615. PSI5_CH0_PCCR field descriptions (continued)

Field	Description
15 ERROR_SELECT0	Error_Select[0] or F_INT_SEL 0 The F bit does not generate an interrupt. 1 The F bit generates an interrupt.
21 DEBUG_EN	This bit allows/prevents the IP from entering the debug mode, whenever the debugger is connected and a breakpoint is encountered by the debugger: 0 The IP never enters the debug mode, even if the debugger is connected and a breakpoint is encountered. It keeps on working normally, as in the functional mode. 1 Whenever the debugger is connected and a breakpoint is encountered, the IP enters the debug mode. In the Debug mode, the DMA read pointers and other status registers that normally get affected by the READ operation remain unaffected.
22 DEBUG_FREEZE_CTRL	0 When the IP enters the Debug mode then it goes into the "Open" mode, that is, the core of the IP keeps on working normally. In this case, there can be a difference between the value of a particular status bit, which is there at the time Debug mode is entered and the time at which the debugger reads it, since some upcoming events might change the status. The hardware clearing, of course, remains disabled. **Note:** In the above configuration, the status of registers read through the debugger may be different when entering debug mode and when actually accessing registers at some later point of time. 1 When the IP enters the "Debug mode" then it goes into the "Freeze Mode". Note that whenever there is a request to enter the freeze mode then the IP enters this mode, ONLY when the Manchester decoder and the Sync Pulse Generator are stopped coherently. This means that before entering the "freeze mode", if there is any pending reception that is ongoing, then the same is completed first. Simultaneously the "sdout" line of the IP should be at a low level. Once these two conditions are satisfied, the IP enters the Debug Freeze mode. The Time Stamp counters are also halted. In the above configuration, incoming packets could get lost while the Debug mode is active.
23 SP_TS_CLK_SEL	This bit controls which clock goes to the Sync Pulse and Time Stamp Generator Unit. 0 The 1 MHz clock generated from the CGM goes for clocking the Time Stamp Unit and sync pulse generator. 1 Reserved. **Note:** The above selection affects ONLY the clock for the Time Stamp Unit and Sync Pulse Generator. The 1 MHz clock to the rest of the logic like the Manchester decoder or the Slot Boundary Counters is still the 1 MHz from the CGM. The clock selected using this bit is called SP_TS_CLK.

Table 1615. PSI5_CH0_PCCR field descriptions (continued)

Field	Description
26 FAST_CLR_SMC	This bit controls the clearing mechanism of the IS_NVSM[x], IS_CESM[x], and IS_OWSM[x] bits in the GISR. 0 Fast clearing is disabled (clear when written to 1). 1 Fast clearing is enabled. **Note:** This bit is effective only when DCR[DMA_EN_SF] = 1. When FAST_CLR_SMC = 1 then the IS_NVSM[x], IS_CESM[x], and IS_OWSM[x] bits are automatically cleared upon reading the DSFR message register, as per the slot[x] message read in from the DSFR. When reading directly from the SFR registers, this bit does not affect auto clearing. If FAST_CLR_SMC = 0 then the above bits have to be cleared by a w1c.

Table 1615. PSI5_CH0_PCCR field descriptions (continued)

Field	Description
27 FAST_CLR_PSI5	This bit controls the clearing mechanism of bits in NDSR (in conf2, conf3 and conf4 modes), EISR (in conf2, conf3 and conf4 modes), and OWSR (in conf2 and conf3 modes). 1 Fast Clearing Enabled 0 Fast Clearing Disables (clear when written to 1) **Note:** This bit is effective only when DMA_PM_DS_CONFIG = conf2, conf3, or conf4 else this bit has no effect and only software clearing is available. Further, though the OWSR is not directly read by the DMA as a single register, it is cleared in specific modes (when FAST_CLR_PSI5 == 1) as can be seen below. Following are the details in the various modes of the DCR[DMA_PM_DS_CONFIG] bits: – In conf1 mode: This bit has no effect. Reading the DDSR and the DPMR returns a 0. – In conf2 mode: In this case the diagnostic bits (EISR, NDSR) are cleared ONLY when the diagnostic registers appended with the corresponding PSI5 messages are completely read using the DPMR. During the intermediate operation (when the PSI5 message has been read but the diagnostic bits are still pending), the PSI5 message read from the DPMR will not clear these bits. Both of these registers are simultaneously cleared when the corresponding DMA operation is over. However, only those bits are cleared, the corresponding messages of which form the part of the DMA request being serviced. Note that the OWSR bits are cleared upon the corresponding PSI5 message read from the DPMR. Reading the DDSR returns a 0 in this mode. – In conf3 mode: The PSI5 diagnostic register bits (EISR,NDSR) and OWSR are automatically cleared when the corresponding PSI5 message is read from the DPMR. The specific register bits of EISR,NDSR and OWSR, corresponding to each message, are cleared sequentially one by one as the corresponding message is being read by the DMA. Note that the three bits (each of EISR, NDSR, and OWSR) corresponding to a specific location are always cleared simultaneously. Reading the DDSR returns a 0. When reading from the PMRH/PMRL registers, this bit does not have any effect on fast clearing. – In conf4 mode: In this case the diagnostic bits (EISR, NDSR) are cleared as soon as these registers are read through the DDSR. These registers are cleared simultaneously in one go, as soon as the corresponding DMA request has been serviced. Only those bits of these registers are cleared, the messages of which form a part of the DMA request. Note that in this mode the reading of the PSI5 messages from the DMA is not available as the request is being used for reading the diagnostic registers. Reading the DPMR returns a 0. The PSI5 messages can be read only from the PMRH/PMRL register. Hence the OWSR has to be cleared only by w1c. – In all the above modes, when reading from the PMRH/PMRL registers, the FAST_CLR_PSI5 does not have any effect on fast clearing. – Further, In all the above cases if FAST_CLR_PSI5 = 0 then the specific diagnostic bits and the OWSR have to be cleared by w1c.

Table 1615. PSI5_CH0_PCCR field descriptions (continued)

Field	Description
28 BIT_RATE	This bit selects the receive message bit rate (T bit) for this particular PSI5 Channel, that is, it selects one of the two driven clocks (4 MHz or 6.048 MHz) in CGM. 0 125 Kbit/s bit rate selected (4 MHz clock). 1 189 Kbit/s bit rate selected (6.048 MHz clock).
29 MODE	This bit selects the operating modes. 0 Asynchronous operating mode (Integrated sync pulse generator module is switched off, only RX active). Note that in this mode the sync pulses from the internal sync pulse generator are not allowed to be propagated to the output path, which always remains at logic 0. There is no T-bit error in the Asynchronous mode. 1 Synchronous operating modes (Integrated sync pulse generator module is switched on, both TX and RX subblocks active).
30 PSI5_CH_CONFIG	PSI5 Channel Config mode request If this bit is set (and PCCR[PSI5_CH_EN] = ’1’) this particular psi5 channel enters Configuration mode from Disable mode. Default value is 0. User software must program all PSI5 channel parameters before clearing this bit. Once cleared, channel parameters in registers are locked for writing. The values set cannot be changed until this bit is set again after entering the Disable mode 1 (If PCCR[PSI5_CH_EN] = ’1’ and GCR[GLOBAL_DISABLE_REQ] = ’0’) - PSI5 Channel enters Config mode. Various configuration registers can be programmed in this mode. The only registers NOT writable in the config mode but writable in the Normal mode are the output registers PSI5_DBR and the PSI5_DSR. 0 (If PCCR[PSI5_CH_EN] = ’1’ and GCR[GLOBAL_DISABLE_REQ] = ’0’) PSI5 Channel enters Normal mode. Channel parameter registers are locked for writing. This bit can be written in all the modes but writing a “0” in the Normal mode will not change the operation mode of the device. **Note:** This bit can be written in all modes, but writing a 0 in the Normal mode does not change the operation mode of the device. For more details refer to *Figure 1537* and to *Table 1611*. Do note that when going from Disable to Config mode, the programming of other bits of this register CANNOT be done in the same cycle, as the one in which this bit is being written.
31 PSI5_CH_EN	PSI5 Channel Enable. If this bit is cleared this particular psi5 channel continues to stay in Disable mode even if GCR[GLOBAL_DISABLE_REQ] = 0. If set, it enters Configuration mode from Disable mode (based on PCCR[PSI5_CH_CONFIG]). Default value is 0. All state machines are disabled. This bit can be written in all modes. 0 PSI5 channel continues in Disable mode. 1 PSI5 channel enabled to enter Config/Normal mode. **Note:** When PSI5_CH_EN == 0 then the clock enable for that particular channel that goes from the IP, goes to “0” (inactive state). “”Do note that when going from Disable to Config mode, the programming of other bits of this register CANNOT be done in the same cycle, as the one in which this bit is being written.

53.3.2.3 DMA Control Register (PSI5_CH0_DCR)

Figure 1540 shows the DMA Control Register.

Address: 0x000C + *i**0x1C0 (*i*=0) Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	DMA_PM_DS_WM					0	0	0	0	0	IE_DMA_TF_SF	IE_DMA_TF_PM_DS	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	IE_DMA_PM_DS_FIFO_FULL	IE_DMA_SFUF	0	IE_DMA_PM_DS_UF	0	0	0	0	0	DMA_EN_SF	DMA_PM_DS_CONFIG	
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1540. DMA Control Register (PSI5_CH0_DCR)

Table 1616. PSI5_CH0_DCR field descriptions

Field	Description
3:7 DMA_PM _DS_WM	0–31 Valid Water Mark levels Value fixed by user software. Since each location has two 32-bit registers hence a total of sixty-four 32-bit words is present. The default and minimum value of dma_pm_ds_wm is '0', that is, 1 message/Diagnostic bit of 1 location. The maximum value of dma_pm_ds_wm is 31, that is, the actual watermark = 32 RAM locations. **Note:** These bits are ineffective if DMA_PM_DS_CONFIG = conf1. These bits indicates the number of PSI5 message to be stored in FIFO / number of unread diagnostic bits in the diagnostic registers with a correspondence to the messages in the FIFO, before the corresponding DMA request is asserted. The watermark definition changes depending on the configuration of the DMA_PM_DS_CONFIG bits in the DCR as mentioned below. When DMA_PM_DS_CONFIG = conf2 or conf3 then the watermark refers to the number of new unread PSI5 messages that are stored in the FIFO before a DMA request is asserted. In conf2 mode of DMA_PM_DS_CONFIG, the number of words to be transferred, set in the DMA controllers TCD must be set equal to the number of words corresponding to the set water mark value + 2 words (for the two 32-bit diagnostic registers). In conf3, the number of words to be transferred set in the DMA controllers TCD must be set equal to the number of words corresponding to the set water mark value. When DMA_PM_DS_CONFIG = conf4 then the watermark refers to the number of new unread diagnostic bits in the diagnostic register. In this configuration the PSI5 messages can only be read by the CPU, since the DMA request would cater to reading the diagnostic bits only. In conf4, the number of words transferred in each DMA request = 2 x 32-bit words (for the two 32-bit diagnostic registers). The water mark however refers to the number of new unread diagnostic bits pertaining to each PSI5 message in the FIFO.
13 IE_DMA_TF_SF	Enable for interrupt, which is generated when DMA transfer finishes for DMA SMC Frame register. 0 Interrupt is disabled. 1 Interrupt is enabled. **Note:** This bit is writable in Config and Normal modes.
14 IE_DMA_TF _PM_DS	Enable for Interrupt, which is generated when DMA transfer finishes for PSI5 messages/DMA Diagnostic Status register depending on the DMA_PM_DS_CONFIG bits of the DCR. 0 Interrupt is disabled. 1 Interrupt is enabled. **Note:** This bit is writable in Config and Normal modes.
20 IE_DMA_PM_DS_ FIFO_FULL	This bit is effective only when the DMA_PM_DS_CONFIG = conf2,conf3 or conf4. It enables the FIFO FULL condition generation interrupt. For the cases that generate these FIFO FULL conditions, refer to the description of IS_DMA_PM_DS_FIFO_FULL register bit of the DSR. **Note:** This bit is writable in Config and Normal modes.

Table 1616. PSI5_CH0_DCR field descriptions (continued)

Field	Description
21 IE_DMA_SFUF	Enables interrupt when there is underflow in DMA SMC Frame register when DMA is enabled. It is set when the DSFR is read without a valid DMA request, that is, it is empty. Default value is 0. 0 Interrupt is disabled. 1 Interrupt is enabled. **Note:** This bit is writable in Config and Normal modes.
23 IE_DMA_PM _DS_UF	Enables interrupt when there is underflow in DMA PSI5 message register when DMA is enabled. Default value is 0. For the details as to when this underflow occurs, refer to the details of IS_DMA_PM_DS_UF bit details of the DSR. 0 Interrupt is disabled. 1 Interrupt is enabled. **Note:** This bit is writable in Config and Normal modes.

Table 1616. PSI5_CH0_DCR field descriptions (continued)

Field	Description
29 DMA_EN_SF	Enable DMA request for SMC Frame Data 0 DMA for SMC frame is disabled. The six dedicated 1-1 slot corresponding SMC registers can only be read by the CPU through the SFR. Reading the DSFRs returns 0. 1 DMA for SMC frame is enabled. The six dedicated slot corresponding SMC registers can be read by reading the DSFR successively. In the DMA mode the six registers are read in a round robin fashion as explained in the DSFR details. Reading directly through the SFR registers is still available.
30:31 DMA_PM_DS _CONFIG	These bits define how the PSI5 messages are stored in the MEM_DEPTH memory area and the associated diagnostic bits (EISR, NDSR) are transferred. 00 **c**onf1 The DMA request is disabled. In this mode, only the interrupts can be used for indicating that data transfer is required. 01 conf2 After transferring the “dma_pm_ds_wm” number of PSI5 messages, there will be two additional 32-bit transfers in which the NDSR and the EISR registers are sequentially transferred through the DPMR registers by using DMA. 10 conf3 “dma_pm_ds_wm” number of PSI5 messages is transferred in each DMA request. The DMA read is through the DPMR registers. 11 conf4 Only the diagnostic bits are transferred through the DDSR. The DMA read is through the DDSR registers. The DPMR, DDSR, and DSFR registers should be used for DMA access and the PMRH/PMRL, NDSR, EISR, and OWSR registers should be used for CPU access. **Note:** For more details refer to the description of the DCR[DMA_PM_DS_WM] bits. When DMA_PM_DS_CONFIG bits = conf2 or conf3 and if the CPU and the DMA are simultaneously used for reading the PSI5 messages, then in the course of reading the messages it is possible that there can be an overflow, though some intermediate locations, which have been read by the CPU, are empty. This will occur because the DMA access is made independent of the CPU access. The DMA logic would never know that the CPU has already read a message that was scheduled to be read by the DMA. Whenever the DMA is used for reading the PSI5 message (conf2/conf3) modes then though the CPU can read the messages in parallel through the PMRH/PMRL registers, still for the purpose of setting the Overwrite/Overflow bits only a read from the DMA through the popup registers (DPMR) would be treated as valid read. This will also be true for the SMC messages when accessed simultaneously by the CPU/DMA.

53.3.2.4 DMA Status Register (PSI5_CH0_DSR)

Figure 1541 shows the DMA Status Register.

Address: 0x0010 + *i**0x1C0 (*i*=0) Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	IS_DMA_TF_SF	IS_DMA_TF_PM_DS	0
W														w1c	w1c	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	IS_DMA_PM_DS_FIFO_FULL	IS_DMA_SFUF	0	IS_DMA_PM_DS_UF	0	0	0	0	0	0	0	0
W					w1c	w1c		w1c								
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1541. DMA Status Register (PSI5_CH0_DSR)

Table 1617. PSI5_CH0_DSR field descriptions

Field	Description
13 IS_DMA_TF_SF	This flag is set when DMA transfer finishes for DMA SMC Frame register.
14 IS_DMA_TF_PM_DS	This flag is set when DMA transfer finishes. For the various configurations of this request refer to the descriptions of the DMA_PM_DS_CONFIG bits in the DCR. This flag is cleared by w1c.

Table 1617. PSI5_CH0_DSR field descriptions (continued)

Field	Description
20 IS_DMA_PM_DS _FIFO_FULL	Interrupt Status when there is FIFO FULL corresponding to the DMA request ipd_psi5_dma_req_pm_ds. The FIFO FULL scenarios are detailed below with respect to the various settings of the DMA_PM_DS_CONFIG bit. conf1: FIFO FULL disabled conf2 and conf3: FIFO FULL occurs when all the memory locations become full in the PSI5 message FIFO. It indicates that without any read, any new upcoming message will now overwrite the existing messages and set the overwrite bits. This bit is cleared either by w1c or upon a PSI5 message read depending on the FAST_CLR_PSI5 bit. conf4: FIFO FULL occurs when there is a “REGISTER FULL” in the Diagnostic registers. FIFO FULL here means that the diagnostic registers contain 32 unread diagnostic bits. A new message starts changing the status of the diagnostic bits. In this configuration it is necessary to read the diagnostic bits through the DMA using the DDSR in order to prevent FIFO FULL. Of course the diagnostic registers NDSR/EISR can be read any time by the CPU, but to prevent FIFO FULL they HAVE to be read through the DDSR registers only. Also in this mode the PSI5 messages DONT contribute to the FIFO FULL. The PSI5 messages have to be read by the CPU using the PMRH/PMRL registers in order to prevent the overwrite bits from being set in the OWSR. In this mode the OWSR bits are NOT automatically cleared upon the PSI5 message read since the PSI5 message has to be read by the PMRH/PMRL register and NOT though the DPMR. The OWSR bits have to be cleared by a w1c. Reading the DPMR returns a 0 in this mode. This bit is cleared by a w1c. 0 No FIFO full. 1 FIFO full has occurred
21 IS_DMA_SFUF	SMC Frame DMA underflow: This happens when the DSFR has been read without a proper DMA request being asserted. The DSFR is empty and it is read. This bit is cleared by a w1c. 0 No underflow has occurred. 1 Underflow has occurred.
23 IS_DMA_PM_ DS_UF	Depending on the DMA_PM_DS_CONFIG bits following is the underflow conditions: Default value is 0. conf1: underflow disabled conf2 and conf3: Underflow happens when the software reads the PSI5 message FIFO though the DPMR, beyond the available messages (empty area). conf4: Underflow happens when the diagnostic registers are read through the DDSR without a valid DMA request and the DDSR contains no new data. 0 No underflow has occurred. 1 Underflow has occurred. The bits are cleared by a w1c.

53.3.2.5 General Interrupt Control Register (PSI5_CH0_GICR)

The General Interrupt Control Register (PSI5_GICR) contains the bits for controlling the SMC message related interrupts, interrupts related to ECU-to-sensor communication, and interrupts to the Time Stamp.

Address: 0x0014 + *i**0x1C0 (*i*=0) Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	IE_CESM[6:1]						IE_STS	IE_DTS	IE_DSROW	IE_BROW	IE_PROW	IE_DSRR	IE_BRR	IE_PRR
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	IE_OWSM[6:1]						0	0	IE_NVSM[6:1]					
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1542. General Interrupt Control Register (PSI5_CH0_GICR)

Table 1618. PSI5_CH0_GICR field descriptions

Field	Description
2:7 IE_CESM[6:1]	Interrupt request when received SMC frame in corresponding slot has CRC failure (CRC recalculation on SMC). 0 Interrupt is disabled. 1 Interrupt is enabled. **Note:** These bits are writable in Config and Normal modes.
8 IE_STS	Interrupt request enabled when the Sync Pulse Triggered Time Stamp value is refreshed on STSRR. 0 Interrupt is disabled. 1 Interrupt is enabled. **Note:** This bit is writable in Config and Normal modes.
9 IE_DTS	Interrupt request enabled when the Data Start sequence Triggered Time Stamp value is refreshed on DTSRR. 0 Interrupt is disabled. 1 Interrupt is enabled. **Note:** This bit is writable in Config and Normal modes.
10 IE_DSROW	Interrupt request enabled when system tries to overwrite on Data Shift register when it is not ready to accept new data. 0 Interrupt is disabled. 1 Interrupt is enabled. **Note:** This bit is writable in Config and Normal modes.
11 IE_BROW	Interrupt request enabled when system tries to overwrite on buffer register when it is not ready to accept new data. 0 Interrupt is disabled. 1 Interrupt is enabled. **Note:** This bit is writable in Config and Normal modes.

Table 1618. PSI5_CH0_GICR field descriptions (continued)

Field	Description
12 IE_PROW	Interrupt request enabled when system tries to overwrite on Preparation register when it is not ready to accept new data. 0 Interrupt is disabled. 1 Interrupt is enabled. **Note:** This bit is writable in Config and Normal modes.
13 IE_DSRR	Interrupt request enabled when Data Shift Register is ready to accept new data. 0 Interrupt is disabled. 1 Interrupt is enabled. **Note:** This bit is writable in Config and Normal modes.
14 IE_BRR	Interrupt request enabled when buffer Register is ready to accept new data. 0 Interrupt is disabled. 1 Interrupt is enabled. **Note:** This bit is writable in Config and Normal modes.
15 IE_PRR	Interrupt request enabled when Preparation Register ready to accept new data. 0 Interrupt is disabled. 1 Interrupt is enabled. **Note:** This bit is writable in Config and Normal modes.
18:23 IE_OWSM[6:1]	Interrupt request enable for the SMC message Overwrite bits. The interrupt for SMC message overwrite occurs when any unread SMC message in a particular SMC slot register gets overwritten by a new SMC message of that particular slot. Even if the SMC message has a CRC error, still if it is unread and is overwritten the overwrite bit gets set. **Note:** These bits are writable in Config and Normal modes.
26:31 IE_NVSM[6:1]	Interrupt request enabled when any new valid SMC message (fault free) is received in SFR[i]{i:0 to 5}, that is, during slot1 to slot6. This interrupt is generated only when corresponding IS_NVSMS[5:0] is set. For each bit position, the corresponding request is enabled as follows: 0 Interrupt is disabled. 1 Interrupt is enabled. **Note:** These bits are writable in Config and Normal modes.

53.3.2.6 New Data Interrupt Control Register (PSI5_CH0_NDICR)

The New Data Interrupt Control Register (PSI5_NDICR) contains the interrupt enable bits related to a new PSI5 message arrival, in the corresponding PSI5 message buffer location.

Address: 0x0018 + *i**0x1C0 (*i*=0) Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	IE_ND															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	IE_ND															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1543. New Data Interrupt Control Register (PSI5_CH0_NDICR)

Table 1619. PSI5_CH0_NDICR field descriptions

Field	Description
0:31 IE_ND	Interrupt request enabled when any new message (fault-free/with fault) is received in the RAM buffer Register 'x' location [x: 0 to 31], This interrupt is generated only when corresponding RAM buffer Ready with new data. 0 Interrupt is disabled. 1 Interrupt is enabled. **Note:** These bits are writable in Config and Normal modes.

Note: Depending on the value of MEM_DEPTH in the PCCR, only the corresponding diagnostic bits are set in this register.

53.3.2.7 Overwrite Interrupt Control Register (PSI5_CH0_OWICR)

The Overwrite Interrupt Control Register (PSI5_OWICR) is related to the generation of the overwrite interrupts. The overwrite interrupt is generated when the unread PSI5 message in a particular RAM location is overwritten by another PSI5 message.

Address: 0x001C + *i**0x1C0 (*i*=0) Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	IE_OW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	IE_OW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1544. Overwrite Interrupt Control Register (PSI5_CH0_OWICR)

Table 1620. PSI5_CH0_OWICR field descriptions

Field	Description
0:31 IE_OW	Interrupt request enabled when any new message overwrites the old unread PSI5 message in the RAM buffer Register 'x' location [x: 0 to 31], This interrupt generated only when corresponding RAM buffer Ready with new data. 0 Interrupt is disabled 1 Interrupt is enabled **Note:** These bits are writable in Config and Normal modes.

Note: Depending on the value of MEM_DEPTH in the PCCR, only the corresponding diagnostic bits are set in this register.

53.3.2.8 Error Interrupt Control Register (PSI5_CH0_EICR)

Figure 1545 shows the Error Interrupt Control Register.

Address: 0x0020 + *i**0x1C0 (*i*=0) Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	IE_ERROR															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	IE_ERROR															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1545. Error Interrupt Control Register (PSI5_CH0_EICR)

Table 1621. PSI5_CH0_EICR field descriptions

Field	Description
0:31 IE_ERROR	Interrupt request enabled when any/all of the error conditions C, E, EM, T, or F is observed in a PSI5 message in the RAM buffer Register 'x' location [x: 0 to 31]. This interrupt is generated only when the corresponding RAM buffer is Ready with new data. Which error condition (any of C, E, EM, T, or F) generates the interrupt is selectable by the PCCR[ERROR_SELECT] field. If all are selected, then which of C,E,EM,T or F is set can be isolated by reading the corresponding received message. 0 Interrupt is disabled. 1 Interrupt is enabled. **Note:** These bits are writable in Config and Normal modes.

Note: Depending on the value of MEM_DEPTH in the PCCR, only the corresponding diagnostic bits are set in this register.

53.3.2.9 General Interrupt Status Register (PSI5_CH0_GISR)

The General Interrupt Status Register (PSI5_GISR) contains the status bits related to SMC messages, ECU-to-sensor communication, and the Time Stamp.

Address: 0x0024 + *i**0x1C0 (*i*=0) Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	IS_DEBUG_FREEZE	0	IS_CESM6	IS_CESM5	IS_CESM4	IS_CESM3	IS_CESM2	IS_CESM1	IS_STS	IS_DTS	IS_DSROW	IS_BROW	IS_PROW	DSR_RDY	DBR_RDY	DPR_RDY
W			w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	IS_OWSM6	IS_OWSM5	IS_OWSM4	IS_OWSM3	IS_OWSM2	IS_OWSM1	0	0	IS_NVSM6	IS_NVSM5	IS_NVSM4	IS_NVSM3	IS_NVSM2	IS_NVSM1
W			w1c	w1c	w1c	w1c	w1c	w1c			w1c	w1c	w1c	w1c	w1c	w1c
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1546. General Interrupt Status Register (PSI5_CH0_GISR)

Table 1622. PSI5_CH0_GISR field descriptions

Field	Description
0 IS_DEBUG_FREEZE	This flag is set to “1” when the IP enters the debug freeze mode. Refer to *Section 53.1.3.5: Debug mode* for details about the debug mode. This bit is auto cleared by the hardware when the IP exits the debug freeze mode. 0 IP not in debug freeze mode 1 IP in debug freeze mode
2:7 IS_CESM[6:1]	These flags are set when the received SMC frame in the corresponding slot has a CRC failure (CRC recalculation on SMC). These bits are automatically cleared upon message read, when the FAST_CLR_SMC =1 and the DMA_EN_SF = 1 or by w1c.
8 IS_STS	This Interrupt flag is set when the Sync Pulse Triggered Time Stamp value is refreshed on STSRR.
9 IS_DTS	This Interrupt flag is set when the Data Start sequence Triggered Time Stamp value is refreshed on DTSRR.
10 IS_DSROW	This flag is set when the system tries to overwrite on Data Shift register when it is not ready to accept new data.
11 IS_BROW	This flag is set when the system tries to overwrite on buffer register when it is not ready to accept new data.
12 IS_PROW	This flag is set when the system tries to overwrite on Preparation register when it is not ready to accept new data.

Table 1622. PSI5_CH0_GISR field descriptions (continued)

Field	Description
13 DSR_RDY(1)	This bit acts both as a status and a control bit. Status bit Action: When “1” it indicates that the Data Shift register is ready to receive new data from the system bus side or the Data Buffer register. When “0” it indicates that there is a ongoing command transmission of the data in DSR, or the CPU has done a “w1c” to this bit leading to the new command transmission. In this case any write by the CPU to this register will be rejected and the PSI5_GISR[IS_DSROW] bit gets set. A write to PSI5_DOBCR[DSR_RST] will abort the current command transmission and make the DSR_RDY as “1”. Control Bit Action: When a “w1c” is done to this register bit, and PSI5_DOBCR[SW_READY] == 1, then it indicates to the IP that the data in DSR is valid and is to be used for command shifting. This procedure is used when the data is written by the CPU to DSR directly skipping the DBR. For detailed action of this bit refer to *Section 53.4.3.4: Data transmission*.
14 DBR_RDY(1)	This bit acts both as a status and a control bit. Status bit Action: When “1” it indicates that the Data Buffer register is ready to receive new data from the system bus side or the Data Preparation register. When “0” it indicates that there is a ongoing shift of the data from the DPR to the DBR, or the CPU has done a “w1c” to this bit. In this case any write by the CPU to this register will be rejected and the PSI5_GISR[IS_BROW] bit gets set. A write to PSI5_DOBCR[DBR_RST] will abort the current data transaction in DBR and make the DBR_RDY as “1”. Control Bit Action: When a “w1c” is done to this register bit, then it indicates to the IP that the data in DBR is valid and is to be used for shifting to DSR. This procedure is used when the data is written by the CPU to DBR directly skipping the DPR. For detailed action of this bit refer to *Section 53.4.3.4: Data transmission*.
15 DPR_RDY(1)	This bit acts both as a status and a control bit. Status bit Action: When “1” it indicates that the Data Preparation register is ready to receive new data from the system bus side. When “0” it indicates that there is a ongoing processing of the data in DPR or there is a data shift ongoing from the DPR to the DBR, or the CPU has done a “w1c” to this bit. In this case any write by the CPU to this register will be rejected and the PSI5_GISR[IS_PROW] bit gets set. When PSI5_DOBCR[CMD_TYPE] == “7” then this bit remains at value “0”. Control Bit Action: When a “w1c” is done to this register bit, then it indicates to the IP that the data in DPR is valid and is to be used for processing and shifting to DBR. For detailed action of this bit refer to *Section 53.4.3.4: Data transmission*.
18:23 IS_OWSM[6:1]	Status for the SMC message overwrites bits. Each of the 6 locations corresponds to the SMC message pertaining to each SFR[x] register, x = 1 to 6. These bits are cleared automatically upon message read when the FAST_CLR_SMC = 1 and the DMA_EN_SF = 1 or by w1c.
26:31 IS_NVSM[6:1]	These flags are set when corresponding SFR[i] receives and is ready (to read) with new valid SMC message. These bits are cleared automatically upon message read, when the FAST_CLR_SMC = 1 and the DMA_EN_SF = 1 or by w1c.

1. For these register bits individual “bit setting” commands should not be used. Rather, the normal register read/write commands should be used.

53.3.2.10 DMA PSI5 Message Register (PSI5_CH0_DPMR)

Figure 1547 shows the DMA PSI5 Message Register.

Address: 0x0028 + *i**0x1C0 (*i*=0) Access: User read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	PSI5_RXDATA															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	PSI5_RXDATA															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1547. DMA PSI5 Message Register (PSI5_CH0_DPMR)

Table 1623. PSI5_CH0_DPMR field descriptions

Field	Description
0:31 PSI5_RXDATA	PSI5_RXDATA[31:0] This popup register contains the PMRL[31:0] data followed by the PMRH[31:0] data for each of the FIFO locations, when the FIFO is read by the DMA. It would require two 32-bit IPS access to read one PSI5 Message. For each of the locations, the DATA is pushed sequentially until all the data corresponding to the programmed watermark is complete, after which the DMA request is deasserted. The depth of the FIFO is 32 × 64. This popup register can be used differently based on the configuration of the DMA_PM_DS_CONFIG bits in the DCR. When DMA_PM_DS_CONFIG = conf2 then it pops the PSI5 message, followed by NDSR, followed by EISR. When DMA_PM_DS_CONFIG = conf3, it pops only the PSI5 messages. When DMA_PM_DS_CONFIG = conf4, it pops the NDSR followed by EISR. This register is a reflection of the location, pointed to by the DMA read pointer. For more details refer to the *Section 53.3.2.2: PSI5 Channel Control Register (PSI5_CH0_PCCR)*, *Section 53.3.2.3: DMA Control Register (PSI5_CH0_DCR)*, and *Section 53.3.2.4: DMA Status Register (PSI5_CH0_DSR)*.

53.3.2.11 DMA SMC Frame Register (PSI5_CH0_DSFR)

Figure 1548 shows the DMA SMC Frame Register.

Address: 0x002C + *i**0x1C0 (*i*=0) Access: User read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	SMC_RXDATA															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	SMC_RXDATA															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1548. DMA SMC Frame Register (PSI5_CH0_DSFR)

Table 1624. PSI5_CH0_DSFR field descriptions

Field	Description
0:31 SMC_RXDATA	When the DMA_EN_SF = 1, then the six SFR registers are searched in a round robin fashion for the reception of the complete SMC data. The DMA request is asserted as soon as the first encountered SFR has a complete SMC frame. This request remains asserted until all the registers that have pending data, have transferred the data through the DMA. Each other SFR is a 32-bit register. This register is a reflection of the location pointed to by the DMA read pointer.

53.3.2.12 DMA Diagnostic Status Register (PSI5_CH0_DDSR)

Figure 1549 shows the DMA Diagnostic Status Register.

Address: 0x0030 + *i**0x1C0 (*i*=0) Access: User read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	DDS															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	DDS															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1549. DMA Diagnostic Status Register (PSI5_CH0_DDSR)

Table 1625. PSI5_CH0_DDSR field descriptions

Field	Description
0:31 DDS	This register maps each of the individual Diagnostic registers (in the order NDSR, EISR) depending on the configuration of the DMA_PM_DS_CONFIG bits in the DCR. This register is a reflection of the location, pointed to by the DMA read pointer. For more details refer to the *Section 53.3.2.2: PSI5 Channel Control Register (PSI5_CH0_PCCR)*,*Section 53.3.2.3: DMA Control Register (PSI5_CH0_DCR)* and *Section 53.3.2.4: DMA Status Register (PSI5_CH0_DSR)*.

Note: No FIFO is implemented for diagnostic registers. They are two 32-bit registers addressable by either the CPU (reading NDSR or EISR directly) or the DMA (reading the DDSR successively).

53.3.2.13 PSI5 Message Receive Register Low (PSI5_CH0_PMRRL)

Figure 1550 shows the PSI5 Message Receive Register Low.

Address: 0x0034 + *i**0x1C0 (*i*=0) Access: User read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	DATA_REGION															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	DATA_REGION												CRCP			C
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1550. PSI5 Message Receive Register Low (PSI5_CH0_PMRRL)

Table 1626. PSI5_CH0_PMRRL field description

Field	Description
0:27 DATA_REGION	These are application-specific optional bits + data payload of received message. See *Section 53.4.2.1: Reception of data frames* for more details. The data is left-aligned, that is, Data Region[0]/D0 corresponds to first received bit of the PSI5 message after Start sequence detection and Data Region[n]/D'n' corresponds to successive bits up to expected number of bits (n: 8 <= n <= 28). If n < 28 remaining bit positions are filled with '0's, that is, between last received bit and CRC field.
28:30 CRCP	This field represents CRC/Parity value of the data. When parity configuration is selected in the S[1-6]FCR registers, the CRC[2] bits denotes the parity.
31 C	This bit will be set if CRC/P recalculation return an Error.

53.3.2.14 PSI5 Message Receive Register High (PSI5_CH0_PMRRH)

Figure 1551 shows the PSI5 Message Receive Register High.

Address: 0x0038 + *i**0x1C0 (*i*=0) Access: User read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	F	EM	E	T	SlotCounter			TimeStampValue							
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	TimeStampValue															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1551. PSI5 Message Receive Register High (PSI5_CH0_PMRRH)

Table 1627. PSI5_CH0_PMRRH field descriptions

Field	Description
1 F	This represents that NO frame was received in the corresponding configured slot. 0 Frame was received in the corresponding configured slot. 1 No frame was received (F bit error).
2 EM	This bit indicates electrical error in the PSI5 Message at bits corresponding to Serial Messaging Channel (M0,M1), that is, at least one bit is absent during the T bit period. 0 No electrical error in M0, M1 fields. 1 Electrical error in M0, M1 fields.
3 E	This bit indicates electrical error, that is, at least one bit is absent during the Tbit period (except M0 and M1 bits and the start bits). 0 No electrical error in fields other than M0, M1, and start fields. 1 Electrical error in fields other than M0, M1, and start fields.
4 T	This bit indicates timing error, that is, frame has started in an unconfigured slot, spread across two slots, started before the first configured slot. 0 No timing error in the corresponding slot. 1 Timing error in the corresponding slot.
5:7 SlotCounter	This value indicates the slot number in which this frame was received. More specifically, it indicates in which slot the start bits of the frame have been detected. If the start bits get detected before the start boundary of Slot1, then the slot counter has a value of “0”. For asynchronous modes the slot counter has a fixed value of “1”. The six slots are numbered as Slot1, Slot2,....Slot6.
8:31 TimeStampValue	This is 24-bit Time Stamp value appended to Received message as soon as start bits are detected. This time stamp is captured at rising edge of S0 and stored at the rising edge of S1. The specific value that is appended can be programmed by setting the TS_CAPT bit in the *Section 53.3.2.27: Slot n Frame Configuration Register (PSI5_CH0_SnFCR)*. In other words these bits contain either the start bit(S0) captured time stamp or the SYNC pulse captured time stamp, dependent on TS_CAPT bit. Note that in messages where “F” bit has been set; the value of the Time Stamp appended to the message is “0”.

Note: Any new PSI5 message is always stored in the PSI5 receive register (PMRRL/PMRRH). In parallel it is also stored in the RAM registers in a sequential manner like in a Ring Buffer.

When a new message comes it would always overwrite the data in the PSI5 receive register. But the original message would still be available in the RAM register provided all locations in the RAM registers are not full, and an overwrite has not occurred.

53.3.2.15 PSI5 Message Register Low *n* (PSI5_CH0_PMRL*n*)

Figure 1552 shows the PSI5 Message Register Low *n*.

Address: 0x003C + *i**0x1C0 (*i*=0) + *n**0x8 (*n*=0 to 31) Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	DATA_REGION															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	DATA_REGION												CRCP			C
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1552. PSI5 Message Register Low *n* (PSI5_CH0_PMRL*n*)

Table 1628. PSI5_CH0_PMRL*n* field descriptions

Field	Description
0:27 DATA_REGION	These are application-specific optional bits + data payload of received message. See *Section 53.4.2.1: Reception of data frames*for more details. The data is left-aligned, that is, Data Region[0]/D0 corresponds to first received bit of the PSI5 message after Start sequence detection and Data Region[n]/D'n' corresponds to successive bits up to expected number of bits (n: 8 <= n <= 28). If n < 28 remaining bit positions are filled with '0's, that is, between last received bit and CRC field. **Note:** In the normal mode, it is auto updated by hardware and not writable by any other sources. It is writable in configuration mode (for test purposes).
28:30 CRCP	This field represents CRC/Parity value of the data. When parity configuration is selected in the S[1-6]FCR registers, the CRCP[2] bits denotes the parity. **Note:** In the normal mode, it is auto updated by hardware and not writable by any other sources. It is writable in configuration mode (for test purposes).
31 C	This bit will be set if CRC/Parity recalculation return an Error.

53.3.2.16 PSI5 Message Register High *n* (PSI5_CH0_PMRH*n*)

Figure 1553 shows the PSI5 Message Register High *n*.

Address: 0x0040 + *i**0x1C0 (*i*=0) + *n**0x8 (*n*=0 to 31) Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	O	F	EM	E	T	Slot_Counter			Time_Stamp_Value							
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	Time_Stamp_Value															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1553. PSI5 Message Register High *n* (PSI5_CH0_PMRH*n*)

Table 1629. PSI5_CH0_PMRH*n* field descriptions

Field	Description
0 O	This bit carries the same information as OWSR, but appended here for each message separately. This bit is set when the current message (which is being read) has overwritten some previous unread message. Note that, if the corresponding location in the OWSR has been cleared or has been set by the SOWSR, then the same will be reflected in the message stored in the corresponding RAM location as well.
1 F	This represents that NO frame was received in corresponding configured Slot. 0 Frame was received in the corresponding configured slot. 1 No frame was received (F bit error). In the normal mode, it is auto updated by hardware and not writable by any other sources. It is writable in configuration mode (for test purposes).
2 EM	This bit indicates electrical error in the PSI5 Message at bits corresponding to Serial Messaging Channel (M0, M1), that is, at least one bit is absent during the Tbit period. 0 No electrical error in M0, M1 fields. 1 Electrical error in M0, M1 fields. In the normal mode, it is auto updated by hardware and not writable by any other sources. It is writable in configuration mode (for test purposes).
3 E	This Bit Indicates Electrical Error, that is, at least one bit is absent during the Tbit period (except M0 and M1 bits and the start bits). 0 No electrical error in fields other than M0, M1 and start fields. 1 Electrical error in fields other than M0, M1 and start fields. In the normal mode, it is auto updated by hardware and not writable by any other sources. It is writable in configuration mode (for test purposes).
4 T	This bit indicates timing error, that is, frame has started in an unconfigured slot or it has spread across two slots or it has started before the first configured slot. 0 No timing error in the corresponding slot. 1 Timing error in the corresponding slot. In the normal mode, it is auto updated by hardware and not writable by any other sources. It is writable in configuration mode (for test purposes).

Table 1629. PSI5_CH0_PMRH*n* field descriptions (continued)

Field	Description
5:7 Slot_Counter	This value indicates the slot number in which this frame was received. More specifically, it indicates in which slot the start bits of the frame have been detected. If the start bits get detected before the start boundary of Slot1, then the slot counter has a value of “0”. The slot counter is automatically incremented at each slot boundary irrespective of whether a message is received or not. For asynchronous modes the slot counter has a fixed value of “1”. **Note:** The six slots are numbered as Slot1, Slot2,...., Slot6.In the normal mode, it is auto updated by hardware and not writable by any other sources. It is writable in configuration mode (for test purposes).
8:31 Time_Stamp _Value	This is 24-bit Time Stamp value appended to Received message as soon as start bits are detected. This time stamp is captured at rising edge of S0 and stored at the rising edge of S1. The specific value that is appended can be programmed by setting the TS_CAPT bit in the *Section 53.3.2.27: Slot n Frame Configuration Register (PSI5_CH0_SnFCR)*. In other words these bits contain either the start bit (S0) captured time stamp or the SYNC pulse captured time stamp, dependent on TS_CAPT bit. Note that in messages where “F” bit has been set; the value of the Time Stamp appended to the message is “0”. In the normal mode, it is auto updated by hardware and not writable by any other sources. It is writable in configuration mode (for test purposes).

53.3.2.17 SMC Frame Register *n* (PSI5_CH0_SFR*n*)

Figure 1554 shows the SMC Frame Register *n*.

Address: 0x013C + *i**0x1C0 (*i*=0) + (*n*-1)*0x4 (*n*=1 to 6) Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	SLOT_NO			CER	OW	CRC						C	ID			
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	IDDATA				DATA											
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1554. SMC Frame Register *n* (PSI5_CH0_SFR*n*)

Table 1630. PSI5_CH0_SFR*n* field descriptions

Field	Description
0:2 SLOT_NO	This indicates in which slot this SMC frame was received. Note that here the slot number refers to the slot in which all the re-arranged PSI5 messages (from which the M0,M1 bits have been extracted) are supposed to have occurred after the correct PSI5 message placement and Timing corrections have been performed. For SFR[1], slot_no = 1; For SFR[2], slot_no = 2; For SFR[3], slot_no = 3; For SFR[4], slot_no = 4; For SFR[5], slot_no = 5; For SFR[6], slot_no = 6; **Note:** In the normal mode, it is auto updated by hardware and not writable by any other sources. It is writable in configuration mode (for test purposes).
3 CER	CRC Error 0 The present data has no CRC error. 1 The present data has a CRC error.
4 OW	Overwrite status 0 The present data was already read when new message arrived. 1 New message has overwritten the previous unread message. **Note:** If the corresponding SOWSM bits in the SSESR have been set or the OWSM bits in the GISR have been cleared, then the same will be reflected in the message stored in the corresponding RAM location as well. The overwrite occurs when any unread SMC message in a particular SMC slot register gets overwritten by a new SMC message of that particular slot. Even if the SMC message has a CRC error, still if it is unread and is overwritten, the overwrite bit gets set.
5:10 CRC	6-bit CRC for slow serial message **Note:** In the normal mode, it is auto updated by hardware and not writable by any other sources. It is writable in configuration mode (for test purposes).
11 C	Configuration bit 0 12-bit data and 8-bit message ID. 1 16-bit data and 4-bit message ID. **Note:** In the normal mode, it is auto updated by hardware and not writable by any other sources. It is writable in configuration mode (for test purposes).
12:15 ID	Message ID: If C = ’0’ indicates ID[7:4], if C = ’1’ indicates ID[3:0]. **Note:** In the normal mode, it is auto updated by hardware and not writable by any other sources. It is writable in configuration mode (for test purposes).
16:19 IDDATA	Message ID/DATA: If C = ’0’ indicates ID[3:0], if C = ’1’ indicates DATA[15:12]. **Note:** In the normal mode, it is auto updated by hardware and not writable by any other sources. It is writable in configuration mode (for test purposes).
20:31 DATA[11:0]	DATA payload **Note:** In the normal mode, it is auto updated by hardware and not writable by any other sources. It is writable in configuration mode (for test purposes).

Note: Six dedicated 32-bit SFR[x] registers for SMC are available with a 1-1 slot correspondence. These can be read by either the CPU or the DMA (when DMA_EN_SF = 1).

No FIFO for SMC frame is available. Six 32-bit registers are available in the address space, which can be accessed by either the DMA (using the DSFR) or the CPU (using the six SFR registers), depending on the setting of the DMA_EN_SMC bit.

53.3.2.18 New Data Status Register (PSI5_CH0_NDSR)

Figure 1555 shows the New Data Status Register.

Address: 0x0154 + *i**0x1C0 (*i*=0) Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	NDS															
W	w1c															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	NDS															
W	w1c															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1555. New Data Status Register (PSI5_CH0_NDSR)

Table 1631. PSI5_CH0_NDSR field descriptions

Field	Description
0:31 NDS	New Data Status flags for PSI5 Messages corresponding to each PSI5 MB locations. These bits are set when a new Message arrives, that is, faulty or non faulty in corresponding PSI5 MB location. These bits can be cleared by w1c or the fast clearing. Refer to PCCR, DCR and DSR registers for more information. Also, these bits can be set independently by writing in SNDR.

53.3.2.19 Overwrite Status Register (PSI5_CH0_OWSR)

Address: 0x0158 + *i**0x1C0 (*i*=0) Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	OWS															
W	w1c															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	OWS															
W	w1c															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1556. Overwrite Status Register (CH0_OWSR)

Table 1632. CH0_OWSR field descriptions

Field	Description
0:31 OWS	Over Write Status flags for PSI5 Messages corresponding to each PSI5 location in the RAM registers. These bits are set when any unread receive PSI5 message is overwritten by a newly arrived message. These bits can be cleared by w1c or the fast clearing. Refer to PCCR, DCR and DSR registers for more information. Also, these bits can be set independently by writing in SOWSR.

53.3.2.20 Error Indication Status Register (PSI5_CH0_EISR)

Figure 1557 shows the Error Indication Status Register.

Address: 0x015C + *i**0x1C0 (*i*=0) Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	ERROR															
W	w1c															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	ERROR															
W	w1c															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1557. Error Indication Status Register (PSI5_CH0_EISR)

Table 1633. PSI5_CH0_EISR field descriptions

Field	Description
0:31 ERROR	Error Status flags for PSI5 Messages corresponding to each PSI5 MB locations. These bits are set when any of the five selectable (by ERROR_SELECT) bits (C, E, EM, T or F) is set for the corresponding PSI5 Message. These bits can be cleared by w1c or the fast clearing. Refer to PCCR, DCR and DSR registers for more information. Also, these bits can be set independently by writing in SEISR.

53.3.2.21 Set New Data Status Register (PSI5_CH0_SNDSR)

Figure 1558 shows the Set New Data Status Register.

Address: 0x0160 + *i**0x1C0 (*i*=0) Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0															
W	SNDS															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0															
W	SNDS															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1558. Set New Data Status Register (PSI5_CH0_SNDSR)

Table 1634. PSI5_CH0_SNDSR field descriptions

Field	Description
0:31 SNDS	Sets New Data Status flags for PSI5 Messages corresponding to each PSI5 MB locations. The corresponding NDS Flags can be set by writing to corresponding bits in this registers. This register is required for IP testing purposes (testing of Error Conditions through software). These bits can SET the status flags in parallel to the hardware events and are used for test purpose. These registers are one-shot and would always be read as '0'. **Note:** This field is writable in Config and Normal modes. This field is w1s.

53.3.2.22 Set Overwrite Status Register (PSI5_CH0_SOWSR)

Figure 1559 shows the Set Overwrite Status Register.

Address: 0x0164 + *i**0x1C0 (*i*=0) Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0															
W	SOWS															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0															
W	SOWS															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1559. Set Overwrite Status Register (PSI5_CH0_SOWSR)

Table 1635. PSI5_CH0_SOWSR field descriptions

Field	Description
0:31 SOWS	Sets overwrite status flags for PSI5 messages corresponding to each PSI5 MB locations. The corresponding OWS flags can be set by writing to corresponding bits in this registers. This register is required for IP testing purposes (testing of Error Conditions through software). These bits can set the status flags in parallel to the hardware events and are used for test purpose. These registers are one-shot and would always be read as 0. **Note:** These bits are writable in Config and Normal modes. This field is w1s.

53.3.2.23 Set Error Status Register (PSI5_CH0_SEISR)

Figure 1560 shows the Set Error Status Register.

Address: 0x0168 + *i**0x1C0 (*i*=0) Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0															
W	SERROR															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0															
W	SERROR															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1560. Set Error Status Register (PSI5_CH0_SEISR)

Table 1636. PSI5_CH0_SEISR field descriptions

Field	Description
0:31 SERROR	Sets Error Status flags for PSI5 messages corresponding to each PSI5 MB locations. The corresponding ERROR flags can be set by writing to corresponding bits in this registers. This register is required for IP testing purposes (testing of Error Conditions through software). These bits can set the status flags in parallel to the hardware events and are used for test purpose. These registers are one-shot and would always be read as 0. **Note:** These bits are writable in Config and Normal modes. This field is w1s.

53.3.2.24 Set SMC Error Status Register (PSI5_CH0_SSESR)

Figure 1561 shows the Set SMC Error Status Register.

Address: 0x016C + *i**0x1C0 (*i*=0) Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0						0	0	0	0	0	0	0	0
W			SCESM[6:1]													
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0						0	0	0					
W			SOWSM[6:1]								SNVSM[6:1]					
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1561. Set SMC Error Status Register (PSI5_CH0_SSESR)

Table 1637. PSI5_CH0_SSESR field descriptions

Field	Description
2:7 SCESM[6:1]	Sets IS_CESM Status flags for SMC Messages corresponding to each SMC MB locations. The corresponding IS_CESM Flags can be set by writing to corresponding bits in this registers. This register is required for IP testing purposes (testing of Error Conditions through software). These bits can SET the status flags in parallel to the hardware events and are used for test purpose. These registers are one-shot and would always be read as ’0’ (w1s). **Note:** These bits are writable in Config and Normal modes.
18:23 SOWSM[6:1]	Sets IS_OWSM Status flags for SMC Messages corresponding to each SMC MB locations. The corresponding IS_OWSM Flags can be set by writing to corresponding bits in this registers. This register is required for IP testing purposes (testing of Error Conditions through software). These bits can SET the status flags in parallel to the hardware events and are used for test purpose. These registers are one-shot and would always be read as ’0’ (w1s). **Note:** These bits are writable in Config and Normal modes.
26:31 SNVSM[6:1]	Sets IS_NVSM Status flags for SMC Messages corresponding to each SMC MB locations. The corresponding IS_NVSM Flags can be set by writing to corresponding bits in this registers. This register is required for IP testing purposes (testing of Error Conditions through software). These bits can SET the status flags in parallel to the hardware events and are used for test purpose. These registers are one-shot and would always be read as ’0’ (w1s). **Note:** This bit is writable in Config and Normal modes.

53.3.2.25 Sync Time Stamp Read Register (PSI5_CH0_STSRR)

Figure 1562 shows the Sync Time Stamp Read Register.

Address: 0x0170 + *i**0x1C0 (*i*=0) Access: User read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	STSV							
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	STSV															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1562. Sync Time Stamp Read Register (PSI5_CH0_STSRR)

Table 1638. PSI5_CH0_STSRR field descriptions

Field	Description
8:31 STSV	Sync Time Stamp Value[23:0] This bitfield provides the value of the free-running 24-bit time stamp counter triggered (captured) at last sync pulse.

53.3.2.26 Data Time Stamp Read Register (PSI5_CH0_DTSRR)

Figure 1563 shows the Data Time Stamp Read Register.

Address: 0x0174 + *i**0x1C0 (*i*=0) Access: User read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	SLOT_COUNTER			DTSV							
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	DTSV															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1563. Data Time Stamp Read Register (PSI5_CH0_DTSRR)

Table 1639. PSI5_CH0_DTSRR field descriptions

Field	Description
5:7 SLOT_COUNTER	3-bit Slot Counter, which corresponds to the slot for which the DTSRR contains the Time Stamp. The slot_counter contains the slot in which the start bits of this frame was captured (after successful detection of S1). If the start bits get detected before the start boundary of Slot1, then the slot counter has a value of “0”. The slot counter is automatically incremented at each slot boundary irrespective of whether a message is received or not. In case of asynchronous mode, the slot counter has a fixed value of “1”.
8:31 DTSV	Data Time Stamp Value[23:0] Whenever a valid sequence of the start bits (S0,S1) is detected, the value of the Time Stamp counter captured at the rising edge of the S0 is stored in this register at the rising edge of S1.

Note: If S0 and S1 are detected in different slots then the Time Stamp value and the Slot Counter, both will correspond to the first slot (S0)

53.3.2.27 Slot *n* Frame Configuration Register (PSI5_CH0_S*n*FCR)

Figure 1564 shows the Slot n Frame Configuration Register.

Address: 0x0178 + *i**0x1C0 (*i*=0) + (*n*-1)*0x4 (*n*= 1 to 6) Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	SLOT_EN	TS_CAPT	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	SMCL	0	0	0	0	0	0	0	0	0	DRL					CRCP
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0

Figure 1564. Slot *n* Frame Configuration Register (PSI5_CH0_S*n*FCR)

Table 1640. PSI5_CH0_S*n*FCR field descriptions

Field	Description
13 SLOT_EN	0 This particular slot is disabled, that is, not in use and corresponding configuration bits (as defined by other bits of this PSI5_SnFCR) have no effect. 1 This particular slot is enabled, that is, in use and corresponding configuration bits (as defined by other bits of this PSI5_SnFCR) are applicable.
14 TS_CAPT	0 Time stamp value captured at rising edge of S0 and stored Start sequence first edge. 1 Time stamp value captured at corresponding Tsync pulse (posedge) and stored with corresponding slot PSI5 message.

Table 1640. PSI5_CH0_S*n*FCR field descriptions (continued)

Field	Description
16 SMCL	Serial Messaging Channel field 0 Serial Messaging Channel (optional) not present on Rx Message during Time Slot 'n' 1 2-bit{M1,M0} Serial Messaging Channel present on Rx Message during Time Slot 'n' This field is used to enable the detection of start sequence of SMC frame on particular slot. Detection is not done if this field is '0'.
26:30 DRL	Data Region Length[4:0] This field represents Length of Data region (including Frame Control, Status, Data payload1&2 regions and optional messaging bits M0, M1) in Rx Message during Time Slot 'n' 00000 invalid ... 00111 Invalid 01000 8 bit long data region 01001 9 bit long data region .... 11011 27 bit long data region 11100 28 bit long data region 11101 invalid 11111 Invalid
31 CRCP	0 3 bit CRC[2:0] present on Rx Message during Time Slot 'n' 1 1 bit Parity field present on Rx Message during Time Slot 'n'

Note: In Asynchronous mode, the PSI5_S1FCR register has to be programmed for controlling the various parameters pertaining to the message received. The other registers PSI5_S[2-6]FCR have no effect in the asynchronous mode.

53.3.2.28 Slot *n* Start Boundary Register (PSI5_CH0_S*n*SBR)

Figure 1565 shows the Slot *n* Start Boundary Register (PSI5_S*n*SBR).

Total of six registers for each of the six slots. These are S1SBR, S2SBR, S3SBR, S4SBR, S5SBR, and S6SBR. Here *n* = 1 to 6 corresponding to each of the six slots.

Address: 0x0190 + *i**0x1C0 (*i*=0) (PSI5_CH0_S1SBR)
0x0192 + *i**0x1C0 (*i*=0) (PSI5_CH0_S2SBR)
0x0194 + *i**0x1C0 (*i*=0) (PSI5_CH0_S3SBR)
0x0196 + *i**0x1C0 (*i*=0) (PSI5_CH0_S4SBR)
0x0198 + *i**0x1C0 (*i*=0) (PSI5_CH0_S5SBR)
0x019A + *i**0x1C0 (*i*=0) (PSI5_CH0_S6SBR)
Access: User read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	S*n*SBT														
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1565. Slot *n* Start Boundary Register (PSI5_CH0_S*n*SBR)

Table 1641. PSI5_CH0_S*n*SBR field descriptions

Field	Description
1:15 S*n*SBT	Slot *n* Start Boundary Time This field specifies the time in intervals of 1 µs, occurring after the *rising edge* of the timing sync pulse, at which the slot *n* should start. n = 1 to 6 dedicated for each of the six slots.

53.3.2.29 Slot *n* End Boundary Register (PSI5_CH0_SNEBR)

Figure 1565 shows the Slot *n* Start Boundary Register (PSI5_S*n*SBR).

Slot n End Boundary register is a single register, which can be programmed to define the “end” of the nth slot. The n can be defined in the SLOT_NO field of this register.

There are seven boundary registers for the six slots. Six of these registers (S1SBR, S2SBR, S3SBR+, S4SBR, S5SBR, and S6SBR) are used to define the start of each of the six slots. The seventh register SNEBR (Slot n End Boundary register) defines the end of the nth slot. The n is programmed in the slot_no field of this register.

The number of slots would automatically be available from the SNEBR. The SNEBR contains the slot number of the last slot and the end boundary of the same. Each slot can separately be enabled or disabled by using the slot_en bit in the S*n*FCR. When the start slot boundaries are properly defined in the SnSBR (Slot *n* Start Boundary Register) register but the slot_en bit = 0 in the corresponding S*n*FCR (Slot *n* Frame Configuration register) register, then the corresponding slot is treated as “available” but “unconfigured.” For such a slot the data/diagnostic bits all remain 0*. The “T” bit will, however, get set if a message that was supposed to come in a configured slot actually arrives in an unconfigured slot. Note that the various parameters like the Data length/CRC configuration and so on are valid ONLY for the configured slots.* Even when sampling a message in an unconfigured slot, these parameters would be taken from the previous/next configured slot only. It is assumed that no data would be sent in an unconfigured slot. If a data is received in this unconfigured slot it would never be treated as belonging to the unconfigured slot. As a special case if “S0” and “S1” are detected in different slots then a T-bit error is set.

Address: 0x019C + *i**0x1C0 (*i*=0) Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	SLOT_NO		
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	SNEBT														
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1566. Slot *n* End Boundary Register (PSI5_CH0_SNEBR)

Table 1642. PSI5_CH0_SNEBR field descriptions

Field	Description
13:15 SLOT_NO	The field indicates the Slot number{1–6} for which Slot End Boundary Time is defined. Any value other than 1–6 is defaulted to 0. A value 0 here would mean that the Manchester decoder would not sample any slots. This slot number also defines the number of slots that the IP assumes to exist between 2 sync pulses.
17:31 SNEBT	Slot *n* End Boundary Time This field specifies the time in intervals of 1 µs, occurring after the rising edge of timing sync pulse, at which the slot *n* should end.

Note: The start slot boundaries in the SnSBR should be correctly programmed. If this is not done, the correct operation cannot be guaranteed. Slots occurring after the slot_no value programmed in the SNEBR are treated as being unavailable (that is, the data in all the slots occurring after the SNEBR is rejected by the Manchester decoder).

Following are the examples:

- If only three slots are required between two sync pulses, program S1SBR, S2SBR, and S3SBR with the correct value of the start boundaries of the three slots and program slot_no = 3 in the SNEBR and define the end boundary of the third slot in SNEBR. The design ignores slots 4, 5, and 6.
- For six slots, the required programming would be: program the start of each of the six slots in S1SBR, S2SBR, S3SBR, S4SBR, S5SBR, and S6SBR. Then program the end of the sixth slot in the SNEBR by putting slot_no = 6 and define the end boundary of the sixth slot in SNEBR.

53.3.2.30 Data Output Block Configuration Register (PSI5_CH0_DOBCR)

Figure 1567 shows the Data Output Block Configuration Register.

Address: 0x01A0 + *i**0x1C0 (*i*=0) Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	DATA_LENGTH						0	0	CMD_TYPE			DEFAULT_SYNC	Reserved	SP_PULSE_SEL	OP_SEL	SW_READY
W							DBR_RST	DSR_RST								
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1567. Data Output Block Configuration Register (PSI5_CH0_DOBCR)

Table 1643. PSI5_CH0_DOBCR field descriptions

Field	Description
0-5 DATA_LENGTH	Can take on values from 0 to 63 corresponding to 1bit to 64bit non standard length commands. When PSI5_DOBCR[CMD_TYPE] == 7(Non Standard), then this field controls the length of command that can be written to the DBR and the DSR registers, else the value in this field is ignored. This when DATA_LENGTH = 0 then the length of the command that can be written to DSR and the DBR is 1, when DATA_LENGTH=1 then the length of the command that can be written to DSR and the DBR is 2 and so on until a maximum of 64-bit length command when DATA_LENGTH = 63. Note that the length of the command that is programmed by using this field, is also equal to the length of the command that shifts out of the DSR register. In other words, it is equal to the number of bits, that shift out of DSR register once the DSR_RDY goes low. After these many shifts have happened, then the value corresponding to “DEFAULT_SYNC” starts getting shifted out and DSR_RDY goes as “1”.
6 DBR_RST	This is to reset and reject current content to Data Buffer Register. When this bit is written as “1” then the contents of the DBR are reset to all “0s” (if DEFAULT_SYNC= = 0) or all “1s” (if DEFAULT_SYNC == 1). As soon as content is reset the DBR would be ready for new data. Reading this bit would always return a “0” (w1s). Writable to 1 in one shot. This bit is writable in the CONFIG and the Normal modes.
7 DSR_RST	This is to reset and reject current content to Data Shift Register. When this bit is written as “1” then the contents of the DSR are reset to all “0s” (if DEFAULT_SYNC= = 0) or all “1s” (if DEFAULT_SYNC == 1). As soon as content is reset the DSR would be ready for new data. Reading this bit would always return a “0” (w1s). Writable to 1 in one shot. This bit is writable in the CONFIG and the Normal modes.
8-10 CMD_TYPE	These 3 bits indicate the type of command that needs to be transmitted during the ECU to sensor communication. *Table 1644* is a brief description of the same.
11 DEFAULT_SYNC	When this bit is set to “0” then the default value of DSR and DBR registers are all “0s”; when this bit is set to 1 then the default value of DBR and DSR registers are all “1s”. This value is used as the value of the default sync pulses shifted at the output path when the DSR_RDY == 1.
13 SP_PULSE_SEL	Selects the source for the short pulse PWM module: 1 Reserved 0 SP module gets the data from the DSR

Table 1643. PSI5_CH0_DOBCR field descriptions (continued)

Field	Description
14 OP_SEL	This bit selects the driving source of the "ipp_do_psi5_sdout" port. 0 Reserved 1 PWM output
15 SW_READY	When this bit is written to 1 the transfer from DBR to DSR automatically happens as soon as DSR_RDY becomes 1. When this bit is kept to 0 then the transfer from DBR to DSR will remain pending. Once the software makes this bit as "1" and DSR_RDY also goes as "1" the transfer to DSR takes place. However, note that when this bit is 0, and the DSR_RDY becomes 1, still the transfer to the DSR will NOT happen. Only when this bit is a 1, will the transfer happen. This bit can be written in CONFIG and the Normal modes.

Table 1644. CMD_TYPE details

CMD_TYPE	PSI5 Frame	Effect on registers	Writable Register lengths
"000" - 0	Short Frame with 31 "1s" as the start condition(1)	Command can be written to DPR for auto calculation of stuff/start/CRC bits. Can always be overwritten in DSR/DBR registers provided DSR_RDY == 1 or DBR_RDY == 1 respectively	6 bits in DPR 15 bits(2) in DBR/DSR.
"001" - 1	Short Frame with 5 "0s" as the start condition(1)	-do-	-do-
"010" - 2	Long Frame with 31 "1s" as the start condition(1)	-do-	16 bits in DPR. 29 bits(2) in DBR/DSR.
"011" - 3	Long Frame with 5 "0s" as the start condition(1)	-do-	-do-
"100" - 4	X-Long Frame with 31 "1s" as the start condition(1)	-do-	22 bits in DPR. 37 bits(2) in DBR/DSR
"101" - 5	X-Long Frame with 5 "0s" as the start condition(1).	-do-	-do-
"110" - 6	XX-Long	-do-	24 bits in DPR. 43 bits(2) in DBR/DSR
"111" - 7	Non Standard Length.	Command can only be written to DSR and DBR registers provided DSR_RDY == 1 or DBR_RDY == 1 respectively	Programmable from 1 to 64 bits in DBR/DSR, depending on the value of PSI5_DOBCR[DATA_LENGTH] field.

1. The start condition (31 "1s" or 5 "0s") is automatically taken care by the hardware and should NOT be written to the registers as part of the command; neither is this visible in any register.
2. This is also the length of the command, that will be shifted out during the ECU to Sensor communication, irrespective of how many "actual" number of bits are written to DBR/DSR.

Table 1645. DOBCR bit configurations and the related output states

Output path states	GTM_TRIG_SEL(1)	SP_PULSE_SEL	OP_SEL
State1(2)	0	1	1
State2(2)	0	0	1
State3(2)	1	1	1
State4(2)	1	0	1
State5(2)	1	x	0

1. GTM is not supported by this device
2. These states are shown in *Section 53.8.2: Valid states for integrated sync pulse generator*. In this state, the PW0/1D registers have no effect on the Pulse Width Modulation, when observed on the "sdout" pin.

Note: Refer to Figure 1601 for the details about the above bits.

53.3.2.31 Manchester Decoder Disable Offset Register (PSI5_CH0_MDDIS_OFF)

The Manchester decoder Disable Offset register (PSI5_MDDIS_OFF) defines the time in intervals of 1 µs, for which the Manchester decoder remains disabled after the falling edge of the sync pulse. Using this register, this time can be programmed from 0 µs to 128 µs. This works on the 1 µs clock from the CGM.

Address: 0x01A2 + *i**0x1C0 (*i*=0) Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	MDDIS_OFF						
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1568. Manchester Decoder Disable Offset Register (PSI5_CH0_MDDIS_OFF)

Table 1646. PSI5_CH0_MDDIS_OFF field descriptions

Field	Description
9:15 MDDIS_OFF	These 7 bits can be used to program the time for which the Manchester decoder remains disabled. This offset is added AFTER the falling edge of the sync pulse. Thus the total time for which the Manchester decoder remains disabled = TsyncH + MDDIS_OFF where TsyncH is the high time for the sync pulse. Thus TsyncH = Pulse_Width0 or Pulse_Width1 as the case maybe, depending on whether a "0" is being pulse modulated or a "1". Note that the Manchester decoder will ALWAYS remain disabled during the high time of the Sync Pulse. Using this register it is possible to disable the Manchester decoder BEYOND the Sync Pulse High Time as well. *Figure 1606* shows the "MDDIS_OFF" definition.

53.3.2.32 Pulse Width for Data Bit 0 Register (PSI5_CH0_PW0D)

Figure 1569 shows the Pulse Width for Data Bit 0 Register.

Address: 0x01A4 + *i**0x1C0 (*i*=0) Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	Pulse_Width0						
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1569. PSI5_Pulse Width for Data Bit 0 Register (PSI5_CH0_PW0D)

Table 1647. PSI5_CH0_PW0D field descriptions

Field	Description
9:15 Pulse_Width0	This defines the width (in µs) of data value ’0’ to be sent from Data Output Register. It is the number of clock cycles (1µs clock) counted up to width “Pulse_Width0”; starting as soon as trigger appears from the ISPG (Internal Sync Pulse Generator). Can take max value of 127. When, intending to use the” tooth gap method” of PSI5 command transmission, the Pulse_Width0 should be configured to 0. *Figure 1606* shows the definition of “Pulse_Width0”.

53.3.2.33 Pulse Width for Data Bit 1 Register (PSI5_CH0_PW1D)

Figure 1570 shows the Pulse Width for Data Bit 1 Register.

Address: 0x01A6 + *i**0x1C0 (*i*=0) Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	Pulse_Width1						
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1570. PSI5_Pulse Width for Data Bit 1 Register (PSI5_CH0_PW1D)

Table 1648. PSI5_CH0_PW1D field descriptions

Field	Description
9:15 Pulse_Width1	This defines the width (in µs) of data value ’1’ to be sent from Data Output Register. It is the number of clock cycles (1µs clock) counted up to width “Pulse_Width1”; starting as soon as trigger appears from the ISPG(Internal Sync Pulse Generator). Can take max value of 127. *Figure 1606* shows the definition of “Pulse_Width1”.

Note: When using the “tooth gap method” of PSI5 command transmission, the pulse width is NOT disabled. In this case, PSI5_PW0D has to be programmed as 0. PSI5_PW1D has to have the value of the length of the pulse desired when a 1 has to be transferred.

53.3.2.34 Counter Target Pulse Register (PSI5_CH0_CTPR)

Figure 1571 shows the Counter Target Pulse Register.

Address: 0x01A8 + *i**0x1C0 (*i*=0) Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	CTPR															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1571. Counter Target Pulse Register (PSI5_CH0_CTPR)

Table 1649. PSI5_CH0_CH0_CTPR field descriptions

Field	Description
0:15 CTPR	Counter Target Pulse Register This is the target counter value. Once the CTC (channel target counter) reaches the value of CTPR this CTC is reset. CTC is a 16-bit free running counter that starts/stops depending on the CTC_GED (in GCR) bit or the CTC_ED bit (in PCCR). It gets reset initially when its value reaches CIPR and subsequently when its value reaches CTPR. The fact that which out of CTC_GED or the CTC_ED bit enables/disables it, is dependent on the CTC_GED_SEL bit in the PCCR. When CTC_GED/CTC_ED == 0 then the CTC is reset. The minimum value of CTPR is 6. Values less than 6 will be defaulted to 0 and the CTPR counter will not start. The value in CTPR indicates the time period of the internally generated sync pulses. The un-modulated (No PWM) internally generated sync pulses have a high time of 4-sp_ts_clk cycles, that is, the duty cycle of the un-modulated internally generated sync pulses is (4/|CTPR| *100). The 4 sp_ts_clk cycles is just the nascent value of the pulse that, actually triggers the PWD counters Note that this gives one more possible state, in addition to the states shown in *Section 53.8.2: Valid states for integrated sync pulse generator*. This additional state allows the output of the internal sync pulse generator to be made directly available at the output, without being pulse modulated. The CTPR describes ONLY the SYNC pulse period and not the sync pulse length, which is governed by the PWD registers.

Note: Refer to Section 53.8.1 for details about the Sync Pulse generation and coordination.

53.3.2.35 Counter Initialize Pulse Register (PSI5_CH0_CIPR)

Figure 1572 shows the Counter Initialize Pulse Register.

Address: 0x01AA + *i**0x1C0 (*i*=0) Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	CIPR															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1572. Counter Initialize Pulse Register (PSI5_CH0_CIPR)

Table 1650. PSI5_CH0_CIPR field descriptions

Field	Description
0:15 CIPR	Counter initialization pulse register This is the value at which the CTC gets reset the first time, after which it is enabled using CTC_GED (in GCR) or the CTC_ED bit (in PCCR). All subsequent resets are done when the CTC value reaches CTPR. The CIPR is used to set the offset time between the start of sync pulses between two different PSI5 channels, when the CTC of both of these channels are started simultaneously using CTC_GED. The offset between any two PSI5 channels would be |CIPR_channel1 - CIPR_channel2| sp_ts_clk cycles. Thus if channel 1 has a CIPR = 0 while channel2 has CIPR = 10, then the offset would be 10 sp_ts_clk cycles.

Note: The CIPR resolution is in terms of the time period of the "sp_ts_clk" ($T_{sp_ts_clk}$). Therefore the total "CIPR" time is "CIPR$T_{sp_ts_clk}$", beginning from when the CIPR counters are enabled using the sync pulse trigger bits(PSI5_PCCR[CTC_ED] or PSI5_GCR[CTC_GED]). Due to internal Flop synchronization, this time would not exactly be CIPR*$T_{sp_ts_clk}$ but would have an inaccuracy of $1T_{sp_ts_clk}$. A further factor of $T_{ipg_clk_psi5}$ is also added to this inaccuracy.*
The CTPR resolution is also in terms of the "sp_ts_clk". Therefore the total "CTPR" time is "CTPR$T_{sp_ts_clk}$". However when measured on the "sdout" pin of the IP this time would not exactly be "CTPR*$T_{sp_ts_clk}$". Due to internal Flop synchronization on the 1Mhz clock, an in accuracy of "1µs" would be added. A further factor of $T_{ipg_clk_psi5}$ is also added to this inaccuracy. Hence the "CTPR" period measured on the "sdout" pin, can range from (CTPR*$T_{sp_ts_clk}$) -1µs -$T_{ipg_clk_psi5}$ to (CTPR*$T_{sp_ts_clk}$) +1µs + $T_{ipg_clk_psi5}$. Refer to Figure 1606 for more details about this inaccuracy.*

Refer to Section 53.8.1 for details about the Sync Pulse generation and coordination.

53.3.2.36 Data Preparation Register Low (PSI5_CH0_DPRL)

Figure 1573 shows the Data Preparation Register Low.

Address: 0x01AC + *i**0x1C0 (*i*=0) Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	DPR							
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	DPR															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1573. Data Preparation Register Low (PSI5_CH0_DPRL)

Table 1651. PSI5_CH0_DPRL field descriptions

Field	Description
8:31 DPR	DPR[23:0] are the 24-bits of the DPR register used for writing the variable length, standard ECU-to-Sensor commands, comprising of the address, data and other fields. Note that the IP is transparent to the arrangement of the address, data and other fields and it treats the bits in these fields identically for the purpose of CRC calculation and transmission. This register is writable only when using the standard length PSI5 frames. For details about CRC calculation refer to *Section 53.4.3.4: Data transmission*. The writable bits in this register are governed by the PSI5_DOBCR[CMD_TYPE] bit fields as per *Table 1652*. Note that the unwritable bits in this register field are always read as “0s”. This register has to be written by the CPU. These bits can be written only in the Normal mode.

Table 1652. DPR details

PSI5_DOBCR[CMD_TYPE]	Standard PSI5 FRAME Types	Writable bits in PSI5_DPRL
“0” or “1”	Short Frame	6(DPR[5:0])
“2” or “3”	Long Frame	16(DPR[15:0])
“4” or “5”	X-Long Frame	22(DPR[21:0])
“6”	XX-Long Frame	24(DPR[23:0])
“7”	Not Available for write	Not Available for write

Note: This register is the lower register used for writing the standard data and the address commands and is to be used for writing standard length ECU-to-sensor commands. The CRC/stuff/start bits are automatically appended by the hardware before the command is transferred to DBR. The commands to this register are accepted ONLY when PSI5_GISR[DPR_RDY] == 1. Whenever PSI5_GISR[DPR_RDY] == 1, then each bit of this register defaults to 0. Writing to this register when PSI5_GISR[DPR_RDY] == 0 will cause the PSI5_GISR[IS_PROW] status bit to be set and the generation of an error interrupt, if it is enabled. Further, trying to write to this register when PSI5_DOBCR[CMD_TYPE] = “7” results in the setting of the PSI5_GISR[IS_PROW] bit and the resulting write is rejected.

53.3.2.37 Data Preparation Register High (PSI5_CH0_DPRH)

Address: 0x01B0 + *i**0x1C0 (*i*=0) Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1574. Data Preparation Register High (PSI5_CH0_DPRH)

Table 1653. PSI5_CH0_DPRH field descriptions

Field	Description
0:31	This field is reserved This register is always read as 0s. Writing to this register does not have any effect.

53.3.2.38 Data Buffer Register Low (PSI5_CH0_DBRL)

Figure 1575 shows the Data Buffer Register Low.

Address: 0x01B4 + *i**0x1C0 (*i*=0) Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	DBR															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	DBR															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1575. Data Buffer Register Low (PSI5_CH0_DBRL)

Table 1654. PSI5_CH0_DBRL field descriptions

Field	Description
0:31 DBR	This register contains the Lower 32 bits(DBR[31:0]) of the max-64 bit length command (DBR[63:0]). The higher bits, DBR[63:32] are contained in the DBRH register. These fields can automatically be updated by the hardware (when the CRC/stuff/start bits are appended to the data in DPRL) or these fields can be written by the CPU (when PSI5_GISR[DBR_RDY] == 1 in the Normal mode). Hardware update occurs when PSI5_GISR[DPR_RDY]== 0 and PSI5_GISR[DBR_RDY] == 1. It cannot be written in Config mode. Depending on the PSI5_DOBCR[CMD_TYPE] value this register can have different data assignments as describe in *Table 1655*. The tables (except when PSI5_DOBCR[CMD_TYPE] = “7”) show the bit assignment of the DBR[31:0] when these bits are automatically updated by the hardware. When PSI5_DOBCR[CMD_TYPE] == “7”), then only the CPU can write to these registers.

Table 1655. DBRL[DBR] details

PSI5_DOBCR [CMD_TYPE]	DBR bits	Bit Assignment
“7” (Non Standard Length)	DBR[31:0]]	Variable length of writable bits, as per the length programmed in the PSI5_DOBCR[DATA_LENGTH]
“6”(XX Long)	DBR[31:30]	DPR[19:18]
	DBR[29]	1’b0(stuff)
	DBR[28:23]	DPR[17:12]
	DBR[22]	1’b0(stuff)
	DBR[21:16	DPR[11:6]
	DBR[15]	1’b0(stuff)
	DBR[14:9]	DPR[5:0
	DBR[8:0]	“011111110”
“4” or “5” (X-Long)	DBR[31]	1’b1(stuff)
	DBR[30:28]	DPR[20:18]
	DBR[27]	1’b1(stuff)
	DBR[26:24]	DPR[17:15]
	DBR[23]	1’b1(stuff)
	DBR[22:20]	DPR[14:12]
	DBR[19]	1’b1(stuff)
	DBR[18:16]	DPR[11:9]
	DBR[15]	1’b1(stuff)
	DBR[14:12]	DPR[8:6]
	DBR[11]	1’b1(stuff)
	DBR[10:8]	DPR[5:3]
	DBR[7]	1’b1(stuff)
	DBR[6:4]	DPR[2:0]
	DBR[3]	1’b1(stuff)
	DBR[2:0]	“010”(start seq)

Table 1655. DBRL[DBR] details (continued)

PSI5_DOBCR [CMD_TYPE]	DBR bits	Bit Assignment
"2" or "3" (Long)	DBR[31:29]	"000"
	DBR[28]	CRC[0]
	DBR[27]	1'b1(stuff)
	DBR[26:24]	{CRC[1],CRC[2],DPR[15]}
	DBR[23]	1'b1(stuff)
	DBR[22:20]	DPR[14:12]
	DBR[19]	1'b1(stuff)
	DBR[18:16]	DPR[11:9]
	DBR[15]	1'b1(stuff)
	DBR[14:12]	DPR[8:6]
	DBR[11]	1'b1(stuff)
	DBR[10:8]	DPR[5:3]
	DBR[7]	1'b1(stuff)
	DBR[6:4]	DPR[2:0]
	DBR[3]	1'b1(stuff)
	DBR[2:0]	"010"(start seq)
"0" or "1" (Short)	DBR[31:15]	0
	DBR[14:12]	{CRC[0],CRC[1],CRC[2]}[
	DBR[11]	1'b1(stuff)
	DBR[10:8]	DPR[5:3]
	DBR[7]	1'b1(stuff)
	DBR[6:4]	DPR[2:0]
	DBR[3]	1'b1(stuff)
	DBR[2:0]	"010"(start seq)

This register is CPU writable only in Normal mode.

Note: When DEFAULT_SYNC == 0 then default value of this register is 00000000. When DEFAULT_SYNC== 1 then the default value of this register is FFFFFFFF. Note that the default value is different from the reset value. The reset value of this register is always "00000000". The default value is loaded once the IP enters the NORMAL mode.

Further, the commands to this register are accepted ONLY when PSI5_GISR[DBR_RDY] == 1. Whenever PSI5_GISR[DBR_RDY] == 1 then each bit of this register defaults to DEFAULT_SYNC value. Writing to this register when PSI5_GISR[DBR_RDY] == 0 will set the status bit PSI5_GISR[IS_BROW] and generate an error interrupt, if it is enabled.

53.3.2.39 Data Buffer Register High (PSI5_CH0_DBRH)

Figure 1576 shows the Data Buffer Register High.

Address: 0x01B8 + *i**0x1C0 (*i*=0) Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	DBR															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	DBR															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1576. Data Buffer Register High (PSI5_CH0_DBRH)

Table 1656. PSI5_CH0_DBRH field descriptions

Field	Description
0:31 DBR	This register contains the Upper 32 bits (DBR[63:32]) of the max-64 bit length command (DBR[63:0]). The lower bits, DBR[31:0] are contained in the DBRL register. These fields can automatically be updated by the hardware (when the CRC/stuff/start bits are appended to the data in DPRL) or these fields can be written by the CPU (when PSI5_GISR[DBR_RDY] == 1 in the Normal mode). Hardware update occurs when PSI5_GISR[DPR_RDY]== 0 and PSI5_GISR[DBR_RDY] == 1. It cannot be written in Config mode. Depending on the PSI5_DOBCR[CMD_TYPE] value this register can have different data assignments as described in the below tables. Note that when PSI5_DOBCR[CMD_TYPE] == “7”), then only the CPU can write to these registers.

Table 1657. DBRH[DBR] details

PSI5_DOBCR [CMD_TYPE]	DBR bits	Bit Assignment
“7” - Non Standard Frame lengths	DBR[63:32]]	Variable length of writable bits, as per the length programmed in the PSI5_DOBCR[DATA_LENGTH]
“6” - XX Long	DBR[63:43]	All 0s
	DBR[42:37]	{CRC[5],CRC[4],CRC[3],CRC[2],CRC[1],CRC[0]}
	DBR[36]	1’b0(stuff)
	DBR[32:35]	DPR[23:20]

Table 1657. DBRH[DBR] details (continued)

PSI5_DOBCR [CMD_TYPE]	DBR bits	Bit Assignment
"4" or "5" -X Long	DBR[63:37]	All 0s
	DBR[36]	CRC[0]
	DBR[35]	1'b1((stuff)
	DBR[34:32]	{CRC[1],CRC[2],DPR[21]}
"3" or "2"(Long) OR "1" or "0" (Short)	DBR[63:32]	All 0s

This register is CPU writable only in Normal mode.

Note: When DEFAULT_SYNC == 0 then the default value of this register is 00000000. When DEFAULT_SYNC == 1 then the default value of this register is FFFFFFFF. Note that the default value is different from the reset value. The reset value of this register is always "00000000". The default value is loaded once the IP enters the NORMAL mode.

Further, the commands to this register are accepted ONLY when PSI5_GISR[DBR_RDY]== 1. Whenever PSI5_GISR[DBR_RDY] == 1 then each bit of this register defaults to DEFAULT_SYNC value. Writing to this register when PSI5_GISR[DBR_RDY] == 0 will set the status bit PSI5_GISR[IS_BROW] and generate an error interrupt, if it is enabled.

53.3.2.40 Data Shift Register Low (PSI5_CH0_DSRL)

Figure 1577 shows the Data Shift Register Low. This register is CPU writable only in Normal mode.

Address: 0x01BC + *i**0x1C0 (*i*=0) Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	DSR															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	DSR															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1577. Data Shift Register Low (PSI5_CH0_DSRL)

Table 1658. PSI5_CH0_DSRL field descriptions

Field	Description
0:31 DSR	These bits can be updated by the hardware or can be written by the CPU. The number of accessible bits in DSR are always equal to the number of accessible bits in DBR, which in turn depend on the value of PSI5_DOBCR[*CMD_TYPE*] register bits. When these bits are updated by the hardware then there is a one to one correspondence between the bit positions in this register and the bit positions in the DBRL. Thus when updated by the hardware, then DSR[31:0] = DBR[31:0]. Hardware update occurs when PSI5_GISR[DSR_RDY]== 1 and PSI5_GISR[DBR_RDY] == 0 and PSI5_DOBCR[SW_READY] == 1. Note that if PSI5_DOBCR[SW_READY] == 0 then the update of the data from the DBR to DSR will NOT happen even though PSI5_GISR[DSR_RDY] == 1. These bits can be written by the CPU in the Normal mode, when PSI5_GISR[DSR_RDY] == 1'b1. It cannot be written in Config mode.

This register is CPU writable only in Normal mode.

Note: When DEFAULT_SYNC == 0 then default value of this register is 00000000. When DEFAULT_SYNC == 1 then the default value of this register is FFFFFFFF. Note that the default value is different from the reset value. The reset value of this register is always "00000000". The default value is loaded once the IP enters the NORMAL mode.

Further, the commands to this register are accepted ONLY when PSI5_GISR[DSR_RDY] == 1. Whenever PSI5_GISR[DBR_RDY] == 1 then each bit of this register defaults to DEFAULT_SYNC value. Writing to this register when PSI5_GISR[DSR_RDY] == 0 will set the status bit GISR[IS_DSROW] and generate an error interrupt, if it is enabled. Note that for the hardware update of DSR with DBR contents, additional condition PSI5_DOBCR[SW_READY] == 1, should also be satisfied in addition to PSI5_GISR[DSR_RDY] == 1.

53.3.2.41 Data Shift Register High (PSI5_CH0_DSRH)

Figure 1578 shows the Data Shift Register High.

Address: 0x01C0 + *i**0x1C0 (*i*=0) Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	DSR															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	DSR															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1578. Data Shift Register High (PSI5_CH0_DSRH)

Table 1659. PSI5_CH0_DSRH field descriptions

Field	Description
0:31 DSR	These bits can be updated by the hardware or can be written by the CPU. The number of accessible bits in DSR are always equal to the number of accessible bits in DBR, which in turn depend on the value of PSI5_DOBCR[*CMD_TYPE*] register bits. When these bits are updated by the hardware then there is a one to one correspondence between the bit positions in this register and the bit positions in the DBRH. Thus when updated by the hardware, then DSR[63:32]] = DBR[63:32]. Hardware update occurs when PSI5_GISR[DSR_RDY]== 1 and PSI5_GISR[DBR_RDY] == 0 and PSI5_DOBCR[SW_READY] == 1. Note that if PSI5_DOBCR[SW_READY] == 0 then the update of the data from the DBR to DSR will NOT happen even though PSI5_GISR[DSR_RDY] == 1. These bits can be written by the CPU in the Normal mode, when PSI5_GISR[DSR_RDY] == 1'b1. It cannot be written in Config mode.

This register is writable only in Normal mode.

Note: When DEFAULT_SYNC == 0 then the default value of this register is 00000000. When DEFAULT_SYNC == 1 then the default value of this register is FFFFFFFF. Note that the default value is different from the reset value. The reset value of this register is always "00000000". The default value is loaded once the IP enters the NORMAL mode.

Further, the commands to this register are accepted ONLY when PSI5_GISR[DSR_RDY] == 1. Whenever PSI5_GISR[DBR_RDY] == 1 then each bit of this register defaults to DEFAULT_SYNC value. Writing to this register when PSI5_GISR[DSR_RDY] == 0 will set the status bit GISR[IS_DSROW] and generate an error interrupt, if it is enabled. Note that for the hardware update of DSR with DBR contents, additional condition PSI5_DOBCR[SW_READY] == 1, should also be satisfied in addition to PSI5_GISR[DSR_RDY] == 1.

53.3.2.42 Device modes and Register bit accesses

1. The following bits are writable in all modes (Normal, Config, and Disable).
   - GCR[GLOBAL_DISABLE_REQ]
   - PCCR[PSI5_CH_CONFIG]
   - PCCR[PSI5_CH_EN]
   - Global Counter Enable/Disable (GCR[CTC_GED]). This is to allow the Sync Pulse Generator to be enabled/disabled independently among those channels that are used for staggering, irrespective of the state of the channels NOT being used for staggering.
2. The following register is writable only in Normal mode and is initialized to all 0s.
   - DPRL
3. The following registers are writable ONLY in Normal mode. Initial is at ion in Config mode depends on the value of PSI5_DOBCR[DEFAULT_SYNC] bit. When PSI5_DOBCR[DEFAULT_SYNC] == 1 in Config mode, then the below registers are initialized to all 1s in Normal mode. When PSI5_DOBCR[DEFAULT_SYNC] = 0 in Config mode, then the below registers are initialized to all 0s in Normal mode. Once in

Normal mode, these registers can then be programmed for any command that needs to be sent.


- DBRH/DBRL
- DSRH/DSRL

4. The following registers are writable in Config and Normal modes only:
   - All interrupt control registers
   - All SET registers (the one shot registers that are used to set the error flags for software drivers)
   - Channel Enable/Disable (PCCR[CTC_ED]). Using this it is possible to allow the Sync Pulse Generator to be enabled/disabled in Normal mode. The counter is reset when CTC_ED == 0
   - All w1c bits
5. Apart from these, all other register bits can be written only in Config mode, including the Data registers (PMRH/PMRL/SFRn), that, in Normal mode, are updated by the hardware only.
6. Debug mode: If the device is in Normal mode and the debug mode is enabled, then ONLY the registers in *1.*,*2.*,*3.*,*4.* of *Section 53.3.2.42: Device modes and Register bit accesses*: can be written by the debugger. Register in *5.* of *Section 53.3.2.42: Device modes and Register bit accesses* will not be available for write through the debugger. In case the debugger has to change any register, then the device has to be brought in the Disable → Config mode. The debugger can, however, read any register in any mode.

53.4 Functional description

The PSI5 is a communication protocol for peripheral inertial, pressure, temperature, and position sensors. These sensors are connected to the ECU by just two wires, using the same lines for power supply and data transmission. The transceiver (present externally) provides a pre-regulated voltage to the sensors and reads in the transmitted sensor data. *Figure 1579* shows a point-to-point connection for sensors 1 and 2 and bus configuration for sensors 3 and 4.

Figure 1579. System setup (peripheral sensor connected to device)



ECU (Electronic Control Unit) is comprised of PSI5 digital interface and the PSI5 transceiver (present externally).

53.4.1 Sensor-to-ECU communication

53.4.1.1 Physical layer


The PSI5 uses two wires to provide both power supply and data transmission to the sensors. The ECU provides a pre-regulated voltage to the sensors. Data transmission from the sensor to the ECU is done by current modulation on the power supply lines. Current oscillations are damped by the ECU.

53.4.1.2 Bit encoding

A “low” level ($I_{S,Low}$) is represented by the Normal (quiescent) current consumption of the sensor(s). A “high” level ($I_{S,High}$) is generated by an increased current sink of the sensor ($I_{S,Low}$ + ...I_S). The current modulation is detected within the PSI5 transceiver.

Manchester coding is used for data transmission. A logic 0 is represented by a rising slope and a logic 1 by a falling slope of the current in the middle of T bit.

Figure 1580. Bit encoding of data from sensor



53.4.1.3 Synchronization

For synchronized operation and bus mode, a sync pulse is generated by the PSI5 receiver. The sync pulse is output from the integrated PSI5 receiver to an external PSI5 transceiver that processes these pulses to a pre-regulated voltage level on supply lines to sensors. The voltage change is detected within the sensors.

53.4.2 Data Link Layer

The PSI5 message is received as serial Manchester-coded bits. The bit stream is passed through a Manchester decoder stage that converts it to normal NRZ format bit by bit and stores it serially in the receive register (64 bits). This block clearly identifies start (00) and end of receive frame using preprogrammed frame configuration registers.

- The Manchester-coded bits can be received at the rate of 125 Kbit/s or 189 Kbit/s (selectable by programming frame configuration registers).
- The Manchester decoder is designed to consider data with duty cycle of 30–70%.
- The bit decoding is done using an oversampling and counting algorithm with majority voting and edge recognition. (125/189 kHz) × 32, that is, (4/6.048 MHz also referred as 32× clock) clocks are supplied from a common clock generator (to be implemented in CGM) module. This clock is used for oversampling of the receive bit and thereby decoding it as normal 1 or 0 (NRZ).
- The Manchester decoder is masked (switched off) for the duration when the sync pulse is transmitted. In addition to this, it can be configured to be off for an additional time, after the falling edge of the sync pulse. The duration of this time is configurable in the MDDIS_OFF register. It uses a 2oo3 voter to recognize the encoded half bits.
- There is a 3oo5 majority voting glitch filter at the data input of the Manchester decoder.

53.4.2.1 Reception of data frames

The extended PSI5 (Power Train Applications) receive data frame consists of *p* bits containing:

- Two start bits (S1 and S2) {S1=0, S2=0}.
- One parity bit (P) with even parity (or 3 CRC bits C0, C1, and C2).
- A data region (D0.....D[*k* – 1]) with *k* = 8 to 28 bits with 1-bit granularity.
- The total length of a PSI5 frame is p = *k* + 3 data bits (in case of frames with parity bit) or p = *k* + 5 data bits (in case of frames with CRC).
- Data bits are received LSB first. The parity or CRC check bits cover the bits of the entire data region.


The length of the data region can vary between *k* = 8 to 28 bits (with 1-bit granularity). The data region can be split into the following fields and regions:

- The bits D0 and D1 can optionally represent Serial Messaging Channel M0, M1.
  - This Serial Messaging Channel (SMC) is used to receive initialization data during fast startup phase or slow acknowledgment/response messages (to command transmitted from ECU requesting data or diagnostic information from the sensor).

Note that the maximum length of the entire data region is 28 bits. Thus the signal payload region and the optional data fields cannot concurrently be used at their maximum length in some cases.


As the PSI5 module is targeted for powertrain applications, the data frame format differs from standard PSI5 frames for safety applications specified in version 1.3 of the PSI5 specifications. More specifically for supporting the version 2.0 powertrain substandard. The Powertrain data frame format and optional Serial Messaging Channel (SMC) frame format are shown in *Figure 1581*.

Figure 1581. Receive data frame format



53.4.2.2 Data Frame Configuration control

Figure 1582. Data frame configuration and sampling



At the receive path, as many as six frame slots (reception windows) can be programmed with a start time of consecutive slots (slot1 to slot6) and end time or last slot, which can be configured through the Slot *n* Start/End Configuration Registers (*Section 53.3.2.28: Slot n Start Boundary Register (PSI5_CH0_SnSBR)* and *Section 53.3.2.29: Slot n End Boundary Register (PSI5_CH0_SNEBR)*) there are seven registers for six slots. The slot time value is with respect to timing sync pulse.

The following range is always maintained for T_{sync} (during programming of the GCR and CTPR registers) when timing (sync) pulses are generated through the Sync Pulse Generator.


Equation 77 T_{sync} < 16 ms

For the maximum defined six frame slots, six frame configuration registers (S1FCR, S2FCR, S3FCR, S4FCR, S5FCR, and S6FCR) are also available. In these registers it is possible to configure the payload region of the expected frames, in addition to other channel-specific parameters.

53.4.2.3 Data frame handling

Figure 1583 shows the detection of the start bits and the various parameters for the same.

Figure 1583. Start bit detection




(*) If DND is set to '1' because a message has overlapped with the Manchester decoder disable phase, then the Manchester decoder disable phase will be extended till the end of the first configured slot. DND will be cleared to '0' at the end of this first slot and NO_DETECT_STATE will be entered immediately. No idle detection will be carried out (that is PSI5_clk32x_idle_detect_cnt will not be started) to ensure that a message occurring within the first bit time of slot2 will be captured.

If DND is set to '1' because a first message (MSGn) has overlapped with a second message (MSGn+1), then MSGn+1 will be ignored, that is the Manchester decoder will be disabled until the end of the slot in which MSGn+1 was expected. This will be the case whether the first transition detection of MSGn+1 occurs in the expected slot of MSGn or MSGn+1. At the end of the slot in which MSGn+1 was expected, DND will be cleared to '0' and NO_DETECT_STATE will be entered immediately. No idle detection will be carried out (that is PSI5_clk32x_idle_detect_cnt will not be started) to ensure that a message occurring within the first bit time of the slot in which the next message (MSGn+2) is expected will be captured.

Figure 1584 shows how the bits are differentiated into a “1” or a “0” based on the various margins and sample points.

Figure 1584. Bit extraction



Start Sequence Measured: Tp = 32 and TDcH = 20
Calculations:
TDcL = Tp – TDcH == 12; DeltaDC = TDcH – Tp/2 == 4; TMarginL = TDcL/2 == 6; TMarginH = TDcH/2 == 10
If DATA_BIT(N) = 0, TWI = TDcH + TMarginL == 26; signal sampled at TWI -3, -2 and -1
- if signal low, expect rising edge between TWL0 and TWR0 then DATA_BIT(N+1) == 0. TWL0 = TDcH+TMarginL, TWR0 = Tp + TMarginH.
- if signal high. expect falling edge between TWL0 and TWR0 then DATA_BIT(N+1) == 1. TWL0 = TDcH+TMarginL, TWR0 = Tp + DeltaDC + TMarginL.

If DATA_BIT(N) = 1, TWI = TDcL + TMarginH == 22; signal sampled at TWI -3, -2 and -1
- if signal low, expect rising edge between TWL1 and TWR1 then DATA_BIT(N+1) == 0. TWL1 = TDcL+TMarginH, TWR1 = Tp - DeltaDC + TMarginH.
- if signal high. expect falling edge between TWL1 and TWR1 then DATA_BIT(N+1) == 1. TWL1 = TDcL+TMarginH, TWR1 = Tp + TMarginL.

PSI5_edge_cnt will be stopped (PSI5_data_start low) at TDcH if CRC0 is logic 0 or TDcL if CRC0 is logic 1.

53.4.2.3.1 Start of frame recognition

The start of frame recognition is as follows:

- With the Manchester decoder in NO_DETECT state, the first rising edge of the incoming data signal is captured and assumed to be the midpoint transition of the first start bit S0.
- As soon as the first rising edge (S0) on the bus is recognized, the 24-bit time stamp value is captured internally. On the rising edge of the S1 this value is stored in the data

receive register and available for processing. If a valid S1 edge is NOT recognized then this time stamp value is discarded and not stored in any register.

- The middle transition from the first start bit S0 to the second start bit S1 is assumed to be the bit duration for the rest of the bits.
- The time of the high period is measured using the 32x sample clock to enable analysis of the data signal duty cycle. The measured value is used in the data state to calculate the appropriate sample time of the first half-bit of the following data bits
- The second rising edge of the incoming data (S1) is captured and assumed to be the mid-point transition from the second start bit S1 if it appears in the allowed range of samples of the 32x sample clock.
- The time between the first and second rising edge is measured using the 32x sample clock to enable analysis of the sensor clock tolerance. The measured value is used together with the calculated duty cycle to set the window for capturing the mid-point bit transition the following data bits.
- *Figure 1583* and *Figure 1584* show the start bit and the data bit extraction mechanisms respectively, in the Manchester decoder.

53.4.2.3.2 Data state

In the data state, the Manchester decoder samples the number of data bits corresponding to the configured length of the data payload region and 3-bit CRC or 1-bit parity.

53.4.2.3.3 Message diagnostic checks

During the data state, electrical correctness of each bit in regard of Manchester encoding is checked. If an incorrect bit is detected, a 0 is written into the data payload region. Following completion of reception, correctness of the entire message is checked with the CRC and timing of the message reception.


- CRC is recalculated for the data and compared with received CRC bits. The CRC comparison result is stored as a status bit, denoted as the C field in the receive register and the RAM register. Irrespective of the value of the “C” bit the, the frame is always stored in the RAM register and is never discarded.
- If at least one bit is electrically faulty (apart from M0M1), then the bit field E is set to 1 and stored as status bit in the receive register and the RAM register.
- The EM bit is set to 1 if any of M0 or M1 bits are electrically faulty. Note that the E and the EM bits can be set only when a valid start sequence has been detected.
- Set status bit field T in the receive register to 1 if the frame received is in the wrong slot (boundary violations). This bit is NOT set for asynchronous modes.
- Set status bit F if no frame is received in defined frame slot. This bit is NOT set for asynchronous modes.
- The incoming frames after the sync pulse are to be numbered from 1 to 6 (max). This is done by a 3-bit slot counter, which is incremented automatically after the end of each slot irrespective of whether a valid message is received or not. This 3-bit value is stored in the receive register and the RAM registers as the “slot_counter” field.

  T-bit Handling

The following paragraphs describe how the IP handles error cases that generate T bit errors. A number of examples are shown, including the error free case, which is used to explain the reception process.

53.4.2.3.3.1 Error free case

Figure 1585. Error free case



Message Name	Slot Counter	T-bit	F-bit	E/EM-bit	C-bit	SMC buffer	SMC data
MSG1	1	No	No	No	No	No	No
MSG2	2	No	No	No	No	2	M0/M1
MSG4	4	No	No	No	No	4	M0/M1


In this case, all messages are received in the correct slots.

- As soon as the Manchester decoder block is enabled (after the SYNC pulse has finished and any configured disable offset has expired, pink region) the IP checks for the first configured message and starts monitoring the output of the PSI5 transceiver.
- The IP identifies a correct start of message sequence (S0, S1)== '00', and captures the slot counter when the first rising edge of the start sequence is detected. This first rising edge detected is the mid-point transition of the Manchester encoded S0 bit of the message start sequence
- The expected number of bits configured in the message is received and decoded. Any error in the Manchester encoded bits of the message E bit is set - unless the error is in one of the first two bits and SMC message is configured, in which case the EM bit is set.
- After the final bit is received, a check is made that the message CRC or parity is correct. If the CRC or parity check is not correct, C bit is set for the message.
- Once the CRC checks have been made, the received message — along with the status bits, slot counter in which the start sequence was received, the timestamp of the message, the message data and CRC or parity is saved to the channel message FIFO.
- As soon as the received message has been stored, the idle state of the bus is verified and monitoring of the transceiver output restarts to check for the next configured message
- If the serial message channel (SMC) is configured, the first two data bits are extracted from a sequence of 7 PSI5 messages as long as no electrical error is detected in those bits (EM error). If the correct start sequence for the SMC message is detected on M1 (6 logical 1s and a logical 0) in those 7 messages, M0 and M1 from the following 11 messages are also extracted and saved in the SMC buffer allocated to the slot in which

the PSI5 message is received (in total, 18 PSI5 messages are needed to build one SMC message). When the SMC has been received, the CRC is checked and the status of the check is saved in the SMC buffer. If an EM error occurs after a start sequence has been detected and before the end of the message is reached, M0 and M1 are both saved as 0 and the rest of the message is received, at which point the CRC is checked as normal.

53.4.2.3.3.2 Message Too early

Figure 1586. Message Too early




Message Name	Slot Counter	T-bit	F-bit	E/EM-bit	C-bit	SMC buffer	SMC data
MSG1	1	No	No	No	No	No	No
MSG2	1	Yes	No	No	No	2	M0/M1
MSG4	4	No	No	No	No	4	M0/M1

In this scenario, MSG2 reception starts early, before slot 2 boundary is crossed, and so the slot counter is captured as “1” and because the message starts in the wrong slot, the T bit is set. If no other errors are detected during reception, the assumption is that the correct MSG2 has been received but not entirely in its correct slot. The status of the message will include the T bit set and slot counter will be 1, so software can interpret that MSG2 was too early.

The SMC message is received correctly.

53.4.2.3.3.3 Message Too late

Figure 1587. Message Too late




Message Name	Slot Counter	T-bit	F-bit	E/EM-bit	C-bit	SMC buffer	SMC data
MSG1	1	Yes	No	No	No	No	No
MSG2	2	No	No	No	No	2	M0/M1
MSG4	4	No	No	No	No	4	M0/M1

In this scenario, MSG1 reception starts later than expected and ends after slot 2 boundary is crossed. The slot counter is captured as “1” and because the message ends in the wrong slot, the T bit is set. If no other errors are detected during reception, the assumption is that the correct MSG1 has been received but not entirely in its correct slot. The status of the message will include the T bit set and slot counter will be “1”, so software can interpret that MSG1 was late.

The SMC message is received correctly.

53.4.2.3.3.4 Message missing

Figure 1588. Message missing



Message Name	Slot Counter	T-bit	F-bit	E/EM-bit	C-bit	SMC buffer	SMC data
MSG1	1	No	No	No	No	No	No
MSG2	2	No	Yes	No	No	2	0/0
MSG4	4	No	No	No	No	4	M0/M1


In this scenario, MSG2 is missing.

At the end of slot 2, the IP writes message buffer location 2 (MSG2 location) with slot counter 2 and the F bit set. The data and timestamp regions are filled with 0s.

The IP waits until the start of the next configured slot (slot 4) to update the SMC buffer 2 with “00”. If slot 4 was not configured, the SMC for the missing MSG2 would be updated at the end of the final slot.

53.4.2.3.3.5 Message Much too late (in unconfigured slot)

Figure 1589. Message Much too late (in unconfigured slot)



Message Name	Slot Counter	T-bit	F-bit	E/EM-bit	C-bit	SMC buffer	SMC data
MSG1	1	No	No	No	No	No	No
MSG2a	2	No	Yes	No	No	2	No update
MSG2b	3	Yes	No	No	No	2	M0/M1
MSG4	4	No	No	No	No	4	M0/M1

In this scenario, MSG2 reception does not start in its own slot, and the F bit is set for message buffer location 2 (MSG2a).

Because slot 3 is unconfigured, the IP continues to wait for MSG2 in slot 3 and does not update the SMC message buffer 2. The IP recognizes the MSG2 start condition in the normal way and updates PSI5 message buffer 3 (MSG2b), capturing slot 3 as the start slot counter and setting T bit, so that the software can recognize that MSG2 has come in slot 3.


When MSG2 has been received, SMC message buffer 2 is updated at the end of slot 3. MSG4 is received normally.

Note: *Any scenario where an expected message arrives in an unconfigured slot, leads to an issue when DMA access is used to read the PSI5 message buffer. This is because instead of the expected three entries in the PSI5 message buffer, there will be four, and assuming the DMA watermark is set for the expected three messages, the DMA request will be activated before MSG4 has been received.*

In order to overcome this, if DMA access is required, no slots can be left unconfigured and the DMA watermark must be set to the number of slots in the SYNC period. In that way, the DMA will always be synchronized, but depending on how the 'empty' slot is configured, when a message is too late as described here, the result can be that the late message and its associated SMC content is lost.

53.4.2.3.3.6 Message Much too late (in unconfigured slot)

Figure 1590. Message Much too late (in unconfigured slot)



Message Name	Slot Counter	T-bit	F-bit	E/EM-bit	C-bit	SMC buffer	SMC data
MSG1a	1	No	Yes	No	No	No	No
MSG1b	3	Yes	No	No	No	No	No
MSG4	4	No	No	No	No	4	M0/M1


In this scenario, MSG1 is received much too late, in the second of two unconfigured slots.

When MSG1 does not arrive in slot 1, MSG1a is saved in the message buffer with F bit set. The IP waits throughout the two unconfigured slots and is received in slot 3 with slot counter 3. Because MSG1b is received completely in slot 3 it is saved in the message buffer with T bit set.

MSG4 is received normally.

53.4.2.3.3.7 Message too late (in last slot)

Figure 1591. Message too late (in last slot)



Message Name	Slot Counter	T-bit	F-bit	E/EM-bit	C-bit	SMC buffer	SMC data
MSG1	1	No	No	No	No	No	No
MSG2	2	No	No	No	No	2	M0/M1
MSG4	4	Yes	No	No	No	4	M0/M1


In this scenario, the last message is received late.

MSG1 and MSG2 are received error free.

MSG4 is late with the start sequence identified in the correct slot 4, with slot counter 4 captured. The end of the message occurs after the end of the final slot, but before the Manchester decoder is disabled by the SYNC pulse on the bus. The message is received correctly with the T bit set.

53.4.2.3.3.8 Message Too late (in last slot)

Figure 1592. Message Too late (in last slot)



Message Name	Slot Counter	T-bit	F-bit	E/EM-bit	C-bit	SMC buffer	SMC data
MSG1	1	No	No	No	No	No	No
MSG2	2	No	No	No	No	2	M0/M1
MSG4	4	Yes	No	Yes	Yes	4	M0/M1 or 0/0

In this scenario, the last message is received late in the last slot.


MSG1 and MSG2 are received error free.

MSG4 is late with the start sequence identified in the correct slot 4, with slot counter 4 captured. The end of the message occurs after the Manchester decoder is disabled by the SYNC pulse on the bus, so the last part of the message cannot be received correctly. Nevertheless, the message reception is completed and the message is stored in the message buffer with the T bit set and 0 written in the buffer for all bits received while the Manchester decoder is disabled. This leads to E and C bit errors.

In an extreme case, it could also lead to EM bit errors, in which case the SMC buffer will also be written with (0,0) otherwise, the correct bits are written to the SMC buffer.

53.4.2.3.3.9 Message Too early (in first slot)

Figure 1593. Message Too early (in first slot)



Message Name	Slot Counter	T-bit	F-bit	E/EM-bit	C-bit	SMC buffer	SMC data
MSG1	0	Yes	No	No	No	1	M0/M1
MSG2	2	No	No	No	No	2	M0/M1
MSG4	4	No	No	No	No	4	M0/M1

In this scenario, the first message is received early.

As soon as the Manchester decoder disable phase has ended, the IP verifies the idle condition on the signal line and then looks for the first message start sequence. MSG1 start sequence is received before the start of slot 1 with slot counter 0 captured. MSG1 is then received normally and saved with slot counter 0 and T bit set.


SMC bits M0/M1 are saved to SMC buffer 1.

MSG2 and MSG4 are received normally.

Note: This scenario can be avoided if the start of slot 1 is configured to coincide with the end of the Manchester decoder disable phase.

53.4.2.3.3.10 Message Too early (in first slot and overlaps Manchester Decoder disable)

Figure 1594. Message Too early (in first slot)



Message Name	Slot Counter	T-bit	F-bit	E/EM-bit	C-bit	SMC buffer	SMC data
MSG1	1	No	Yes	No	No	1	0/0
MSG2	2	No	No	No	No	2	M0/M1
MSG4	4	No	No	No	No	4	M0/M1


In this scenario, the first message is received early and overlaps with the Manchester decoder disable phase.

As soon as the Manchester decoder disable phase has ended, the IP starts looking for “idle condition” on the signal line by monitoring it for 42 counts of the sample clock. If the signal line is found to be initially high or if a valid transition occurs in the time frame of 42 samples of the sample clock, the Manchester decoder stops decoding until the end of slot 1. Decoding will restart at the beginning of slot 2.

MSG1 is assumed to be lost and the “F” bit is set for that message with the Slot Counter as “1”. If MSG1 SMC is configured then SMC is saved with “00” appended for the M0/M1 bits.

53.4.2.3.3.11 Message Too late (overlaps next message)

Figure 1595. Message Too late (overlaps next message)



Message Name	Slot Counter	T-bit	F-bit	E/EM-bit	C-bit	SMC buffer	SMC data
MSG1	1	Yes	No	Yes	Yes	1	M0/M1
MSG2	2	No	Yes	No	No	2	0/0
MSG3	3	No	No	No	No	No	No
MSG4	4	No	No	No	No	4	M0/M1

In this scenario, MSG1 is received too late and overlaps with MSG2.

MSG1 start is recognized in slot 1. The last bits of MSG1 are disrupted by the start of MSG2 leading to likely E and C bit errors.

At the end of MSG1, idle time is found to be violated by either the signal line being high as soon as NO_DETECT_STATE is entered or FIRST_TRANSITION_DETECT occurs within 42 counts of the idle detect sample clock. The Manchester decoder stops decoding until the end of slot 2. Decoding is restarted at the start of slot3. MSG2 is not received and MSG2 location in the memory will be saved with the F-bit set. The SMC buffer 2 will be updated with 00.

MSG3 and MSG4 are received correctly in their own slots.

53.4.2.3.4 Data Frame storage

Once the data frame is received and all required status fields updated (for example, Time stamp, C, E, EM, T, F and Frame Counter), this 64-bit value in the data receive register is moved to the RAM Register (PMB).


- This RAM buffer is a 32 (depth) × 64 (frame size) register array with DMA transfer capability (both single or burst).
- Also, the individual RAM locations can be accessed directly by the microcontroller core any time.
- Care needs to be taken that receive data is assigned to the sensor and frame slot unambiguously.

53.4.2.3.5 Message diagnostics

Apart from the regular status bits (mentioned above), a few more diagnostic checks are done and stored as status bits along with each data frame location in RAM. These are:

- Diagnosis registers are associated with each sensor data RAM buffer to indicate:
  - RAM buffer has been filled with data.
  - RAM buffer has been overwritten before data previously stored was read.
  - Data written to buffer includes an error bit (E, EM, C, T, or F, configurable).
- The diagnosis registers are able to be read with a single DMA access.
- After successfully completing a read access, these registers are reset by hardware. This is done by mapping these diagnosis bits byte-wise so that one byte access clears a single bit without affecting other bits.

Figure 1596. Diagnosis Information attached to every frame



Note: See Section 53.8.3: Implementation of EI diagnostic register for more detail.

53.4.2.3.6 SMC message extraction

The optional messaging channel M0, M1 (shown in *Figure 1581*) is used by sensors to send an SMC frame along with the normal PSI5 frame. It takes 18 PSI5 frames to send one SMC frame.

The extraction of SMC bits is done for each slot separately and stored separately into the SMC frame receive buffers. The size of the SMC frame receive buffers is 6 (no of slots) × 32 (width of SMC frame, as defined below).

The extraction logic works as follows:

- Search for SMC start sequence 111111 followed by 0 on M1 and keep storing last 6 bits {CRC} on M0.
- If the start sequence is detected it continues with further extraction and storage of M1 and M0.
  - Store the extracted frame on the corresponding slot buffer.
  - Move the SMC frame to corresponding SFR[i] register period. Once complete, the SMC frame is extracted and generates an interrupt, so that it can be read by the CPU.
  - If the start sequence is not detected, it continues with the search.


The SMC frame is extracted in hardware and stored separately as memory-mapped registers. The size of the SMC frame receive buffers is 6 (no of slots) × 32 (width of SMC frame).

53.4.2.4 Message Read Logic

PSI5 supports two kinds of read access to received sensor data.

- Read access through memory-mapped RAM registers. These registers can be read by the CPU any time or, specifically, when the concerned interrupts are raised. Applicable for both the SMC and the PSI5 messages.
- Read access through DMA request. Here the DMA sequencer treats the memory-mapped registers as a block and reads them sequentially. Note that even if the DMA is used, the CPU can read the RAM registers any time by addressing them. This is applicable for both the SMC and the PSI5 messages. When reading the PSI5 messages, it is possible to read only the PSI5 messages or PSI5 + diagnostic registers.

Figure 1597. PSI5 and SMC Message Read Logic block



53.4.2.5 CRC recalculation

Error detection is realized by a single bit even parity (recommended for 10 or fewer bits) or a 3-bit CRC (recommended for long data words). The transmission error detection is selectable (by frame configuration register) as:

- 1-bit even parity
- 3-bit CRC

The generator polynomial of the CRC is $g(x)=1+x+x^3$ with a binary CRC initialization value of 111. The transmitter extends the data bits by three 0s (as MSBs). This augmented data word is fed (LSB first) into the shift registers of the CRC check. Start bits are ignored in this check. When the last zero of the augmentation is calculated on the input adder and the result is shifted, the buffer registers contain the CRC checksum. These three check bits are transmitted in reverse order (MSB first: C2, C1, C0).

Figure 1598. CRC calculation scheme




Table 1660. CRC calculation (at transmitter side)

Sensor Data (LSB first)		0	1	1	1	0	1	1	1	0	0	0	0	0
C0	1	1	0	1	1	0	0	0	0	1	1	1	0	0
C1	1	0	0	0	1	1	1	1	1	1	0	0	1	0
C2	1	1	0	0	0	1	1	1	1	1	1	0	0	1

Table 1661. Transmitted and Received sensor Data

Transmitted Sensor Data	S0	S1	D0	D1	D2	D3	D4	D5	D6	D7	D8	D9	C2	C1	C0
	0	0	0	1	1	1	0	1	1	1	0	0	1	0	0
Received Sensor Data	S0	S1	D0	D1	D2	D3	D4	D5	D6	D7	D8	D9	C2	C1	C0
	0	0	0	1	1	1	0	1	1	1	0	0	1	0	0

Table 1662. CRC re-calculation (At Receiver side)

Sensor Data (LSB first)		0	1	1	1	0	1	1	1	0	0	1	0	0
C0	1	1	0	1	1	0	0	0	0	1	1	0	0	0
C1	1	0	0	0	1	1	1	1	1	1	0	0	0	0
C2	1	1	0	0	0	1	1	1	1	1	1	0	0	0

Syndrome = 000 → Transmission successful

The correct transmission is checked by the PSI5 receiver by comparing the syndrome (content of the shift register after reception of both data bits and CRC bits) with the zero vector. For error free reception, all shift registers have to be zero.

53.4.3 ECU-to-sensor communication

Whereas the sensor-to-ECU communication is realized by current modulation, voltage modulation on the supply lines is used to transmit commands to the sensors. A predefined start sequence allows the sensors to recognize that a command is being transmitted during all synchronous operation modes.

53.4.3.1 Physical layer

A logical 1/0 is represented by data sync pulse of variable length, a logical 1 by the sync pulse of width W1(programmable from 0 to 127 µs) and logical ’0’ by sync pulse with W0{programmable from 0 to 127 µs}.

53.4.3.2 Data Link Layer


53.4.3.3 Bit coding

The bit period is the cycle time as specified for the operation mode, for example, 500 µs in the PSI5-P10P-500/3L mode. (For details about this topology, refer to *Section 53.1.3.3.1: PSI5 topology*.) The lower limit depends on the filter characteristics of the hardware circuitry used for the sync signal detection (subsequent sync signals might vary the internal $V_{ss,\ base}$ reference).

53.4.3.4 Data transmission

The IP supports the standard and the Non-Standard ECU to Sensor communication Formats. In the Non-Standard mode of communication it can be used to send any frame size programmable from 1-64 bits. The IP supports the PSI5 ECU to Sensor Communication formats as briefed below in *Figure 1599* and the text that follows it.

Figure 1599. Standard Frame formats supported



- Short: It consists of the following data stream (Order of transmission from IP is Left to Right. Thus C0 comes out Last) -- “010”, S, “A0, A1, A2”, S, “F0, F1, F2”, S, “C2, C1, C0” where “010” is the start sequence “S” is the stuff bit(1), A0-A2 is the sensor

address, F0-F2 are the functional codes and “C2-C0” is the CRC. Refer *Figure 1599* for the frame structure.

  - The CRC polynomial used is $x3 + x + 1$ with a binary initialization value of “111(C2:C0)”.
  - The transmitter extends the data bits by three zeros (as MSBs).
  - The CRC calculator is fed LSB first. Thus for CRC calculation the sequence given is [A0...A2,F0...F2,”000”] with “A0” being given first and “0” as the last. When the last zero of the augmentation is calculated on the input adder and the result is shifted, the CRC calculation has been achieved.
  - When mapping this sequence to the DPR register bits for calculating the CRC; then it becomes (DPR[0],DPR[1]....DPR[5],000) with DPR[0] being fed first in the CRC calculator.

- Long (4-bit Data Nibble): It consists of the following data stream (Order of transmission from IP is Left to Right. Thus C0 comes out Last) -- “010”, S, “A0, A1, A2”, S, “F0, F1, F2”, S, “X0, X1, X2”, S, “X3, X4, X5, S, “D0, D1, D2”, S,“D3, C2, C1”,S, “C0” where “010” is the start sequence “S” is the stuff bit(1), A0-A2 is the sensor address, F0-F2 are the functional codes, “X0-X5” is the Range Address, “D0-D3” is the data and “C2-C0” is the CRC. Refer to *Figure 1599* for the frame structure.
  - The CRC polynomial used is $x3 + x + 1$ with a binary initialization value of “111(C2:C0)”.
  - The transmitter extends the data bits by three zeros (as MSBs).
  - The CRC calculator is fed LSB first. Thus for CRC calculation the sequence given is [A0...A2,F0...F2,X0...X5,D0...D3,”000”] with “A0” being given first and “0” as the last. When the last zero of the augmentation is calculated on the input adder and the result is shifted, the CRC calculation has been achieved.
  - When mapping this sequence to the DPR register bits for calculating the CRC; then it becomes (DPR[0],DPR[1]....DPR[15],000) with DPR[0] being fed first in the CRC calculator.
- Long (8-bit Data Word): It consists of the following data stream (Order of transmission from IP is Left to Right. Thus C0 comes out Last) Data Stream - “010”, S, “A0, A1, A2”, S, “F0, F1, F2”, S, “X0, X1, D0”, S, “D1, D2, D3, S, “D4, D4, D6”, S,“D7, C2, C1”, S, “C0” where “010” is the start sequence “S” is the stuff bit(1), A0-A2 is the sensor address, F0-F2 are the functional codes,”X0-X1” is the Range Address, “D0-D7” is the data and “C2-C0” is the CRC. Refer *Figure 1599* for the frame structure.
  - The CRC polynomial used is $x3 + x + 1$ with a binary initialization value of “111(C2:C0)”.
  - The transmitter extends the data bits by three zeros (as MSBs).
  - The CRC calculator is fed LSB first. Thus for CRC calculation the sequence given is [A0...A2,F0...F2,X0...X1,D0...D7,”000”] with “A0” being given first and “0” as the last. When the last zero of the augmentation is calculated on the input adder and the result is shifted, the CRC calculation has been achieved.
  - When mapping this sequence to the DPR register bits for calculating the CRC; then it becomes (DPR[0],DPR[1]....DPR[15],000) with DPR[0] being fed first in the CRC calculator.
- X-Long: It consists of the following data stream (Order of transmission from IP is Left to Right. Thus C0 comes out Last) Data Stream - “010”, S, “A0, A1, A2”, S, “F0, F1, F2”, S, “X0, X1, X2”, S, “X3, X4, X5”, S, “X6, X7, D0”, S, “D1, D2, D3”, S, “D4, D5, D6”, S,“D7, C2, C1”, S, “C0” where “010” is the start sequence “S” is the stuff bit(1), A0-A2 is

the sensor address, F0-F2 are the functional codes,"X0-X5" is the Range Address, "D0-D3" is the data and "C2-C0" is the CRC. Refer to *Figure 1599* for the frame structure.

- The CRC polynomial used is $x3 + x + 1$ with a binary initialization value of "111(C2:C0)".
- The transmitter extends the data bits by three zeros (as MSBs).
- The CRC calculator is fed LSB first. Thus for CRC calculation the sequence given is [A0...A2,F0...F2,X0...X7,D0...D7,"000"] with "A0" being given first and "0" as the last. When the last zero of the augmentation is calculated on the input adder and the result is shifted, the CRC calculation has been achieved.
- When mapping this sequence to the DPR register bits for calculating the CRC; then it becomes (DPR[0],DPR[1]....DPR[21],000) with DPR[0] being fed first in the CRC calculator.


- XX-Long: It consists of the following data stream (Order of transmission from IP is Left to Right. Thus C5 comes Last) Data Stream - "011111110", "A0, A1, A2", "C", "D0, D1", S, "D2, D3, D4" D5, D6, D7, S, "D8, D9, D10, D11, D12, D13", S,"D14, D15, D16, D17, D18, D19", S, "C0, C1, C2, C3, C4, C5" where "011111110" is the start sequence "S" is the stuff bit(0), A0-A2 is the sensor address, "C" is the configuration bit, "D0-D19" is the data and "C0-C5" is the CRC. Refer to *Figure 1599* for the frame structure.
  - The CRC polynomial used is $x6 + x4 + x3 + 1$ with a binary CRC initialization value 010101(C5:C0).
  - The transmitter extends the data bits by six zeros (as MSBs).
  - The CRC calculator is fed LSB first. Thus for CRC calculation the sequence given is [A0...A2,D0...D19,"000000"] with "A0" being given first and "0" as the last. When the last zero of the augmentation is calculated on the input adder and the result is shifted, the CRC calculation has been achieved.
  - When mapping this sequence to the DPR register bits for calculating the CRC; then it becomes (DPR[0],DPR[1]....DPR[23],000000) with DPR[0] being fed first in the CRC calculator.

53.4.3.4.1 Transmission Data Framing

The output data transmission block is constructed of seven sub-blocks:

- Data preparation register
- Buffer register
- Data shift register
- Periodic Sync Pulse Trigger Generator
- Pulse length modulation block
- OR gate

Figure 1600. Data transmission block



cond0 = Frame 1(short) - start condition: at least 31 "1s"
cond1 = Frame 1(short) - start condition: at least 5 "0s"
cond2 = Frame 2(long) - start condition: at least 31 "1s"
cond3 = Frame 2(long) - start condition: at least 5 "0s"
cond4 = Frame 3(x-long) - start condition: at least 31 "1s"
cond5 = Frame 3(x-long) - start condition: at least 5 "0s"
cond6 = Frame 4(xx-long)
cond7 = Non standard frames - programmable <data_length> 1 to 64 bits

When <sw_ready> == 0 the data from DBR to DSR is NOT transferred and remains pending even if DSR_RDY becomes 1. Only when <sw_ready> becomes 1, is the data from DBR to DSR transferred.

53.4.3.4.2 Data Preparation Register (64-bit register, DPRH + DPRL, DPRH is fixed at 0)

Up to 24 bits of this register can be written by the CPU. These register bits contain the ECU to sensor command that needs to be transmitted after being appended with the CRC, start bits and stuff bits. The hardware automatically calculates the CRC, adds the start and the stuff bits, before transferring the command to DBR.

- When DPR_RDY == 1, the data to be transmitted to sensors is written to this register via system bus with order data bit to be transmitted first at LSB and furthest on MSB. This register can only be used for writing standard length data frames. Data to this register can be written only when PSI5_DOBCR[CMD_TYPE]!= 7. When PSI5_DOBCR[CMD_TYPE] == 7 then DPR_RDY remains at “0” and the commands cannot be written to this register. Bits writable in different settings of the PSI5_DOBCR[CMD_TYPE] can be seen in *Section 53.3.2.36: Data Preparation Register Low (PSI5_CH0_DPRL)*. Note that PSI5_DPRH is always = 0.
- Having written the data to the DPR, the DPR_RDY bit has be cleared with a w1c. This indicates to the internal logic that the data in the DPR is valid and is to be processed.
- If DPR_RDY = 0 and a new command is written to the DPR then the command is rejected and GISR[IS_PROW] is set.
- If the CRC or parity bit calculation is finished, then the data is shifted to the Buffer register with the start bits and the sync bits appended as well. This transfer is done to the Buffer register only if the Buffer register is ready for new data, which is indicated by GISR[DBR_RDY] == 1.
- As mentioned above, once this transfer is done, the DPR_RDY becomes 1 and a new command can be written to it.

53.4.3.4.3 Data Buffer Register (64-bit register)

- This register has two sub registers DBRH (higher register) and DBRL (lower register). Both of them are collectively referred to as DBR. DBR is of length 64 bits DBR[63:0]
- The bits accessible for functionality are dependent on the value of PSI5_DOBCR[CMD_TYPE]. For the writable bits corresponding to different setting of the PSI5_DOBCR[CMD_TYPE] field refer bit description in *CMD_TYPE*
- When DPR_RDY == 0 and DBR_RDY goes to 1 then internal logic automatically transfers the data from the DPR (with CRC + stuff bits + sync bits) to the DBR. DBR_RDY goes low and DPR_RDY goes 1. In order to check the calculation of the DPR, register DBR can be read at this stage, that is, when DPR_RDY becomes “1”.
- If DBR_RDY == 1 AND DPR_RDY == 1, then the data to be transmitted to sensors can be written to this register directly via system bus skipping preparation register in case application includes the start and sync bits and calculates the CRC/Parity itself. If the CPU writes to the DBR when DBR_RDY == 1 but DPR_RDY == 0 and

PSI5_DOBCR[CMD_TYPE]!= 7, then the results can be unpredictable since the DPR has a pending data that needs to be transferred to DBR.

- If the CPU is writing to the DBR as mentioned above, then the DBR_RDY bit has to be cleared by a w1c. This indicates to the internal logic that the data in the DBR is valid and is to be used for the shift operation.
- If while DBR_RDY == 0, and a new command is directly written to the DBR then the command is rejected and GISR[IS_BROW] bit is set.
- If while DBR_RDY == 0 a new command HAS to be written in the DBR then DOBCR[DBR_RST] has to be written to 1. Writing a 1 to DBR_RST will reject the current command in the DBR and generate DBR_RDY = 1.
- If the Data Shift Register signals that it is ready for new data (PSI5_GISR[DSR_RDY] == 1), the data of the Buffer register is shifted into the data shift register provided PSI5_DOBCR[SW_READY] is 1.
- If PSI5_DOBCR[SW_READY] == 0 then the data from the DBR is NOT transferred to the DSR automatically even if the DSR_RDY goes as 1. In such a case the IP waits for the software to make the PSI5_DOBCR[SW_READY] bit as 1; only then does it transfer the contents to the DSR.

53.4.3.4.4 Data Shift Register (64-bit register)

- This register has two sub registers DSRH (higher register) and DSRL (lower register). Both of them are collectively referred to as DSR.DSR is of length 64 bits DSR[63:0]. This register has a 1-1 correspondence with the bits in the DBR register when this register is updated automatically by the hardware.
- The bits accessible for functionality are dependent on the value of PSI5_DOBCR[CMD_TYPE]. For the writable bits corresponding to different setting of the PSI5_DOBCR[CMD_TYPE] field refer to bit description in *CMD_TYPE*.
- When DBR_RDY == 0 and DSR_RDY goes to 1 then internal logic automatically transfers the data from the DBR to the DSR provided PSI5_DOBCR[SW_READY] == 1'b1, else this transfer remains pending until PSI5_DOBCR[SW_READY] is '0'. Once the transfer is complete, DSR_RDY goes low and DBR_RDY goes 1. DSR contents that would finally get transferred, can be read at this stage, that is, when DBR_RDY becomes "1".
- Making PSI5_DOBCR[SW_READY] now as '0' will not interrupt the ongoing transfer in the DSR.
- If DPR_RDY == 1 AND DBR_RDY == 1 AND DSR_RDY == 1, then the data to be transmitted to sensors can be written to this register directly via system bus skipping Buffer register. If the CPU writes to the DSR when DSR_RDY == 1 but DBR_RDY == 0 then the results can be unpredictable since the DBR has a pending data that needs to be transferred to DSR.
- When PSI5_DOBCR[CMD_TYPE] == 7 and If DBR_RDY == 1 AND DSR_RDY == 1, then the data to be transmitted to sensors can be written to this register directly via system bus skipping Buffer register. If the CPU writes to the DSR when DSR_RDY ==

1 but DBR_RDY == 0 then the results can be unpredictable since the DBR has a pending data that needs to be transferred to DSR.

- If the CPU is writing to the DSR as mentioned above then the DSR_RDY bit has to be cleared by a w1c. This indicates to the internal logic that the data in the DSR is valid and is to be used for the shift operation.
- If while DSR_RDY == 0, and a new command is directly written to the DSR then the command is rejected and GISR[IS_DSROW] is set.
- If while DSR_RDY == 0 a new command HAS to be written in the DSR then DOBCR[DSR_RST] has to be written to 1. Writing a 1 to DSR_RST will reject the current command in the DSR and generate DSR_RDY = 1.
- This register is clocked by the ISPG pulses, as described in *Section 53.4.3.4.5: Sync Pulse Trigger Generation*.
- Once the shift operation is complete in the DSR then DSR_RDY becomes 1.

53.4.3.4.5 Sync Pulse Trigger Generation

The sync pulse trigger can be used to generate the timing pulses or the data pulses.

The sync pulse can be generated based on triggers from two different sources:

- ISPG (Internal Sync Pulse Generator): Composed of CTPR, CIPR and Channel Target Counter (per channel). The internal sync pulse generator is clocked by the internal 1 MHz clock. The Channel Target Counter operates with a 1 µs resolution (when using the 1Mhz clock). The ISPG is implemented to allow generation of internal periodic trigger. Refer to *Figure 1607* for the ISPG structure and *Figure 1605* for the CTPR and CIPR explanation. The ISPG uses the Channel Target Counters (CTCs) for generating the sync pulse. The CTCs can be triggered globally (simultaneous for all channels) or locally (individual to each channel). The CTC_GED bit in the Global Control Register (GCR) ensures that all the CTCs start/stop simultaneously. The individual target values when the trigger pulse is generated are set in the Counter Target Pulse Register (CTPR) and the Channel Initial Pulse Register (CIPR). These registers are present for each channel. When staggering the channels, the CTC_GED bit should be used for providing a simultaneous trigger to the staggered channels. It is also possible for a subset of channels to work on the above arrangement while the remaining channels independently generate trigger pulses for which start/stop is controlled locally to the channels.
  - For each channel, it is possible to configure the trigger period by software using sync pulse generator control/configuration register and setting compare values in Counter Target Pulse Register(s). The Counter Initial Pulse Register (CIPR) can be used to provide the initial offset between various channels.
  - It is possible to deactivate each channel separately for the purpose of sync pulse generation.
  - The periodic pulses can be used to synchronize sensor-to-ECU communication (synchronization timing pulses) [State 1 of *Section 53.8.2: Valid states for integrated sync pulse generator*] or can be used as data pulse during ECU-to-sensor communication (through the DOBCR) [State 2 of *Section 53.8.2*].
  - When programming the CTPR, the Tsync period should be programmed >= 6 SP_TS_CLK cycles (For details of SP_TS_CLK, refer to Bit 23 of *Section 53.3.2.2: PSI5 Channel Control Register (PSI5_CH0_PCCR)*).
- Programming and control: For achieving the various states of ISPG control, the 2 equivalent bits (SPULSE_SEL and OP_SEL) belonging to the DOBCR, can be

programmed, as shown in *Figure 1600* and *Figure 1601*. The programming of various states mentioned above, with reference to the *Section 53.8.2: Valid states for integrated sync pulse generator* can be seen in *Table 1645* and also shown in *Figure 1609*. The sending of the ECU to sensor commands, can be controlled by PSI5_GISR[DPR_RDY,DBR_RDY,DSR_RDY] bits and the PSI5_DOBCR register bits.

53.4.3.4.5.1 Timing Pulses

Timing pulses can also be produced without pulse width modulation also. These timing pulses can be generated through two sources:

- Periodic sync pulse from ISPG. In this case the synchro pulse from the internal sync pulse generator can be made available without any modulation. Referring to *Figure 1601*, in synchronous mode, if DOBCR[OP_SEL] == 0 then the internal sync pulse generator output can be made available without any modulation. The high time of this pulse is fixed at 4 µs.


53.4.3.4.5.2 Data pulse generation

Data pulses are produced by the Pulse Length Modulation Block based on triggers from the selectable source, the ISPG, during ECU-to-sensor communication. The two sync sources are selected by software programming of the Pulse Length Control/Configuration Register.

- A logical 1 in the Data Output Register LSB is coded as data sync pulse of width W1 {up to 127 µs}.
- A logical 0 in the Data Output Register LSB is coded as data sync pulse of width W0 {up to 127 µs}.
- The two widths are programmable in the Pulse Length Control/Configuration Register.
- The Data Shift Register is shifted right every time a bit is transmitted.

Figure 1600 shows the data transmission block.

Figure 1601. ECU-to-sensor communication registers



Note: GTM is not supported by this device

Figure 1601 details the implementation of *Figure 1600* and shows how the various bits mentioned in *Section 53.3.2.30: Data Output Block Configuration Register (PSI5_CH0_DOBCR)* control the behavior of the Output Command path. *Figure 1601* also shows the various clock sources to the Internal Sync Pulse Generator and the Time Stamp counter.

53.4.3.5 Response to ECU-to-sensor frames


The response to an ECU-to-sensor frame can be optionally transmitted in two ways:

- Out-of range values of data frame (as fast response coded as normal PSI5 payload region)
- Serial messaging channel (verification of the response frames must be handled by the software)

53.4.4 Tx/Rx scenario

The diagram below shows the communication scenario in synchronous modes. For asynchronous mode, sync pulses are not generated and sensor transmits data asynchronously.

Figure 1602. Synchronous mode communication scenarios



53.4.5 Interrupt handling

Configurable interrupts based on events (for example, reception of valid message), errors, DMA transfers, and so on are implemented. The following types of event can generate an interrupt:

- Reception of a new PSI5 message
- Reception of a new SMC message
- Unread SMC message overwritten in the SMC buffer area (PSI5_SFR)
- Unread PSI5 message overwritten in the PSI5 buffer area (PSI5_PMRH, PSI5_PMRL)
- Dedicated interrupts for selectable errors, mentioned below:
  - Bit C is set
  - Bit E or EM, or both, are set
  - Bit T is set
  - No PSI5 frame was received in a defined frame slot (Bit F is set)
- ECU-to-sensor communication-related interrupts
  - The application tries to load new data into the data preparation register before the register has signalized that it is ready for new data (Note that the new command will be ignored in this case).
  - The application loads new data into the data buffer register before the register has signalized that it is ready for new data (Note that the new command will be ignored in this case).
  - The application loads new data into the data shift register before the register has signalized that it is ready for new data (Note that the new command will be ignored in this case)
- DMA related interrupts (transfer finished/FIFO_FULL/underflow)
- Apart from this a single one sum interrupt OR-ing all the above events.

Various interrupt signals that represent the above events are:

- PSI5 new message arrival interrupt (Status flags in PSI5_NDSR)This is asserted when any of the programmed storage PSI5 locations (max 32) receive a new PSI5 message

(error/error free). This interrupt also indicates that the PSI5 receive register (PMRRL/PMRRH) has been updated with a new PSI5 message.

- SMC message, ECU-to-sensor communication, and Time Stamp related interrupts (All Status flags in PSI5_GISR): This is asserted during following events:
  - When a new SMC message is received in its corresponding slot OR
  - When there is a CRC error in any SMC message OR
  - When an unread message in some corresponding SMC location (in PSI5_SFR) gets overwritten by a new SMC message OR
  - When DPR is ready for receiving a new data OR
  - When DBR is ready for receiving a new data OR
  - When DSR is ready for receiving a new data OR
  - When there is an attempt to write to DPR while it is NOT ready OR
  - When there is an attempt to write to DBR while it is NOT ready OR
  - When there is an attempt to write to DSR while it is NOT ready OR
  - When data time stamp register is updated with new time stamp value OR
  - When the sync time stamp read register is updated with a new time stamp.
- PSI5 Message Overwrite Interrupt (Status Flags in PSI5_OWSR): This is asserted when any of the programmed storage locations in the memory (max 32) have an unread PSI5 message that is overwritten by a new upcoming PSI5 message. Corresponds to OWSR.
- PSI5 Error interrupt (Status Flags in PSI5_EISR): This is asserted when any of the programmed storage locations in the memory (max32) have an error in the PSI5 message. It is used only for PSI5 messages.
- DMA Interrupt (Status Flags in PSI5_DSR):
  - When the DMA transfer corresponding to conf2, conf3 or conf4 finishes OR
  - When the DMA transfer corresponding to SMC message gets over OR
  - When there is an FIFO_FULL/Underflow in the PSI5 RAM register area OR
  - When there is an underflow in the SMC message area.
- Global Interrupt: Single interrupt OR-ing all above interrupt events.

53.4.5.1 Error conditions

- C: CRC/parity error on received data, evaluated after recalculating CRC on received data and comparing with received CRC or recalculating parity on received data and comparing with received parity.
- E: Electrical error during any Tbit period (excluding Messaging field M0M1) during frame reception (not applicable during Idle state); that is, if at least one bit is absent during its Tbit period.
- EM: Electrical error on M0M1 field.
- T: Timing error during frame reception violates the slot boundary. Here, all the corner cases and conditions are taken care of (for example, the isolation of correct slot to correct message if the message is too early or too late with respect to its expected position, the crossing of the slot boundary when one frame overlaps the other, and so on).
- F: No frame received during a particular slot time in case of sync mode.

53.4.6 DMA support

- The PSI5 module generates separate DMA transfer requests for PSI5 message/diagnostic status and SMC messages.
- A single DMA request is used for PSI5 messages and diagnostic data. The request is triggered based on the selected DMA configuration (either PSI5 message or diagnostic data or both). After choosing the configuration, data is available on respective DMA pop-up registers.
- DMA requests for PSI5 messages and diagnostic registers are based on the watermark level of message buffers (to be treated as FIFO for the DMA). PSI5 message buffer FIFOs get data from the PSI5 receiver in the order they are received.
- DMA requests for SMC messages are based on successful storage of each SMC frame to the message buffers. The SMC message buffers get data from SMC extraction logic in fixed round-robin arbitration sequence.
- Refer to *Section 53.4.6.1: Single DMA request for PSI5/diagnostic message buffers* for PSI5 DMA handling and to *Section 53.4.6.2: Single DMA request for SMC received messages* for SMC DMA handling.

53.4.6.1 Single DMA request for PSI5/diagnostic message buffers

A common DMA request (per PSI5 block) is generated for PSI5 message/diagnostic buffers. The depth (up to 32 in present context) of the message buffer is programmable via the MEM_DEPTH filled in the PCCR. The width of each location of the PSI5 message buffer is 64 bits. When reading PSI5 message through the DMA, the 32-bit DPMR is sequenced with the data from the PSI5 message buffer. When reading the diagnostic registers through the DMA, the 32-bit DDSR is sequenced as NDSR followed by EISR. The DMA operation will happen as follows:

- Based on the DMA configuration chosen, one of the three DMA transfer sequence is initiated:
  - PSI5 buffer followed by diagnostic data sequenced to DPMR
  - PSI5 data sequenced to DPMR
  - Diagnostic buffer data sequenced to DDSR
- The DMA request is asserted when the number of messages stored in the buffer crosses the configured watermark number of messages.
- DMA request is deasserted once the “watermark” number of messages have been read.
- If the number of unread messages is still greater than the watermark programmed, then the DMA request is reasserted.
- The received message data is read from a common memory-mapped 32-bit DMA PSI5 message register (DPMR). Thus, a single PSI5 message (64-bit wide) will require two IPS read operations. The diagnostic data is read either through the DPMR or through the DDSR (single 32-bit register) by the DMA controller via the IPS interface.
- It is assumed that the DMA Controller’s Transfer Control Descriptor (TCD) would be set to transfer bytes equal to the messages indicated by watermark level, as described in *DMA_PM _DS_WM* in *Section 53.3.2.3: DMA Control Register (PSI5_CH0_DCR)*. It is assumed that when responding to a DMA request, the DMA controller will read faster

than the rate at which messages are received and stored in the buffer/FIFO, which will cause the DMA request to deassert.

- The next received message will be updated on the common memory map register once the previous message is read by the DMA (by the DMA sequencer).
- The store signal from the synchronization logic will push the message into the memory-mapped RAM registers and in parallel also into the PSI5 receive register. *Figure 1597* shows the format in which the messages will be stored in any message buffer (RAM registers) and finally when being read from DMA access register.
- For more details about DMA programming refer to *Section 53.3.2.2: PSI5 Channel Control Register (PSI5_CH0_PCCR)*, *Section 53.3.2.3: DMA Control Register (PSI5_CH0_DCR)*, *Section 53.3.2.4: DMA Status Register (PSI5_CH0_DSR)*, *Section 53.3.2.10: DMA PSI5 Message Register (PSI5_CH0_DPMR)* and *Section 53.3.2.12: DMA Diagnostic Status Register (PSI5_CH0_DDSR)*.

53.4.6.2 Single DMA request for SMC received messages

A separate DMA request (each channel) is generated for the SMC message buffer. Each SMC received message would be stored in the internal registers and read out by DMA controller via a common memory-mapped DMA SMC Frame Register (DSFR) (single 32-bit register for each message buffer). The data flow will happen as follows:

- A request is asserted when the system buffer successfully receives one complete SMC message, and remains asserted until all complete messages have been read. Data is read from the DMA PSI5 Message Register in the memory map.
- It is the job of an internal sequencing logic to provide the next complete received message. The internal sequencer works in a round-robin fashion checking for the slot-specific registers for each SMC message. Thus the sequence will be slot1— slot2—slot3—slot4—slot5—slot6—slot1 and so on. In whichever slot it encounters the first complete SMC message, the DMA request is asserted and the sequencer will wait for this data to be read before moving on to the next slot in its loop. If a particular slot message remains unread and a new SMC message for the same slot comes in, then the previous message would be overwritten and the OW bit would be set.
- The DMA controller should be programmed to read only one message in one DMA transfer. Otherwise, if it is programmed to read more than one message in one DMA transfer, underflow in buffers might occur. User software should ensure there is no overflow.
- For more details about DMA programming refer to *Section 53.3.2.2: PSI5 Channel Control Register (PSI5_CH0_PCCR)*, *Section 53.3.2.3: DMA Control Register (PSI5_CH0_DCR)*, *Section 53.3.2.4: DMA Status Register (PSI5_CH0_DSR)* and to *Section 53.3.2.12: DMA Diagnostic Status Register (PSI5_CH0_DDSR)*.

53.4.7 Message read through interrupt generation

There is a separate interrupt request for received messages for each PSI5 channel. Each PSI5 channel can be configured individually to generate an interrupt on reception of messages. An interrupt is asserted when the corresponding PSI5 channel has received a complete message (PSI5 or SMC). Refer to *Section 53.4.5* for more details about interrupts. The interrupt routine should be coded in such a way to take the least amount of overhead (in CPU cycles) while entering the routine and start reading the available messages. The routine should be capable of accessing the corresponding PSI5 channel that is enabled to give out messages via interrupts through the IPS Interface. In response to these interrupts,


the CPU is expected to read interrupt status register for individual PSI5 Channel (depending on which interrupt was asserted) and store it in system memory.

53.5 Clock and reset

The proposed clock scheme of the PSI5 block is shown in *Figure 1603*. Global clock and clock divider are taken care of inside the CGM. Following is a brief description of these clocks with respect to the CGM:

- Global clock (refer to *Figure 1603*)
  - 1 Global clock generated from a single source but separately controllable for each PSI5 channel (“ipg_clk_psi5” for each channel that is generated from sys_clk).
  - It has a jitter of less than 5 ns at 1 MHz.
  - 1 global clock, which is enabled during any register read/write from IPS interface. (“ipg_clk_s”, which is common to all the PSI5 channels).
- Clock divider
  - Only one clock divider for all PSI5 interfaces (divider to generate 4 MHz/6.048 MHz from the system clock).
  - The clock divider generates all clocks that are needed for up to five interfaces.
  - The clock divider is configurable by software.
  - The output of the clock divider has a jitter of less than 5 ns at 1 MHz.

Figure 1603. PSI5 clock scheme



Note: Refer to the Device Configuration chapter for value of PSI5_NUM_CH.

53.5.1 Latency and Jitter related requirements

- Latency related
  - From the detection of the last bit of a frame (end of last CRC bit of message) at the input pin of the controller, up to provision of the data for the software (including CRC calculation): ≤ 3µs.
  - From the sync pulse trigger output of the Sync Pulse Generator, up to the output of the sync pulse trigger at the data output pin of the controller: ≤ 2µs.
- Jitter related
  - From the detection of the last bit of a frame (end of last CRC bit of message) at the input pin of the controller, up to provision of the data for the software (including CRC calculation): <= $1T_{ipg_clk_psi5}$
  - From the sync pulse trigger output of the Sync Pulse Generator, up to the output of the sync pulse trigger at the data output pin of the controller: <= 1 µs +$T_{ipg_clk_psi5}$

53.5.2 Reset

The device has a single global asynchronous reset input to the module that resets the whole module bringing it to an inactive state upon its assertion. The user software must program the module registers to bring up the receiver operations.

53.6 Initialization information

53.6.1 Initialization


53.6.1.1 Sensor startup and initialization

After each power-on or under-voltage reset, the sensor performs an internal initialization, which is divided into three phases:

- Initialization Phase1: No data transmission.
- Initialization Phase 2: Transmission of type code and serial number of sensor.
- Initialization Phase 3: Transmission of “Sensor Ready” or “Sensor Defect” or other sensor specific data.

As this PSI5 implementation is targeted towards powertrain devices/sensors the standard initialization phase is modified and tuned for those applications. The comparison of the original scheme and enhanced schemes are shown in *Figure 1604*. *Figure 1604* also describes that the initialization content is the same as defined in V1.3, and the only modification is that it is transmitted using the SMC channel when a fast startup is required. “Fast Initialization Phase” below means that the sending of first sensor data is fast, but the sending of sensor initialization data will actually be much slower.

Figure 1604. Fast initialization phase



53.7 Design assumptions and limitations

53.7.1 Assumptions

- Slot Configuration Register would always be programmed with valid number of bits for frame configuration.
- There will be no Timing error bits (T) in async mode. Also, in this mode the IP waits indefinitely for the detection of a valid start sequence, hence the F bit (NFR) is not set in Async mode. Rest all of the errors are available (E, EM, and C).

53.7.2 Limitations

As this is a PSI5 receiver, designed primarily to only receive the PSI5/SMC data and store as it is into the RAM buffer. So, it would not be responsible neither to recognize the content of the received messages nor do any decision making based on the content. Similarly, for Command it would not recognize the content of command and would transmit as it is writing into corresponding DSR and reception of PSI5 messages would not in any way depend on the content of command as far as PSI receiver is concerned. Its the responsibility of SW to sequence the issue of commands across the PSI5 channels and thereby recognize the content of received message and infer it.

53.8 Miscellaneous descriptions

53.8.1 Internal SYNC Pulse generation and coordination across PSI5 channels

Each PSI5 channel has the Channel Target Pulse Registers (CTPR) and Channel Initialize Pulse Register (CIPR). The CTPR defines the period of the internal sync pulse generation and the CIPR defines the initial offset time with respect to the sync pulse trigger. The sync pulse trigger can be generated from either the PSI5_GCR[CTC_GED] global bit or the PSI5_PCCR[CTC_ED] channel specific bit.

When staggering of the channels is required then the PSI5_GCR[CTC_GED] global bit is used as a common trigger for all the PSI5 channels in which PSI5_PCCR[CTC_GED_SEL] bit is set to 1. Setting this bit to 1 triggers the internal sync pulse generators of all the PSI5 channels and the trigger of each channel is then automatically staggered with respect to the other channel, depending on the value of the CIPR.

When the specific PSI5 channel is not to be kept as a part of staggered channels, then the channel-specific PSI5_PCCR[CTC_GED_SEL] bit has to be kept as 0. The channel in this case, has to be triggered locally by writing a 1 to the PSI5_PCCR[CTC_ED] of that specific channel. This triggers the internal Sync Pulse Generator of that specific channel without affecting other channels.

Following is the procedure for starting the internal Sync Pulse Generators:

- If in Normal mode, then stop and reset all Channel Trigger Counters (CTCs) by setting the global PSI5_GCR[CTC_GED] bit to 0 or the channel specific PSI5_PCCR[CTC_ED] to 0.
- Enter Config mode.
- In Config mode, load all CTCs with the initialization value (offset) from CIPR.
- In Config mode, load all Counter Target Pulse Registers (CTPR) with the needed sync pulse period.
- Enter Normal mode.
- Send global start trigger (using PSI5_GCR[CTC_GED] bit) to all CTCs for synchronized start for the staggered channels OR send a local start trigger (by using the PSI5_PCCR[CTC_ED]) for channels not staggered.
- If the Compare Unit detects that the value in the CTC is equal to the value in CTPR, the CTC is automatically reset by hardware and restarts with 0.
- In Normal mode, if required, the CTC can be stopped and reset by writing a “0” to the PSI5_GCR[CTC_GED] or the PSI5_PCCR[CTC_ED] as the case may be.
- A sync pulse trigger is created. (See below.)

For the details about the operation of the below interface, refer to *Section 53.3.2.34: Counter Target Pulse Register (PSI5_CH0_CTPR)*, *Section 53.3.2.35: Counter Initialize Pulse Register (PSI5_CH0_CIPR)* and to *Section 53.4.3.4.5: Sync Pulse Trigger Generation*.

Figure 1605. CIPR and CTPR




Figure 1605 shows the CIPR and the CTPR definition with respect to the staggering of the channels. *Figure 1606* is a more detailed representation of these parameters along with the associated jitter, across different channels when these channels are staggered. (The figure also shows some other parameters, such as the modulated pulse width parameters and the Manchester decoder disable parameters.)

Figure 1606. Sync pulse generation parameters and Jitters





Figure 1606 shows the various jitters.

Figure 1607. ISPG (Internal Sync Pulse Generator) structure



* - For exact values and more details refer to *Figure 1606*

Note 1: All channels with CTC_GD selected will be enabled at the same time, enabling staggering of the ispg_out signals.
Note 2: This structure is replicated in each channel, with CTC_GED being a common signal to all channels.

53.8.2 Valid states for integrated sync pulse generator

Figure 1608. ECU to Sensor communication states (part 1)






Figure 1609. ECU to Sensor communication states (part 2)



53.8.3 Implementation of EI diagnostic register

Figure 1610. Implementation of EI diagnostic register



54 Peripheral Sensor Interface-Support module (PSI5-S)

54.1 Introduction

The PSI5 Support IP (PSI5-S) module is used to interface directly to a UART compatible PSI5 transceiver over a high speed UART link. The transceiver is required to implement a compliant PSI5 module for all vehicle applications as is currently defined in the PSI5 protocol specification V2.0.

PSI5 messages from sensors received by the transceiver are decomposed into UART bytes and sent to the PSI5-S which in turn reconstructs the PSI5 messages from the UART packet, and makes them available for the application in system RAM.

ECU-to-sensor commands are sent from the PSI5-S module to the transceiver, which in turn generates the appropriate logical 1's and 0's in the SYNC pulses sent on the bus.
The PSI5-S supports all command formats of the PSI5 V2.0 including the "tooth gap" method and "variable length" pulses.

At the system level, the PSI5-S supports one transceiver with up to seven PSI5 channels. Apart from these seven channels, there is an eighth channel available for special purposes, including direct communication with the transceiver and storage of corrupt messages.

Note: For details on PSI5-S system, refer to Figure 1655.

54.1.1 Overview

PSI5 is an interface for automotive sensor applications. PSI5 is an open standard based on existing sensor interfaces for peripheral airbag sensors, already proven in millions of safety airbag systems. The technical characteristics, the low implementation overhead, as well as the attractive cost make PSI5 also suitable for many other automotive sensor applications. The development goal of PSI5 is a flexible, reliable communication standard for automotive sensor applications that can be used and implemented license free.

The main features of PSI5 are high-speed and high-reliability data transfer at the lowest possible implementation overhead cost, offering a universal and flexible solution for multiple sensor applications.

The main features of the PSI5 standard are:

- Two-wire current interface
- Manchester-coded digital data transmission from sensor to ECU
- High data transmission speed of 125 Kbit/s or optional 189 Kbit/s
- High EMC robustness and low emission
- Wide range of sensor supply current
- Configurable data word length (8 to 28 bits)
- Asynchronous or synchronous operation
- Bidirectional communication

The PSI5-S module can be configured to support the following PSI5 features:

- Configurable data word length (8 to 28 bits)
- Asynchronous or synchronous operation
- Bidirectional communication

The PSI5-S module requires the physical and data link layer of the PSI5 to be implemented outside its interface. It also requires the PSI5 information to be embedded in the form of UART packet, from where it reconstructs the PSI5 message.

The module receives PSI5 message, from up to seven PSI5 channels each with up to six sequential frames. This is achieved via the external UART compliant transceiver. The PSI5 message in each of these frames are decomposed into three-to-six UART bytes (depending on PSI5 data payload) and streamed on a UART link at up to 6.25 Mbit/s to the PSI5-S module. In addition, via the PSI5-S interface, the application sends commands to the transceiver. The transceiver interprets them as either SYNC pulse commands (which will result in short, long or no SYNC pulses on the PSI5 bus), configuration commands (which will result in updates to the transceiver configuration) or diagnostic commands (which will result in the transceiver responding directly over the UART connection). In addition to the seven channels above there is an additional channel, known as Channel0, which is used for special purposes like storing the direct responses from the transceiver or storing the unrecoverable messages.

The PSI5-S consists of three main functional blocks.

1. UART front end: used as PSI5-S front end.
   When PSI5 functionality is not required then it is possible to use this as a standard UART (without LIN) also.
2. Message Recovery Unit: it consists of two state machines.
   – The first state machine interprets the input UART data stream and rebuilds the PSI5 message contained in the up to six UART bytes and also checks for the status of the correct reception of PSI5 message.
   – The second state machine sends SYNC pulse commands via the UART TxBuffer, to the external UART compliant transceiver, which in turn outputs SYNC pulses (short, long, or no SYNC pulse) on the PSI5 bus used to synchronize sensor responses in a bus configuration, and where required, also sends commands to sensors as defined in the PSI5 protocols V2.0.
3. PSI5 Message buffer & interface: It is composed of two MRU buffers, MRU buffer1 and MRU buffer2.
   Both buffers are collectively referred to as MRU output buffer. The MRU buffer1 is internal to the IP and not accessible from outside the IP. It is three word deep. MRU buffer2 is accessible to the application and is 4 word deep. MRU buffer2 can be read by the DMA interface, to transfer the stored PSI5 messages, to Channel specific mailboxes in system RAM directly.

Note: General description:


- *The location in system RAM where the messages are stored is referred to as the Mailbox. The mailbox is divided on the basis of channel and each channel is divided on the basis of slots on the PSI5 bus. Thus Mailbox1, location1 would mean Mailbox location for Channel1 and Slot No “1”. This is also denoted by MBOX1, LOC1 or $MBOX_1$, LOC_1. This terminology would be followed in the subsequent sections of the doc.*
- *Each “location” of each mailbox channel is made up of 3x32 bits. The maximum size of each mailbox can be 6 “locations”. There are 8 such mailboxes. For channels operating in asynchronous mode, the whole of the Mailbox would act like a ring buffer and all the 6 locations would be filled in that manner.*
- *Mailbox0 only has two locations MBOX0, LOC0 and MBOX0, LOC1. MBOX0, LOC0 is reserved for messages intended for Channel0 (used for transceiver specific messages) while*

MBOX0, LOC1 contain "unrecoverable" messages for any channel. Other 4 locations of the MBOX0 are reserved.

- *Also a "UART byte" would mean the "byte" that is received by the UART receiver. "UART packet" would mean the group of UART bytes from which the PSI5 message would be extracted. "PSI5 message" means the message contained in the MRU buffers which contains the actual PSI5 message along with the timestamp and the error status bits.*

Figure 1611 shows the block diagram of the PSI5-S module.

Figure 1611. PSI5-S digital interface block diagram



54.1.2 Features

- IPS interface for register read/write.
- Support for up to 7 PSI5 channels (Channel1 to Channel7) with each channel supporting up to 6 different Frame Streams (Slots). Each of the Frame Streams can be individually configured for Parity/CRC, payload Length, Synchronous/Asynchronous Operation, Timestamp Capture event, Timestamp A or Timestamp B selection.
- Additional Channel0 for special functions.
- Supports bidirectional full duplex operations, via the UART Rx and Tx links.
- Provision of Extended CRC (XCRC) to check the coherence of the UART packet that comprise the PSI5 message.
- Message Reconstruction Unit (MRU) buffer2 (consisting of 4, 32-bit words). Three of these words contain the PSI5 messages (PSI5 message payload, Message Status

flags, Time Stamp) and the fourth one contains the mailbox address to which the three PSI5 words need to be transferred.

- A 24-bit time stamp register, clocked with either the module clock or the trigger clock (trig). The time stamp appended to the PSI5 message in the MRU, can be configured to be, either the one that is captured when a new PSI5 message is detected, or the one that is captured when the Output ECU to Sensor command is transferred from the UART TX buffer to the UART Tx Shift register.
- IPS interface DMA support, for transferring the data in the MRU output buffer to system memory.
- Downstream Data Shift Register (DDSR) on per channel basis supporting the following:
  - Application can write the ECU to Sensor commands to the DDSR.
  - Supports automatic addition of the start bits/stuff bits /CRC calculation to the contents of DDSR.
  - Provision of resetting and rejecting the contents of DDSR at any stage of command transmission.
- Support for conversion of the logic levels contained in the DDSR, to UART commands to be sent to the transceiver.
- Provision of writing the Software calculated commands directly to the UART TX Buffer. This can be used for direct writing of the transceiver status or diagnostic commands, or both.
- Configurable UART message idle time counter, that indicates to the PSI5 MRU when an idle time at least as long as the configured length (number of bit times), has occurred on the Rx line.
- Provision of configuring the PSI5-S front-end as a standalone UART module, when the PSI5-S module is disabled. In this mode the module, does not have any relation with the PSI5 protocol.
- Support of up to 6.25 Mbit/s UART Rx Baud Rate.
- An output clock for the PSI5 transceiver UART interface.

54.1.3 PSI5-S global modes of operation

The PSI5-S module can be configured in 4 different global modes of operation. These are UART_STDALONE, PS_DISABLE, PS_CONFIG and PS_NORMAL. These global modes can be entered by programming the PS_GLCR[GLOBAL_MODE] bits appropriately. *Figure 1612* shows the state transition diagram for these bits.

The PS_NORMAL, PS_CONFIG and PS_DISABLE are collectively referred to as the “PSI5-S” modes (refer to *Figure 1612*). Once the PS_GLCR[GLOBAL_MODE] bits are appropriately configured for the “PSI5-S” modes, the information that the intended mode of operation is fully achieved is reflected by the setting of the PS_GLSR[GL_MODETR_DONE] status bit. An interrupt can also be generated for this event, in case the PS_GLCR[GL_MODETR_DONE_EN] bit is set to “1”. Thus, only when PS_GLSR[GL_MODETR_DONE] goes to “1” it should be considered that the IP has entered the desired “PSI5-S” mode.

This bit is reset to “0” when the mode is changed from any of the PSI5-S modes to the UART_STDALONE mode and the corresponding interrupt is automatically deasserted.

Following are the descriptions of the different global modes.

54.1.3.1 Standalone UART mode (UART_STDALONE mode)

This is the default state after the module reset. In this mode, only the PS_GLCR[GLOBAL_MODE] register bits and the registers of the UART module are accessible for writing. This is the mode which is to be used when the PSI5-S front end has to be used as a standalone UART. This state indicates that the UART will now function as a standard UART and the PSI5-S core will be disabled.

54.1.3.2 Disable mode (PS_DISABLE)

PS_Disable mode in the PSI5-S reduces power consumption. In this mode the RX, TX and common time base counters are disabled for any operation. This mode is entered by the specific combination of PS_GLCR[GLOBAL_MODE] bits. Refer to *Table 1663*, for the details of these bits. Note that when entering PS_Disable mode from any other mode, the register contents are retained and are not changed. The timestamp counter is however reset when entering Disable mode.

In PS_Disable mode, only PS_GLCR[GLOBAL_MODE] register bits are accessible for read/write. Accessing any other register bits will generate transfer error.

There is no software reset bit in the PSI5 module. The same has to be managed outside the IP at the system level. Channels will enter “Configuration/Normal mode” based on the value of the PS_GLCR[GLOBAL_MODE] bits.


54.1.3.3 Configuration mode (PS_CONFIG mode)

In the configuration mode all PSI5-S global, channel specific configuration/control registers and UART registers can be written. The receiver and transmitter sub-blocks remain disabled in this mode. This mode is entered by the specific combination of PS_GLCR[GLOBAL_MODE] bits. Refer to *Table 1663*, for the details of these bits.

54.1.3.4 Normal mode (PS_NORMAL mode)

In PS_NORMAL mode, the receiver and the transmitter blocks become active, error handling is enabled, UART starts its operation and all the PSI5 protocol functions are also enabled. In this mode, all the PSI5-S global and channel-specific configuration registers are locked for writing, although these registers can still be read. This mode is entered by the specific combination of PS_GLCR[GLOBAL_MODE] bits. Refer to *Table 1663* for the details of these bits. Note that there are still some register bits that can be written in this mode also (refer to the detailed register description).

Figure 1612. Operating modes



1. PSI5-S module can be configured in 4 different Global modes of operation. These are UART_STDALONE, PS_NORMAL, PS_CONFIG and PS_DISABLE. The PS_NORMAL,PS_CONFIG and PS_DISABLE are collectively referred to as “PSI5-S” modes.
2. PS_GLSR[GL_MODETR_DONE] status bit is reset to “0” when the transition occurs from PS_DISABLE to UART_STDALONE mode.

Table 1663. State transition

Present state	PS_GLCR (State Variables)			Next state
	PS_GLCR[GLOBAL_MODE(2)]	PS_GLCR[GLOBAL_MODE(1)]	PS_GLCR[GLOBAL_MODE(0)]	
UART_STDALONE	1	1	1	PS_Disable
PS_Disable	0	0	0	UART_STDALONE
PS_Disable	0	0	1	PS_Normal
PS_Disable	1	0	0	PS_Config
PS_Config	1	1	1	PS_Disable
PS_Config	0	1	0	PS_Normal
PS_Normal	1	1	1	PS_Disable

54.1.4 PSI5-S system modes of operation

54.1.4.1 Stop mode

For PSI5-S modes:

In this mode, upon the STOP request from the system level the IP generates a system level acknowledgment with the information that the clocks to the IP can be switched off. The process of the same is as described below.

At the PSI5-S Rx side, as soon as stop mode request is received by the IP then the current PSI5 message under construction (in the internal PSI5 message extraction logic) is immediately saved to the MRU output buffer1. Thus the assertion of the stop mode acts like a “forced” flushing for the current PSI5 message completion. Depending on the state of the PSI5 message under construction, the resultant PSI5 message might or might not have errors. Any byte that is being received by the UART is henceforth rejected. The internal PSI5 message extraction logic goes back to an “idle” state and remains so till the STOP mode request remains asserted.

At the PSI5-S Tx side, on the reception of the stop mode request, the internal sync pulse generation counters are stopped immediately (DDSR trigger counters) and no further command bits are shifted onto the UART Tx side. The UART Tx completes the current byte that is being transmitted and enters the idle state. No further transmissions take place. On deassertion of the stop mode, once the clock restarts, the transmission of the commands resumes from where they had halted.

Once both the above processes are completed the IP generates acknowledgment for switching of the clocks to the PSI5-S IP. Also, refer to *Section 54.4.2.2: PSI5 “recoverable and unrecoverable” messages*.

For UART STDALONE mode, refer to *Chapter 56: LINFlexD*.

54.1.4.2 Debug mode

The IP enters this mode on system request. Any register can be read or written to by the debugger. The IP can enter the debug mode in addition to it being in any of the other modes (UART Standalone/Disable/Normal/Config). In this mode the hardware clearing of the register PS_WDGTSSR remains disabled and any read of this register has no effect on the contents of this register. Apart from this there is no other difference as to whether the IP is in debug mode or not in the debug mode of operation.

54.2 External signal description

Table 1664. External signal description

S.No	Name	Function	I/O	Pull-up
Signals to/from pads				
1.	ipp_ind_linrx	LINUART receive pin. Used for Receiving UART packets from transceiver which contain information to enable the rebuilding of the PSI5 message within the packet of between three and six UART bytes	I	Active

Table 1664. External signal description (continued)

S.No	Name	Function	I/O	Pull-up
2.	ipp_do_lintx	LINUART transmit pin. Used for transmitting command bytes from TxFIFO to transceiver for generation of SYNC pulses (long, short or no) on the PSI5 bus or direct diagnostic/status commands for the transceiver itself	O	Passive
3.	ipp_port_en_tx	LINUART transmission port enable: Connected to the enable pin of the pad which is to be used for “LINTX” functionality. When “1” it indicates that the IP is doing transmit of data.	O	Passive
4.	ipp_psi5_uart_tclk	Transceiver clock output, which drives the UART interface on the transceiver. The clock output frequency is configurable between 4 and 8 x UART baud rate on the interface between PSI5-S and transceiver.Frequency can be controlled at the system level through the Clock Generator Module (MC_CGM). The duty cycle of the transceiver clock is between 40% and 60%	O	Passive

54.3 Memory map and register description

54.3.1 Memory map

Table 1665 shows the memory map.

Table 1665. PSI5-S memory map

Offset (Hex)	Register	Access(1)			Reset value(2)	Location
		D	C	N		
0x0000	PSI5-S LIN Control register 1 (PS_LINCR1)	R	R/W	R	0x0000_0092	*Section 54.3.3.1*
0x0004	PSI5-S LIN Interrupt Enable register (PS_LINIER)	R	R/W	R	0x0000_0000	*Section 54.3.3.2*
0x0008	PS_LINSR (PS_NOUSE_REG(3))	Read value in PSI5-S modes is “dont care”. Also see (4) below.			0x0000_0040	*Section 54.3.3.3*
0x000C–0x000F	Reserved	—	—	—	0x0000_0000	—
0x0010	PSI5-S UART Mode Control register (PS_UARTCR)	R	R/W	R	0x0000_0000	*Section 54.3.3.4*
0x0014	PSI5-S UART Mode Status register (PS_UARTSR)	R	R/W1C	R/W1C	0x0000_0000	*Section 54.3.3.5*

Table 1665. PSI5-S memory map (continued)

Offset (Hex)	Register	Access[1]			Reset value[2]	Location
		D	C	N		
0x0018–0x001B	Reserved	—	—	—	0x0000_0200	—
0x001C–0x001F	Reserved	—	—	—	0x0000_FFFF	—
0x0020–0x0023	Reserved	—	—	—	0x0000_0E2C	—
0x0024	PSI5-S LIN Fractional Baud Rate register (PS_LINFBRR)	R	R/W	R	0x0000_0000	*Section 54.3.3.6*
0x0028	PSI5-S LIN Integer Baud Rate register (PS_LINIBRR)	R	R/W	R	0x0000_0000	*Section 54.3.3.7*
0x002C–0x002F	Reserved	—	—	—	0x0000_0000	—
0x0030	PSI5-S LIN Control register 2 (PS_LINCR2)	R	R/W	R	0x0000_4000	*Section 54.3.3.8*
0x0034–0x0037	Reserved	—	—	—	0x0000_0000	—
0x0038	PSI5-S Buffer Data Register Least Significant (PS_BDRL)	R	R/W	R	0x0000_0000	*Section 54.3.3.9*
0x003C	PSI5-S Buffer Data Register Most Significant (PS_BDRM)	R	R/W	R	0x0000_0000	*Section 54.3.3.10*
0x0040–0x0043	Reserved	—	—	—	0x0000_0000	—
0x0044–0x0047	Reserved	—	—	—	0x0000_0000	—
0x0048–0x004B	Reserved	—	—	—	0x0000_0000	—
0x004C	PSI5-S Global Control register (PS_GCR)	R	R/W	R	0x0000_0000	*Section 54.3.3.11*
0x0050	PSI5-S UART Preset Timeout register (PS_UARTPTO)	R	R/W	R	0x00000FFF	*Section 54.3.3.12*
0x0054	UPSI5-S ART Current Timeout register (PS_UARTCTO)	R	R	R	0x0000_0000	*Section 54.3.3.13*
0x0058	DMATXE (PS_NOUSE_REG[3])	For PSI5-S modes always program with 0x0000_00000 in Config Mode. Also see [4] below.			0x0000_0000	*Section 54.3.3.14*
0x005C	DMARXE (PS_NOUSE_REG[3])	For PSI5-S modes always program with 0x0000_00000 in Config Mode. Also see [4] below.			0x0000_0000	*Section 54.3.3.15*

Table 1665. PSI5-S memory map (continued)

Offset (Hex)	Register	Access[1]			Reset value[2]	Location
		D	C	N		
0x0060	PS_PTD	R	R/W	R	0x0000_0000	Section 54.3.3.16
0x0064–0x009F	Reserved for UART registers					
0x00A0–0x00B3	Reserved for UART registers					
PSI5-S GLOBAL REGISTERS						
0x00B4	Global Control Register (PS_GLCR)	R/W[5]	R/W	R/W[5]	0x0000_0000	Section 54.3.4.1
0x00B8	Global Status Register (PS_GLSR)	R/W1C[5]	R/W1C[5]	R/W1C[5]	0x0010_0000	Section 54.3.4.2
0x00BC	Channel_Base_Address (PS_CH_BASE_ADDR)	R	R/W	R	0x0000_0000	Section 54.3.4.3
0x00C0	MRU OUTPUT BUFFER2 REGISTER0 (PS_MRU_BUF2_REG0)	R	R	R	0x0000_0000	Section 54.3.4.4
0x00C4	MRU OUTPUT BUFFER2 REGISTER1 (PS_MRU_BUF2_REG1)	R	R	R	0x0000_0000	Section 54.3.4.5
0x00C8	MRU OUTPUT BUFFER2 REGISTER2 (PS_MRU_BUF2_REG2)	R	R	R	0x0000_0000	Section 54.3.4.6
0x00CC	MRU OUTPUT BUFFER2 REGISTER3 (PS_MRU_BUF2_REG3)	R	R	R	0x0000_0000	Section 54.3.4.7
0x00D0–0x00DF	Reserved					—
0x00E0	PSI5-S Mbox Status Irq (PS_MBOX_SR_IRQ)	R	R	R	0x0000_0000	Section 54.3.4.8
0x00E4	PSI5-S Error Status Irq (PS_ERR_SR_IRQ)	R	R/W1C	R/W1C	0x0000_0000	Section 54.3.4.9
0x00E8	PSI5-S Mbox select Irq0 (PS_MBOX_SEL_IRQ0)	R	R/W	R/W	0x0000_0000	Section 54.3.4.10
0x00EC	PSI5-S Error Select Irq0 (PS_ERR_SEL_IRQ0)	R	R/W	R/W	0x0000_0000	Section 54.3.4.11
0x00F0	PSI5-S Mbox Select Irq1 (PS_MBOX_SEL_IRQ1)	R	R/W	R/W	0x0000_0000	Section 54.3.4.11
0x00F4	PSI5-S Error Select Irq1 (PS_ERR_SEL_IRQ1)	R	R/W	R/W	0x0000_0000	Section 54.3.4.11
0x00F8	PSI5-S Mbox Select Irq2 (PS_MBOX_SEL_IRQ2)	R	R/W	R/W	0x0000_0000	Section 54.3.4.11
0x00FC	PSI5-S Error Select Irq2 (PS_ERR_SEL_IRQ2)	R	R/W	R/W	0x0000_0000	Section 54.3.4.11
0x0100	PSI5-S Mbox Select Irq3 (PS_MBOX_SEL_IRQ3)	R	R/W	R/W	0x0000_0000	Section 54.3.4.11

Table 1665. PSI5-S memory map (continued)

Offset (Hex)	Register	Access[1]			Reset value[2]	Location
		D	C	N		
0x0104	PSI5-S Error Select Irq3 (PS_ERR_SEL_IRQ3)	R	R/W	R/W	0x0000_0000	Section 54.3.4.11
0x0108	PSI5-S Mbox Select Irq4 (PS_MBOX_SEL_IRQ4)	R	R/W	R/W	0x0000_0000	Section 54.3.4.11
0x010C	PSI5-S Error Enable Irq4 (PS_ERR_SEL_IRQ4)	R	R/W	R/W	0x0000_0000	Section 54.3.4.11
0x0110	PSI5-S Mbox Select Irq5 (PS_MBOX_SEL_IRQ5)	R	R/W	R/W	0x0000_0000	Section 54.3.4.11
0x0114	PSI5-S Error Select Irq5 (PS_ERR_SEL_IRQ5)	R	R/W	R/W	0x0000_0000	Section 54.3.4.11
0x0118	PSI5-S Mbox Select Irq6 (PS_MBOX_SEL_IRQ6)	R	R/W	R/W	0x0000_0000	Section 54.3.4.11
0x011C	PSI5-S Error Select Irq6 (PS_ERR_SEL_IRQ6)	R	R/W	R/W	0x0000_0000	Section 54.3.4.11
0x0120	PSI5-S Mbox Select Irq7 (PS_MBOX_SEL_IRQ7)	R	R/W	R/W	0x0000_0000	Section 54.3.4.11
0x0124	PSI5-S Error Select Irq7 (PS_ERR_SEL_IRQ7)	R	R/W	R/W	0x0000_0000	Section 54.3.4.11
0x0128	PSI5-S Watchdog Frame Error Status and Watchdog Frame Errror Timestamp capture register (PS_WDGTSSR)	R	R/ HC[6]	R	0x0000_0000	Section 54.3.4.12
0x012C	PSI5-S ECU to Sensor Direct Command write register (PS_DIRCMD)	R	R/W	R/W	0x0000_0000	Section 54.3.4.13
0x0130–0x016B	Reserved					—
Channel0						
0x016C	PSI5-S channel0 message configuration register A (PS_MSGA_CH0)	R	R/W	R	0x0000_0051	Section 54.3.4.14
0x0170	PSI5-S channel0 message configuration register B (PS_MSGB_CH0)	R	R/W	R	0x0000_0008	Section 54.3.4.15
0x0174–0x0177	Reserved					—
0x0178	PSI5-S Mailbox status register channel0 (PS_MBOX_SR_CH0)	R	R/W1 C	R/W1C	0x0000_0000	Section 54.3.4.16
0x017C–0x018F	Reserved					—
Channel1						
0x0190	PSI5-S channel1 message configuration register A (PS_MSGA_CH1)	R	R/W	R	0x0000_0000	Section 54.3.4.17

Table 1665. PSI5-S memory map (continued)

Offset (Hex)	Register	Access[1]			Reset value[2]	Location
		D	C	N		
0x0194	PSI5-S channel1 message configuration register B (PS_MSGB_CH1)	R	R/W	R	0x1084_2108	*Section 54.3.4.18*
0x0198–0x019B	Reserved					—
0x019C	PSI5-S Mailbox status register channel1 (PS_MBOX_SR_CH1)	R	R/W1C	R/W1C	0x0000_0000	*Section 54.3.4.19*
0x01A0	PSI5-S channel1 watchdog configuration register (PS_WD_CFGR_CH1)	R	R/W[5]	R/W[5]	0x0000_0000	*Section 54.3.4.20*
0x01A4	PSI5-S DDSR Trigger offset register channel1 (PS_DDTRIG_OFFR_CH1)	R	R/W	R	0x0000_0000	*Section 54.3.4.21*
0x01A8	PSI5-S DDSR Trigger period register channel1 (PS_DDTRIG_PERR_CH1)	R	R/W	R	0x0000_0000	*Section 54.3.4.22*
0x01AC	PSI5-S channel1 ECU to Sensor Control register (PS_E2SCR_CH1)	R	R/W	R/W[5]	0x0000_0800	*Section 54.3.4.23*
0x01B0	PSI5-S channel1 ECU to Sensor Status register (PS_E2SSR_CH1)	R	R/W1C	R/W1C	0x0000_0020	*Section 54.3.4.24*
0x01B4	PSI5-S channel1 ECU to Sensor Downstream Data Shift register (PS_DDSR_H_CH1)	R	R	R	0x0000_0000	*Section 54.3.4.25*
0x01B8	PSI5-S channel1 ECU to Sensor Downstream Data Shift register (PS_DDSR_L_CH1)	R	R/W[5]	R/W[5]	0x0000_0000	*Section 54.3.4.26*
0x01BC – 0x01CB	Reserved					—
Channel2						
0x01CC	PSI5-S channel1 message configuration register A (PS_MSGA_CH2)	R	R/W	R	0x0000_0000	*Section 54.3.4.17*
0x01D0	PSI5-S channel1 message configuration register B (PS_MSGB_CH2)	R	R/W	R	0x1084_2108	*Section 54.3.4.18*
0x01D4–0x01D7	Reserved					—
0x01D8	PSI5-S Mailbox status register channel2 (PS_MBOX_SR_CH2)	R	R/W1C	R/W1C	0x0000_0000	*Section 54.3.4.19*
0x01DC	PSI5-S channel1 watchdog configuration register (PS_WD_CFGR_CH2)	R	R/W[5]	R/W[5]	0x0000_0000	*Section 54.3.4.20*
0x01E0	PSI5-S DDSR Trigger offset register channel1 (PS_DDTRIG_OFFR_CH2)	R	R/W	R	0x0000_0000	*Section 54.3.4.21*
0x01E4	PSI5-S DDSR Trigger period register channel1 (PS_DDTRIG_PERR_CH2)	R	R/W	R	0x0000_0000	*Section 54.3.4.22*

Table 1665. PSI5-S memory map (continued)

Offset (Hex)	Register	Access[1]			Reset value[2]	Location
		D	C	N		
0x01E8	PSI5-S channel1 ECU to Sensor Control register (PS_E2SCR_CH2)	R	R/W	R/W[5]	0x0000_0800	*Section 54.3.4.23*
0x01EC	PSI5-S channel1 ECU to Sensor Status register (PS_E2SSR_CH2)	R	R/W1C	R/W1C	0x0000_0020	*Section 54.3.4.24*
0x01F0	PSI5-S channel1 ECU to Sensor Downstream Data Shift register (PS_DDSR_H_CH2)	R	R	R	0x0000_0000	*Section 54.3.4.25*
0x01F4	PSI5-S channel1 ECU to Sensor Downstream Data Shift register (PS_DDSR_L_CH2)	R	R/W[5]	R/W[5]	0x0000_0000	*Section 54.3.4.26*
0x01F8–0x0207	Reserved					—
Channel3						
0x0208	PSI5-S channel1 message configuration register A (PS_MSGA_CH3)	R	R/W	R	0x0000_0000	*Section 54.3.4.17*
0x20C	PSI5-S channel1 message configuration register B (PS_MSGB_CH3)	R	R/W	R	0x1084_2108	*Section 54.3.4.18*
0x0210–0x0213	Reserved					—
0x0214	PSI5-S Mailbox status register channel3 (PS_MBOX_SR_CH3)	R	R/W1C	R/W1C	0x0000_0000	*Section 54.3.4.19*
0x0218	PSI5-S channel1 watchdog configuration register (PS_WD_CFGR_CH3)	R	R/W[5]	R/W[5]	0x0000_0000	*Section 54.3.4.20*
0x21C	PSI5-S DDSR Trigger offset register channel1 (PS_DDTRIG_OFFR_CH3)	R	R/W	R	0x0000_0000	*Section 54.3.4.21*
0x0220	PSI5-S DDSR Trigger period register channel1 (PS_DDTRIG_PERR_CH3)	R	R/W	R	0x0000_0000	*Section 54.3.4.22*
0x0224	PSI5-S channel1 ECU to Sensor Control register (PS_E2SCR_CH3)	R	R/W	R/W[5]	0x0000_0800	*Section 54.3.4.23*
0x0228	PSI5-S channel1 ECU to Sensor Status register (PS_E2SSR_CH3)	R	R/W1C	R/W1C	0x0000_0020	*Section 54.3.4.24*
0x022C	PSI5-S channel1 ECU to Sensor Downstream Data Shift register (PS_DDSR_H_CH3)	R	R	R	0x0000_0000	*Section 54.3.4.25*
0x0230	PSI5-S channel1 ECU to Sensor Downstream Data Shift register (PS_DDSR_L_CH3)	R	R/W[5]	R/W[5]	0x0000_0000	*Section 54.3.4.26*
0x0234–0x0243	Reserved					—

Table 1665. PSI5-S memory map (continued)

Offset (Hex)	Register	Access[1]			Reset value[2]	Location
		D	C	N		
Channel4						
0x0244	PSI5-S channel1 message configuration register A (PS_MSGA_CH4)	R	R/W	R	0x0000_0000	*Section 54.3.4.17*
0x0248	PSI5-S channel1 message configuration register B (PS_MSGB_CH4)	R	R/W	R	0x1084_2108	*Section 54.3.4.18*
0x024C–0x024F	Reserved					—
0x0250	PSI5-S Mailbox status register channel4 (PS_MBOX_SR_CH4)	R	R/W1C	R/W1C	0x0000_0000	*Section 54.3.4.19*
0x0254	PSI5-S channel1 watchdog configuration register (PS_WD_CFGR_CH4)	R	R/W[5]	R/W[5]	0x0000_0000	*Section 54.3.4.20*
0x0258	PSI5-S DDSR Trigger offset register channel1 (PS_DDTRIG_OFFR_CH4)	R	R/W	R	0x0000_0000	*Section 54.3.4.21*
0x025C	PSI5-S DDSR Trigger period register channel1 (PS_DDTRIG_PERR_CH4)	R	R/W	R	0x0000_0000	*Section 54.3.4.22*
0x0260	PSI5-S channel1 ECU to Sensor Control register (PS_E2SCR_CH4)	R	R/W	R/W[5]	0x0000_0800	*Section 54.3.4.23*
0x0264	PSI5-S channel1 ECU to Sensor Status register (PS_E2SSR_CH4)	R	R/W1C	R/W1C	0x0000_0020	*Section 54.3.4.24*
0x268	PSI5-S channel1 ECU to Sensor Downstream Data Shift register (PS_DDSR_H_CH4)	R	R	R	0x0000_0000	*Section 54.3.4.25*
0x26C	PSI5-S channel1 ECU to Sensor Downstream Data Shift register (PS_DDSR_L_CH4)	R	R/W[5]	R/W[5]	0x0000_0000	*Section 54.3.4.26*
0x0270–0x027F	Reserved					—
Channel5						
0x0280	PSI5-S channel1 message configuration register A (PS_MSGA_CH5)	R	R/W	R	0x0000_0000	*Section 54.3.4.17*
0x0284	PSI5-S channel1 message configuration register B (PS_MSGB_CH5)	R	R/W	R	0x1084_2108	*Section 54.3.4.18*
0X0288–0x028B	Reserved					—
0x028C	PSI5-S Mailbox status register channel5 (PS_MBOX_SR_CH5)	R	R/W1C	R/W1C	0x0000_0000	*Section 54.3.4.19*
0X0290	PSI5-S channel1 watchdog configuration register (PS_WD_CFGR_CH5)	R	R/W[5]	R/W[5]	0x0000_0000	*Section 54.3.4.20*
0X0294	PSI5-S DDSR Trigger offset register channel1 (PS_DDTRIG_OFFR_CH5)	R	R/W	R	0x0000_0000	*Section 54.3.4.21*

Table 1665. PSI5-S memory map (continued)

Offset (Hex)	Register	Access[1]			Reset value[2]	Location
		D	C	N		
0x0298	PSI5-S DDSR Trigger period register channel1 (PS_DDTRIG_PERR_CH5)	R	R/W	R	0x0000_0000	*Section 54.3.4.22*
0x029C	PSI5-S channel1 ECU to Sensor Control register (PS_E2SCR_CH5)	R	R/W	R/W[5]	0x0000_0800	*Section 54.3.4.23*
0x2A0	PSI5-S channel1 ECU to Sensor Status register (PS_E2SSR_CH5)	R	R/W1C	R/W1C	0x0000_0020	*Section 54.3.4.24*
0x2A4	PSI5-S channel1 ECU to Sensor Downstream Data Shift register (PS_DDSR_H_CH5)	R	R	R	0x0000_0000	*Section 54.3.4.25*
0x2A8	PSI5-S channel1 ECU to Sensor Downstream Data Shift register (PS_DDSR_L_CH5)	R	R/W[5]	R/W[5]	0x0000_0000	*Section 54.3.4.26*
0x02AC –0x02BB	Reserved					—
Channel6						
0x02BC	PSI5-S channel1 message configuration register A (PS_MSGA_CH6)	R	R/W	R	0x0000_0000	*Section 54.3.4.17*
0x02C0	PSI5-S channel1 message configuration register B (PS_MSGB_CH6)	R	R/W	R	0x1084_2108	*Section 54.3.4.18*
0x02C4–0x02C7	Reserved					—
0x02C8	PSI5-S Mailbox status register channel6 (PS_MBOX_SR_CH6)	R	R/W1C	R/W1C	0x0000_0000	*Section 54.3.4.19*
0x02CC	PSI5-S channel1 watchdog configuration register (PS_WD_CFGR_CH6)	R	R/W[5]	R/W[5]	0x0000_0000	*Section 54.3.4.20*
0x02D0	PSI5-S DDSR Trigger offset register channel1 (PS_DDTRIG_OFFR_CH6)	R	R/W	R	0x0000_0000	*Section 54.3.4.21*
0x02D4	PSI5-S DDSR Trigger period register channel1 (PS_DDTRIG_PERR_CH6)	R	R/W	R	0x0000_0000	*Section 54.3.4.22*
0x2D8	PSI5-S channel1 ECU to Sensor Control register (PS_E2SCR_CH6)	R	R/W	R/W[5]	0x0000_0800	*Section 54.3.4.23*
0x2DC	PSI5-S channel1 ECU to Sensor Status register (PS_E2SSR_CH6)	R	R/W1C	R/W1C	0x0000_0020	*Section 54.3.4.24*
0x2E0	PSI5-S channel1 ECU to Sensor Downstream Data Shift register (PS_DDSR_H_CH6)	R	R	R	0x0000_0000	*Section 54.3.4.25*
0x2E4	PSI5-S channel1 ECU to Sensor Downstream Data Shift register (PS_DDSR_L_CH6)	R	R/W[5]	R/W[5]	0x0000_0000	*Section 54.3.4.26*
0x02E8–0x02F7	Reserved					—

Table 1665. PSI5-S memory map (continued)

Offset (Hex)	Register	Access[1]			Reset value[2]	Location
		D	C	N		
Channel7						
0x02F8	PSI5-S channel1 message configuration register A (PS_MSGA_CH7)	R	R/W	R	0x0000_0000	*Section 54.3.4.17*
0x02FC	PSI5-S channel1 message configuration register B (PS_MSGB_CH7)	R	R/W	R	0x1084_2108	*Section 54.3.4.18*
0x0300–0x0303	Reserved					—
0x0304	PSI5-S Mailbox status register channel1 (PS_MBOX_SR_CH7)	R	R/W1C	R/W1C	0x0000_0000	*Section 54.3.4.19*
0x0308	PSI5-S channel1 watchdog configuration register (PS_WD_CFGR_CH7)	R	R/W[5]	R/W[5]	0x0000_0000	*Section 54.3.4.20*
0x030C	PSI5-S DDSR Trigger offset register channel1 (PS_DDTRIG_OFFR_CH7)	R	R/W	R	0x0000_0000	*Section 54.3.4.21*
0x0310	PSI5-S DDSR Trigger period register channel1 (PS_DDTRIG_PERR_CH7)	R	R/W	R	0x0000_0000	*Section 54.3.4.22*
0x0314	PSI5-S channel1 ECU to Sensor Control register (PS_E2SCR_CH7)	R	R/W	R/W[5]	0x0000_0800	*Section 54.3.4.23*
0x0318	PSI5-S channel1 ECU to Sensor Status register (PS_E2SSR_CH7)	R	R/W1C	R/W1C	0x0000_0020	*Section 54.3.4.24*
0x031C	PSI5-S channel1 ECU to Sensor Downstream Data Shift register (PS_DDSR_H_CH7)	R	R	R	0x0000_0000	*Section 54.3.4.25*
0x0320	PSI5-S channel1 ECU to Sensor Downstream Data Shift register (PS_DDSR_L_CH7)	R	R/W[5]	R/W[5]	0x0000_0000	*Section 54.3.4.26*
0x0324–0x0330	Reserved					—

1. In this column, R/W = Read/Write, R = Read-only, W = Write-only, W1C = write-1-to-clear and W1S = “write-to-1-shot wherein writing a 1 causes an effect on the register bit while writing a 0 has no effect; a read always returning a 0”, D = Disable mode, C = Config mode, N = Normal mode. All 32-bit registers are word/half word/byte addressable for write. Read is always word addressable.
2. Locations from 0x0000 to 0x005C are for UART registers.
3. PS_NOUSE_REG: Stands for register NOT REQUIRED in PSI5-S modes. It will be required in UART STANDALONE mode.
4. Register has significance in UART STANDALONE mode. This document would only mention the bit field names in the corresponding register description. For detailed bit description and the functioning of this register in UART modes (sleep, init and normal) belonging to UART STANDALONE mode, refer to *Chapter 56: LINFlexD*.
5. Not all register bits are of this type (refer to the register bit description for more details).
6. Register Bits are automatically hardware cleared on read of any bit of this register.

54.3.2 Transfer error generation

The IP generates transfer error cases in a number of scenarios as detailed below:

1. Trying to write to any register in the PS_DISABLE mode (apart from the PS_GLCR and PS_GLSR) will result in the generation of the transfer error.
2. Trying to write to any “Read Only” register (those which have “R,R,R” in all the D,C,N columns in *Table 1665*) will generate a transfer error in any of the PS_DISABLE, PS_NORMAL and PS_CONFIG modes. Apart from the above “Read Only” registers, trying to write to any register bits outside there intended mode of operation (Normal/Config) would be ignored without the generation of any transfer error. For bit level operation and mode access of each register, refer to *Section 54.3.3* and *Section 54.3.4*.
3. Trying to access (R/W) any register space which is declared as reserved in *Table 1665* or which is unimplemented will generate a transfer error.
4. Reading of any register in any mode and if that register is NOT in unimplemented/reserved space, then a transfer error will not be generated.
5. Trying to write to any PSI5-S register (starting from locations 0x00B4, but apart from PS_GLCR and PS_GLSR) in the UART_STDALONE mode will generate a transfer error.
6. In UART Standalone mode the UART behaves as a standalone IP and for detailed transfer error cases in this mode, refer to *Chapter 56: LINFlexD*.

54.3.3 UART register configuration

This section contains information of the UART registers that are specifically required for correct functioning of the IP in the “PSI5-S” modes.

In order to operate the PSI5-S module, the UART configuration registers need to be programmed with appropriate values. The values that are required for different register fields are defined in the following register descriptions. Some bits have to be programmed with definite values of “1” or “0” only. This configuration has to be strictly followed for a predictable operation of the PSI5-S core. All these bits should be programmed in the PS_CONFIG mode before enabling the UART RX or the TX paths.

In the following UART register description “PS_NOUSE_BIT” against a bit name and bit description, means that the specific register bit is present in the UART module but it is NOT REQUIRED in the PSI5-S modes of operation. For correct operation in the PSI5-S modes, the corresponding register bit might be required to be programmed as “1” or a “0”; the same would be mentioned in the bit description.

Note that a bit with “PS_NOUSE_BIT” against its description would still be required in the UART STDALONE mode. For detailed information of the UART register bit functioning in the UART STDLONE mode, refer to the separate document describing the standalone LINUART module. There are some other register bits which do not have a “PS_NOUSE_BIT” against them. These can be programmed as required. A bit mentioned as “Reserved” would mean that neither it is available in the UART STANDLONE mode nor in the PSI5-S modes.

54.3.3.1 PSI5-S LIN control register 1 (PS_LINCR1)

The PS_LINCR1 register contains control bits used to configure features of the PSI5-S UART Front end.

Address: 0x0000 Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	AUTOWU	0	0	0	0	1	SLFM	LBKM	1	0	RBLM	SLEEP	INIT
W																
Reset	0	0	0	0	0	0	0	0	1	0	0	1	0	0	1	0

Figure 1613. PSI5-S LIN control register 1 (PS_LINCR1)

Table 1666. PS_LINCR1 field descriptions

Field	Description
19 AUTOWU	PS_NOUSE_BIT Always program as “0” in PSI5-S modes.
25 SLFM	Self test mode 0 Self test mode disabled 1 Self test mode enabled To be used along with the LBKM bit. When this bit is set then in addition to the Loop Back mode; the “ipp_do_lintx” is driven to “1”.
26 LBKM	Loop Back mode 0 Loop Back Mode disabled 1 Loop Back mode enabled Programmed in PS_CONFIG mode. When set then the “ipp_do_lintx” output is internally looped back and connected to “ipp_ind_linrx” pin.
29 RBLM	PS_NOUSE_BIT Always program as 0 in PSI5-S modes.
30 SLEEP	PS_NOUSE_BIT **Note:** This bit is Read Only Bit in PSI5-S modes and R/W in UART Standalone mode. This bit is read as “1” in PS_DISABLE mode but is read as “0” in PS_NORMAL and PS_CONFIG mode.
31 INIT	PS_NOUSE_BIT **Note:** This bit is Read Only Bit in PSI5-S modes and R/W in UART Standalone mode. This bit is read as “0” in PS_DISABLE and PS_NORMAL mode, and “1” in PS_CONFIG mode.

54.3.3.2 PSI5-S LIN interrupt enable register (PS_LINIER)

Address: 0x0004 Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	SZIE	OCIE	0	0	0	0	0	FEIE	BOIE	0	WUIE	0	TOIE	DRIE	DTIE	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1614. PSI5-S LIN interrupt enable register (PS_LINIER)

Table 1667. PS_LINIER field descriptions

Field	Description
16 SZIE	Stuck at Zero Interrupt Enable 0 No interrupt 1 Interrupt generation enabled An interrupt is generated if this bit is set and the Stuck at Zero Flag (SZF) in PS_UARTSR is set. This interrupt can be used for monitoring purpose. It is not necessary to enable this interrupt for the correct operation of the PSI5-S core. **Note:** This bit is also writable in PS_NORMAL mode.
17 OCIE	PS_NOUSE_BIT Always program as 0 in PSI5-S modes. **Note:** This bit is also writable in PS_NORMAL mode.
23 FEIE	Frame Error Interrupt Enable 0 No interrupt 1 Interrupt generation enabled An interrupt is generated if this bit is set and the Stuck at Zero Flag (FEF) in PS_UARTSR is set. This interrupt can be used for monitoring purpose. It is not necessary to enable this interrupt for the correct operation of the PSI5-S core. **Note:** This bit is also writable in PS_NORMAL mode.
24 BOIE	Buffer Overrun Error Interrupt Enable 0 No interrupt 1 Interrupt generation enabled An interrupt is generated if this bit is set and the Buffer Overrun Flag (BOF) in PS_UARTSR is set. This interrupt can be used for monitoring purpose. It is not necessary to enable this interrupt for the correct operation of the PSI5-S core. **Note:** This bit is also writable in PS_NORMAL mode.
26 WUIE	PS_NOUSE_BIT Always program as 0 in PSI5-S modes. **Note:** This bit is also writable in PS_NORMAL mode.

Table 1667. PS_LINIER field descriptions (continued)

Field	Description
28 TOIE	Timeout Interrupt Enable 0 No interrupt 1 Interrupt generation enabled. An interrupt is generated if this bit is set and the Timeout Flag (TO) in PS_UARTSR is set. This interrupt can be used for monitoring purpose. It is not necessary to enable this interrupt for the correct operation of the PSI5-S core. **Note:** This bit is also writable in PS_NORMAL mode.
29 DRIE	Data Reception complete Interrupt enable 0 No interrupt 1 Interrupt generation enabled An interrupt is generated if this bit is set and the Data Received Flag (DRF) in PS_UARTSR is set. This interrupt can be used for monitoring purpose. It is not necessary to enable this interrupt for the correct operation of the PSI5-S core. **Note:** This bit is also writable in PS_NORMAL mode.
30 DTIE	Data Transmitted Interrupt enable 0 No interrupt 1 Interrupt generation enabled An interrupt is generated when this bit is set and Data Transmitted flag (DTF) in PS_UARTSR is set. This interrupt can be used by the Application for debugging when it wants to read the byte that is under transmission. This byte can be read from the PS_BDRL[DATA_TX[0]] location. It is not necessary to enable this interrupt for the correct operation of the PSI5-S core. **Note:** This bit is also writable in PS_NORMAL mode.

54.3.3.3 PSI5-S LIN status register (PS_LINSR)

This register is used only in the UART STANDALONE mode and has no significance in the PSI5-S modes

Address: 0x0008 Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	LINS3	LINS2	LINS1	LINS0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0

Figure 1615. LIN status register (LINSR)

Table 1668. LINSR field descriptions

Field	Description
16:19 LINS[3:0]	PS_NOUSE_BITS Read Value is “don’t care” in PSI5-S modes

54.3.3.4 PSI5-S UART mode control register (PS_UARTCR)

Address: 0x0010 Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	MIS	CSP			OSR				ROSE	NEF			PCE_Tx/DTU	SBUR[1:0]		WLS
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	TDFL/TFC			RDFL/RFC			RFBM	TFBM	WL1	PC1	RxEn	TxEn	PC0	PCE_Rx	WL0	UART
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1616. PSI5-S UART mode control register (PS_UARTCR)

Table 1669. PS_UARTCR field descriptions

Field	Description
0 MIS	PS_NOUSE_BIT Always program as “1” in PSI5-S modes.
1:3 CSP	Configurable Sample Point These bits will decide the sample point during reduced over sampling (ROSE=1). CSP can take the following range of values for a certain over sampling rate: **OSR** / **CSP**: 4 / 2, 3; 5 / 2, 3, 4; 6 / 3, 4, 5; 8 / NA For any values of CSP other than the ones mentioned in the above table, data sampled is erroneous.
4:7 OSR	Over Sampling Rate These bits are programmable by the user to configure the number of samples taken for a bit when reduced over sampling is enabled (ROSE=1). For proper functionality, OSR can only take values 4, 5, 6 and 8. For any other values start bit of data is not detected by receiver and thus the reception will never start.

Table 1669. PS_UARTCR field descriptions (continued)

Field	Description
8 ROSE	Reduced Over Sampling Enable 0 Each bit is over sampled sixteen times. 1 OSR bits decide the over sampling rate. The default value of this bit is 0.
9:11 NEF	PS_NOUSE_BIT Always program as “000” in PSI5-S modes.
12 PCE_Tx/ DTU	In PSI5-S mode Parity Control Enable for Tx path (In UART STANDLONE mode used to disable UART timeout, refer to *Chapter 56: LINFlexD* for more details): 1 Parity generation for Tx path enabled. 0 Parity generation for Tx path disabled. Can be programmed in PS_CONFIG mode only and when PS_UARTCR[31] == 1. When programmed as “1” then a 1 bit additional parity bit is added to the transmitted 8 bits of UART data, so a total of 9 bits including parity are present between a start and a stop bit, in the transmitted data. When programmed as “0” then total of 8bits data is present between a start and a stop bit in the transmitted data.
13:14 SBUR	PS_NOUSE_BIT Always program as “00” in PSI5-S modes.
15 WLS	PS_NOUSE_BIT Always program as “0” in PSI5-S modes.
16:18 TDFL/TFC	PS_NOUSE_BIT Always program as “000” in PSI5-S modes.
19:21 RDFL/RFC	PS_NOUSE_BIT Always program as “000” in PSI5-S modes.
22 RFBM	PS_NOUSE_BIT Always program as “0” in PSI5-S modes. Can be programmed in PS_CONFIG mode only and when PS_UARTCR[UART] == 1
23 TFBM	PS_NOUSE_BIT Always program as “0” in PSI5-S modes. Can be programmed in PS_CONFIG mode only and when PS_UARTCR[UART] == 1
24 WL1	PS_NOUSE_BIT Always program as “0” in PSI5-S modes. Can be programmed in PS_CONFIG mode only and when PS_UARTCR[UART] == 1
25 PC1	Parity Control {PC1, PC0} 00 Parity is Even for both the Rx/Tx paths. 01 Parity is Odd for both the Rx/Tx paths. 10 A logical 0 is taken as parity bit for both the Rx and the Tx paths. 11 A logical 1 is taken as parity bit for both the Rx and the Tx paths. Can be programmed only in the PS_CONFIG mode only and when PS_UARTCR[UART] == 1.
26 RxEn	Receiver Enable 0 Receiver disabled 1 Receiver enabled This bit can be programmed only when PS_UARTCR[31] == 1.

Table 1669. PS_UARTCR field descriptions (continued)

Field	Description
27 TxEn	Transmitter Enable 0 Transmitter disabled 1 Transmitter enabled, transmission starts only when this bit is set and Data byte 0 (DATA0) is programmed This bit can be programmed only when PS_UARTCR[UART] == 1
28 PC0	Parity Control {PC1, PC0} 00 Parity is Even for both the Rx/Tx paths 01 Parity is Odd for both the Rx/Tx paths. 10 A logical 0 is taken as parity bit for both the Rx and the Tx paths 11 A logical 1 is taken as parity bit for both the Rx and the Tx paths. Can be programmed in PS_CONFIG mode only and when PS_UARTCR[UART] == 1.
29 PCE_Rx	Receive Parity check enable. 1 Enable the parity checking on the Rx path 0 Disable the parity checking on the Rx path Can be programmed in PS_CONFIG mode only and when PS_UARTCR[UART] == 1. When programmed as “1” then a 1 bit additional parity bit is expected along with the received 8 bits of UART data, so a total of 9 bits including parity are expected between a start and a stop bit, in the received data. When programmed as “0” then total of 8bits data is expected between a start and a stop bit in the received data.
30 WL0	PS_NOUSE_BIT Always program as “1” in PSI5-S modes. Can be programmed in PS_CONFIG mode only and when PS_UARTCR[UART] == 1.
31 UART	PS_NOUSE_BIT Always program as “1” in PSI5-S modes. Can be programmed in PS_CONFIG mode only.

54.3.3.5 PSI5-S UART mode status register (PS_UARTSR)

Address: 0x0014 Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	SZF	OCF	PE3	PE2	PE1	PE0	RMB	FEF	BOF	RDI	WUF	RFNE	TO	DRF	DTF	NF
W	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c		w1c	w1c	w1c	w1c
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1617. PSI5-S UART mode status register (PS_UARTSR)

Table 1670. PS_UARTSR field descriptions

Field	Description
16 SZF	Stuck at Zero flag This bit is set by hardware when 100 dominant bits are detected. It should be cleared by software. An interrupt will be generated on the UART interrupt lines if the SZIE bit in PS_LINIER is set.
17 OCF	PS_NOUSE_BIT Read Only Bit.
18:20 PE[3:1]	PS_NOUSE_BIT Read Only Bit.
21 PE0	Parity Error flag for Data0 byte These bits indicate if there is a Parity Error in the received byte. No interrupt is generated if this error occurs. 0 No parity error 1 Parity error in the corresponding received byte This flag is automatically cleared by hardware. The software can poll this flag for debugging purposes.
22 RMB	PS_NOUSE_BIT Read Only Bit.
23 FEF	Framing Error flag This bit is set by hardware when there is a framing error (invalid stop bit). FEF is automatically cleared by hardware. An interrupt is generated if this bit is set and the FEIE bit of PS_LINIER is set. This interrupt can be used for monitoring purpose. It is not necessary to enable this interrupt for the correct operation of the PSI5-S core
24 BOF	Buffer overrun flag This bit is set by hardware when there is a new byte received and the previous byte has not yet been read from the UART Rx buffer due to some fault in PSI5-S core reading logic. It is automatically cleared by hardware. An interrupt is generated if this bit is set and the BOIE bit of PS_LINIER is set. This interrupt can be used for monitoring purpose. It is not necessary to enable this interrupt for the correct operation of the PSI5-S core.
25 RDI	Receiver Data Input signal This bit reflects the current status of the RX pin.
26 WUF	PS_NOUSE_BIT Read-only Bit.
27 RFNE	PS_NOUSE_BIT Read-only Bit.

Table 1670. PS_UARTSR field descriptions (continued)

Field	Description
28 TO	Timeout This bit is set by hardware when a UART timeout occurs — in other words, the value of UARTCTO becomes equal to the preset value of the timeout (UARTPTO register setting). TO is automatically cleared by hardware. An interrupt is generated if this bit is set and the TOIE bit of PS_LINIER is set. This interrupt can be used for monitoring purpose. It is not necessary to enable this interrupt for the correct operation of the PSI5-S core.
29 DRF	Data Reception Completed Flag DRF is set by hardware in UART buffer mode and indicates that one byte has been received and is ready for being read. DRF is automatically cleared by hardware. An interrupt is generated if this bit is set and the DRIE bit of PS_LINIER is set. This interrupt can be used for monitoring purpose. It is not necessary to enable this interrupt for the correct operation of the PSI5-S core.
30 DTF	Data Transmission Completed Flag DTF is set by hardware in UART buffer mode and indicates that the current byte which was written to the PS_BDRL[0] location has been successfully transmitted by the UART. DTF is automatically cleared by hardware when a new byte transmission is started. An interrupt will be generated if the DTIE bit in PS_LINIER is set.
31 NF	Noise flag This bit is set by hardware when noise is detected in the received character. It should be cleared by software. During reduced oversampling (ROSE bit = 1), it is enabled only when OSR = 8.

54.3.3.6 PSI5-S LIN fractional baud rate register (PS_LINFBRR)

This register consists of bits that decide the fractional part of the LIN Baud Rate. It can be programmed only in Initialization mode.

Address: 0x0024 Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	FBR3(1)	FBR2(1)	FBR1(1)	FBR0(1)
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

1. Register bit can be read in any mode, written only in PS_CONFIG mode.

Figure 1618. PSI5-S LIN fractional baud rate register (PS_LINFBRR)

Table 1671. PS_LINFBRR field descriptions

Field	Description
28:31 FBR[3:0]	Fractional Baud rates. Refer to the *Note: on page 2586*. LINFBRR[4:0] / Fraction (LDIV): 0x0 – 0 0x1 – 1/16 ... – ... 0xE – 14/16 0xF – 15/16

54.3.3.7 LIN integer baud rate register (PS_LINIBRR)

This register consists of control bits that decide the baud rate along with the PS_LINFBRR. It can be programmed only in Initialization mode.

Address: 0x0028 Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	IBR19(1)	IBR18(1)	IBR17(1)	IBR16(1)
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	IBR15(1)	IBR14(1)	IBR13(1)	IBR12(1)	IBR11(1)	IBR10(1)	IBR9(1)	IBR8(1)	IBR7(1)	IBR6(1)	IBR5(1)	IBR4(1)	IBR3(1)	IBR2(1)	IBR1(1)	IBR0(1)
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

1. Register bit can be read in any mode, written only in PS_CONFIG mode.

Figure 1619. PSI5-S LIN integer baud rate register (PS_LINIBRR)

Table 1672. PS_LINIBRR field descriptions

<table>
<tr><th>Field</th><th>Description</th></tr>
<tr><td>12:31
IBR[19:0]</td><td>Integer Baud rates
These bits along with the fractional baud rate bits decide the LIN baud rate as below.
<table>
<tr><th>LINIBRR[19:0]</th><th>Mantissa (LDIV)</th></tr>
<tr><td>0x00000</td><td>LIN clock disabled</td></tr>
<tr><td>0x00001</td><td>1</td></tr>
<tr><td>...</td><td>...</td></tr>
<tr><td>0xFFFFE</td><td>1048574</td></tr>
<tr><td>0xFFFFF</td><td>1048575</td></tr>
</table>
</td></tr>
</table>

Note: The UART baud rate is programmed in two registers: the LIN Integer Baud Rate register (PS_LINIBRR) and the LIN Fraction Baud Rate register (PS_LINFBRR). The baud rate registers can be programmed only during the PS_CONFIG mode.

The baud rate is calculated with the following formula for both receiver and transmitter:

Tx_{BR} = Rx_{BR} = ipg_baud_clk/(16 × LDIV) (when UARTCR[ROSE] == 0)

Tx_{BR} = Rx_{BR} = ipg_baud_clk/UARTCR[OSR] x LINIBRR (when UARTCR[ROSE] == 1)

LDIV is an unsigned fixed point number which comprises of the mantissa and the fraction. The mantissa is coded into 20 bits of LINIBRR, and the fraction is coded on 4 bits of LINFBRR.

When reduced oversampling is enabled (UARTCR[ROSE] ==1) then PS_LINFBRR is not used. Hence LDIV contains only the integer part programmed in LINIBRR. Following are 2 examples for two different baud rate calculations.

Example 1:

With UARTCR[ROSE] = 0.

LDIV = 1041.67, ipg_baud_clk = 80 MHz

LINIBRR = 1041d = 411 h

LINFBRR = 11d = B h

Tx_{BR} = Rx_{BR} = 80 Mhz/ (16 x 1041,67) = 4.8 Kbit/s

Example 2:

When UARTCR[ROSE] = 1:

LDIV = 10 d, LIN_CLK = 80 MHz

LINIBRR = 10 d, UARCR[OSR] = 4

Tx_{BR} = Rx_{BR} = ipg_baud_clk/ (UART[OSR] × LDIV) = 80 MHz / (4 × 10) = 2 Mbit/s

54.3.3.8 PSI5-S LIN control register 2 (PS_LINCR2)

This register includes control status bits related to buffer operations.

Address: 0x0030 Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	1	0	0	0	0	ABRQ(1)	0	0	0	0	0	0	0	0	0
W																
Reset	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0

1. Register bit can be read/set by software.

Figure 1620. PSI5-S LIN control register 2 (PS_LINCR2)

Table 1673. PS_LINCR2 field descriptions

Field	Description
22 ABRQ	Abort Request Set by software to abort the current transmission. Cleared by hardware when the transmission has been aborted. Transmission is aborted at the end of the current bit. **Note:** This bit is also writable in PS_NORMAL mode.

54.3.3.9 PSI5-S buffer data register least significant (PS_BDRL)

Address: 0x0038 Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	DATA_TX3								DATA_TX2							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	DATA_TX1								DATA_TX0							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1621. PSI5-S buffer data register least significant (PS_BDRL)

Table 1674. PS_BDRL field descriptions

Field	Description
0:7 DATA_TX3	PS_NOUSE_BIT Writing has no effect in fully configured(1) PSI5-S mode.
8:15 DATA_TX2	PS_NOUSE_BIT Writing has no effect in fully configured (1)PSI5-S mode.

Table 1674. PS_BDRL field descriptions (continued)

Field	Description
16:23 DATA_TX1	PS_NOUSE_BIT Writing has no effect in fully configured(1) PSI5-S mode.
24:31 DATA_TX0	Data Byte for Tx. In fully configured PSI5-S modes the application has to take care to NEVER write to this register else the transmission of the UART can become unpredictable. This register can however be read by the application for debugging purpose, since it gives the byte that has been written by the PSI5-S core to the UART, for transmission.

1. All UART control registers are programmed as mentioned in this document.

54.3.3.10 PSI5-S buffer data register most significant (PS_BDRM)

Address: 0x003C Access: User read

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	DATA_RX3								DATA_RX2							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	DATA_RX1								DATA_RX0							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1622. PSI5-S buffer data register most significant (PS_BDRM)

Table 1675. PS_BDRM field descriptions

Field	Description
0:7 DATA_RX3	PS_NOUSE_BIT Always read as “0” in fully configured(1) PSI5-S mode.
8:15 DATA_RX2	PS_NOUSE_BIT Always read as “0” in fully configured(1) PSI5-S mode.
16:23 DATA_RX1	PS_NOUSE_BIT Always read as “0” in fully configured(1) PSI5-S mode.
24:31 DATA_RX0	Receive data byte for Rx Receive data byte of the data field.This register can be read by the application for debugging purpose, since it gives the byte that has been received by the UART core and will be send to the PSI5-S core.

1. All UART control registers are programmed as mentioned in this document.

54.3.3.11 PSI5-S global control register (PS_GCR)

Address: 0x004C Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	TDFBM(1)	RDFBM(1)	TDLIS(1)	RDLIS(1)	STOP	SR(2)
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

1. Register bit can be read in any mode, written only in PS_CONFIG mode.
2. Register bit can be written only by software in PS_CONFIG mode. Bit is always read 0 by software.

Figure 1623. PSI5-S global control register (PS_GCR)

Table 1676. PS_GCR field descriptions

Field	Description
26 TDFBM	Transmit data first bit MSB This bit controls the first bit of transmit data (payload only) as MSB/LSB: 0 The first bit of transmitted data is LSB — in other words, the first bit transmitted is the LSB bit (of DATA_TX in PS_BDRL register) 1 The first bit of transmitted data is MSB — in other words, first bit transmitted is the MSB bit (of DATA_TX in PS_BDRL register)
27 RDFBM	Received data first bit MSB This bit controls the first bit of received data (payload only) as MSB/LSB: 0 The first bit of received data is LSB — in other words, the first bit received is mapped on LSB bit (of DATA_RX in PS_BDRM register) 1 The first bit of received data is MSB — in other words, first bit received is mapped on MSB bit (of DATA_RX in PS_BDRM register)
28 TDLIS	Transmit data level inversion selection This bit controls the data inversion of transmitted data (payload only). 0 Transmitted data is not inverted 1 Transmitted data is inverted
29 RDLIS	Received data level inversion selection This bit controls the data inversion of received data (payload only). 0 Received data is not inverted 1 Received data is inverted
30 STOP	PS_NOUSE_BIT Always program as “0” in PSI5-S modes.
31 SR	Soft reset SR executes a soft reset of the UART controller (FSMs, FIFO pointers, counters, timers, status and error registers) without modifying the configuration registers when a 1 write operation is performed. This bit should be cleared by software to perform further operations (this bit is not cleared by hardware). This bit is always read as 0.

54.3.3.12 PSI5-S UART preset timeout register (PS_UARTPTO)

This register contains the preset value of the timeout register in UART mode and is programmed to monitor the idle state of the reception line. This register can be written by software any time.

Address: 0x0050 Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	PTO11	PTO10	PTO9	PTO8	PTO7	PTO6	PTO5	PTO4	PTO3	PTO2	PTO1	PTO0
W																
Reset	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1

Figure 1624. PSI5-S UART preset timeout register (PS_UARTPTO)

Table 1677. PS_UARTPTO field descriptions

Field	Description
20:31 PTO[11:0]	Preset Timeout PTO defines the preset value of timeout counter. A zero-value is forbidden, otherwise the UARTSR[TO] status bit is immediately set. The register must be programmed to a value of “Idle Timeout required in terms of number of bits received” at that particular baud rate. The idle timeout is measured after the stop bit and measures the minimum amount of time (in terms of bits) for which the line stays high. Refer also to register UARTCTO.

54.3.3.13 PSI5-S UART current timeout register (PS_UARTCTO)

This register contains the current timeout value in UART mode, and is used in conjunction with the UARTPTO register (refer to *Section 54.3.3.12: PSI5-S UART preset timeout register (PS_UARTPTO)* to monitor the idle state of the reception line.

The timeout counter:

- Starts at zero and counts upward.
- Is clocked with baud clock frequency of Tx_{BR}/Rx_{BR}. Also refer to *Note: on page 2586*.
- Is automatically enabled when UARTCR[RXEN] = 1.

Note: Due to internal synchronization there is a delay between 4 to 6 clock cycles of “ipg_clk_ps”, for the internal counter’s value (which is clocked with baud frequency of Tx_{BR}/Rx_{BR}) to reflect on to UARTCTO.

UARTCTO is reset when:

- UARTCTO becomes equal to UARTPTO.
- Whenever UARTPTO is written.
- When the PSI5-S goes in PS_DISABLE mode.

Address: 0x0054 Access: User read

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	CTO11	CTO10	CTO9	CTO8	CTO7	CTO6	CTO5	CTO4	CTO3	CTO2	CTO1	CTO0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1625. PSI5-S UART current timeout register (PS_UARTCTO)

Table 1678. PS_UARTCTO field descriptions

Field	Description
20:31 CTO[11:0]	Current Timeout CTO defines the current value of the timeout counter. CTO is a read-only field. CTO is reset every time UARTPTO is re-initialized, or UARTCTO = UARTPTO, or by hard/soft reset. When the CTO value matches the preset value (UARTPTO), the status bit UARTSR[TO] is set.

54.3.3.14 DMA Tx enable register (DMATXE)

This register enables the DMA TX interface. This register is used only in the UART STANDALONE mode and has no significance in the PSI5-S modes.

Address: 0x0058 Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DTE0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1626. DMA Tx enable register (DMATXE)

Table 1679. DMATXE field descriptions

Field	Description
31 DTE0	PS_NOUSE_BIT Always program with “0” in PSI5-S modes

54.3.3.15 DMA Rx enable register (DMARXE)

This register enables the DMA RX interface. This register is used only in the UART STANDALONE mode and has no significance in the PSI5-S modes.

Address: 0x005C Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DRE0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1627. DMA Rx enable register (DMARXE)

Table 1680. DMARXE field descriptions

Field	Description
31 DRE0	PS_NOUSE_BIT Always program with “0” in PSI5-S modes

54.3.3.16 PSI5-S UART Tx idle delay time (PS_PTD)

This register is used to add a programmable idle time between the data that is transmitted on the UART Tx line. The duration of this delay is programmable between 1 to 16 bit times. The programmable delay is such that when the normal ECU to Sensor communication (no direct command) is happening, then it comes into play between each byte of transmitted data. When the ECU to Sensor direct command is used then this delay comes into play between each direct command. The direct commands can be programmed as 1, 2 and 4 bytes depending on the PS_GLCR[DIRCMD_LEN] register. Refer to *Section 54.3.4.13: PSI5-S ECU to sensor direct command write register (PS_DIRCMD)* and *Section 54.3.4.1: PSI5-S global control register (PS_GLCR)*, for more details.

Address: 0x0060 Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	IFD					EN
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1628. PSI5 UART Tx delay (PS_PTD)

Table 1681. PS_PTD field descriptions

Field	Description
26:30 IFD	Interframe Delay The idle time added between the UART data on the TX line is IFD+1 bit times. The UART data can be sized to be of either one byte or 1, 2 and 4 bytes.
31 EN	IFD Enable 0 The IFD is active in the UART Tx path 1 The IFD is inactive

54.3.4 PSI5-S register description

Unless specifically stated, the register bits are readable in all modes, but writable only in Config mode.

PS_GLCR[GLOBAL_MODE] are the only register bits that can be written in the PS_DISABLE mode.

All word locations are byte/half word/word accessible for write. Read is always a word access. Trying to write to “read only” bits of implemented register space, will be ignored without the generation of any error.

54.3.4.1 PSI5-S global control register (PS_GLCR)

The Global Control Register (PS_GLCR) provides control functions for all the PSI5-S channels simultaneously.

Address: 0x00B4 Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	DIRCMD_LEN		0	IE_DIRCMD_RDY	0	DEBUG_EN	TRIG_SEL	
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	GL_DDSR_TRIG	GL_MODETR_DONE_EN	MRU_ERR_EN	TSCS_B	TSCS_A	0	0	0	CLRTSCNT_G_L	TSCNT_EN_B	TSCNT_EN_A	TSCNTEN_G	TSCNTEN_G_L	GLOBAL_MODE[2:0]		
W						CLR_CNTR_B	CLR_CNTR_A	CLRTSCNT_G								
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1629. PSI5-S global control register (PS_GLCR)

Table 1682. PS_GLCR field descriptions

Field	Description
8:9 DIRCMD_LEN	Direct Command Length Register This defines the length of the Direct Command that is transferred to the UART Tx line. The Direct command is written to the PS_DIRCMD register in the format {DIRCMD_BYTE3, DIRCMD_BYTE2, DIRCMD_BYTE1, DIRCMD_BYTE0}.Following is the bit description: 00 1 byte command: 1 byte {DIRCMD_BYTE0} of the PS_DIRCMD is transferred to the UART Tx. Rest bytes of the PS_DIRCMD are ignored. 01 2 byte command: 2 bytes {DIRCMD_BYTE1, DIRCMD_BYTE0} of the PS_DIRCMD is transferred to the UART Tx without any idle time between DIRCMD_BYTE1 and DIRCMD_BYTE0. Rest bytes of the PS_DIRCMD are ignored. 10 4 byte command: 4 bytes 11 4 byte command: 4 bytes {DIRCMD_BYTE3, DIRCMD_BYTE2, DIRCMD_BYTE1, DIRCMD_BYTE0} of the PS_DIRCMD is transferred to the UART Tx line without any idle time between these bytes. The idle time between the commands is still governed by the PS_PTD register in the LINUART module. This register is also writable in the NORMAL mode.
11 IE_DIRCMD_RDY	Interrupt enable bit for DIRCMD_RDY 0 PS_GLCR[DIRCMD_RDY], when goes as “1”, does not generate any interrupt on the “ipi_ps_glbl” interrupt line. 1 PS_GLCR[DIRCMD_RDY], when goes as “1”, generates an interrupt on the “ipi_ps_glbl” interrupt line. **Note:** This bit is also writable in PS_NORMAL mode.
13 DEBUG_EN	Debug enable bit 0 The IP does not enter the debug mode when a request is made to the IP for entering into the debug mode. It continues its normal operation. 1 The IP enters the debug mode immediately, as soon as a request is made to the IP for entering into the debug mode. For debug mode operation, refer to *Section 54.1.4.2: Debug mode*.
14:15 TRIG_SEL	TRIG_SEL bits. These bits are used to select the trigger for the Timestamp counters as shown in *Figure 1672: Clock distribution in PSI5-S*. The trigger signals control the frequency of operation of the timestamp counters. In other words they control the clocking (clkA and clkB) of the timestamp counters A and B. 00 trig[0] is selected for clocking the timestamp counter. 01 trig[1] is selected for clocking the timestamp counter. 10 trig[2] is selected for clocking the timestamp counter. 11 trig[3] is selected for clocking the timestamp counter.
16 GL_DDSR_TRIG	This is the global shift trigger of all the DDSRs of each channel. When the corresponding PS_E2SCR_CH[n][GL_TRIG_SEL] == 1, only then is this bit effective, else this bit has no effect. 1 The shift triggers of all the DDSR’s start synchronously. 0 Shift triggers of all the DDSR registers are halted (default state). If bit is cleared during runtime, PS_DDTRIG_PERR and PS_DDTRIG_OFFR counters are reset. **Note:** If bit is subsequently set after being cleared, then the counters will restart and the offsets in PS_DDTRIG_PERR and PS_DDTRIG_OFFR registers will be applied again. This bit is also writable in PS_NORMAL mode

Table 1682. PS_GLCR field descriptions (continued)

Field	Description
17 GL_MODETR_ DONE_EN	Interrupt enable for PS_GLSR[GL_MODETR_DONE] bit 1 Generates the interrupt when PS_GLSR[GL_MODETR_DONE] bit is set. 0 No interrupt is generated on setting of the PS_GLSR[GL_MODETR_DONE] bit **Note:** This bit is also writable in all modes (PSI5-S and UART_NORMAL)
18 MRU_ERR_EN	Enables the interrupt for MRU overwrite when the unread contents of MRU Buffer1 are overwritten by a new message. 0 MRU overwrite error is not enabled. 1 MRU overwrite error is enabled. **Note:** This bit is also writable in ps_normal mode
19 TSCS_B	This bit controls the selection of clock input to timestamp counter B, either by the external periodic clock or by the Trigger module. 1 trig is selected as the clock. 0 External clock (ipg_clk_ps_ts) is selected.
20 TSCS_A	This bit controls the selection of clock input to timestamp counter A, either by the external periodic clock or by the Trigger module. 1 trig is selected as the clock. 0 External clock (ipg_clk_ps_ts) is selected.
21 CLR_CNTR_B	This bit will reset timestamp counter B when PS_GLCR[CLRTSCNT_G_L] is NOT set. 1 Timestamp counter B is reset. This bit is a one shot and is always read as 0. **Note:** This bit is also writable in ps_normal mode
22 CLR_CNTR_A	This bit will reset timestamp counter A when PS_GLCR[CLRTSCNT_G_L] is NOT set. 1 Timestamp counter A is reset. This bit is a one shot and is always read as 0. **Note:** This bit is also writable in ps_normal mode
23 CLRTSCNT_G	This bit controls the global clearing of the timestamp counters A and B when CLRTSCNT_G_L == 1. When CLRTSCNT_G_L == 0 then this bit has no effect. 1 Both timestamp counters are cleared at the same time. This bit is a one shot and is always read as 0. **Note:** This bit is also writable in ps_normal mode
24 CLRTSCNT_G_L	This bit control whether the timestamp counters counter A and B are cleared simultaneously or independently: 0 Timestamp counters A and B are cleared independently. When PS_GLCR[CLR_CNTR_A] == 1 timestamp counter A is cleared. When PS_GLCR[CLR_CNTR_B]== 1 timestamp counter B is cleared. 1 Both timestamp counters are cleared simultaneously as soon as CLRTSCNT_G == 1.
25 TSCNT_EN_B	This bit controls enabling of timestamp counter A when PS_GLCR[TSCNTEN_G_L] is not set. 0 Timestamp counter A not enabled 1 Timestamp counter B is enabled **Note:** This bit is also writable in ps_normal mode.

Table 1682. PS_GLCR field descriptions (continued)

Field	Description
26 TSCNT_EN_A	This bit controls enabling of timestamp counter A when PS_GLCR[TSCNTEN_G_L] is not set. 0 Timestamp counter A not enabled 1 Timestamp counter A is enabled **Note:** This bit is also writable in ps_normal mode.
27 TSCNTEN_G	This bit controls the global trigger of the timestamp counters A and B when TSCNTEN_G_L == 1. When TSCNTEN_G_L == 0 then this bit has no effect. 0 Both timestamp counters are disabled simultaneously. 1 Both timestamp counters start simultaneously. **Note:** This bit is also writable in ps_normal mode.
28 TSCNTEN_G_L	This bit control whether the timestamp counters counter A and B are started simultaneously or independently. 0 Timestamp counters A and B are started independently. When PS_GLCR[TSCNT_A_EN] == 1 timestamp counter A starts When PS_GLCR[TSCNT_B_EN] == 1 timestamp counter B starts. 1 Both timestamp counters are triggered simultaneously as soon as TSCNTEN_G == 1.
29:31 GLOBAL_MODE	These are the bits which decide Global Mode of the IP. There are 4 modes, UART_STDALONE, PS_DISABLE, PS_CONFIG and PS_NORMAL. For details of modes related to GLOBAL_MODE bit setting, refer to *Table 1663: State transition*. **Note:** These bits are writable in all modes (PSI5-S and UART_STANDALONE).

54.3.4.2 PSI5-S global status register (PS_GLSR)

Address: 0x00B8 Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	DIRCMD_RDY	0	0	0	0
W												w1c				
Reset	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	GL_MODETR_DONE	MRU_ERR	0	0	0	0	0	0	0	FID		CHID			
W		w1c	w1c													
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1630. PSI5-S global status register (PS_GLSR)

Table 1683. PS_GLSR field descriptions

Field	Description
11 DIRCMD_RDY	Bit used to indicate the “Ready for Direct Command write” status: 0 Direct Command that is written to the PS_DIRCMD register is currently under processing. Any further command written to the PS_DIRCMD register would be rejected without any information. 1 The PS_DIRCMD register is empty and the application can write the direct ECU to sensor transceiver command to the PS_DIRCMD register. Once the command is written to the PS_DIRCMD, then a “w1c” to this register should be done so that the command written to the PS_DIRCMD register is queued for UART transmission with the highest priority. When the command has been transferred from this register to the UART, then this bit goes as “1”. If the PS_GLCR[IE_DIRCMD_RDY] bit is set to “1” then this event generates an interrupt on the ipi_ps_glbl line. **Note:** This bit is also writeable in the PS_NORMAL mode.
17 GL_MODETR_DONE	This bit indicates, as to when the global mode transitions, as programmed by PS_GLCR[GLOBAL_MODE] have actually been accomplished: 1 The global mode as programmed in the PS_GLCR[GLOBAL_MODE] have been accomplished 0 The intended global mode, as programmed in the PS_GLCR[GLOBAL_MODE] register bits, is under processing. **Note:** This bit is cleared by w1c. The bit is also writable in PS_NORMAL and PS_DISABLE mode. This bit is reset to “0” when the mode is changed from PS_DISABLE to the UART_STDALONE mode.
18 MRU_ERR	This bit shows whether unread MRU buffer1 contents have been overwritten by a new message: 1 overwrite occurred 0 no overwrite occurred **Note:** This bit is cleared by w1c. The bit is also writable in PS_NORMAL mode.
26:28 FID	Points to the frame whose data in MRU buffer 1 was overwritten
29:31 CHID	Points to the channel whose data in MRU buffer 1 was overwritten

54.3.4.3 PSI5-S channel base address register (PS_CH_BASE_ADDR)

Address: 0x00BC Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	MAILBOX_BASE_ADDR															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	MAILBOX_BASE_ADDR															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1631. PSI5-S channel base address register (PS_CH_BASE_ADDR)

Table 1684. PS_CH_BASE_ADDR field descriptions

Field	Description
0:31 MAILBOX_BASE_ADDR	This register will provide the base address of the mailbox in the system RAM.This value needs to be programmed by the software.

54.3.4.4 PSI5-S MRU output buffer 2 register 0 (PS_MRU_BUF2_REG0)

Address: 0x00C0 Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	CHANNEL_SPECIFIC_MAILBOX_ADDR															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	CHANNEL_SPECIFIC_MAILBOX_ADDR															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1632. PSI5-S MRU output buffer 2 register 0 (PS_MRU_BUF2_REG0)

Table 1685. PS_MRU_BUF2_REG0 field descriptions

Field	Description
0:31 CHANNEL_SPECIFIC_MAILBOX_ADDR	This register will provide the channel specific mailbox address corresponding to channel and slot for which data has been received.This value is computed by the IP based on the PS_CH_BASE_ADDR[MAILBOX_BASE_ADDR] and FID, CID. Following is the formula used to calculate this address: – For messages with CID==0 in the header byte, destined for Channel0 location0, value is: PS_CH_BASE_ADDR[MAILBOX_BASE_ADDR] – For “unrecoverable” messages destined for Channel0,location1, value is: PS_CH_BASE_ADDR[MAILBOX_BASE_ADDR]+0xC – For other messages with CID = 1 to 7 the value can be calculated as: (PS_CH_BASE_ADDR[MAILBOX_BASE_ADDR] + (6*4*3(MSG_CH_ID)+(MSG_FRAME_ID)*4*3)) When using the DMA for reading the MRU buffer, this register forms the Access1 of the DMA transfer.

54.3.4.5 PSI5-S MRU output buffer 2 register 1 (PS_MRU_BUF2_REG1)

Address: 0x00C4 Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	DCI				0	R_UVL_ERR	N_ERR	CHID			FID			R_OVL_ERR	F_WD_ERR	SCI_O_ERR
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	SCI_F_ERR	SCI_P_ERR	HD_ERR	ERR		CRC_ERR/ P_ERR	CRC			XCRC_ERR	XCRC					
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1633. PSI5-S MRU output buffer 2 register 1 (PS_MRU_BUF2_REG1)

Table 1686. PS_MRU_BUF2_REG1 field descriptions

Field	Description
0:3 DCI	To ensure that the Application reads the PSI5 message and its timestamp consistently, Data Consistency Indicator (DCI) is added to each word of the Message Reconstruction Unit Output buffer and subsequently is transferred to the PSI5 Mailbox in system RAM
5 R_UVL_ERR	Message underflow It is set when less than three UART bytes are received in the UART packet. In case of XCRC error the message is treated as unrecoverable and written in mail box location1 of channel 0 1 Error occurred 0 No error occurred Refer to *Section 54.4.2.1: PSI5 message extraction*, for more details.
6 N_ERR	Indicates that the number of UART bytes in the received UART packet does not match the number specified in Channel Configuration Register A indicated by CID and FID that is the number of UART bytes does not match the value programmed in PS_MSGA_CH_{CID}[F_{FID}_bytes]. Also, refer to note in *Section 54.3.4.18: PSI5-S channel message configuration register B (PS_MSGB_CHn)*. 1 Error occurred 0 No error occurred Refer to *Section 54.4.2.1: PSI5 message extraction*, for more details.
7:9 CHID	Indicates Channel id of PSI5 message present in the UART header byte.
10:12 FID	Indicates Frame ID of PSI5 message present in the UART header byte.
13 R_OVL_ERR	Message overflow. It is set when more than six UART bytes are received in the UART packet. The message may be recoverable (XCRC_ERR == 0) or unrecoverable (XCRC_ERR==1). Refer to *Section 54.4.2.1: PSI5 message extraction*, for more details. 1 Error occurred 0 No error occurred

Table 1686. PS_MRU_BUF2_REG1 field descriptions (continued)

Field	Description
14 F_WD_ERR	Frame watchdog error in the received PSI5 message In case there is no XCRC error in the received message, then this bit will be the same as the PS_WDGTSSR[F_WD_ERR[CID]] bit, where CID is the channel ID of the received PSI5 message. In case the received PSI5 message has an XCRC error then this bit will be the logical OR of all the PS_WDGTSSR[F_WD_ERR[CHn]] bits that is in this case it will be "PS_WDGTSSR[F_WD_ERR[1]] OR PS_WDGTSSR[F_WD_ERR[2]] OR....PS_WDGTSSR[F_WD_ERR[7]]". Refer to *Section 54.4.5: PSI5-S watchdog operation*, *Section 54.3.4.18: PSI5-S channel message configuration register B (PS_MSGB_CHn)* and *Section 54.3.4.12: PSI5-S watchdog error status and watchdog timestamp status register (PS_WDGTSSR)*, for more details. 1 Error occurred 0 No error occurred **Note:** Whenever the PS_MRU_BUF2_REG1[F_WD_ERR] bit is set, PS_WDGTSSR (which is a hardware clearing register) should always be read. Failing to do so will result in the PS_MRU_BUF2_REG1[F_WD_ERR] bit continuing to be set for respective "CID", whenever the PS_WDGTSSR[F_WD_ERR_STATUS[CID]] bit is set. This would happen in subsequent messages saved to the mailbox even though no further watchdog error has occurred for the respective CID.This happens since for each received PSI5 message in the MRU buffers the status of the corresponding PS_MRU_BUF2_REG1[F_WD_ERR] is picked from the PS_WDGTSSR[F_WD_ERR_STATUS[CID]] bit.
15 SCI_O_ERR	UART overrun error has occurred in at least one UART byte of the received UART packet, due to which some UART byte has been lost. 1 Error occurred 0 No error occurred
16 SCI_F_ERR	UART framing error has occurred in the current received UART packet. 1 Error occurred 0 No error occurred
17 SCI_P_ERR	UART message parity error has occurred in at least one UART byte of the received UART packet. 1 Error occurred 0 No error occurred
18 HD_ERR	This bit is set when any of the ERR[1:0] is "1" and indicates a transceiver error. 1 Error occurred 0 No error occurred
19:20 ERR	Transceiver error flags received in the Message header byte of the UART packet indicated by CID and FID
21 CRC_ERR/ P_ERR	Indicates whether "PSI5 message" crc_err or the parity error in the PSI5 message indicated by CID and FID has occurred. The Parity is taken as even for PSI5 calculation: 1 Indicates crc_error/Parity Error has occurred. 0 No crc_error/parity error has occurred. **Note:** This bit always remains "0" for messages having CID and FID both as "0".
22:24 CRC	Contains the received CRC or Parity Bits of the PSI5 message, of indicated by CID and FID

Table 1686. PS_MRU_BUF2_REG1 field descriptions (continued)

Field	Description
25 XCRC_ERR	Indicates xcrc_err in the received UART packet: 1 Indicates xcrc_error occurred 0 No xcrc_error occurred
26:31 XCRC	This is the value of XCRC received in the last six bits of the UART byte, which occurs just before the information of a “new UART packet received” has been generated. Refer to *Section 54.4.1: PSI5-S UART message structure* and *Section 54.4.2.5: PSI5-S XCRC handling*, for more details.

54.3.4.6 PSI5-S MRU output buffer 2 register 2 (PS_MRU_BUF2_REG2)

Address: 0x00C8 Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	DCI				PS_DATA											
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	PS_DATA															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1634. PSI5-S MRU output buffer 2 register 2 (PS_MRU_BUF2_REG2)

Table 1687. PS_MRU_BUF2_REG2 field descriptions

Field	Description
0:3 DCI	To ensure that the Application reads the PSI5 message and its timestamp consistently, Data Consistency Indicator (DCI) is added to each word of the Message Reconstruction Unit Output buffer and subsequently is transferred to the PSI5 Mailbox in system RAM.
4:31 PS_DATA	PSI5 data bits extracted from the received UART bytes.

54.3.4.7 PSI5-S MRU output buffer 2 register 3 (PS_MRU_BUF2_REG3)

Address: 0x00CC Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	DCI				0	0	0	0	TIMESTAMP							
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	TIMESTAMP															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1635. PSI5-S MRU output buffer 2 register 3 (PS_MRU_BUF2_REG3)

Table 1688. PS_MRU_BUF2_REG3 field descriptions

Field	Description
0:3 DCI	To ensure that the Application reads the PSI5 message and its timestamp consistently, Data Consistency Indicator (DCI) is added to each word of the Message Reconstruction Unit Output buffer and subsequently is transferred to the PSI5 Mailbox in system RAM.
8:31 TIMESTAMP	Time stamp value appended based on the various timestamp bit settings in the PS_GLCR register, PS_PCCR_CH[n] register and the errors occurred. Refer to *Section 54.4.4: Timestamp*, for more details.

54.3.4.8 PSI5-S mbox status IRQ (PS_MBOX_SR_IRQ)

Address: 0x00E0 Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	MBOX_CH7	MBOX_CH6	MBOX_CH5	MBOX_CH4	MBOX_CH3	MBOX_CH2	MBOX_CH1	MBOX_CH0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1636. PSI5-S mbox status IRQ (PS_MBOX_SR_IRQ)

Table 1689. PS_MBOX_SR_IRQ field descriptions

Field	Description
24 MBOX_CH7	When set it Indicates at least one message in mailbox 7 is pending for read by the application. This bit is a “read status” of the OR of PS_MBOX_SR_CH7[*F(0-5)_READ*] bits that is MBOX_CH7 = F0_READ OR F1_READ OR...F5_READ. Hence this bit is cleared when all of the corresponding Fn_READ bits of Channel7 are cleared.
25 MBOX_CH6	When set it Indicates at least one message in mailbox 6 is pending for read by the application. This bit is a “read status” of the OR of PS_MBOX_SR_CH6[*F(0-5)_READ*] bits that is MBOX_CH6 = F0_READ OR F1_READ OR...F5_READ. Hence this bit is cleared when all of the corresponding Fn_READ bits of Channel6 are cleared.
26 MBOX_CH5	When set it Indicates at least one message in mailbox 5 is pending for read by the application. This bit is a “read status” of the OR of PS_MBOX_SR_CH5[*F(0-5)_READ*] bits that is MBOX_CH5 = F0_READ OR F1_READ OR...F5_READ. Hence this bit is cleared when all of the corresponding Fn_READ bits of Channel5 are cleared.
27 MBOX_CH4	When set it Indicates at least one message in mailbox 4 is pending for read by the application. This bit is a “read status” of the OR of PS_MBOX_SR_CH4[*F(0-5)_READ*] bits that is MBOX_CH4 = F0_READ OR F1_READ OR...F5_READ. Hence this bit is cleared when all of the corresponding Fn_READ bits of Channel4 are cleared.
28 MBOX_CH3	When set it Indicates at least one message in mailbox 3 is pending for read by the application. This bit is a “read status” of the OR of PS_MBOX_SR_CH3[*F(0-5)_READ*] bits that is MBOX_CH3 = F0_READ OR F1_READ OR...F5_READ. Hence this bit is cleared when all of the corresponding Fn_READ bits of Channel3 are cleared.
29 MBOX_CH2	When set it Indicates at least one message in mailbox 2 is pending for read by the application. This bit is a “read status” of the OR of PS_MBOX_SR_CH2[*F(0-5)_READ*] bits that is MBOX_CH2 = F0_READ OR F1_READ OR...F5_READ. Hence this bit is cleared when all of the corresponding Fn_READ bits of Channel2 are cleared.

Table 1689. PS_MBOX_SR_IRQ field descriptions (continued)

Field	Description
30 MBOX_CH1	When set it Indicates at least one message in mailbox 1is pending for read by the application. This bit is a “read status” of the OR of PS_MBOX_SR_CH1[*F(0-5)_READ*] bits that is MBOX_CH1 = F0_READ OR F1_READ OR...F5_READ. Hence this bit is cleared when all of the corresponding Fn_READ bits of Channel1 are cleared.
31 MBOX_CH0	When set it Indicates at least one message in mailbox 0is pending for read by the application. This bit is a “read status” of the OR of PS_MBOX_SR_CH0[*F(0-1)_READ*] bits that is MBOX_CH0 = F0_READ OR F1_READ. Hence this bit is cleared when all of the corresponding Fn_READ bits of Channel0 are cleared.

Note: Also refer to Figure 1669: IRQ[n] interrupts, for bit fields details.

54.3.4.9 PSI5-S error status IRQ (PS_ERR_SR_IRQ)

Address: 0x00E4 Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	R_UVL_ERR	N_ERR	R_OVL_ERR	F_WD_ERR	SCI_O_ERR	SCI_F_ERR	SCI_P_ERR	HD_ERR	CRC_ERR/ P_ERR	XCRC_ERR
W							w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1637. PSI5-S error status IRQ (PS_ERR_SR_IRQ)

Table 1690. PS_ERR_SR_IRQ field descriptions

Field	Description
22 R_UVL_ERR	When set indicates that message underflow error (number of UART bytes received are less than 3) is present in the message currently present in MRU buf2. This bit is the reflection of PS_MRU_BUF2_REG1[R_UVL_ERR] bit. This bit is cleared by w1c. Clearing this bit would also clear the PS_MRU_BUF2_REG1[R_UVL_ERR] bit. Correspondingly when a new message arrives in MRU_BUF2 then this bit is updated accordingly. **Note:** The bit is also writable in PS_NORMAL mode.
23 N_ERR	When set indicates that N_ERR (Number of UART bytes are not equal to PS_MSGA_CHn[Fn_byte]) is present in the message currently present in MRU buf2. This bit is the reflection of PS_MRU_BUF2_REG1[N_ERR] bit. This bit is cleared by w1c. Clearing this bit would also clear the PS_MRU_BUF2_REG1[N_ERR] bit. Correspondingly when a new message arrives in MRU_BUF2 then this bit is updated accordingly. **Note:** The bit is also writable in PS_NORMAL mode.
24 R_OVL_ERR	When set indicates that message Overflow error (number of UART bytes received have exceeded 6) is present in the message currently present in MRU buf2. This bit is the reflection of PS_MRU_BUF2_REG1[R_OVL_ERR] bit. This bit is cleared by w1c. Clearing this bit would also clear the PS_MRU_BUF2_REG1[R_OVL_ERR] bit. Correspondingly when a new message arrives in MRU_BUF2 then this bit is updated accordingly. **Note:** The bit is also writable in PS_NORMAL mode.
25 F_WD_ERR	When set indicates that Frame Watchdog error is present in the message currently present in MRU buf2. This bit is the reflection of PS_MRU_BUF2_REG1[F_WD_ERR] bit. This bit is cleared by w1c. Clearing this bit would also clear the PS_MRU_BUF2_REG1[F_WD_ERR] bit. Correspondingly when a new message arrives in MRU_BUF2 then this bit is updated accordingly. **Note:** The bit is also writable in PS_NORMAL mode.
26 SCI_O_ERR	When set indicates that UART Overrun error (from the UART side) is present in the message currently present in MRU buf2. When “1”, then this bit indicates that some UART byte belonging to the concerned UART packet, has been overwritten by another UART byte and is lost. This bit is the reflection of PS_MRU_BUF2_REG1[SCI_O_ERR] bit. This bit is cleared by w1c. Clearing this bit would also clear the PS_MRU_BUF2_REG1[SCI_O_ERR] bit. Correspondingly when a new message arrives in MRU_BUF2 then this bit is updated accordingly. **Note:** The bit is also writable in PS_NORMAL mode.

Table 1690. PS_ERR_SR_IRQ field descriptions (continued)

Field	Description
27 SCI_F_ERR	When set indicates that UART Framing error is present in the message currently present in MRU buf2. If this bit is set then it indicates to the application that the synchronization of the UART module is lost and any subsequent UART bytes received will be error prone. In this case the application is required to reset the UART module by using the PS_GCR[SR] bit. Subsequently it should restart the transmission. This bit is the reflection of PS_MRU_BUF2_REG1[SCI_F_ERR] bit. This bit is cleared by w1c. Clearing this bit would also clear the PS_MRU_BUF2_REG1[SCI_F_ERR] bit. Correspondingly when a new message arrives in MRU_BUF2 then this bit is updated accordingly. **Note:** The bit is also writable in PS_NORMAL mode.
28 SCI_P_ERR	When set indicates that UART parity error is present in the message currently present in MRU buf2. This bit will be set when there is a parity error in any UART byte using which the concerned UART packet was formed. This bit is the reflection of PS_MRU_BUF2_REG1[SCI_P_ERR] bit. This bit is cleared by w1c. Clearing this bit would also clear the PS_MRU_BUF2_REG1[SCI_P_ERR] bit. Correspondingly when a new message arrives in MRU_BUF2 then this bit is updated accordingly. **Note:** The bit is also writable in PS_NORMAL mode.
29 HD_ERR	When set indicates that Header error (E0/E1) is present in the message currently present in MRU buf2. This bit is the reflection of PS_MRU_BUF2_REG1[HD_ERR] bit. This bit is cleared by w1c. Clearing this bit would also clear the PS_MRU_BUF2_REG1[HD_ERR] bit. Correspondingly when a new message arrives in MRU_BUF2 then this bit is updated accordingly. **Note:** The bit is also writable in PS_NORMAL mode.
30 CRC_ERR/P_ERR	When set indicates that PSI5 CRC/Parity error is present in the message currently present in MRU buf2. This bit is the reflection of PS_MRU_BUF2_REG1[CRC_ERR/P_ERR] bit. This bit is cleared by w1c. Clearing this bit would also clear the PS_MRU_BUF2_REG1[CRC_ERR/P_ERR] bit. Correspondingly when a new message arrives in MRU_BUF2 then this bit is updated accordingly. The bit is also writable in PS_NORMAL mode. **Note:** This bit always remains “0” for messages having CID and FID both as “0”.
31 XCRC_ERR	When set indicates that XCRC error is present in the message currently present in MRU buf2. This bit is the reflection of PS_MRU_BUF2_REG1[XCRC_ERR] bit. This bit is cleared by w1c. Clearing this bit would also clear the PS_MRU_BUF2_REG1[XCRC_ERR] bit. Correspondingly when a new message arrives in MRU_BUF2 then this bit is updated accordingly. **Note:** The bit is also writable in PS_NORMAL mode.

Note: Also refer to Figure 1669: IRQ[n] interrupts, for bit fields details.

If an interrupt is triggered by this bit it cannot be guaranteed that the message containing this error flag is still in MRU_BUF2, in case the DMA is being used to transfer messages to the mailbox. The subsequent message in MRU_BUF2 may not have this flag set, in which case it will no longer be visible to an ISR triggered by the previous message. The error flags are stored with the message in the mailbox and can be checked when reading the message

54.3.4.10 PSI5-S mailbox select IRQ[irq_n] (PS_MBOX_SEL_IRQ[irq_n])

Address: 0x00E8 + [irq_n]*0x8 (irq_n=0 to 7) Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	MBOX_CH7_SEL	MBOX_CH6_SEL	MBOX_CH5_SEL	MBOX_CH4_SEL	MBOX_CH3_SEL	MBOX_CH2_SEL	MBOX_CH1_SEL	MBOX_CH0_SEL
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1638. PSI5-S mailbox select IRQ[irq_n] (PS_MBOX_SEL_IRQ[irq_n])

Table 1691. PS_MBOX_SEL_irq[irq_n] field descriptions

Field	Description
24 MBOX_CH7_SEL	Interrupt Selection source for irq[irq_n] interrupt 0 PS_MBOX_SR_IRQ[MBOX_CH7] does not contribute to generation of irq[irq_n] interrupt. 1 PS_MBOX_SR_IRQ[MBOX_CH7] contributes to generation of irq[irq_n] interrupt. It is also writable in ps_normal mode.
25 MBOX_CH6_SEL	Interrupt Selection source for irq[irq_n] interrupt 0 PS_MBOX_SR_IRQ[MBOX_CH6] does not contribute to generation of irq[irq_n] interrupt. 1 PS_MBOX_SR_IRQ[MBOX_CH6] contributes to generation of irq[irq_n] interrupt. It is also writable in ps_normal mode.
26 MBOX_CH5_SEL	Interrupt Selection source for irq[irq_n] interrupt 0 PS_MBOX_SR_IRQ[MBOX_CH5] does not contribute to generation of irq[irq_n] interrupt. 1 PS_MBOX_SR_IRQ[MBOX_CH5] contributes to generation of irq[irq_n] interrupt. It is also writable in ps_normal mode.

Table 1691. PS_MBOX_SEL_irq[irq_n] field descriptions (continued)

Field	Description
27 MBOX_CH4_SEL	Interrupt Selection source for irq[irq_n] interrupt 0 PS_MBOX_SR_IRQ[MBOX_CH4] does not contribute to generation of irq[irq_n] interrupt. 1 PS_MBOX_SR_IRQ[MBOX_CH4] contributes to generation of irq[irq_n] interrupt. It is also writable in ps_normal mode.
28 MBOX_CH3_SEL	Interrupt Selection source for irq[irq_n] interrupt 0 PS_MBOX_SR_IRQ[MBOX_CH3] does not contribute to generation of irq[irq_n] interrupt. 1 PS_MBOX_SR_IRQ[MBOX_CH3] contributes to generation of irq[irq_n] interrupt. It is also writable in ps_normal mode.
29 MBOX_CH2_SEL	Interrupt Selection source for irq[irq_n] interrupt 0 PS_MBOX_SR_IRQ[MBOX_CH2] does not contribute to generation of irq[irq_n] interrupt. 1 PS_MBOX_SR_IRQ[MBOX_CH2] contributes to generation of irq[irq_n] interrupt. It is also writable in ps_normal mode.
30 MBOX_CH1_SEL	Interrupt Selection source for irq[irq_n] interrupt 0 PS_MBOX_SR_IRQ[MBOX_CH1] does not contribute to generation of irq[irq_n] interrupt. 1 PS_MBOX_SR_IRQ[MBOX_CH1] contributes to generation of irq[irq_n] interrupt. It is also writable in ps_normal mode.
31 MBOX_CH0_SEL	Interrupt Selection source for irq[irq_n] interrupt 0 PS_MBOX_SR_IRQ[MBOX_CH0] does not contribute to generation of irq[irq_n] interrupt. 1 PS_MBOX_SR_IRQ[MBOX_CH0] contributes to generation of irq[irq_n] interrupt. It is also writable in ps_normal mode.

Note: Also refer to Figure 1669: IRQ[n] interrupts, for bit fields details.

54.3.4.11 PSI5-S error select IRQ[iq_n] (PS_ERR_SEL_IRQ[irq_n])

Address: 0x00EC + [irq_n]*0x8 (irq_n=0 to 7) Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	R_UVL_ERR_SEL	N_ERR_SEL	R_OVL_ERR_SEL	F_WD_ERR_SEL	SCI_O_ERR_SEL	SCI_F_ERR_SEL	SCI_P_ERR_SEL	HD_ERR_SEL	CRC_ERR_SEL	XCRC_ERR_SEL
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1639. PSI5-S error enable irq[irq_n] (PS_ERR_SEL_IRQ[irq_n])

Table 1692. PS_ERR_SEL_IRQ[irq_n] field descriptions

Field	Description
22 R_UVL_ERR_SEL	Interrupt Selection source for irq[irq_n] interrupt 0 PS_ERR_SR_IRQ[R_UVL_ERR_SEL] does not contribute to generation of irq[irq_n] interrupt. 1 PS_ERR_SR_IRQ[R_UVL_ERR_SEL] contributes to generation of irq[irq_n] interrupt. It is also writable in ps_normal mode.
23 N_ERR_SEL	Interrupt Selection source for irq[irq_n] interrupt 0 PS_ERR_SR_IRQ[N_ERR_SEL] does not contribute to generation of irq[irq_n] interrupt. 1 PS_ERR_SR_IRQ[N_ERR_SEL] contributes to generation of irq[irq_n] interrupt. It is also writable in ps_normal mode.
24 R_OVL_ERR_SEL	Interrupt Selection source for irq[irq_n] interrupt 0 PS_ERR_SR_IRQ[R_OVL_ERR_SEL] does not contribute to generation of irq[irq_n] interrupt. 1 PS_ERR_SR_IRQ[R_OVL_ERR_SEL] contributes to generation of irq[irq_n] interrupt. It is also writable in ps_normal mode.
25 F_WD_ERR_SEL	Interrupt Selection source for irq[irq_n] interrupt 0 PS_ERR_SR_IRQ[F_WD_ERR_SEL] does not contribute to generation of irq[irq_n] interrupt. 1 PS_ERR_SR_IRQ[F_WD_ERR_SEL] contributes to generation of irq[irq_n] interrupt. It is also writable in ps_normal mode.

Table 1692. PS_ERR_SEL_IRQ[irq_n] field descriptions (continued)

Field	Description
26 SCI_O_ERR_SEL	Interrupt Selection source for irq[irq_n] interrupt 0 PS_ERR_SR_IRQ[SCI_O_ERR_SEL] does not contribute to generation of irq[irq_n] interrupt. 1 PS_ERR_SR_IRQ[SCI_O_ERR_SEL] contributes to generation of irq[irq_n] interrupt. It is also writable in ps_normal mode.
27 SCI_F_ERR_SEL	Interrupt Selection source for irq[irq_n] interrupt 0 PS_ERR_SR_IRQ[SCI_F_ERR_SEL] does not contribute to generation of irq[irq_n] interrupt. 1 PS_ERR_SR_IRQ[SCI_F_ERR_SEL] contributes to generation of irq[irq_n] interrupt. It is also writable in ps_normal mode.
28 SCI_P_ERR_SEL	Interrupt Selection source for irq[irq_n] interrupt 0 PS_ERR_SR_IRQ[SCI_P_ERR_SEL] does not contribute to generation of irq[irq_n] interrupt. 1 PS_ERR_SR_IRQ[SCI_P_ERR_SEL] contributes to generation of irq[irq_n] interrupt. It is also writable in ps_normal mode.
29 HD_ERR_SEL	Interrupt Selection source for irq[irq_n] interrupt 0 PS_ERR_SR_IRQ[HD_ERR_SEL] does not contribute to generation of irq[irq_n] interrupt. 1 PS_ERR_SR_IRQ[HD_ERR_SEL] contributes to generation of irq[irq_n] interrupt. It is also writable in ps_normal mode.
30 CRC_ERR_SEL	Interrupt Selection source for irq[irq_n] interrupt 0 PS_ERR_SR_IRQ[CRC_ERR_SEL] does not contribute to generation of irq[irq_n] interrupt. 1 PS_ERR_SR_IRQ[CRC_ERR_SEL] contributes to generation of irq[irq_n] interrupt. It is also writable in ps_normal mode.
31 XCRC_ERR_SEL	Interrupt Selection source for irq[irq_n] interrupt 0 PS_ERR_SR_IRQ[XCRC_ERR_SEL] does not contribute to generation of irq[irq_n] interrupt. 1 PS_ERR_SR_IRQ[XCRC_ERR_SEL] contributes to generation of irq[irq_n] interrupt. It is also writable in ps_normal mode.

Note: Also refer to Figure 1669: IRQ[n] interrupts, for bit fields details.

54.3.4.12 PSI5-S watchdog error status and watchdog timestamp status register (PS_WDGTSSR)

Address: 0x0128 Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	F_WD_ERR_STATUS							0	WDGTS_STATUS							
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	WDGTS_STATUS															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1640. PSI5-S watchdog error status and watchdog timestamp status register (PS_WDGTSSR)

Table 1693. PS_WDGTSSR bit field details

Field	Description
0:6 F_WD_ERR_STATUS	F_WD_ERR_STATUS[7:1] These bits give the watchdog error status for the watchdog of each corresponding channel. Thus F_WD_ERR_STATUS[1] will give the watchdog error status for watchdog of channel1. Similarly F_WD_ERR_STATUS[2] will give the watchdog error status for watchdog of channel2 and so on till F_WD_ERR_STATUS[7], which gives the watchdog error status for watchdog of channel7. As soon as the watchdog of the corresponding channel has a watchdog overrun error, the error status is latched in the corresponding bits of this register. **Note:** PS_WDGTSSR is a hardware cleared register. These bits are automatically cleared by the hardware when PS_WDGTSSR is read by the application. This register should ALWAYS be read whenever the PS_MRU_BUF2_REG1[F_WD_ERR] bit is set. Failing to do so will result in the PS_MRU_BUF2_REG1[F_WD_ERR] bit continuing to be set for respective “CID” whenever the PS_WDGTSSR[F_WD_ERR_STATUS[CID]] bit is set. This would happen in subsequent messages saved to the mailbox even though no further watchdog error has occurred for the respective CID.This happens since for each received PSI5 message in the MRU buffers the status of the corresponding PS_MRU_BUF2_REG1[F_WD_ERR] is picked from the PS_WDGTSSR[F_WD_ERR_STATUS[CID]] bit.
8:31 WDGTS_STATUS	Timestamp value of that specific channel, the timestamp of which is captured when the watchdog error of that specific channel has occurred. This register always contains the timestamp value corresponding to the last occurring Watch Dog error. If due to bad programming watchdog error of more than one channel happen simultaneously then this register contains the timestamp value of the highest channel. For each channel, whether Timestamp A or B is captured depends on the value of PS_MSGA_CHn[TIMESTAMP_A_B_SEL] register bit. **Note:** These bits are automatically cleared by the hardware when PS_WDGTSSR is read by the application.

Note: All bits of PS_WDGTSSR register are self clearing on read. This implies that in case this register is read by the application before the corresponding PS_WDGTSSR[F_WD_ERR_STATUS[CHn]] has had a chance to be sent in the next upcoming PSI5 message, then this bit would be sent as a "0" in this upcoming PSI5 message.

54.3.4.13 PSI5-S ECU to sensor direct command write register (PS_DIRCMD)

Address: 0x012C Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	DIRCMD_BYTE3								DIRCMD_BYTE2							
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	DIRCMD_BYTE1								DIRCMD_BYTE0							
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1641. PSI5-S ECU to sensor direct command write register (PS_DIRCMD)

Table 1694. PS_DIRCMD field descriptions

Field	Description
0:7 DIRCMD_BYTE3	Byte3 of the Direct Command The Direct Command is a special ECU to Sensor command that is directly written by the CPU for transmission to the UART **Note:** These bits can also be written in the PS_NORMAL mode.These bits can only be written when the PS_GLSR[DIRCMD_RDY] is "1"
8:15 DIRCMD_BYTE2	Byte2 of the Direct Command The Direct Command is a special ECU to Sensor command that is directly written by the CPU for transmission to the UART **Note:** These bits can also be written in the PS_NORMAL mode.These bits can only be written when the PS_GLSR[DIRCMD_RDY] is "1"
16:23 DIRCMD_BYTE1	Byte1 of the Direct Command The Direct Command is a special ECU to Sensor command that is directly written by the CPU for transmission to the UART **Note:** These bits can also be written in the PS_NORMAL mode.These bits can only be written when the PS_GLSR[DIRCMD_RDY] is "1"
24:31 DIRCMD_BYTE0	Byte0 of the Direct Command The Direct Command is a special ECU to Sensor command that is directly written by the CPU for transmission to the UART. **Note:** These bits can also be written in the PS_NORMAL mode.These bits can only be written when the PS_GLSR[DIRCMD_RDY] is "1"

Note: A "w1c" should be done on the PS_GLSR[DIRCMD_RDY] so that the command written on the PS_DIRCMD register is queued for transmission on the UART TX line. As soon as any ongoing transmission on the UART TX is finished, the PS_DIRCMD starts being transmitted

on the UART Tx line. When PS_GCR[TDFBM] = 0, then the bits on the UART Tx line are shifted in the following sequence "DIRCMD_BYTE0[0], DIRCMD_BYTE0[1]....DIRCMD_BYTE3[0]....DIRCMD_BYTE3[7]" with DIRCMD_BYTE0[0] being shifted first.

54.3.4.14 PSI5-S channel 0 message configuration register A (PS_MSGA_CH0)

Address: 0x016C Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	F0_BYTE			0	0	TIME_STAMP_A_B_SEL	0	TSBUF_CLR	TSBUF_EN	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	1	0	1	0	0	0	1

Figure 1642. PSI5-S channel 0 message configuration register A (PS_MSGA_CH0)

Table 1695. PS_MSGA_CH0 field descriptions

Field	Description
21:23 F0_BYTE	Number of UART bytes comprising one UART packet. Applicable only to special messages having CID = 0 in their Message Header. Legal values are 0 or between 3 and 6. Value of 0 means that the slot is not enabled and a message with the corresponding frame ID is not expected to occur. Refer to note in *Section 54.3.4.18: PSI5-S channel message configuration register B (PS_MSGB_CHn)* that explains the recalculation of Fn_bytes.
26 TIME_STAMP_A_B_SEL	Whether the Timestamp corresponding to timestamp counter A or B, is appended to messages targeted for Channel0. 0 Timestamp counter A 1 Timestamp counter B
28 TSBUF_CLR	This bit is used to clear the local timestamp buffer for the respective channel. Once cleared the buffer remains clear till the event to capture time stamp is triggered. 1 Timestamp buffer is cleared. This bit is one shot and is always read as "0". **Note:** This bit is also writable in PS_NORMAL mode.
29 TSBUF_EN	This bit controls whether timestamp buffer maintains a value "0" or is refreshed on a timestamp "capture event" 0 Timestamp buffer maintains value "0". 1 Timestamp buffer responds to a "capture event" and captures the respective timestamp value.

54.3.4.15 PSI5-S channel 0 message configuration register B (PS_MSGB_CH0)

Address: 0x0170 Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	F0_payload				
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0

Figure 1643. PSI5-S channel 0 message configuration register B (PS_MSGB_CH0)

Table 1696. PS_MSGB_CH0 field descriptions

Field	Description
27:31 F0_payload	Number of bits in payload region of the message (only for channels having CID as “0” in the message header). This channel is always asynchronous. Legal values are between 8 and 28. Any value programmed as less than 8 is defaulted to 8 and any value programmed as greater than 28 is defaulted to 28.This updation occurs in the NORMAL mode and when read back the register will be read with the updated value.

54.3.4.16 PSI5-S mailbox status register channel 0 (PS_MBOX_SR_CH0)

Address: 0x0178 Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	F1_ERR	F1_OV	F1_READ	F0_ERR	F0_OV	F0_READ
W											w1c	w1c	w1c	w1c	w1c	w1c
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1644. PSI5-S mailbox status register channel 0 (PS_MBOX_SR_CH0)

Table 1697. PS_MBOX_SR_CH0 field descriptions

Field	Description
26 F1_ERR	1 Indicates that the message that has just been read from the PS_MRU_BUF2 and is to be stored in (MBOX0, LOC1) by the DMA, has one or more _ERR bits set. 0 Indicates that the message that has just been read from the PS_MRU_BUF2 and is to be stored in (MBOX0, LOC1) by the DMA, has ALL the "_ERR" bits as "0". This bit is the "OR" of the contents of the PS_MBOX_SR_IRQ register. It is updated when an unrecoverable message (with the CID = 0 and FID=1) is read from the MRU_BUF2. It is a w1c and software should clear it whenever it reads the message from the MBOX0, LOC1. This bit is also writable in ps_normal mode. **Note:** Also refer to *Figure 1669: IRQ[n] interrupts*, for bit field details.
27 F1_OV	1 Indicates that there is an unread message stored in MBOX0, LOC1 which will be overwritten with the new message, that has just been read from the PS_MRU_BUF2 by the DMA. 0 No overwrite of unread message in MBOX0, LOC1 It is a w1c and software should clear it whenever it reads the message from the MBOX0, LOC1. This bit is also writable in ps_normal mode.
28 F1_READ	MBOX0, LOC1 is reserved for any unrecoverable message (XCRC_ERR has occurred or it is an "illegal message"). It can correspond to any channel from 1 to 7. 1 It indicates that the message that has just been read from PS_MRU_BUF2, will be stored in MBOX0, LOC1 by the DMA. 0 No unread message in MBOX0.LOC1 It is a w1c and software should clear it whenever it reads the message from the MBOX0, LOC1. This bit is also writable in ps_normal mode.
29 F0_ERR	1 Indicates that the message that has just been read from the PS_MRU_BUF2 and is to be stored in (MBOX0, LOC0) by the DMA, has one or more _ERR bits set. 0 Indicates that the message that has just been read from the PS_MRU_BUF2 and is to be stored in (MBOX0, LOC0) by the DMA, has ALL the "_ERR" bits as "0". This bit is the "OR" of the contents of the PS_MBOX_SR_IRQ register. It is updated when a transceiver message (with the CID = 0 and FID=0) is read from the MRU_BUF2. It is a w1c and software should clear it whenever it reads the message from the MBOX0, LOC0. This bit is also writable in ps_normal mode. **Note:** Also refer to *Figure 1669: IRQ[n] interrupts*, for bit field details.

Table 1697. PS_MBOX_SR_CH0 field descriptions (continued)

Field	Description
30 F0_OV	1 Indicates that there is an unread message stored in MBOX0, LOC0 which will be overwritten with the new message, that has just been read from the PS_MRU_BUF2 by the DMA. 0 No overwrite of unread message in MBOX0, LOC0. It is a w1c and software should clear it whenever it reads the message from the MBOX0, LOC0. This bit is also writable in ps_normal mode.
31 F0_READ	MBOX0, LOC0 is reserved for a transceiver message. 1 It indicates that the message that has just been read from PS_MRU_BUF2 will be stored in MBOX0, LOC0 by the DMA. 0 No unread message in MBOX0, LOC0. It is a w1c and software should clear it whenever it reads the message from the MBOX0, LOC0. This bit is also writable in ps_normal mode.

54.3.4.17 PSI5-S channel message configuration register A (PS_MSGA_CHn)

Address: 0x0190 + [n-1]*0x3C (n=1 to 7) Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	L_PC_EN	F5_BYTE			L_PC5	F4_BYTE			L_PC4	F3_BYTE			L_PC3	F2_BYTE		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R													0			
W	L_PC2	F1_BYTE			L_PC1	F0_BYTE			L_PC0	MODE	TIME_STAMP_A_B_SEL	TMSG_TCMD	TSBUF_CLR	TSBUF_EN	G_PC	CH_EN
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1645. PSI5-S channel message configuration register A (PS_MSGA_CHn)

Table 1698. PS_MSGA_CHn field descriptions

Field	Description
0 L_PC_EN	Selects whether the parity/CRC selection for a PSI5 message is to be controlled globally on a channel basis (through the G_PC bits) or locally on a per frame basis (through the L_PC[frame] bits). 0 Parity/CRC option controlled globally through the G_PC bit 1 Parity/CRC option controlled locally through the L_PC[frame] bits individually for message of each frame.
1:3 F5_BYTE	Number of bytes in UART packet for message corresponding to frame 5. Legal values are 0 or between 3 and 6. Value of 0 means that the slot is not enabled (unconfigured) and a message with the corresponding frame ID is not expected to occur. In this case the value programmed in PS_MSGB_CHn[F5_payload] is immaterial. Refer to note in *Section 54.3.4.18: PSI5-S channel message configuration register B (PS_MSGB_CHn)* that explains the recalculation of Fn_bytes.
4 L_PC5	Effective when L_PC_EN == 1. Controls the local parity/CRC option for the message 0 Parity selected for message for frame5 1 CRC selected for PSI5 message for frame5
5:7 F4_BYTE	Number of bytes in UART packet for message corresponding to frame 4. Legal values are 0 or between 3 and 6. Value of 0 means that the slot is not enabled (unconfigured) and a message with the corresponding frame ID is not expected to occur. In this case the value programmed in PS_MSGB_CHn[F4_payload] is immaterial. Refer to note in *Section 54.3.4.18: PSI5-S channel message configuration register B (PS_MSGB_CHn)* that explains the recalculation of Fn_bytes.
8 L_PC4	Effective when L_PC_EN == 1. Controls the local parity/CRC option for the message 0 Parity selected for message for frame4 1 CRC selected for PSI5 message for frame4
9:11 F3_BYTE	Number of bytes in UART packet for message corresponding to frame 3. Legal values are 0 or between 3 and 6. Value of 0 means that the slot is not enabled (unconfigured) and a message with the corresponding frame ID is not expected to occur. In this case the value programmed in PS_MSGB_CHn[F3_payload] is immaterial. Refer to note in *Section 54.3.4.18: PSI5-S channel message configuration register B (PS_MSGB_CHn)* that explains the recalculation of Fn_bytes.
12 L_PC3	Effective when L_PC_EN == 1. Controls the local parity/CRC option for the message 0 Parity selected for message for frame3 1 CRC selected for PSI5 message for frame3.
13:15 F2_BYTE	Number of bytes in UART packet for message corresponding to frame 2. Legal values are 0 or between 3 and 6. Value of 0 means that the slot is not enabled (unconfigured) and a message with the corresponding frame ID is not expected to occur. In this case the value programmed in PS_MSGB_CHn[F2_payload] is immaterial. Refer to note in *Section 54.3.4.18: PSI5-S channel message configuration register B (PS_MSGB_CHn)* that explains the recalculation of Fn_bytes.
16L_PC2	Effective when L_PC_EN == 1. Controls the local parity/CRC option for the message 0 Parity selected for message for frame2 1 CRC selected for PSI5 message for frame2.

Table 1698. PS_MSGA_CHn field descriptions (continued)

Field	Description
17:19 F1_BYTE	Number of bytes in UART packet for message corresponding to frame 1. Legal values are 0 or between 3 and 6. Value of 0 means that the slot is not enabled (unconfigured) and a message with the corresponding frame ID is not expected to occur. In this case the value programmed in PS_MSGB_CHn[F1_payload] is immaterial. Refer to note in *Section 54.3.4.18: PSI5-S channel message configuration register B (PS_MSGB_CHn)* that explains the recalculation of Fn_bytes.
20 L_PC1	Effective when L_PC_EN == 1. Controls the local parity/CRC option for the message. 0 Parity selected for message for frame1 1 CRC selected for PSI5 message for frame1
21:23 F0_BYTE	Number of bytes in UART packet for message corresponding to frame 0. Legal values are 0 or between 3 and 6. Value of 0 means that the slot is not enabled (unconfigured) and a message with the corresponding frame ID is not expected to occur. In this case the value programmed in PS_MSGB_CHn[F0_payload] is immaterial. Refer to note in *Section 54.3.4.18: PSI5-S channel message configuration register B (PS_MSGB_CHn)* that explains the recalculation of Fn_bytes.
24 L_PC0	Effective when L_PC_EN == 1. Controls the local parity/CRC option for the message. 0 Parity selected for message for frame0 1 CRC selected for PSI5 message for frame0
25 MODE	This bit selects the operating modes between sync and async for the channel. 1 Asynchronous 0 Synchronous
26 TIME_STAMP_A_B_SEL	Decides whether timestamp counter A or B value is captured in the local timestamp buffer, whenever a “capture event” occurs. 0 Timestamp counter A 1 Timestamp counter B
27 TMSG_TCMD	Whether the timestamp is recorded when the message is received or when the channel command is moved from the TxFIFO to the UART Tx register (emulates a sync pulse) 1 Timestamp recorded based on message header byte received. 0 Timestamp recorded based on “emulated” sync pulse.
28 TSBUF_CLR	This bit is used to clear the local timestamp buffer for the respective channel. Once cleared the buffer remains clear till the event to capture time stamp is triggered. 1 Timestamp buffer is cleared. This bit is one shot and is always read as “0”. **Note:** This bit is also writable in PS_NORMAL mode.
29 TSBUF_EN	This bit controls whether timestamp buffer maintains a value “0” or is refreshed on a timestamp “capture event”. 0 Timestamp buffer maintains value “0”. 1 Timestamp buffer responds to a “capture event” and captures the respective timestamp value.

Table 1698. PS_MSGA_CHn field descriptions (continued)

Field	Description
30 G_PC	This bit globally selects the Parity or the CRC option for all the Frames of that particular channel provided L_PC_EN is set “0”. 0 Parity option selected globally for messages of all frames. 1 CRC option selected globally for messages of all frames.
31 CH_EN	PSI5 Channel Enable. This bit decides if the IP takes the data belonging to the specific channel as “legal” or “illegal”. 0 Concerned PSI5 channel is disabled. Any data occurring with a CID value of a disabled channel is treated as an “illegal message” and send to Channel 0 unrecoverable message area ($MBOX_0$, LOC_1). 1 Concerned PSI5 channel is enabled.Any data occurring with a CID value of an enabled channel can either be treated as “legal” or “illegal”. Refer to *Section 54.4.2.1: PSI5 message extraction* for the definition of legal and illegal messages. Legal messages are sent to $MBOX_{CID}$, LOC_{FID} while illegal messages are sent to $MBOX_0$, BOX_0, LOC_1.

54.3.4.18 PSI5-S channel message configuration register B (PS_MSGB_CHn)

Address: 0x0194 + [n-1]*0x3C (n=1 to 7) Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	F5_payload						F4_payload				F3_payload			
W																
Reset	0	0	0	1	0	0	0	0	1	0	0	0	0	1	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	F3_payload	F2_payload						F1_payload						F0_payload		
W																
Reset	0	0	1	0	0	0	0	1	0	0	0	0	1	0	0	0

Figure 1646. PSI5-S channel message configuration register B (PS_MSGB_CHn)

Table 1699. PS_MSGB_CHn field descriptions

Field	Description
2:6 F5_payload	Number of bits in the payload region of the PSI5 message corresponding to frame 5. Legal values are between 8 and 28. Any value programmed as less than 8 is defaulted to 8 and any value programmed as greater than 28 is defaulted to 28.This updation occurs in the NORMAL mode and when read back the register will be read with the updated value.
7:11 F4_payload	Number of bits in the payload region of the PSI5 message corresponding to frame 4. Legal values are between 8 and 28. Any value programmed as less than 8 is defaulted to 8 and any value programmed as greater than 28 is defaulted to 28.This updation occurs in the NORMAL mode and when read back the register will be read with the updated value.

Table 1699. PS_MSGB_CHn field descriptions (continued)

Field	Description
12;16 F3_payload	Number of bits in the payload region of the PSI5 message corresponding to frame 3. Legal values are between 8 and 28. Any value programmed as less than 8 is defaulted to 8 and any value programmed as greater than 28 is defaulted to 28.This updation occurs in the NORMAL mode and when read back the register will be read with the updated value.
17:21 F2_payload	Number of bits in the payload region of the PSI5 message corresponding to frame 2. Legal values are between 8 and 28. Any value programmed as less than 8 is defaulted to 8 and any value programmed as greater than 28 is defaulted to 28.This updation occurs in the NORMAL mode and when read back the register will be read with the updated value.
22:26 F1_payload	Number of bits in the payload region of the PSI5 message corresponding to frame 1. Legal values are between 8 and 28. Any value programmed as less than 8 is defaulted to 8 and any value programmed as greater than 28 is defaulted to 28.This updation occurs in the NORMAL mode and when read back the register will be read with the updated value.
27:31 F0_payload	Number of bits in the payload region of the PSI5 message corresponding to frame 0. Legal values are between 8 and 28. Any value programmed as less than 8 is defaulted to 8 and any value programmed as greater than 28 is defaulted to 28This updation occurs in the NORMAL mode and when read back the register will be read with the updated value.

Note: The IP expects legal values to be programmed for Fn_byte field. If this is not followed then the IP reprogrammed the registers with default values. Whenever the value of "Fn_byte" field becomes 1 or 2 it is defaulted to 3 and value of 7 is defaulted to 6. This updation happens once the IP enters the PS_NORMAL mode.

In addition to the above, the following checks are also performed.

By default the IP will expect that there is coherence between the expected number of bytes calculated through the "minUARTbytes" and the number of bytes in the "Fn_byte" field. Refer to Figure 1656: PSI5-S packet structure for definition of "minUARTbytes". If there is no coherence (that is the above two calculations do not match) then the IP does the following recalculation:

When Programmed Fn_byte > "minUARTbytes", then the IP will expect that the additional extra bytes would be stuffed with 0s from the transceiver. Rest of the checking will be done as described in Section 54.4.2.2: PSI5 "recoverable and unrecoverable" messages.

When Fn_byte < "minUARTbytes" then the "Fn_bytes" is internally "increased" such that the expanded "Fn_bytes" is now equal to minUARTbytes". Refer to Figure 1656: PSI5-S packet structure for definition of "minUARTbytes". Using this expanded "Fn_bytes" value the message that would be arriving is analyzed. This would mean that no data bits are lost. Rest of the checking will be done as described in Section 54.4.2.2: PSI5 "recoverable and unrecoverable" messages.

The "recalculated" Fn_byte field is automatically updated by the IP once the IP enters the NORMAL mode of operation. For the subsequent occurrence in the document, all references to "Fn_byte" would mean the recalculated value of "Fn_byte".

54.3.4.19 PSI5-S mailbox status register channel (PS_MBOX_SR_CHn)

Address: 0x019C +[n-1]*0x3C (n= 1 to 7) Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	F5_ERR	F5_OV
W															w1c	w1c
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	F5_READ	F4_ERR	F4_OV	F4_READ	F3_ERR	F3_OV	F3_READ	F2_ERR	F2_OV	F2_READ	F1_ERR	F1_OV	F1_READ	F0_ERR	F0_OV	F0_READ
W	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1647. PSI5-S mailbox status register channel (PS_MBOX_SR_CHn)

Table 1700. PS_MBOX_SR_CHn field descriptions

Field	Description
14 F5_ERR	1 Indicates that the message that has just been read from the PS_MRU_BUF2 and is to be stored in (MBOX[n], LOC5) by the DMA, has one or more _ERR bits set. 0 Indicates that the message that has just been read from the PS_MRU_BUF2 and is to be stored in (MBOX[n], LOC5) by the DMA, has ALL the "_ERR" bits as "0". This bit is the "OR" of the contents of the PS_MBOX_SR_IRQ register. It is updated when the corresponding message (with the CID = n and FID=5) is read from the MRU_BUF2 by the DMA. It is a w1c and software should clear it whenever it reads the message from the MBOX[n], LOC5. This bit is also writeable in ps_normal mode. **Note:** Also refer to *Figure 1669: IRQ[n] interrupts*, for bit field details.
15 F5_OV	1 Indicates that there is an unread message stored in MBOX[n], LOC5 which will be overwritten with the new message, that has just been read from the PS_MRU_BUF2 by the DMA. 0 No overwrite of unread message in MBOX[n], LOC5. It is a w1c and software should clear it whenever it reads the message from the MBOX[n], LOC5. This bit is also writable in ps_normal mode.
16 F5_READ	1 It indicates that the message that has just been read from PS_MRU_BUF2, will be stored in MBOX[n], LOC5. 0 No unread message in MBOX[n], LOC5. It is a w1c and software should clear it whenever it reads the message from the MBOX[n], LOC5. This bit is also writable in ps_normal mode.

Table 1700. PS_MBOX_SR_CHn field descriptions (continued)

Field	Description
17 F4_ERR	1 Indicates that the message that has just been read from the PS_MRU_BUF2 and is to be stored in (MBOX[n], LOC4) by the DMA, has one or more _ERR bits set. 0 Indicates that the message that has just been read from the PS_MRU_BUF2 and is to be stored in (MBOX[n], LOC4) by the DMA, has ALL the "_ERR" bits as "0". This bit is the "OR" of the contents of the PS_MBOX_SR_IRQ register. It is updated when the corresponding message (with the CID = n and FID=4) is read from the MRU_BUF2 by the DMA. It is a w1c and software should clear it whenever it reads the message from the MBOX[n], LOC4. This bit is also writable in ps_normal mode. **Note:** Also refer to *Figure 1669: IRQ[n] interrupts*, for bit field details.
18 F4_OV	1 Indicates that there is an unread message stored in MBOX[n], LOC4 which will be overwritten with the new message, that has just been read from the PS_MRU_BUF2 by the DMA. 0 No overwrite of unread message in MBOX[n], LOC4. It is a w1c and software should clear it whenever it reads the message from the MBOX[n], LOC4. This bit is also writable in ps_normal mode.
19 F4_READ	1 It indicates that the message that has just been read from PS_MRU_BUF2, will be stored in MBOX[n], LOC4. 0 No unread message in MBOX[n], LOC4. It is a w1c and software should clear it whenever it reads the message from the MBOX[n], LOC4. This bit is also writable in ps_normal mode.
20 F3_ERR	1 Indicates that the message that has just been read from the PS_MRU_BUF2 and is to be stored in (MBOX[n], LOC3) by the DMA, has one or more _ERR bits set. 0 Indicates that the message that has just been read from the PS_MRU_BUF2 and is to be stored in (MBOX[n], LOC3) by the DMA, has ALL the "_ERR" bits as "0". This bit is the "OR" of the contents of the PS_MBOX_SR_IRQ register. It is updated when the corresponding message (with the CID = n and FID=3) is read from the MRU_BUF2 by the DMA. It is a w1c and software should clear it whenever it reads the message from the MBOX[n], LOC3. This bit is also writable in ps_normal mode. **Note:** Also refer to *Figure 1669: IRQ[n] interrupts*, for bit field details.
21 F3_OV	1 Indicates that there is an unread message stored in MBOX[n], LOC3 which will be overwritten with the new message, that has just been read from the PS_MRU_BUF2 by the DMA. 0 No overwrite of unread message in MBOX[n], LOC3. It is a w1c and software should clear it whenever it reads the message from the MBOX[n], LOC3. This bit is also writable in ps_normal mode.
22 F3_READ	1 It indicates that the message that has just been read from PS_MRU_BUF2, will be stored in MBOX[n], LOC3 by the DMA. 0 No unread message in MBOX[n], LOC3. It is a w1c and software should clear it whenever it reads the message from the MBOX[n], LOC3. This bit is also writable in ps_normal mode.

Table 1700. PS_MBOX_SR_CHn field descriptions (continued)

Field	Description
23 F2_ERR	1 Indicates that the message that has just been read from the PS_MRU_BUF2 and is to be stored in (MBOX[n], LOC2) by the DMA, has one or more _ERR bits set. 0 Indicates that the message that has just been read from the PS_MRU_BUF2 and is to be stored in (MBOX[n], LOC2) by the DMA, has ALL the "_ERR" bits as "0". This bit is the "OR" of the contents of the PS_MBOX_SR_IRQ register. It is updated when the corresponding message (with the CID = n and FID=2) is read from the MRU_BUF2 by the DMA. It is a w1c and software should clear it whenever it reads the message from the MBOX[n], LOC2. This bit is also writable in ps_normal mode. **Note:** Also refer to *Figure 1669: IRQ[n] interrupts*, for bit fields details.
24 F2_OV	1 Indicates that there is an unread message stored in MBOX[n], LOC2 which will be overwritten with the new message, that has just been read from the PS_MRU_BUF2 by the DMA. 0 No overwrite of unread message in MBOX[n], LOC2. It is a w1c and software should clear it whenever it reads the message from the MBOX[n], LOC2. This bit is also writable in ps_normal mode.
25 F2_READ	1 It indicates that the message that has just been read from PS_MRU_BUF2, will be stored in MBOX[n], LOC2. 0 No unread message in MBOX[n], LOC2. It is a w1c and software should clear it whenever it reads the message from the MBOX[n], LOC2. This bit is also writable in ps_normal mode.
26 F1_ERR	1 Indicates that the message that has just been read from the PS_MRU_BUF2 and is to be stored in (MBOX[n], LOC1) by the DMA, has one or more _ERR bits set. 0 Indicates that the message that has just been read from the PS_MRU_BUF2 and is to be stored in (MBOX[n], LOC1) by the DMA, has ALL the "_ERR" bits as "0". This bit is the "OR" of the contents of the PS_MBOX_SR_IRQ register. It is updated when the corresponding message (with the CID = n and FID=1) is read from the MRU_BUF2 by the DMA. It is a w1c and software should clear it whenever it reads the message from the MBOX[n], LOC1. This bit is also writable in ps_normal mode. **Note:** Also refer to *Figure 1669: IRQ[n] interrupts*, for bit field details.
27 F1_OV	1 Indicates that there is an unread message stored in MBOX[n], LOC1 which will be overwritten with the new message, that has just been read from the PS_MRU_BUF2 by the DMA. 0 No overwrite of unread message in MBOX[n], LOC1. It is a w1c and software should clear it whenever it reads the message from the MBOX[n], LOC1. This bit is also writable in ps_normal mode.
28 F1_READ	1 It indicates that the message that has just been read from PS_MRU_BUF2, will be stored in MBOX[n], LOC1. 0 No unread message in MBOX[n], LOC1. It is a w1c and software should clear it whenever it reads the message from the MBOX[n], LOC1. This bit is also writable in ps_normal mode.

Table 1700. PS_MBOX_SR_CHn field descriptions (continued)

Field	Description
29 F0_ERR	1 Indicates that the message that has just been read from the PS_MRU_BUF2 and is to be stored in (MBOX[n], LOC0) by the DMA, has one or more _ERR bits set. 0 Indicates that the message that has just been read from the PS_MRU_BUF2 and is to be stored in (MBOX[n], LOC0) by the DMA, has ALL the "_ERR" bits as "0". This bit is the "OR" of the contents of the PS_MBOX_SR_IRQ register. It is updated when the corresponding message (with the CID = n and FID=0) is read from the MRU_BUF2 by the DMA. It is a w1c and software should clear it whenever it reads the message from the MBOX[n], LOC0. This bit is also writable in ps_normal mode. **Note:** Also refer to *Figure 1669: IRQ[n] interrupts*, for bit field details.
30 F0_OV	1 Indicates that there is an unread message stored in MBOX[n], LOC0 which will be overwritten with the new message, that has just been read from the PS_MRU_BUF2 by the DMA. 0 No overwrite of unread message in MBOX[n], LOC0. It is a w1c and software should clear it whenever it reads the message from the MBOX[n], LOC0. This bit is also writable in ps_normal mode.
31 F0_READ	1 It indicates that the message that has just been read from PS_MRU_BUF2, will be stored in MBOX[n], LOC0. 0 No unread message in MBOX[n], LOC0. It is a w1c and software should clear it whenever it reads the message from the MBOX[n], LOC0. This bit is also writable in ps_normal mode.

54.3.4.20 PSI5-S channel watchdog configuration register (PS_WD_CFGR_CHn)

Address: 0x01A0 + [n-1]*0x3C (n=1 to 7) Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	WDRST	WDCS	WDEN	0	WD_TO							
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	WD_TO															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1648. PSI5-S channel watchdog configuration register (PS_WD_CFGR_CHn)

Table 1701. PS_WD_CFGR_CHn field descriptions

Field	Description
4 WDRST	Resets watchdog counter for the channel This bit will reset the watchdog counter and the counter will be reloaded with the value of WD_TO and automatically start counting again. **Note:** It is also writable in PS_NORMAL mode.
5 WDCS	This will select either Trigger or the module clock for watchdog counter of the channel. Refer to *Figure 1672: Clock distribution in PSI5-S*. 0 ipg_clk_ps_wd clock 1 trig is selected as the clock.
6 WDEN	The watchdog counter for each channel can be started, stopped. 1 watchdog counter started. 0 watchdog counter stopped. It maintains its value. **Note:** This bit is also writable in PS_NORMAL mode.
8:31 WD_TO	This indicates the watchdog time out value. The watchdog generates an overrun error, in case the watchdog is not refreshed before the watchdog counter reached the WD_TO value. The Watchdog is refreshed in a different manner depending on whether the PSI5-S channel is in asynchronous mode or synchronous mode as described below: In Asynchronous mode: As soon as the IP enters the PS_NORMAL mode the watchdog for each channel is loaded with the PSI5_WD_CFGR_CH[n][WD_TO] value, and in case the watchdog is enabled then the counter starts immediately. Whether the WD has to be “refreshed (re-loaded)” or “not to be refreshed” is analyzed when the XCRC is calculated. In case the XCRC is correct the watchdog is re-loaded (It is not STOPPED), else the WD counter keeps on running normally eventually leading to a watchdog overrun error. In case of watchdog overrun error the counter is refreshed. In Synchronous Mode: As soon as the IP enters the PS_NORMAL mode, the watchdog for each channel is loaded with the PSI5_WD_CFGR_CH[n][WD_TO] value and in case the watchdog is enabled then the counter starts immediately. Thereby it is re-loaded, either on the occurrence of a sync pulse or the watchdog overrun error. In case the event for this load is the Sync Pulse then it immediately starts counting again and keeps on counting till it is stopped when the “Packet_counter” reaches the count of “total number of configured slots”. The “Packet_counter” here is a counter that keeps track of the number of configured (enabled) slots. It is incremented on the reception of each UART packet with a “CID” and “FID” such that PS_MSGA_CHCID[FFID_byte] is not equal to “0”. The packet counter is however incremented ONLY if the XCRC of the received UART packet is correct else it is not incremented. In case the “Packet Counter” does not reach the “expected packet count” within the “WD timeout configured“, the WD overrun error is generated. In case of a WD overrun error, the counter is stopped and does not start till a Sync Pulse is encountered. In both the above modes, the watchdog can be always refreshed using a software reload. **Note:** The watchdog counter is enabled ONLY if the channel is enabled.

54.3.4.21 PSI5-S DDSR trigger offset register channel (PS_DDTRIG_OFFR_CHn)

Address: 0x01A4 + [n-1]*0x3C (n=1 to 7) Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	DDTRIG_OFFR															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1649. PSI5-S DDSR trigger offset register channel (PS_DDTRIG_OFFR_CHn)

Table 1702. PS_DDTRIG_OFFR_CHn field descriptions

Field	Description
16:31 DDTRIG_OFFR	These bits configure the delay between the “shift trigger” of the various DDSRs across different channels. The value in this register governs the delay after which the specific DDSR would be triggered once the Global Shift trigger (PS_GLCR[GL_DDSR_TRIG]) is written to “1” and the corresponding PS_E2SCR_CH[n][GL_TRIG_SEL] is set to “1” for that channel. There is an internal counter which is clocked on the “ipg_clk_ps_ddtrig” clock. The counters count up to the value as programmed in the PS_DDTRIG_PERR_CH[n] registers after which they are reset. At each reset a shift trigger is generated for the DDSR. The “start” of these counters is delayed based on the value programmed in the PS_DDTRIG_OFFR_CH[n] register.

54.3.4.22 PSI5-S DDSR trigger period register channel (PS_DDTRIG_PERR_CHn)

Address: 0x01A8 + [n-1]*0x3C (n=1 to 7) Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	DDTRIG_PERR															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1650. PSI5-S DDSR trigger period register channel (PS_DDTRIG_PERR_CHn)

Table 1703. PS_DDTRIG_PERR_CHn field descriptions

Field	Description
16:31 DDTRIG_PERR	These bits configure the “shift trigger” period for the DDSR of that specific channel. The value in this register governs the period with which the data for the DDSR of that particular channel would be shifted out. There is an internal counter which is clocked on the “ipg_clk_ps_ddtrig” clock. The counters count up to the value as programmed in the PS_DDTRIG_PERR_CH[n] registers after which they are reset. At each reset a shift trigger is generated for the DDSR. The “start” of these counters is delayed based on the value programmed in the PS_DDTRIG_OFFR_CH[n] register. **Note:** This register should be programmed to be greater than or equal to 2.

54.3.4.23 PSI5-S ECU to sensor control register (PS_E2SCR_CHn)

Address: 0x01AC + [n-1]*0x3C (n=1 to 7) Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0						0								CH_TRIG	GL_TRIG_SEL
W		CMD							ACMD							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	DEFAULT_SYNC	DDSR_SHIFT_SEL	0	DDSR_CLK_SEL	CMDTR_SW_CTRL	0	SYNCHRO_OVF_IE	0	CMDTR_NWRT_IE	CMDPR_BZY_IE	DDSR_RDY_IE	0	0	CMD_TYPE		
W			DDSR_CLR													
Reset	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0

Figure 1651. PSI5-S ECU to sensor control register (PS_E2SCR_CHn)

Table 1704. PS_E2SCR_CHn field descriptions

Field	Description
1:5 CMD	Bits for the ECU-to-sensor “CMD” format. They refer to the command send to the UART Tx logic, when a “1” is shifted from the DDSR register.
7:11 ACMD	Bits for the ECU-to-sensor “ACMD” format. They refer to the command send to the UART Tx logic, when a “0” is shifted from the DDSR register.

Table 1704. PS_E2SCR_CHn field descriptions (continued)

Field	Description
14 CH_TRIG	This controls that the DDSR of the specific channel is triggered locally. This bit controls the shifting when PS_E2SCR_CHn[GL_TRIG_SEL] is 0. 1 Start the “shift trigger” of the DDSR. 0 Stop the DDSR from shifting the commands. The counters corresponding to DDTRIG_PERR and the DDTRIG_OFFR are reset. **Note:** This bit is also writable in PS_NORMAL mode.
15 GL_TRIG_SEL	This bit controls whether the DDSR shift trigger is a global trigger or a local channel trigger. 1 The DDSR shift trigger is a global trigger dependent on PS_GLCR[GL_DDSR_TRIG]. 0 The DDSR shift trigger is a local channel trigger dependent on the bit CH_TRIG.
16 DEFAULT_SYNC	Decides the value to which the DDSR should default to when PS_E2SSR_CHn[DDSR_RDY] == 1. When PS_E2SSR_CHn[DDSR_RDY] == 1 then the default shift (whether it is CMD or ACMD) is based on the value of this bit.
17 DDSR_SHIFT_SEL	DDSR Shift Selection This is used to select the shift trigger for the DDSR registers. 0 The shift trigger is from internal DDSR counters which are clocked from either the trig or the ipg_clk_ps_ddtrig. 1 The input signal trig directly acts as the shift trigger of the DDSR registers. Refer to *Figure 1672: Clock distribution in PSI5-S* for more details.
18 DDSR_CLR	Used for rejecting the contents of the DDSR register. As soon as this bit is written to “1” the contents of DDSR are immediately rejected and defaulted to “0” after the completion of the current ACMD or the CMD transmission. PS_E2SSR_CHn[DDSR_RDY] goes to 1 and value of PS_E2SCR_CHn[DEFAULT_SYNC] starts getting shifted. This bit is one shot (W1S). **Note:** This bit is also writable in PS_NORMAL mode.
19 DDSR_CLK_SEL	Selects which clock clocks shift logic of the DDSR, for shifting the bits for command transmission. 0 ipg_clk_ps_ddtrig clock 1 trig is selected as the clock.
20 CMDTR_SW_CTRL	This bit decides that once the command is ready for transmission (indicated by the setting PS_E2SSR_CHn[CMDPR_BZY] to 1), then when should the actual transmission start: 0 The actual transmission of command remains suspended, even though the command is ready in the DDSR. 1 The command transmission starts once the PS_E2SSR_CHn[CMDPR_BZY] becomes 1, and the internal shift logic is available. **Note:** This bit is also writable in PS_NORMAL mode.
22 SYNCHRO_OVF_IE	Synchro overflow interrupt enable 1 Generate an interrupt when PS_E2SSR_CHn[SYNCHRO_OVF] is set to “1” 0 No interrupt is generated when PS_E2SSR_CHn[SYNCHRO_OVF] is set to “1”

Table 1704. PS_E2SCR_CHn field descriptions (continued)

<table>
<tr><th>Field</th><th>Description</th></tr>
<tr><td>24
CMDTR_NWRT_IE</td><td>Interrupt Enable for DDSR being attempted to be written when it is still not empty, that is PS_E2SSR_CHn[DDSR_RDY] == 0 yet an attempt to write to DDSR is made.
1 Enable the interrupt
0 Disable the interrupt
Note: This bit is also writable in PS_NORMAL mode.</td></tr>
<tr><td>25
CMDPR_BZY_IE</td><td>Interrupt Enable for DDSR getting updated with the internally processed complete command (with CRC, stuff bits, start bits getting appended)
1 Enable the interrupt
0 Disable the interrupt
Note: This bit is also writable in PS_NORMAL mode.</td></tr>
<tr><td>26
DDSR_RDY_IE</td><td>Interrupt Enable for DDSR getting empty and ready for receiving new command.
1 Enable the interrupt
0 Disable the interrupt
Note: This bit is also writable in PS_NORMAL mode.</td></tr>
<tr><td>29:31
CMD_TYPE</td><td>
<table>
<tr><th>CMD_TYPE</th><th>PSI5 Frame</th><th>Number of bits writable by the Application in the DDSR</th></tr>
<tr><td>“000” - 0</td><td>Short Frame with 31 “1s” as the start condition*</td><td>6 LSBs of DDSR_L</td></tr>
<tr><td>“001” - 1</td><td>Short Frame with 5 “0s” as the start condition*</td><td>6 LSBs of DDSR_L</td></tr>
<tr><td>“010” - 2</td><td>Long Frame with 31 “1s” as the start condition*</td><td>16 LSBs of DDSR_L</td></tr>
<tr><td>“011” - 3</td><td>Long Frame with 5 “0s” as the start condition*</td><td>16 LSBs of DDSR_L</td></tr>
<tr><td>“100” - 4</td><td>X-Long Frame with 31 “1s” as the start condition*</td><td>22 LSBs of DDSR_L</td></tr>
<tr><td>“101” - 5</td><td>X-Long Frame with 5 “0s” as the start condition*.</td><td>22 LSBs of DDSR_L</td></tr>
<tr><td>“110” - 6</td><td>XX-Long</td><td>24 LSBs of DDSR_L</td></tr>
<tr><td>“111” - 7</td><td>Illegal</td><td></td></tr>
</table>
* The start condition (31 “1s” or 5 “0s”) is automatically taken care by the hardware and should NOT be written to the registers as part of the command; neither is this visible in any register.
</td></tr>
</table>

54.3.4.24 PSI5-S ECU to sensor status register (PS_E2SSR_CHn)

Address: 0x01B0 + [n-1]*0x3C (n=1 to 7) Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	SYNCHRO_OVF	0	CMDTR_NWRT	CMDPR_BZY	DDSR_RDY	0	0	0	0	0
W							w1c		w1c	w1c	w1c					
Reset	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0

Figure 1652. PSI5-S ECU to sensor status register (PS_E2SSR_CHn)

Table 1705. PS_E2SSR_CHn field descriptions

Field	Description
22 SYNCHRO_OVF	This bit gets set whenever due to any reason (like too less DDTRIG period), sync pulse of a channel comes before the previous sync pulse of the same channel has actually shifted its data. It can be used to detect sync pulse overflow. If PS_E2SCR_CHn[SYNCHRO_OVF_IE] bit is set to “1” then this can also be used to generate an interrupt on the ipi_ps_e2s_ch[n] line where “n” is the specific channel number. 1 Synch Pulse overflow has occurred for the specific channel. 0 No synch pulse overflow has occurred in the specific channel.
24 CMDTR_NWRT	Status of Command written to the DDSR: 1 Command written to the DDSR is rejected as an attempt to write to it has been made when DDSR_RDY == 0. 0 Command written to the DDSR has been accepted for processing.

Table 1705. PS_E2SSR_CHn field descriptions (continued)

Field	Description
25 CMDPR_BZY	Command Processing Busy Status This bit along with the DDSR_RDY bit can be used to check the status of the command that is being processed in the DDSR. 1 DDSR is ready with the processed command complete with CRC/start bits/stuff bits.The transmission of the same would start if PS_E2SCR_CHn[CMDTR_SW_CTRL] == 1. For this status DDSR_RDY should also be read as “0”. 0 DDSR is busy with command processing. For this status DDSR_RDY should also be read as “0”. Note that when DDSR_RDY goes to “1” then this bit goes to “0”. So it represents the above status conditions ONLY when DDSR_RDY is “0”.
26 DDSR_RDY	Status for DDSR getting empty and ready for receiving new command. 1 DDSR is empty and ready for receiving a new command. 0 DDSR is not ready and is busy with either the command processing or the command transmission.

54.3.4.25 PSI5-S channel1 ECU to sensor downstream data shift register high (PS_DDSR_H_CHn)

Address: 0x01B4 + [n-1]*0x3C (n=1 to 7) Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	DDSR_H										
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1653. PSI5-S channel1 ECU to sensor downstream data shift register high (PS_DDSR_H_CHn)

Table 1706. PS_DDSR_H_CHn field descriptions

Field	Description
21:31 DDSR_H	Upper High bits of the 43 bit complete DDSR register. These bits are updated by the hardware and software cannot write to these bits. They can be read by the software to check for the processed command after the command is written to the DDSR by the application, the DDSR_RDY is cleared and the PS_E2SSR_CHn[CMDPR_BZY] goes to “1”.

54.3.4.26 PSI5-S channel1 ECU to sensor downstream data shift register low (PS_DDSR_L_CHn)

Address: 0x01B8 + [n-1]*0x3C (n=1 to 7) Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	DDSR_L1								DDSR_L0							
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	DDSR_L0															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1654. PSI5-S channel1 ECU to sensor downstream data shift register low (PS_DDSR_L_CHn)


Table 1707. PS_DDSR_L_CHn field descriptions

Field	Description
0:7 DDSR_L1	8 bits of the DDSR_L that can only be read by the Application. These 8 bits are automatically updated by the hardware. They can be read by the software to check for the processed command after the command is written to the DDSR by the application, the DDSR_RDY is cleared and the PS_E2SSR_CHn[CMDPR_BZY] goes to “1”.
8:31 DDSR_L0	Lower 24 bits of the DDSR register that are written by the Application as well as updated by the hardware once the command processing is over. Though all the 24 bits can be written by the software, yet only those number of bits as governed by PS_E2SCR_CHn[CMD_TYPE] are actually taken for processing. This register can be read by the software to check for the processed command, after the command is written to the DDSR by the application, the DDSR_RDY is cleared and the PS_E2SSR_CHn[CMDPR_BZY] goes to “1”. **Note:** These bits are also writable in the PS_NORMAL mode.

54.4 Functional description

The PSI5 is a communication protocol for peripheral inertial, pressure, temperature, and position sensors. These sensors are connected to the ECU by just two wires, using the same lines for power supply and data transmission. The UART compatible transceiver (present externally) provides a pre-regulated voltage to the sensors and reads in the transmitted sensor data. *Figure 1655* shows a point-to-point connection for sensors 1 and 2 and bus configuration for sensors 3 and 4.

Figure 1655. System setup (peripheral sensor connected to device)




ECU (Electronic Control Unit) is comprised of PSI5-S digital interface and the UART compatible PSI5 transceiver (present externally). The PSI5-S digital interface communicates with the PSI5 Transceiver though the UART interface as shown in *Figure 1655*. When conducting the Sensor To ECU communication, the external transceiver converts the sensor data to the UART packet format before sending it to the PSI5-S module. The IP extracts the PSI5 Frames from the input UART Packet.

54.4.1 PSI5-S UART message structure

The transceiver sends a UART message packet consisting of between three to six UART bytes which contains information to allow rebuilding of the PSI5 message as well as the message itself and has a CRC which protects the complete packet (XCRC).

Each byte is made up of one start bit, eight data bits and one stop bit - no parity is included in the UART byte. *Figure 1656* shows the PSI5-S UART packet structure.

Figure 1656. PSI5-S packet structure



The UART packet is made up of the following:

- MSGnHEADER: This is the message header byte which includes the indication of which channel the PSI5 message was received on (3-bit CID), the slot on that channel in which the message was received (3-bit FID) and transceiver error indication bits (2-bit E).
- PSI5 DATA bytes - minimum one, maximum four, depending on the data payload region of the PSI5 message (8 - 28 bits) and whether parity (1-bit) or CRC (3-bit) is configured for the PSI5 message. In the above example shown in *Figure 1656* it is taken as 28 bits and 4 UART bytes are shown (UART2-UART5). Messages having CID and FID both as “0s” do not have the CRC/Parity field in them. Such messages only have the message header, payload and the XCRC fields.
- XCRC- 6-bits - This is the extended CRC which protects the UART packet. Note that any bits between the end of the PSI5 message payload and the XCRC are ‘stuffed’ with ‘0’s. This can also be seen in *Figure 1656*. For details about XCRC handling, refer to *Section 54.4.2.5*.
- Example to calculate the minUARTbytes (for messages NOT having CID and FID both as 0):
  - Fn_payload = 14
    with PSI5 CRC option: TMPL = 8+14+3+6=31, minUARTbytes=CEIL(3.8)=4
    These input data stream is interpreted as
    UART1(header), UART2(D[0:7]), UART3(D[8:13], CRC[2:1]),
    UART4(CRC[0],0,XCRC[0:5])
  - Fn-payload = 13
    with PSI5 Parity option: TMPL = 8+13+1+6=28, minUARTbytes=CEIL(3.5)=4
    These input data stream is interpreted as
    UART1(header), UART2(D[0:7]), UART3(D[8:12],Paritybit,00),
    UART4(00,XCRC[0:5]).

Note: The “0” stuffing between the parity bit and the XCRC. The XCRC is always in the last 6 bits of the last byte.

- Example to calculate the minUARTbytes (for messages having CID and FID both as 0):
  - F0_payload = 8
    TMPL = 8+8+0+6=22, minUARTbytes=CEIL(2.75)=3
    These input data stream is interpreted as
    UART1(header), UART2(D[0:7]), UART3(00,XCRC[0:5]).
  - F0_payload = 10
    TMPL = 8+10+0+6=24, minUARTbytes=CEIL(3)=3
    These input data stream is interpreted as
    UART1(header), UART2(D[0:7]), UART3(D[8:9],XCRC[0:5])

54.4.2 PSI5 received message handling

The PSI5 message (UART Type) received from sensors (through the external UART Transceiver) is handled internally to the PSI5-S IP by three separated parts:

- PSI5 message extraction:

  This decides when a UART packet has been received with the correct header byte, and then how to extract the information from this UART packet form a complete PSI5 message.
- PSI5 “recoverable” and “unrecoverable messages”:

  This differentiates the PSI5 messages received above, into “recoverable” and “unrecoverable” messages.
- PSI5 message storage and Mailbox transfer:

  This ensures the transfer of the PSI5 message to the correct location in the system RAM, once the PSI5 message has been correctly differentiated into “recoverable” and “unrecoverable” messages.

Following sections detail the above 3 parts.

54.4.2.1 PSI5 message extraction

Once a UART start bit is detected after the idle timeout (the idle time between message packets on the UART interface, that is the number of bit times between message packets in the range of at least 1 to 16, configurable in the UART module through the PS_UARTPTO register) has occurred, the UART bytes are subsequently sampled. They are being received by an internal state machine in the MRU, which checks for the formation of a complete UART packet, its coherence and extraction of the PSI5 message from the UART packet. Also, refer to *Figure 1657* for further understanding of this section. Each UART packet that is received can be considered as “recoverable” or “unrecoverable”. Demarcation between the two is explained subsequently. Following are the sequence of steps performed as each UART byte is being received:

1. There is a 6 byte UART message input buffer into which the UART bytes from the UART Rx register are written as they are received. A 3-bit UART message counter is incremented on the reception of each byte in UART message packet that is each UART byte received between idle time counter indications.
2. All the subsequent UART bytes in the UART packet are stored internally till any of the following events occurs:
   - UART Timeout that is bus idle time is detected.
   - Framing Error from the UART.
   - Number of UART bytes that are received as reported through the UART message counter described in *1.* above exceed 6.
   - STOP mode request mode is asserted. Refer to *Section 54.1.4.1*, for further details.
3. As soon as any of the events described in *2.* above occur, it is assumed that a complete UART packet has been received. The XCRC is then calculated immediately on the received UART packet. Refer to *Section 54.4.2.5*, for details about XCRC. If there is an XCRC error the message is assumed to be “unrecoverable” and it is sent to

$MBOX_0$, LOC_1.The timestamp of the message is captured as is described in *Section 54.4.4*.The watchdog error is captured as is described in *Section 54.4.5*.

4. If there is NO XCRC error, then the CID and FID are extracted from the header byte, and the configured length of the message is determined from the configuration in PSI5 Channel*n* Message Configuration Register A. Following steps are performed.
   - The FID and the CID from the header byte is transferred directly to the PSI5 Frame status word.
   - The transceiver error flags (E0, E1) are transferred directly to the PSI5 Frame status word.
   - The message is then analyzed to see whether it is “LEGAL” or “ILLEGAL.
   - Following are the conditions for a “LEGAL” message:
     When the CID and the FID of the received message are both “0s” and PS_MSGA_CH0[F0_byte] is NOT “0” OR
     When the data of an Asynchronous Enabled channel is received with FID = 0 and $PS_MSGA_CH_{CID}$[F0_byte] is NOT “0” OR
     When the data of a Synchronous Enabled channel is received with legal FIDs (0 to 5) and if the received FID is such that the corresponding $PS_MSGA_CH_{CID}[F_{FID}_byte]$ is NOT 0.
   - Any received message that does not satisfy the above condition is considered as “ILLEGAL”. Illegal Messages are also treated as “unrecoverable” messages and are sent to $MBOX_0$, LOC_1.
     Example can be a message with CID as 0 but FID as 1(illegal because Channel0 is asynchronous and can only have FID equal to 0 messages) or a message received for an enabled synchronous channel but having an FID equal to 7 (illegal because FID as 7 is not a legal Frame ID).
   - The timestamp of a Legal/Illegal message is captured as is described in *Section 54.4.4*. The watchdog error is captured as is described in *Section 54.4.5*.
   - The number of UART bytes received in the UART message packet is compared with the number specified in Message Configuration Register A for the channel indicated by CID and FID in the header byte. If the number of bytes indicated by the message counter does not match $PS_MSGA_CH_{CID}[F_{FID}_byte]$ field, then the status bit N_Err within the PSI5 Frame status word is set. The above “number of bytes received” check is not carried out for an “illegal message”.
5. The PSI5 message payload is checked using the PSI5 CRC or parity as per the configuration. Whether the CRC or parity check is correct or not, the PSI5 message payload is written to the PSI5 Sensor Data word and the CRC or parity is written to the PSI5 Frame Status word. Note that the messages which have CID and FID both as “0”, are not checked for CRC or parity error. The CRC/Parity error status bits remain “0” for such messages.This above check is NOT done for “illegal messages”.

54.4.2.2 PSI5 “recoverable and unrecoverable” messages

Based on *Section 54.4.2.1: PSI5 message extraction*, a message is considered “unrecoverable”, if the XCRC is incorrect or it is an “illegal message”, else the message is considered “recoverable”. “Unrecoverable” message indicates that an error has been detected during the assembling phase of the UART packet that is during the formation of the UART packet from the individual UART bytes. “Unrecoverable” messages are always stored in PSI5 mailbox $MBOX_0$, LOC_1 in system RAM. “Recoverable” messages are always stored in the Mailbox location pointed out by the CIDn and the corresponding FID fields.

Figure 1657 describes the treatment of the “Recoverable” and “Unrecoverable” messages. It also details the setting of the various error flags. The various cases for a new PSI5 message reception are:


- Idle Timeout occurrence
- Framing Error Occurrence

  As soon as a framing error has occurred, all the UART packets sampled till that instance are assembled to form a PSI5 packet and are transferred to the MRU buffer. The state machine starts sampling the next UART byte only after the occurrence of an idle Time Out from the UART or after a reset or if the mode of the IP is changed (PS_NORMAL to PS_CONFIG/PS_DISABLE/UART_STANDALONE and then back to PS_NORMAL) or if a stop mode is entered and then exited.
- Number of UART bytes received exceed 6

  In this case any UART bytes received after the 6th byte, are totally rejected by the internal PSI5-S state machine. The state machine starts sampling the next UART byte only after the occurrence of an idle Time Out from the UART or after a reset or if the mode of the IP is changed (PS_NORMAL to PS_CONFIG/PS_DISABLE/UART_STANDALONE and then back to PS_NORMAL) or if a stop mode is entered and then exited.
- STOP mode entry

  Refer to *Section 54.1.4.1*. Stop mode entry causes the flushing of the internal PSI5 message buffer and this event is treated like new message completion. Exiting from the stop mode resets the state machine and it becomes ready to respond to the next UART packet. The next UART packet is taken as the header byte of a new PSI5 message. The stop mode, as an event for a new PSI5 message formation is not shown in *Figure 1657*.

Figure 1657. PSI5-S message handling and error flags



Once the message has been correctly deciphered as “Recoverable” or “Unrecoverable” and the various error flags have been set then the Message is finally transferred to the MRU buf2. Once the corresponding message has been read from the MRU buf2 the bits in the “PS_MBOX_SR_CH[n]” register are set appropriately. This aids the application to correctly read the concerned message from the Mailbox. *Section 54.4.2.3* describes the PSI5 Message Storage and detection in detail.

54.4.2.3 PSI5 message storage and mailbox transfer

Once the message has been correctly deciphered as “recoverable” or “unrecoverable” and the various status bits are set, it is then transferred to the MRU output buffer. The MRU output buffer is a 2 stage buffer differentiated as MRU Buf1 and MRU Buf2. The MRU buf1 is composed of 3, 32-bit registers while the MRU buf2 is composed of 4, 32-bit registers. *Figure 1658* shows the structure of MRU buf1. It is composed of three internal registers. These registers are not in the addressable space of the IP. When the internal state machine has correctly decoded the PSI5 message, it is transferred to MRU buffer1. It serves to hold the PSI5 message until it is transferred to MRU buf2.

Figure 1658. MRU buf1 structure





Figure 1659 shows the structure of MRU buf2. MRU buf2 has one extra location as compared to MRU buf1. This extra location (MRU buf2 Reg0) contains the address of the Mailbox location, where the message contained in the rest of the three locations of MRU buffer2 is to be placed. This specific MRU buf2 structure aids the DMA to perform linked scatter-gather data transfer from the IP. The extra location in the MRU buf2 is automatically updated by the hardware and provides the destination address for the message. This destination is the Mailbox Address at which the message (stored in MRU buf2 (Reg1-Reg3) is to be transferred by the DMA. This destination address is calculated by the IP based on ChID in the message header (or ChID0 in the case of an unrecoverable message), the FID in the message header and Base address of the mailbox in system RAM (provided by CH_BASE_ADDR) register.

Figure 1659. MRU buf2 structure



MRU buf2 is in the addressable space of the IP and is read by the DMA when the corresponding DMA request is asserted. The PSI5 message is transferred from the MRU buf1 to the MRU buf2 only when the MRU buf2 has been read completely by the DMA, that is all the 4 locations of the MRU buffer2 have been read by the DMA, for the corresponding PSI5 message.

Following are the sequence of operations that are performed, before the message in MRU buf2, gets ready to be accessed by the DMA:

1. The IP decodes the message as detailed in *Section 54.4.2.1: PSI5 message extraction* and *Section 54.4.2.2: PSI5 "recoverable and unrecoverable" messages*.
2. The corresponding message is available in MRU buf1 along with the various status bits latched internally in the IP. Externally, no interrupt is generated and neither are any status bit updated, when the message is transferred to MRU buf1.When the message is transferred to MRU buf1 a 3 bit DCI (data consistency indicator is added). The DCI is a 3-bit counter that is counted on a reception of each new message in MRU buf1.
3. The IP checks whether MRU buf2 is empty. If it is empty, then the MRU buf1 "Reg1 to Reg3" contents are transferred to the MRU buf2 "Reg1 to Reg3". The corresponding interrupts (except the Message Read from MRU) are also asserted based on the Interrupt Enable settings. Based on the PSI_CH_BASE_ADDR, the CID, FID values and whether an "unrecoverable message" has been received, the IP calculates the contents of MRU buf2 Reg0 register.
   - If CID == 0 then the "MRU buf2 Reg0" contains the Mailbox Location corresponding to MBOX0, LOC0.
   - If "unrecoverable message" is received then "MRU buf2 Reg0" contains the Mailbox Location corresponding to MBOX0, LOC1.
   - In all other cases "MRU buf2 Reg0" contains the Mailbox location corresponding to the $MBOX_{CID}$, LOC_{FID}.
4. Once the calculations in "*3.*" are done, the IP asserts the DMA request for Access 1. In DMA Access 1, the DMA reads the first location (MRU buf2 Reg0) of the MRU buf2. This single 32-bit access writes the content of MRU buf2 Reg0 into the destination address for the DMA channel performing the second access (Access 2). Access 2 is initiated by the DMA once the Access1 transfer is complete. Access 2 is composed of 3, 32-bit accesses of MRU buf2 and it writes the reconstructed PSI5 message along with its status and timestamp to the mailbox, starting at the destination address provided by Access 1.In Access2 the DMA reads the MRU buf2 Reg1, Reg2 and Reg3 in that order.
5. The application can read the PS_MBOX_SR_CH[n] register to get an indication to which mailbox location (or locations) the DMA would transfer the message. Note that "DMA transfer complete" bit/interrupt of the DMA indicates to the application, that the message read by the DMA from the IP has actually been written to the Mailbox.
6. The application should clear the corresponding "Fn_read" bits in the PS_MBOX_SR_CH[n] register once the application has read the corresponding message from the Mailbox. If a PSI5 message gets written to a Mailbox location, with "Fn_read" bit still set at the time at which the DMA has started the Acces1, then the corresponding "Fn_OV" bits are set in the PS_MBOX_SR_CH[n] register.
7. Reference to "*3.*" above, if the MRU buf2 has a pending message and the MRU buf1 also has a message that is ready to be transferred to the MRU buf2 and then a new message gets ready to be written to MRU buf1, then the previous message in MRU buf1 gets overwritten by the new message. The MRU overwrite interrupt is also generated with the setting of the corresponding register bit in the PS_GLSR register. PS_GLSR register contains the CID and the FID of the message that got overwritten by the new message in MRU buf1.
8. When writing an unrecoverable message to the PSI5 mailbox CID0, with the XCRC_ERR bit set, the timestamp that will be used will be the one which is captured at the time XCRC_ERR bit is set. When the unrecoverable message is due to an "illegal message", then the timestamp used would be the one which is captured on the

reception of any message that is always captured at the end of the header byte of every message.

9. In Asynchronous mode, FID will always be configured to be “0” and the module will use the PSI5 Mailbox for the channel (identified by CID in header) as a ring buffer, incrementing the destination address for each message received and saving up to the last six messages received. The bits of the PS_MBOX_SR_CH[n] register will still indicate the status of each location of the Ring Buffer. The software has to still clear the six bits of this register when it reads the Mailbox location else the overwrite bits would be set in the PS_MBOX_SR_CH[n] register. The message identification mechanism allows software to identify the latest message received.

54.4.2.4 PSI5-S data payload CRC recalculation

Error detection is realized by a single bit even parity (recommended for 10 or fewer bits) or a 3-bit CRC (recommended for long data words). The transmission error detection is selectable (by frame configuration register) as:

- 1-bit even parity
- 3-bit CRC

The generator polynomial of the CRC is $g(x)=1+x+x^3$ with a binary CRC initialization value of 111. The transmitter extends the data bits by three 0s (as MSBs). This augmented data word is fed (LSB first) into the shift registers of the CRC check. Start bits are ignored in this check. When the last zero of the augmentation is calculated on the input adder and the result is shifted, the buffer registers contain the CRC checksum. These three check bits are transmitted in reverse order (MSB first: C2, C1, C0).

Figure 1660. CRC calculation scheme




Table 1708. CRC calculation (at transmitter side)

Sensor Data (LSB first)		0	1	1	1	0	1	1	1	0	0	0	0	0
C0	1	1	0	1	1	0	0	0	0	1	1	1	0	0
C1	1	0	0	0	1	1	1	1	1	1	0	0	1	0
C2	1	1	0	0	0	1	1	1	1	1	1	0	0	1

Table 1709. Transmitted and received sensor data

Transmitted Sensor Data	S0	S1	D0	D1	D2	D3	D4	D5	D6	D7	D8	D9	C2	C1	C0
	0	0	0	1	1	1	0	1	1	1	0	0	1	0	0

Table 1709. Transmitted and received sensor data (continued)

Received Sensor Data	S0	S1	D0	D1	D2	D3	D4	D5	D6	D7	D8	D9	C2	C1	C0
	0	0	0	1	1	1	0	1	1	1	0	0	1	0	0

Table 1710. CRC re-calculation (at receiver side)

Sensor Data (LSB first)		0	1	1	1	0	1	1	1	0	0	1	0	0
C0	1	1	0	1	1	0	0	0	0	1	1	0	0	0
C1	1	0	0	0	1	1	1	1	1	1	0	0	0	0
C2	1	1	0	0	0	1	1	1	1	1	1	0	0	0

Syndrome = 000 → Transmission successful

The correct transmission is checked by the PSI5 receiver by comparing the syndrome (content of the shift register after reception of both data bits and CRC bits) with the zero vector. For error free reception, all shift registers have to be zero.


54.4.2.5 PSI5-S XCRC handling

The XCRC calculation is triggered on any of the following events (which also indicate the reception of a new UART packet):

- UART idle timeout
- number of UART bytes exceed 6
- UART Framing error
- STOP mode assertion (refer to *Section 54.1.4.1*)

When any of the above events occur, the internal XCRC calculator becomes active. Each UART byte that is received, passes through the XCRC calculator on a bit by bit basis, starting from the header byte to the expected XCRC byte. The XCRC is assumed to be the last 6 bits of the last UART byte that is received before the occurence of any of the above events. *Figure 1661* shows the XCRC calculation algorithm.

Figure 1661. XCRC calculation



The UART bytes are shifted starting from the received header to data packets to the XCRC packet. Each of these UART bytes is shifted LSB first into this XCRC calculator. Once all the


bytes as denoted by the Fn bytes have been received and the Fnth packet (XCRC) has been shifted completely through this XCRC calculator and if XCRC[5:0] is equal to “0” then it denotes that the XCRC check has passed else there is an XCRC error and the XCRC_ERR bit is set.

The CRC polynomial used is “x6+x4+x3+1” with a binary initialization value of XCRC[5:0] = “010101”.

54.4.3 ECU-to-sensor communication

The IP send the commands for the ECU to Sensor communication in terms of UART bytes. It expects the external transceiver to correctly interpret the commands and then generate the appropriate logic 0 or logic 1 on the PSI5 bus. Following are the various PSI5-S ECU to Sensor commands supported by the IP, as shown in *Figure 1662*.

Figure 1662. Standard frame formats supported



- Short: It consists of the following data stream (Order of transmission from IP is Left to Right. Thus C0 comes out Last) -- “010”, S, “A0,A1,A2”, S, “F0,F1,F2”, S, “C2,C1,C0” where “010” is the start sequence “S” is the stuff bit(1), A0-A2 is the sensor address, F0-F2 are the functional codes and “C2-C0” is the CRC. Refer to *Figure 1662* for the frame structure.
  - The CRC polynomial used is $x3 + x + 1$ with a binary initialization value of “111(C2:C0)”.
  - The transmitter extends the data bits by three zeros (as MSBs).
  - The CRC calculator is fed LSB first. Thus for CRC calculation the sequence given is [A0...A2, F0...F2, “000”] with “A0” being given first and “0” as the last. When the last zero of the augmentation is calculated on the input adder and the result is shifted, the CRC calculation has been achieved.
  - When mapping this sequence to the DDSR register bits for calculating the CRC; then it becomes (PS_DDSR[0], PS_DDSR[1]...PS_DDSR[5], 000) with PS_DDSR[0] being fed first in the CRC calculator.
- Long (4bit Data Nibble): It consists of the following data stream (Order of transmission from IP is Left to Right. Thus C0 comes out Last) -- “010”, S, “A0,A1,A2”, S, “F0,F1,F2”, S, “X0,X1,X2”, S, “X3,X4,X5, S, “D0,D1,D2”, S,“D3,C2,C1”, S, “C0” where “010” is the start sequence “S” is the stuff bit(1), A0-A2 is the sensor address, F0-F2 are the functional codes, “X0-X5” is the Range Address, “D0-D3” is the data and “C2-C0” is the CRC. Refer to *Figure 1662* for the frame structure.
  - The CRC polynomial used is $x3 + x + 1$ with a binary initialization value of “111(C2:C0)”.
  - The transmitter extends the data bits by three zeros (as MSBs).
  - The CRC calculator is fed LSB first. Thus for CRC calculation the sequence given is [A0...A2, F0...F2, X0...X5, D0...D3, “000”] with “A0” being given first and “0” as the last. When the last zero of the augmentation is calculated on the input adder and the result is shifted, the CRC calculation has been achieved.
  - When mapping this sequence to the DDSR register bits for calculating the CRC; then it becomes (PS_DDSR[0], PS_DDSR[1]....PS_DDSR[15], 000) with PS_DDSR[0] being fed first in the CRC calculator.
- Long (8bit Data Word): It consists of the following data stream (Order of transmission from IP is Left to Right. Thus C0 comes out Last) Data Stream - “010”, S, “A0,A1,A2”, S, “F0,F1,F2”, S, “X0,X1,D0”, S, “D1,D2,D3, S, “D4,D4,D6”, S,“D7,C2,C1”, S, “C0” where “010” is the start sequence “S” is the stuff bit(1), A0-A2 is the sensor address, F0-F2 are the functional codes, “X0-X1” is the Range Address, “D0-D7” is the data and “C2-C0” is the CRC. Refer to *Figure 1662* for the frame structure.
  - The CRC polynomial used is $x3 + x + 1$ with a binary initialization value of “111(C2:C0)”.
  - The transmitter extends the data bits by three zeros (as MSBs).
  - The CRC calculator is fed LSB first. Thus for CRC calculation the sequence given is [A0...A2, F0...F2, X0...X1, D0...D7, “000”] with “A0” being given first and “0” as

the last. When the last zero of the augmentation is calculated on the input adder and the result is shifted, the CRC calculation has been achieved.

– When mapping this sequence to the DDSR register bits for calculating the CRC; then it becomes (PS_DDSR[0], PS_DDSR[1]....PS_DDSR[15], 000) with PS_DDSR[0] being fed first in the CRC calculator.


- X-Long: It consists of the following data stream (Order of transmission from IP is Left to Right. Thus C0 comes out Last) Data Stream - “010”, S, “A0,A1,A2”, S, “F0,F1,F2”, S, “X0,X1,X2”, S, “X3,X4,X5”, S, “X6,X7,D0”, S, “D1,D2,D3”, S, “D4,D5,D6”, S,“D7,C2,C1”, S, “C0” where “010” is the start sequence “S” is the stuff bit(1), A0-A2 is the sensor address, F0-F2 are the functional codes, “X0-X5” is the Range Address, “D0-D3” is the data and “C2-C0” is the CRC. Refer to *Figure 1662* for the frame structure.
  – The CRC polynomial used is $x3 + x + 1$ with a binary initialization value of “111(C2:C0)”.
  – The transmitter extends the data bits by three zeros (as MSBs).
  – The CRC calculator is fed LSB first. Thus for CRC calculation the sequence given is [A0...A2, F0...F2, X0...X7, D0...D7, “000”] with “A0” being given first and “0” as the last. When the last zero of the augmentation is calculated on the input adder and the result is shifted, the CRC calculation has been achieved.
  – When mapping this sequence to the DDSR register bits for calculating the CRC; then it becomes (PS_DDSR[0], PS_DDSR[1]...PS_DDSR[21], 000) with PS_DDSR[0] being fed first in the CRC calculator.
- XX-Long: It consists of the following data stream (Order of transmission from IP is Left to Right. Thus C5 comes Last) Data Stream - “011111110”, “A0,A1,A2”, “C”, “D0,D1”, S, “D2,D3,D4” D5,D6,D7, S, “D8,D9,D10,D11,D12,D13”, S,“D14,D15,D16,D17,D18,D19”, S, “C0,C1,C2,C3,C4,C5” where “011111110” is the start sequence “S” is the stuff bit(0), A0-A2 is the sensor address, “C” is the configuration bit, “D0-D19” is the data and “C0-C5” is the CRC. Refer to *Figure 1662* for the frame structure.
  – The CRC polynomial used is $x6 + x4 + x3 + 1$ with a binary CRC initialization value 010101(C5:C0).
  – The transmitter extends the data bits by six zeros (as MSBs).
  – The CRC calculator is fed LSB first. Thus for CRC calculation the sequence given is [A0...A2, D0...D19, “000000”] with “A0” being given first and “0” as the last. When the last zero of the augmentation is calculated on the input adder and the result is shifted, the CRC calculation has been achieved.
  – When mapping this sequence to the DDSR register bits for calculating the CRC; then it becomes (PS_DDSR[0], PS_DDSR[1]....PS_DDSR[23], 000000) with PS_DDSR[0] being fed first in the CRC calculator.

54.4.3.1 PSI5-S ECU to sensor command handling

The ECU-to-Sensor commands can be written to the PSI5 IP in two ways:

1. Direct writing for the special Transceiver commands: This can be used by the software to directly write the transceiver/diagnostic commands without using the internal sync pulse generators. Following procedure should be adopted for this:
   a) Application configures the PS_GLCR[DIRCMD_LEN] register for deciding the length of the direct command that is to be written. The length can be 1, 2 or 4 bytes.
   b) Application will check for the status flag PS_GLSR[DIRCMD_RDY]. A “1” here would mean that the PS_DIRCMD register is empty and ready to accept the Direct write command. Trying to write to PS_DIRCMD while DIRCMD_RDY is “0”, will be rejected without any information. If the PS_GLCR[IE_DIRCMD_RDY] bit is set to “1” then an interrupt will also be generated on the “ipi_ps_glbl” interrupt line, whenever the PS_GLSR[DIRCMD_RDY] bit goes to “1”.
   c) The application then writes the Direct Command to the PS_DIRCMD register. Depending on the PS_GLCR[DIRCMD_LEN] register, only the specific bytes are considered for transmission. Other bytes are ignored.
   d) A “w1c” to the PS_GLSR[DIRCMD_RDY] bit would queue the above direct command for UART transmission with the highest priority; and thereafter as soon as any pending current transmission is complete, the internal state machine would start the transfer of this direct command to the UART Tx line. All other channels would internally buffer their pending DDSR transmission and resume only once the above transmission is over.
   e) Once the Direct transmission is complete the PS_GLSR[DIRCMD_RDY] status bit would go to “1” and if the corresponding interrupt is enabled in the PS_GLCR register, then an interrupt will also be generated on the “ipi_ps_glbl” interrupt line.
2. Writing to the DDSR (Downstream Data Shift Register): In this case the application writes the basic command to the DDSR_L and the IP will add the start bits/start condition/CRC/stuff bits before sending this command to the UART Tx FIFO. Following are the details:
   – There is one DDSR per channel. The default value of DDSR is dependent on the PS_E2SCR_CHn[CMD_TYPE] value. DDSR is composed of two sub registers DDSR_H (Higher) and DDSR_L (Lower). The application can only write to DDSR_L. The number of bits that can be written in the DDSR_L is dependent on the value of PS_E2SCR_CHn[CMD_TYPE] bit values. Note that Channel0 does not have any DDSR, as it does not support any ECU-to-Sensor communication.
   – The “shift trigger” of the DDSR is governed by the values programmed in the PS_DDTRIG_OFFR_CH[n] and the PS_DDTRIG_PERR_CH[n] register and the frequency of ipg_clk_ps_ddtrig clock.
   – Once the PS_DDTRIG_OFFR_CH[n] and the PS_DDTRIG_PERR_CH[n are correctly programmed and each channel is programmed to respond to the selected shift trigger (local trigger or global trigger is decided via the bit PS_E2SCR_CHn[GL_TRIG_SEL]) the software has to write to the Global DDSR trigger bit, PS_GLCR[GL_DDSR_TRIG] or the PS_E2CR[CH_TRIG] bit, so as to synchronously start the DDSR triggers of each channel or locally start the DDSR shift triggers of each channel. The DDSR trigger logic gets the trigger signal immediately but it responds after a delay as programmed in the PS_DDTRIG_OFFR_CH[n] register. The shift trigger period is governed by the value programed in the PS_DDTRIG_PERR_CH[n] register. Refer to *Figure 1663* for the structure of the logic that generates the internal DDSR shift triggers.

Figure 1663. DDSR internal shift trigger generator



- The number of bits of DDSR_L that can be written by the application, is dependent on the value of PS_E2SCR_CHn[CMD_TYPE] value.
- When PS_E2SSR_CHn[DDSR_RDY] == 1, then it indicates that the DDSR is empty and is ready to accept a new command. If the PS_E2SCR_CHn[DDSR_RDY_IE] == 1 then this results in the generation of interrupt on the “ipi_ps_e2s_ch[n]” line.
- Attempting to write to DDSR while PS_E2SSR_CHn[DDSR_RDY] == 0 results in the rejection of the new command and setting of the PS_E2SSR_CHn[CMD_NWRT] bit. If the PS_E2SCR_CHn[CMDTR_NWRT_IE] == 1 then this results in the generation of interrupt on the “ipi_ps_e2s_ch[n]” line.
- The application then writes the command to the PS_DDSR_L and does a “w1c” to the PS_E2SCR_CHn[DDSR_RDY]. This indicates to the internal logic that the command is now ready for further processing.The clock that is used for shifting the contents of the DDSR can be configured through the PS_E2SCR_CHn[DDSR_CLK_SEL] register.
- Depending on the value of PS_E2SCR_CHn[CMD_TYPE], the internal logic adds the start bits/start condition/CRC/bit stuffing and updates the DDSR with the complete command, ready for transmission.
- Once this happens the PS_E2SSR_CHn[CMDPR_BZY] becomes “1”. If the PS_E2SCR_CHn[CMDPR_BZY_IE] == 1 then this results in the generation of interrupt on the “ipi_ps_e2s_ch[n]” line. If PS_E2SCR_CHn[CMDTR_SW_CTRL] == 0 then the application can check the final value of the command in DDSR, that would actually be transmitted.Once the checking is complete it can put the PS_E2SCR_CHn[CMDTR_SW_CTRL] to “1”, to start the actual transmission. By default PS_E2SCR_CHn[CMDTR_SW_CTRL] is set to “1”. Note that the start condition is not a part of the DDSR and its transmission is dependent on the value of the PS_E2SCR_CHn[CMD_TYPE] and is automatically taken care by the IP.
- Each bit of the command in DDSR, if it is “1”, results in PS_E2SCR_CHn[CMD] being transferred to the UARTTX buffer or if it is “0” results in PS_E2SCR_CHn[ACMD] being transmitted to the UART-TX buffer. The “CMD” and the “ACMD” governs as to how the transceiver has to respond when it receives these values. These will specify to the transceiver whether it should send

a short or long SYNC pulse on the PSI5 bus when the application wishes to write to the sensors.

– Once the complete command has been transmitted, the PS_E2SSR_CHn[DDSR_RDY] goes to “1” while PS_E2SSR_CHn[CMDPR_BZY] goes to “0.

– Once the PS_E2SSR_CHn[DDSR_RDY] goes to “1” then default “1s” or default “0s” are transmitted, depending on the value of PS_E2SCR_CHn[CMD_TYPE].

– When PS_E2SSR_CHn[DDSR_RDY] == 1, then it is possible to abort the current transmission by doing a “W1C” of the PS_E2SCR_CHn[DDSR_CLR] bit. As soon as this is done the DDSR is reset to “0”, PS_E2SSR_CHn[DDSR_RDY] goes to “1” while PS_E2SSR_CHn[CMDPR_BZY] goes to “0”.Once the PS_E2SSR_CHn[DDSR_RDY] goes to “1” then default “1s” or default “0s” are transmitted, depending on the value of PS_E2SCR_CHn[CMD_TYPE]. Note that doing this “W1C” does not have any effect on the CMD/ACMD transmission that is already under progress in the UART.

Figure 1664. PS_DDSR sensor command (Ex: XXLong frame)




Figure 1665. PS_DDSR sensor command (Ex: PSI5 long format)





Figure 1666. CMD and ACMD



- The logic for processing the DDSR contents is shared among all the 7 channels. It has to be ensured by the software to correctly program the PS_DDTRIG_OFFR_CH[n] and the PS_DDTRIG_PERR_CH[n] register contents so that the none of the bits in the command get missed. Also since "*1.*" is possible, it is up to the application to ensure that the UART TX_BUFFER does not remain busy to the extent that some particular DDSR bit does not get the chance to be shifted out before it gets overwritten by some new DDSR bit.
- The approximate maximum time, beginning from when PS_E2SSR_CHn[DDSR_RDY] is made "0", to the time when the command is available for transmission is less than 1us, provided no other channel has an active command processing ongoing. If commands are written to multiple DDSR registers one after the other, then the time after which the particular channel will again get an access will increase. Note that the irrespective of the sequence in which the PS_E2SSR_CHn[DDSR_RDY] of the channels are cleared, the channels are always searched in a round robin fashion for the status of the respective DDSR_RDY bits. When the internal sequencer find the respective DDSR_RDY as "0" it starts the processing of the corresponding DDSR. The sequencer always goes as Channel1 -> Channel2 -> Channel3...Channel7 -> Channel1...
- The logic that shifts each bit of the DDSRs of each channel is shared among all the channels. When the shift trigger of a particular DDSR is received and if the UART TX Buffer is empty then the particular command bit is transmitted to the UART TX by the appropriate CMD/ACMD. It is possible that at one point of time, CMD/ACMD of more than one channel are pending to be transmitted to the UART TX. In this case the channel with a higher channel number will be given a priority. Thus if channel2 and channel1, both have a pending CMD/ACMD shift, then channel2 would be the first to get an access. Each pending channel would queue up for transmission. It can be ensured by the software that the internal shift triggers generated through the PS_DDTRIG_PERR_CHn and PS_DDTRIG_OFFR_CHn registers are correctly spaced so that all the channels get immediate access to transmit their DDSR bits.
- If a command bit that is desired to be shifted encounters more than one shift triggers (because it did not get shifted on the previous shift trigger) then the PS_E2SSR_CHn[SYNCHRO_OVF] bit gets set, to indicate synchronization overflow. An interrupt can also be generated if the PS_E2SCR_CHn[SYNCHRO_OVF_IE] bit is set to 1. In general, if the if PS_DDTRIG_PERR is programmed to be greater than 500us (which is a practical PSI5 sync pulse period) then it would be ensured that the bits are correctly transmitted even if all the channels simultaneously transmit their command bits.

54.4.4 Timestamp


The IP provides for two global 24-bit timestamp counters. Each can be clocked by either the module clock or the trigger The two timestamp counters are detailed as Timestamp Counter A and B (refer to *Figure 1667*). Following are the details:

1. Each channel has an internal Timestamp buffer that can be configured to capture either the TS counter A or B when it encounters the "capture event". Provided there is no XCRC error in the message, then this Timestamp buffer is appended to the message

when it is written to MRU buf1. When there is an XCRC error in the message, then Channel0 timestamp is appended (See "7.").

2. The "captured event" for the timestamp buffer of each channel can either be when a "a valid message header is detected" or when "a Command (or Alternate Command) is moved from the UART Tx Buffer to the UART Tx shift register" corresponding to the channel for which this command is being shifted to the UART
3. The Timestamp Buffer can be enabled or disabled through the PS_MSGA_CHn[TSBUF_EN] bit. When the Timestamp buffer is disabled then it no longer responds to "capture events" and always contains the value "0".
4. It is possible to reset each Timestamp buffer by using the PS_MSGA_CHn[TSBUF_CLR] bit. As soon as this bit is written to "1" the Timestamp buffer is reset to all "0s" and it remains in this state till it encounters a "capture event".
5. In the case when the reception of message is chosen as the trigger, the time stamp will be captured immediately after the header byte of the UART message packet has been received.
6. In the case when the move of CMD or ACMD from the internal UART Tx Buffer to the UART Tx shift register in the UART module is chosen as the trigger, the timestamp for the intended channel (indicated in the CIDn fields of CMD or ACMD) is valid for all frames received on a channel between moves of CMD or ACMD from the UART Tx Buffer to the UART Tx Register (that is for a PSI5 SYNC period).
7. When a XCRC error is detected in any message then the timestamp that is appended with the message is the Channel0 timestamp which is captured at the time when XCRC_ERR has been detected.
8. For "illegal messages", the timestamp value that is captured is the Channel0 Timestamp value, which is captured whenever "a valid message header for that illegal message is detected". Note that the definition of a "legal" or a "illegal" message applies to a PSI5 message only when the concerned UART packet has no XCRC error.
9. In addition to the timestamp buffers described in "1.", there is a separate timestamp capture that occurs in case of a watchdog error. This timestamp is captured in the PS_WDGTSSR[WDGTS_STATUS] bits. The Timestamp A or B (as programmed in the PS_MSGA_CHn[TIMESTAMP_A_B_SEL]) is captured as soon as the watchdog overrun error occurs for that channel. Refer to *Section 54.3.4.12: PSI5-S watchdog error status and watchdog timestamp status register (PS_WDGTSSR)*, for more details.

Figure 1667. Timestamp capture



54.4.5 PSI5-S watchdog operation

The IP provides a watchdog to keep track of a number of reception parameters. The watchdog counter is a 24 bit down counter. Each channel, except Channel0, contains a watchdog counter. The refresh event for the watchdog is automatically chosen depending on whether the channels mode is synchronous or asynchronous. The watchdog timeout value can be configured in the “WD_TO” bits in the PS_WD_CFGR_CH[n] register. The refresh event for the watchdog are different in the synchronous and asynchronous modes as mentioned below:

- In Asynchronous mode:

  As soon as the IP enters the PS_NORMAL mode the watchdog for each channel is loaded with the PSI5_WD_CFGR_CH[n][WD_TO] value, and in case the watchdog is enabled then the counter starts immediately. Whether the WD has to be “refreshed (re-loaded)” or “not to be refreshed” is analyzed when the XCRC is calculated. In case the XCRC is correct the watchdog is re-loaded (It is not STOPPED), else the WD counter keeps on running normally eventually leading to a watchdog overrun error. In case of watchdog overrun error the counter is refreshed.

- In Synchronous mode:


  As soon as the IP enters the PS_NORMAL mode, the watchdog for each channel is loaded with the PSI5_WD_CFGR_CH[n][WD_TO] value and in case the watchdog is enabled then the counter starts immediately. Thereby it is re-loaded, either on the occurrence of a sync pulse or the watchdog overrun error. In case the event for this

load is the Sync Pulse then it immediately starts counting again and keeps on counting till it is stopped when the “Packet_counter” reaches the count of “total number of configured slots”. The “Packet_counter” here is a counter that keeps track of the number of configured (enabled) slots. It is incremented on the reception of each UART packet with a “CID” and “FID” such that PS_MSGA_CHCID[FID_byte] is not equal to “0”. The packet counter is however incremented ONLY if the XCRC of the received UART packet is correct else it is not incremented. In case the “Packet Counter” does not reach the “expected packet count” within the “WD timeout configured“, the WD overrun error is generated. In case of a WD overrun error, the counter is stopped and does not start till a Sync Pulse is encountered.

In both the above modes, the watchdog is always refreshed on the occurrence of Watchdog overrun error (F_WD_ERR) or a software reload. Also refer to *Section 54.3.4.20: PSI5-S channel watchdog configuration register (PS_WD_CFGR_CHn)*.

The watchdog can be started in the NORMAL mode by writing a “1” to the WDEN bit in the PSI5_WD_CFGR_CH[n]. If the watchdog counter is not refreshed by its event and the watchdog counter becomes equal to “0”; the F_WD_ERR flag is set in the PSI5_IRQ_ERR_SR register and the same is also reflected in the PS_MRU_BUF2_REG1 register. An interrupt can also be generated on any of the “ipi_ps_irq[irq_n]” lines depending on the configuration. Note that writing a “0” to WDEN bit disables the watchdog checking mechanism.*Figure 1668* shows the watchdog counter.

Figure 1668. Watchdog counter



As soon as the watchdog overrun error for a particular channel occurs, the status of the watchdog error is immediately latched in the register described in *Section 54.3.4.12: PSI5-S watchdog error status and watchdog timestamp status register (PS_WDGTSSR)*. This watchdog error status (PS_WDGTSSR[F_WD_ERR_STATUS[CHn]]) is also sent to the MRU registers (as F_WD_ERR) as shown in the PSI5 frame status word (shown in *Figure 1658* and *Figure 1659*). However this information is sent in the next upcoming PSI5 message packet that occurs for that particular channel, provided this upcoming PSI5 message has no XCRC error. In case the upcoming UART packet has an XCRC error then the Frame watchdog error field in this PSI5 message packet is the “OR” of the F_WD_ERR

status of all the channels that is OR of all the fields of PS_WDGTSSR[F_WD_ERR_STATUS] bits.

54.4.6 Interrupt handling

Following are the various interrupt signals that represent the various events:

1. PSI5-S general interrupt request (Status flags in PS_MBOX_SR_IRQ and PS_ERR_SR_IRQ)/ipi_ps_irq[irq_n] where irq_n = 0 to 7 and denotes the irq number.


   There are 8 such interrupts in the IP. Each of these “irq” lines can be configured to respond to any or all of the following events:

   – At least one message of the specific channel has been read by the DMA from the MRU buffer (The interrupt is configurable to respond to any channel through the corresponding PS_MBOX_SEL_IRQ[irq_n] register)
   – When there is a XCRC error in a new packet that is transferred to MRU buffer2 OR
   – When there is a CRC or parity error in a new packet that is transferred to MRU buffer2 OR
   – When the watchdog Error has been detected in the message just written to MRU buf2 OR
   – When the message header has been detected with transceiver error flags OR
   – When the PSI5 state machine detects in the UART, the message parity error, the overflow error or the framing error and the corresponding frame is transferred to MRU buffer 2
   – When the “R_OVL_ERR” error occurs in the new packet that is transferred to MRU buffer 2 OR
   – When the “R_UVL_ERR” error occurs in the new packet that is transferred to MRU buffer 2 OR
   – When the number of bytes received does not match the expected Fn bytes (N_ERR == 1)

   Each of the “ipi_ps_irq[irq_n]” lines can be configured to be asserted on any of the above events by correctly programming the registers PS_MBOX_SEL_IRQ[irq_n] and PS_ERR_SEL_IRQ[irq_n].

   This interrupt is cleared when the corresponding bits in PS_MBOX_SR_IRQ and PS_ERR_SR_IRQ are cleared. It is assumed that one event would not be mapped on more than one “irq” lines. If the same event is mapped on more than one “irq” lines then clearing the corresponding status bit in the PS_MBOX_SR_IRQ or PS_ERR_SR_IRQ will clear all the interrupt requests related to that same event.*Figure 1669* shows the interrupt structure for IRQ interrupts.

Figure 1669. IRQ[n] interrupts



2. PSI5-S ECU-to-Sensor interrupt (Status Flags in PSI5_E2SSR)/ipi_ps_e2s_ch[n] where n = 1 to 7.

   This interrupt is used for the ECU to Sensor Communications and is generated in the following cases:


   – When the DDSR is empty and is ready to accept a new command new from the application. In this case the PS_E2SSR_CHn[DDSR_RDY] bit is set to "1".

   – When the DDSR is still busy (PS_E2SSR_CHn[DDSR_RDY] bit is set to "0") and the application attempts to write a new command to the DDSR. The new command is rejected and the PS_E2SSR_CHn[CMD_NWRT] bit is set to "1".

   – When the command that is written to the DDSR has finished calculating the CRC/stuff bits/start bits and is ready for transmission the PS_E2SSR_CHn[CMDPR_BZY] goes to "1" leading to the generation of this interrupt.

   – When there is a synchronization overflow in a particular channel (the same data bit encounters 2 sync pulses without getting a chance to shift), then the bit PS_E2SSR_CHn[SYNCHRO_OVF] is set to "1".

Figure 1670. ECU to sensor interrupts



3. Global interrupt (Status Flags in PS_GLSR) /ipi_ps_glbl.


   This interrupt is a single interrupt for the whole IP and is generated in the following cases:

   – When the DMA has not completed reading the MRU buffer2; simultaneously there is a pending data in MRU buffer1 that needs to be offloaded to the MRU buffer2 and a new message comes, that overwrites the contents of MRU buffer 1. The channel ID and the Frame ID of the overwritten message can be read from the PS_GLSR registers.

   – When there is any change in the "PSI5-S" global modes of the IP. Thus it is asserted during the following transitions UART_STDALONE to PS_DISABLE, PS_DISABLE to PS_CONFIG, PS_DISABLE to PS_NORMAL and PS_CONFIG to PS_NORMAL. Assertion of this interrupt indicates that the desired mode has been accomplished by the IP.

   – When the "DIRCMD_RDY" bit in the PS_GLSR is set to "1", indicating that PS_DIRCMD register is ready to accept a new Direct Command write from the CPU.

Figure 1671. Global interrupts



54.5 PSI5-S clock and reset

Figure 1672. Clock distribution in PSI5-S




Figure 1672 shows the clocking scheme for the PSI5-S IP. It also shows the distribution of various clocks on the basis of channels.

The divider and the control of clock “ipg_clk_ps_ts”, “ipg_clk_ps_wd” and “ipg_clk_ps_ddtrig” are outside the IP. The various clock enables are also controlled by the IP. When the IP enters the disable mode it deasserts all the clock enables from the IP. However the clock enables are deasserted only when once the PS_DISABLE mode entry interrupt has been received and the PS_GLSR[GL_MODETR_DONE_EN] bit has been cleared.

For the safe operation of the UART module, the following relation should be satisfied between “ipg_baud_clk” and “ipg_clk_ps”:

ipg_baud_clk > *ipg_clk_ps* > ipg_baud_clk/3

55 Deserial Serial Peripheral Interface (DSPI)

55.1 Introduction


The Deserial Serial Peripheral Interface (DSPI) module provides a synchronous serial bus for communication between an MCU and an external peripheral device. The module supports MCU pin count reduction through serialization and deserialization of MCU internal signals transmitted over the SPI serial link.

Note: For the chip-specific implementation details of the instances of this module, refer to the Device Configuration chapter.

55.1.1 Block diagram

Figure 1673 provides the block diagram of this module.

Figure 1673. DSPI block diagram



55.1.2 Features

The DSPI supports the following features:

- Full-duplex, four-wire synchronous transfers.
- Master and Slave modes: data streaming operation in slave mode with continuous slave selection.
- Buffered transmit operation with 4-entry TX FIFO buffer.
- Buffered receive operation with 4-entry RX FIFO buffer.
- Asynchronous clocking scheme for Register and Protocol interfaces.
- Individual TX and RX FIFOs disabling for low-latency updates to SPI queues.
- Visibility inside TX and RX FIFOs for debugging.
- Programmable transfer attributes on a per-frame basis:
  - 8 transfer attribute registers along with 8 extended transfer attribute registers
  - Serial clock with programmable polarity and phase
  - Various programmable delays
  - programmable serial frame size of 4 to 64 bits, expandable by software control. SPI frames longer than 32 bits are supported using the continuous selection format
  - Continuously held chip select capability
  - Parity control
- 8 Peripheral Chip Selects, expandable to 256 with external demultiplexer.
- Deglitching support for up to 128 Peripheral Chip Selects with external demultiplexer.
- DMA support for adding entries to TX FIFO and removing entries from RX FIFO:
  - TX FIFO is not full (TFFF)
  - RX FIFO is not empty (RFDF)
  - CMD FIFO is not full (CMDFFF)
- Interrupt conditions:
  - End Of Queue reached (EOQF)
  - TX FIFO is not full (TFFF)
  - CMD FIFO is not full (CMDFFF)
  - Transfer of current frame Complete (TCF)
  - Transfers due from current Command frame Complete (CMDTCF)
  - Transfer of current SPI frame Complete (SPITCF)
  - Attempt to transmit with an empty Transmit FIFO (TFUF)
  - RX FIFO is not empty (RFDF)
  - Frame received while Receive FIFO is full (RFOF)
  - SPI Parity Error (SPEF)
  - Data present in TX FIFO while CMD FIFO is empty (TFIWF)
- Global interrupt request line.
- Modified SPI transfer formats for communication with slower peripheral devices.
- Power-saving architectural features: support for stop mode

The DSPI also supports pin reduction through serialization and deserialization if enabled for the module.

- Two sources of serialized data:
  - DSPI memory-mapped register
  - Parallel input signals
  - Programmable selection of source data on bit basis.
- Deserialized data provided as:
  - Parallel output signals
  - Bits in a memory-mapped register
- Interrupt conditions:
  - Deserialized data matches preprogrammed pattern (DDIF)
  - Transfer of current DSI frame complete (DSITCF)
  - DSI parity error (DPEF)
- DMA request support for following conditions:
  - Deserialized data matches preprogrammed pattern (DDIF)
- Transfer initiation conditions:
  - Continuous
  - Edge sensitive hardware trigger
  - Change in data
- Pin serialization/deserialization with interleaved SPI frames for control and diagnostics.
- Continuous serial communications clock.

DSPI supports a combination of SPI and DSI modes of operation (Combined Serial Interface (CSI)) for the downstream Micro Second Channel in either Timed Serial Bus (TSB) configuration or Interleaved Frames Configuration (configurable by software). Both TSB and Interleaved TSB modes have the following common features:

- Transmission of frames is performed at frame boundaries.
- Frames from SPI and DSI are identifiable by a bit transmitted at the start of each frame.
- Separate interrupts for frame completion from SPI and DSI.

55.1.3 DSPI configurations


The DSPI module can operate in SPI configuration as well as in DSI, and CSI configuration. Refer to the relevant section in the “Communication interfaces” section of the “Device Configuration” chapter.

55.1.3.1 SPI configuration

The SPI configuration allows the DSPI to send and receive serial data. This configuration allows the DSPI to operate as a basic SPI block with internal FIFOs supporting external queues operation. Transmit data and received data reside in separate FIFOs. The host CPU or a DMA controller read the received data from the receive FIFO and write transmit data to the transmit FIFO.

For queued operations, the SPI queues can reside in system RAM which is external to the DSPI. Data transfers between the queues and the DSPI FIFOs are accomplished by a DMA controller or host CPU. *Figure 1674* shows a system example with DMA, DSPI and external queues in system RAM.

Figure 1674. DSPI with queues and DMA



55.1.3.2 DSI configuration

In the DSI configuration the DSPI serializes up to 64 parallel input signals or register bits. The DSPI also deserializes the received data to parallel output signals or to a memory-mapped register. The data is transferred using a SPI-like protocol.

TSB mode provides the Micro Second downstream Channel support (MSC), serializing from 4 to 64 parallel input signals or register bits. Refer to *Section 55.4.9: Timed Serial Bus (TSB)*.

55.1.3.3 CSI configuration

There are three configurations available in this mode.

- The normal CSI configuration is a combination of the SPI and DSI configurations. In this configuration the DSPI interleaves DSI data frames with SPI data frames. Interleaving is done on the frame boundaries.
- In the TSB configuration, transmission of SPI data has higher priority than DSI data.
- In the Interleaved TSB (ITSB) configuration, the frames from SPI and DSI are interleaved without priority. On every trigger, frames from DSI are sent when there are no frames in the SPI or the previous transmission was a frame from SPI. ITSB is detailed in *Section 55.4.10: Interleaved TSB (ITSB) Mode*.

55.1.4 Modes of operation

The DSPI modes of operation that can be divided into two categories:

- Module-specific modes
  - Master mode
  - Slave mode
  - Module Disable mode
- MCU-specific modes
  - External Stop mode
  - Debug mode

The DSPI enters module-specific modes when the host writes a DSPI register. The MCU-specific modes are controlled by signals external to the DSPI. The MCU-specific modes are modes that an MCU may enter in parallel to the DSPI block-specific modes.

55.1.4.1 Master mode

Master mode allows the DSPI to initiate and control serial communication. In this mode, the SCK signal and the PCS[x] signals are controlled by the DSPI and configured as outputs.

55.1.4.2 Slave mode

Slave mode allows the DSPI to communicate with SPI/DSI bus masters In this mode, the DSPI responds to externally controlled serial transfers. The SCK signal and the PCS[0]/SS signals are configured as inputs and driven by a SPI bus master.

55.1.4.3 Module Disable mode

The Module Disable mode can be used for MCU power management. The clock to the non-memory-mapped logic in the DSPI can be stopped while in Module Disable mode.

55.1.4.4 External Stop mode

External Stop mode is used for MCU power management; the DSPI supports the Peripheral Bus Stop mode mechanism.

Upon a request to enter External Stop mode:

- In Master mode, the DSPI block acknowledges the request and completes the transfer in progress. When the DSPI reaches the frame boundary, it signals that the protocol clock to the DSPI module may be shut off.
- In Slave mode, a request to enter External Stop mode must be run after the last clock cycle or Low-power mode is not entered.

55.1.4.5 Debug mode

Debug mode is used for system development and debugging. The MCR[FRZ] bit controls DSPI behavior in the debug mode. If the bit is set, the DSPI stops all serial transfers, when the MCU is in Debug mode. If the bit is cleared, the MCU Debug mode has no effect on the DSPI.

55.2 DSPI signal description

This section provides the DSPI signals description.

Table 1711 lists the signals that may connect off chip depending on device implementation.

Table 1711. DSPI signal description

Signal	Description	I/O
PCS0/ SS	Master mode: Peripheral Chip Select 0 output Slave mode: Slave Select input	I/O
PCS[3:1]	Master mode: Peripheral Chip Select 1–3 Slave mode: Unused	O
PCS4	Master mode: Peripheral Chip Select 4	O
PCS5/ PCSS	Master mode: Peripheral Chip Select 5 / Peripheral Chip Select Strobe Slave mode: Unused	O
PCS[7:6]	Master mode: Peripheral Chip Select 6–7 Slave mode: Unused	O
SIN	Serial Data In	I
SOUT	Serial Data Out	O
SCK	Master mode: Serial Clock (output) Slave mode: Serial Clock (input)	I/O
HT	Hardware Trigger	I

55.2.1 PCS0/$\overline{SS}$ — Peripheral Chip Select/Slave Select

In master mode, the PCS0 signal is a Peripheral Chip Select output that selects which slave device the current transmission is intended for.

In slave mode, the active low $\overline{SS}$ signal is a Slave Select input signal that allows a SPI master to select the DSPI as the target for transmission.

55.2.2 PCS1 – PCS3 — Peripheral Chip Selects 1 – 3

PCS1 – PCS3 are Peripheral Chip Select output signals in master mode.

In slave mode, these signals are unused.

55.2.3 PCS4 — Peripheral Chip Select 4

In master mode, PCS4 is a Peripheral Chip Select output signal.

55.2.4 PCS5/$\overline{PCSS}$ — Peripheral Chip Select 5/Peripheral Chip Select Strobe

PCS5 is a Peripheral Chip Select output signal. When the DSPI is in master mode and the MCR[PCSSE] bit is cleared, this signal selects which slave device the current transfer is intended for.

When the DSPI is in master mode and the MCR[PCSSE] bit is set, the $\overline{\text{PCSS}}$ signal acts as a strobe to an external peripheral chip select demultiplexer, which decodes the PCS0 – PCS4 and PCS6 – PCS7 signals, preventing glitches on the demultiplexer outputs.

This signal is not used in slave mode.

55.2.5 PCS[6] – PCS[7] — Peripheral Chip Selects 6 – 7

PCS[6] – PCS[7] are Peripheral Chip Select output signals in master mode. In slave mode, these signals are not used.

55.2.6 SIN — Serial Input

SIN is a serial data input signal.

55.2.7 SOUT — Serial Output

SOUT is a serial data output signal.

55.2.8 SCK — Serial Clock

SCK is a serial communication clock signal. In master mode, the DSPI generates the SCK. In slave mode, SCK is an input from an external bus master.

55.2.9 HT — Hardware Trigger

In master mode while in DSI or CSI Configurations, the HT signal initiates a data transfer when the DSICR0[TRRE] bit is set and a rising or falling edge is detected on HT. Which edge to trigger on is determined by the DSICR0[TPOL] bit.

55.3 Memory map/register definition

Register accesses to memory addresses that are reserved or undefined result in a transfer error. Write access to the DSPI_POPR also results in a transfer error.

Table 1712. DSPI memory map

Offset (hex)	Register name	Width (in bits)	Access	Reset value	Location
0000_0000	DSPI Module Configuration Register (DSPI_MCR)	32	R/W	0000_4001h	*Section 55.3.1*
0000_0004	Hardware Configuration Register (DSPI_HCR)	32	R	0133_3000h	*Section 55.3.2*
0000_0008	DSPI Transfer Count Register (DSPI_TCR)	32	R/W	0000_0000h	*Section 55.3.3*
0000_000C	DSPI Clock and Transfer Attributes Register 0 (In Master Mode) (DSPI_CTAR0)	32	R/W	7800_0000h	*Section 55.3.4*
0000_000C	DSPI Clock and Transfer Attributes Register 0 (In Slave Mode) (DSPI_CTAR0_SLAVE)	32	R/W	7800_0000h	*Section 55.3.5*
0000_0010	DSPI Clock and Transfer Attributes Register 1 (In Master Mode) (DSPI_CTAR1)	32	R/W	7800_0000h	*Section 55.3.4*

Table 1712. DSPI memory map (continued)

Offset (hex)	Register name	Width (in bits)	Access	Reset value	Location
0000_0010	DSPI Clock and Transfer Attributes Register 1 (In Slave Mode) (DSPI_CTAR1_SLAVE)	32	R/W	7800_0000h	*Section 55.3.5*
0000_0014	DSPI Clock and Transfer Attributes Register 2 (In Master Mode) (DSPI_CTAR2)	32	R/W	7800_0000h	*Section 55.3.4*
0000_0018	DSPI Clock and Transfer Attributes Register 3 (In Master Mode) (DSPI_CTAR3)	32	R/W	7800_0000h	*Section 55.3.4*
0000_001C	DSPI Clock and Transfer Attributes Register 4 (In Master Mode) (DSPI_CTAR4)	32	R/W	7800_0000h	*Section 55.3.4*
0000_0020	DSPI Clock and Transfer Attributes Register 5 (In Master Mode) (DSPI_CTAR5)	32	R/W	7800_0000h	*Section 55.3.4*
0000_0024	DSPI Clock and Transfer Attributes Register 6 (In Master Mode) (DSPI_CTAR6)	32	R/W	7800_0000h	*Section 55.3.4*
0000_0028	DSPI Clock and Transfer Attributes Register 7 (In Master Mode) (DSPI_CTAR7)	32	R/W	7800_0000h	*Section 55.3.4*
0000_002C	DSPI Status Register (DSPI_SR)	32	R/W	Refer to the register description	*Section 55.3.6*
0000_0030	DSPI DMA/Interrupt Request Select and Enable Register (DSPI_RSER)	32	R/W	0000_0000h	*Section 55.3.7*
0000_0034	DSPI PUSH FIFO Register In Master Mode (DSPI_PUSHR)	32	R/W	0000_0000h	*Section 55.3.8*
0000_0034	DSPI PUSH FIFO Register In Slave Mode (DSPI_PUSHR_SLAVE)	32	R/W	0000_0000h	*Section 55.3.9*
0000_0038	DSPI POP FIFO Register (DSPI_POPR)	32	R	0000_0000h	*Section 55.3.10*
0000_003C	DSPI Transmit FIFO Register 0 (DSPI_TXFR0)	32	R	0000_0000h	*Section 55.3.11*
0000_0040	DSPI Transmit FIFO Register 1 (DSPI_TXFR1)	32	R	0000_0000h	*Section 55.3.11*
0000_0044	DSPI Transmit FIFO Register 2 (DSPI_TXFR2)	32	R	0000_0000h	*Section 55.3.11*
0000_0048	DSPI Transmit FIFO Register 3 (DSPI_TXFR3)	32	R	0000_0000h	*Section 55.3.11*
0000_007C	DSPI Receive FIFO Register 0 (DSPI_RXFR0)	32	R	0000_0000h	*Section 55.3.12*
0000_0080	DSPI Receive FIFO Register 1 (DSPI_RXFR1)	32	R	0000_0000h	*Section 55.3.12*
0000_0084	DSPI Receive FIFO Register 2 (DSPI_RXFR2)	32	R	0000_0000h	*Section 55.3.12*
0000_0088	DSPI Receive FIFO Register 3 (DSPI_RXFR3)	32	R	0000_0000h	*Section 55.3.12*

Table 1712. DSPI memory map (continued)

Offset (hex)	Register name	Width (in bits)	Access	Reset value	Location
0000_00BC	DSPI DSI Configuration Register 0 (DSPI_DSICR0)	32	R/W	0000_0000h	*Section 55.3.13*
0000_00C0	DSPI DSI Serialization Data Register 0 (DSPI_SDR0)	32	R	0000_0000h	*Section 55.3.14*
0000_00C4	DSPI DSI Alternate Serialization Data Register 0 (DSPI_ASDR0)	32	R/W	0000_0000h	*Section 55.3.15*
0000_00C8	DSPI DSI Transmit Comparison Register 0 (DSPI_COMPR0)	32	R	0000_0000h	*Section 55.3.16*
0000_00CC	DSPI DSI Deserialization Data Register 0 (DSPI_DDR0)	32	R	0000_0000h	*Section 55.3.17*
0000_00D0	DSPI DSI Configuration Register 1 (DSPI_DSICR1)	32	R/W	0000_0000h	*Section 55.3.18*
0000_00D4	DSPI DSI Serialization Source Select Register 0 (DSPI_SSR0)	32	R/W	0000_0000h	*Section 55.3.19*
0000_00D8	DSPI DSI Parallel Input Select Register 0 (DSPI_PISR0)	32	R/W	0000_0000h	*Section 55.3.20*
0000_00DC	DSPI DSI Parallel Input Select Register 1 (DSPI_PISR1)	32	R/W	0000_0000h	*Section 55.3.21*
0000_00E0	DSPI DSI Parallel Input Select Register 2 (DSPI_PISR2)	32	R/W	0000_0000h	*Section 55.3.22*
0000_00E4	DSPI DSI Parallel Input Select Register 3 (DSPI_PISR3)	32	R/W	0000_0000h	*Section 55.3.23*
0000_00E8	DSPI DSI Deserialized Data Interrupt Mask Register 0 (DSPI_DIMR0)	32	R/W	0000_0000h	*Section 55.3.24*
0000_00EC	DSPI DSI Deserialized Data Polarity Interrupt Register 0 (DSPI_DPIR0)	32	R/W	0000_0000h	*Section 55.3.25*
0000_00F0	DSPI DSI Serialization Data Register 1 (DSPI_SDR1)	32	R	0000_0000h	*Section 55.3.26*
0000_00F4	DSPI DSI Alternate Serialization Data Register 1 (DSPI_ASDR1)	32	R/W	0000_0000h	*Section 55.3.27*
0000_00F8	DSPI DSI Transmit Comparison Register 1 (DSPI_COMPR1)	32	R	0000_0000h	*Section 55.3.28*
0000_00FC	DSPI DSI Deserialization Data Register 1 (DSPI_DDR1)	32	R	0000_0000h	*Section 55.3.29*
0000_0100	DSPI DSI Serialization Source Select Register 1 (DSPI_SSR1)	32	R/W	0000_0000h	*Section 55.3.30*
0000_0104	DSPI DSI Parallel Input Select Register 4 (DSPI_PISR4)	32	R/W	0000_0000h	*Section 55.3.31*
0000_0108	DSPI DSI Parallel Input Select Register 5 (DSPI_PISR5)	32	R/W	0000_0000h	*Section 55.3.32*

Table 1712. DSPI memory map (continued)

Offset (hex)	Register name	Width (in bits)	Access	Reset value	Location
0000_010C	DSPI DSI Parallel Input Select Register 6 (DSPI_PISR6)	32	R/W	0000_0000h	*Section 55.3.33*
0000_0110	DSPI DSI Parallel Input Select Register 7 (DSPI_PISR7)	32	R/W	0000_0000h	*Section 55.3.34*
0000_0114	DSPI DSI Deserialized Data Interrupt Mask Register 1 (DSPI_DIMR1)	32	R/W	0000_0000h	*Section 55.3.35*
0000_0118	DSPI DSI Deserialized Data Polarity Interrupt Register 1 (DSPI_DPIR1)	32	R/W	0000_0000h	*Section 55.3.36*
0000_011C	DSPI Clock and Transfer Attributes Register Extended 0 (DSPI_CTARE0)	32	R/W	0000_0001h	*Section 55.3.37*
0000_0120	DSPI Clock and Transfer Attributes Register Extended 1 (DSPI_CTARE1)	32	R/W	0000_0001h	*Section 55.3.37*
0000_0124	DSPI Clock and Transfer Attributes Register Extended 2 (DSPI_CTARE2)	32	R/W	0000_0001h	*Section 55.3.37*
0000_0128	DSPI Clock and Transfer Attributes Register Extended 3 (DSPI_CTARE3)	32	R/W	0000_0001h	*Section 55.3.37*
0000_012C	DSPI Clock and Transfer Attributes Register Extended 4 (DSPI_CTARE4)	32	R/W	0000_0001h	*Section 55.3.37*
0000_0130	DSPI Clock and Transfer Attributes Register Extended 5 (DSPI_CTARE5)	32	R/W	0000_0001h	*Section 55.3.37*
0000_0134	DSPI Clock and Transfer Attributes Register Extended 6 (DSPI_CTARE6)	32	R/W	0000_0001h	*Section 55.3.37*
0000_0138	DSPI Clock and Transfer Attributes Register Extended 7 (DSPI_CTARE7)	32	R/W	0000_0001h	*Section 55.3.37*
0000_013C	DSPI Status Register Extended (DSPI_SREX)	32	R	0000_0000h	*Section 55.3.38*

55.3.1 DSPI Module Configuration Register (DSPI_MCR)

The DSPI_MCR contains bits to configure various attributes associated with DSPI operations. The HALT and MDIS bits can be changed at any time, but they only take effect on the next frame boundary. Only the HALT and MDIS bits in the MCR can be changed while the DSPI is in the Running state.

Address: 0x0000 Access: User read/write




Figure 1675. DSPI Module Configuration Register (DSPI_MCR)

Table 1713. DSPI_MCR field descriptions

Field	Description
0 MSTR	Master/Slave Mode Select Configures the DSPI for either master mode or slave mode. 0 DSPI is in slave mode. 1 DSPI is in master mode.
1 CONT_SCKE	Continuous SCK Enable Enables the Serial Communication Clock (SCK) to run continuously. 0 Continuous SCK disabled. 1 Continuous SCK enabled.
2:3 DCONF	DSPI Configuration Selects the DSPI configuration. 00 SPI 01 DSI 10 CSI 11 Reserved
4 FRZ	Freeze Enables the DSPI transfers to be stopped on the next frame boundary when the device enters Debug mode. 0 Do not halt serial transfers in debug mode. 1 Halt serial transfers in debug mode.
5 MTFE	Modified Timing Format Enable Enables a modified transfer format to be used. MTFE should not be set in ITSB Mode as Microsecond Channel upstream operation is not supported. 0 Modified SPI transfer format disabled. 1 Modified SPI transfer format enabled.

Table 1713. DSPI_MCR field descriptions (continued)

Field	Description
6 PCSSE	Peripheral Chip Select Strobe Enable Enables the PCS[5]/ $\overline{\text{PCSS}}$ to operate as a PCS Strobe output signal. 0 PCS[5]/PCSS is used as the Peripheral Chip Select[5] signal (PCS[5]). 1 PCS[5]/PCSS is used as an active-low PCS Strobe signal (PCSS).
7 ROOE	Receive FIFO Overflow Overwrite Enable In the RX FIFO overflow condition, configures the DSPI to ignore the incoming serial data or overwrite existing data. If the RX FIFO is full and new data is received, the data from the transfer generating the overflow is ignored or shifted into the shift register. 0 Incoming data is ignored. 1 Incoming data is shifted into the shift register.
8:15 PCSIS[7:0]	Peripheral Chip Select x Inactive State Determines the inactive state of PCSx when DSPI is in Master Mode. This field has no effect when DSPI is in Slave Mode. The Slave Select input to DSPI in slave mode is always Active Low. 0 The inactive state of PCSx is low.(1) 1 The inactive state of PCSx is high.
17 MDIS	Module Disable Allows the clock to be stopped to the non-memory-mapped logic in the DSPI, putting the DSPI in a software controlled power-saving state. The reset value of the MDIS bit is 1. MDIS should be set to ‘0’ in Slave Mode as a slave does not control master transactions. 0 Enable DSPI clocks. 1 Allow external logic to disable DSPI clocks.
18 DIS_TXF	Disable Transmit FIFO When the TX FIFO is disabled, the transmit part of the DSPI (TXFIFO and CMD FIFO) operates as a simplified double-buffered SPI. This bit can only be written when the MDIS bit is cleared. 0 Tx FIFO is enabled. 1 Tx FIFO is disabled.
19 DIS_RXF	Disable Receive FIFO When the RX FIFO is disabled, the receive part of the DSPI operates as a simplified double-buffered SPI. This bit can only be written when the MDIS bit is cleared. 0 Rx FIFO is enabled. 1 Rx FIFO is disabled.
20 CLR_TXF	Clear TX FIFO Flushes TX FIFO and CMD FIFO. Writing a ‘1’ to CLR_TXF clears the TX FIFO and CMD FIFO Counters. The CLR_TXF bit is always read as zero. 0 Do not clear the Tx FIFO and CMD FIFO counters. 1 Clears the Tx FIFO and CMD FIFO counters.

Table 1713. DSPI_MCR field descriptions (continued)

Field	Description
21 CLR_RXF	Clear RX FIFO Flushes RX FIFO. Writing a '1' to CLR_RXF clears the RX Counter. The CLR_RXF bit is always read as zero. 0 Do not clear the Rx FIFO counter. 1 Clear the Rx FIFO counter.
22:23 SMPL_PT	Sample Point Controls when the DSPI master samples SIN in Modified Transfer Format. This field is valid only when CPHA bit in CTAR is 0. 00 0 protocol clocks between SCK edge and SIN sample 01 1 protocol clock between SCK edge and SIN sample 10 2 protocol clocks between SCK edge and SIN sample 11 Reserved
24 BIG_ENDIAN	Big Endian Defines concatenation order of TxFIFO entries to form SPI frame 0 Little endian transfers 1 Big endian transfers This bit has impact only in XSPI mode for SPI frame size > 16 bits. In XSPI mode, if frame size > 16 , two data words are popped from TxFIFO to form the SPI frame. data16_1 is the first written 16 bit data and data16_2 is the next word written in TXPUSHR register. If this bit is '0', the first of the two popped entries forms the 16 LSB bits of the SPI frame, so SPI frame is extracted from {data16_2,data16_1}. If this bit is '1', the first of the two popped entries forms the 16 MSB bits of the SPI frame, so SPI frame is extracted from {data16_1,data16_2}. **Note:** In SPI Slave mode, for BIG_ENDIAN support, CTARE[0].FMSZE bit must also be set.
28 XSPI	Extended SPI Mode Enables use of CTARE (Command and Transfer Attribute Register Extended) registers, which allow the user to send up to 32-bit SPI frames. Command Cycling is also enabled, allowing the user to send multiple Data Frames in a single Command Frame. When MCR[DIS_TXF] is asserted, Extended SPI Mode cannot be used to transmit SPI frames over 16 bits in size. 0 Normal SPI Mode. Up to 16-bit Frames. Command Cycling is not available. 1 Extended SPI Mode. Up to 32-bit SPI Frames. Command Cycling Enabled.
29 FCPCS	Fast Continuous PCS Mode. This bit enables the masking of "After SCK (t_{ASC})" and "PCS to SCK (t_{CSC})" delays when operating in Continuous PCS mode. The individual delay masks are selected via PUSHR[PE_MASC] and PUSHR{PP_MCSC]. The firmware should select appropriate masks when providing continuous frames via the PUSHR. This masking is not available if Continuous SCK mode is enabled. 0 Normal or Slow Continuous PCS mode. Masking of delays is disabled. 1 Fast Continuous PCS mode. Delays masked via control bits in PUSHR.

Table 1713. DSPI_MCR field descriptions (continued)

Field	Description
30 PES	Parity Error Stop Controls SPI operation when a parity error is detected in a received SPI frame. 0 SPI frame transmission continues. 1 SPI frame transmission stops.
31 HALT	Halt Starts and stops DSPI transfers. 0 Start transfers. 1 Stop transfers. **Note:** HALT bit starts/stops the internal state machine. All the other MCR bits must be set to their expected value before releasing HALT bit. If one MCR bit needs to be changed in running state, HALT bit must be set first.

1. For DSPI_LP instance during SSWU operation, PCSIS* must be kept as '0' for correct SSWU operation.

55.3.2 Hardware Configuration Register (DSPI_HCR)

Hardware Configuration Register provides particular implementation details about the module, that is number of Receive and Transmit FIFO entries, number of CTAR registers and if DSI features are implemented in the module or not. It is read only register. A write to this register will generate a Transfer Error.

Note: The reset bits in the HCR are set by the configuration parameters.

Address: 0x0004 Access: User read

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	DSI	PISR	DSI64	PISR_EX	XSPI	CTAR			TXFR				RXFR			
W																
Reset	0	0	0	0	0	1	1	1	0	0	1	1	0	0	1	1

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	CMDFR				MSTR_MODE	SLV_MODE	TSB_EN	ITSB_EN	0	0	0	0	0	0	0	0
W																
Reset	0	0	1	1	1	1	0	0	0	0	0	0	0	0	0	0

Figure 1676. Hardware Configuration Register (DSPI_HCR)

Table 1714. DSPI_HCR field descriptions

Field	Description
0 DSI	DSI features are implemented for the module. 0 DSI features are not implemented, DSI registers do not exist. 1 DSI features are implemented
1 PISR	PISR0-3 and parallel inputs frame positions selection logic (DSI Muxing Logic) are implemented for the module. 0 PISR0-3 registers are not implemented. 1 PISR0-3 registers are implemented.
2 DSI64	DSI features in 64-bit mode are implemented for the module. 0 DSI features for 64-bit mode are not implemented; related registers do not exist. 1 DSI features for 64-bit mode are implemented
3 PISR_EX	PISR4-7 and parallel inputs frame positions selection logic (DSI 64-bit Muxing Logic) are implemented for the module. 0 PISR4-7 registers are not implemented. 1 PISR4-7 registers are implemented.
4 XSPI	Extended SPI Mode feature is implemented for the module. 0 Extended SPI Mode is not implemented. 1 Extended SPI Mode is implemented.
5:7 CTAR	Maximum implemented CTAR register number.
8:11 TXFR	Maximum implemented TXFR register number.
12:15 RXFR	Maximum implemented RXFR register number.
16:19 CMDFR	Maximum implemented command FIFO number.
20 MSTR_MODE	Master Mode implementation is enabled
21 SLV_MODE	Slave Mode implementation is enabled
22 TSB_EN	TSB Mode implementation is enabled
23 ITSB_EN	Interleaved TSB Mode implementation is enabled

55.3.3 DSPI Transfer Count Register (DSPI_TCR)

DSPI_TCR has an SPI transfer counter to assist in queue management.

Do not write the TCR when the DSPI is in the Running state.

Address: 0x0008 Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	SPI_TCNT															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1677. DSPI Transfer Count Register (DSPI_TCR)

Table 1715. DSPI_TCR field descriptions

Field	Description
0:15 SPI_TCNT	SPI Transfer Counter The SPI_TCNT field increments every time the last bit of a SPI frame is transmitted. SPI_TCNT is reset to zero at the beginning of the frame when the CTCNT field is set in the executing SPI command. A value written to SPI_TCNT presets the counter to that value. The Transfer Counter wraps around; incrementing past 65535 resets the counter to zero.

55.3.4 DSPI Clock and Transfer Attributes Register (In Master Mode) (DSPI_CTAR*n*)

CTARs are used to define different transfer attributes:

- In master mode, the CTARs define combinations of transfer attributes such as frame size, clock phase and polarity, data bit ordering, baud rate, and various delays.
- In slave mode, a subset of the bitfields in CTAR0 and CTAR1 set the slave transfer attributes.

Do not write to the CTARs while the DSPI is in the Running state.

When the DSPI is configured as:

- SPI master – the CTAS field in the command portion of the TX FIFO entry selects which CTAR is used.
- SPI bus slave – the CTAR0 register is used.
- DSI master – the DSICTAS field in the DSPI DSI Configuration Register 0 (DSICR0) selects which CTAR is used.
- DSI bus slave – the CTAR1 register is used.

In CSI Configuration, the transfer attributes are based on whether the current frame is:

- SPI data – follow the protocol described for SPI Configuration,
- DSI data – follow the protocol described for DSI Configuration.

CSI Configuration is valid only in master mode.

TSB mode sets some limitations on transfer attributes:

- Clock phase is forced to be CPHA = 1 and the CPHA bit setting has no effect.
- PCS lines are driven at the driving edge of the SCK clock together with SOUT, so PCS assertion and negation delays control is unavailable and PCSSCK, PASC, CSSCK and ASC fields have no effect.
- Delay after transfer can be set from 1 to 64 serial clocks via PDT and DT fields.

Address: 0x000C + *n**0x4 (*n*=0 to 7) Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	DBR	FMSZ				CPOL	CPHA	LSBFE	PCSSCK		PASC		PDT		PBR	
Reset	0	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	CSSCK				ASC				DT				BR			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1678. DSPI Clock and Transfer Attributes Register (In Master Mode) (DSPI_CTAR*n*)

Table 1716. DSPI_CTAR*n* field descriptions

Field	Description
0 DBR	Double Baud Rate. (Master mode only) Doubles the baud rate of the Serial Communications Clock (SCK). It halves the Baud Rate division ratio, supporting faster frequencies and odd division ratios for the Serial Communications Clock (SCK). When DBR is set, the duty cycle of the Serial Communications Clock (SCK) depends on the value in the Baud Rate Prescaler and the Clock Phase bit as listed in *Table 1717*. Refer to the BR field description in this table for details on how to compute the baud rate. Refer to *Table 1717* for DSPI SCK duty cycle values. 0 The baud rate is computed normally with a 50/50 duty cycle. 1 The baud rate is doubled with the duty cycle depending on the Baud Rate Prescaler.
1:4 FMSZ	Frame Size The number of bits transferred per frame is equal to the FMSZ field value plus 1. The minimum valid value for the number of bits to be transmitted for any mode is 4.There is a constraint on the minimum allowable Frame size, which depends on the register Read/Write clock to the Protocol Clock Ratio. The minimum Frame size (FMSZ + 1) is decided by the following equation. Upper Ceiling must be applied for non-integer values. Min. Frame Size = ((4 x f_p) + (3 x f_r)) / (n x f_r) f_p = Protocol Clock Frequency f_r = Register Read/Write Clock Frequency n = Multiple of protocol clock required to get Baud Clock - Given by (PBR x BR) / (1 + DBR) The minimum frame size can never be less than 4. There is no constraint on the maximum programmable frame size. Note that 'f_p' can be equal to, less than or greater than 'f_r' purely based on user requirement. When the DSPI operates in TSB mode, the FMSZ field value plus 1 is equal to the data frame bit number, where control of the PCS assertion switches from the DSICR0 to the DSICR1 register. If TSB Mode is operated when DSI is used in 64-bit mode, then DSICR0[FMSZ4] also comes into picture while switching PCS assertion control.
5 CPOL	Clock Polarity. (Master and Slave mode) Selects the inactive state of the Serial Communications Clock (SCK). Devices must have identical clock polarities for successful communication between serial devices. When the Continuous Selection Format is selected, switching between clock polarities without stopping the DSPI can cause errors in the transfer due to the peripheral device interpreting the switch of clock polarity as a valid clock edge. 0 The inactive state value of SCK is low. 1 The inactive state value of SCK is high.

Table 1716. DSPI_CTAR*n* field descriptions (continued)

Field	Description
6 CPHA	Clock Phase or TSB mode. (Master and Slave mode) Selects which edge of SCK causes data to change and which edge causes data to be captured. Devices must have identical clock phase settings for successful communication between serial devices. In Continuous SCK or TSB modes, this bit is ignored and the transfers are done as if the CPHA bit is set to 1. 0 Data is captured on the leading edge of SCK and changed on the following edge. 1 Data is changed on the leading edge of SCK and captured on the following edge.
7 LSBFE	LSB First. Specifies whether the LSB or MSB of the frame is transferred first. In TSB mode, this bit should comply with the MSC specification. 0 Data is transferred MSB first. 1 Data is transferred LSB first.
8:9 PCSSCK	PCS to SCK Delay Prescaler. Selects the prescaler value for the delay between assertion of PCS and the first edge of the SCK. Refer to the CSSCK field description in this table for calculating the PCS to SCK Delay. Refer to *Section 55.4.5.2: PCS to SCK delay (tCSC)* for more details. In TSB mode, PCSSCK has no effect. 00 PCS to SCK Prescaler value is 1. 01 PCS to SCK Prescaler value is 3. 10 PCS to SCK Prescaler value is 5. 11 PCS to SCK Prescaler value is 7.
10:11 PASC	After SCK Delay Prescaler. Selects the prescaler value for the delay between the last edge of SCK and the negation of PCS. Refer to the ASC field description in this table for calculating the After SCK Delay. Refer to *Section 55.4.5.3: After SCK delay (tASC)* for more details. In TSB mode, PASC has no effect. 00 Delay after Transfer Prescaler value is 1. 01 Delay after Transfer Prescaler value is 3. 10 Delay after Transfer Prescaler value is 5. 11 Delay after Transfer Prescaler value is 7.
12:13 PDT	Delay after Transfer Prescaler. (Master mode only) Selects the prescaler value for the delay between the negation of the PCS signal at the end of a frame and the assertion of PCS at the beginning of the next frame. In TSB mode, the PDT field defines two MSB bits of the Delay after Transfer. Refer to the DT field description for calculating the Delay after Transfer. Refer to *Section 55.4.5.4: Delay after transfer (tDT)* for more details. 00 Delay after Transfer Prescaler value is 1. 01 Delay after Transfer Prescaler value is 3. 10 Delay after Transfer Prescaler value is 5. 11 Delay after Transfer Prescaler value is 7.

Table 1716. DSPI_CTAR*n* field descriptions (continued)

Field	Description
14:15 PBR	Baud Rate Prescaler. (Master mode only) Selects the prescaler value for the baud rate. The baud rate is the frequency of the SCK. The protocol clock is divided by the prescaler value before the baud rate selection takes place. Refer to the BR field description in this table for calculating the baud rate. 00 Baud Rate Prescaler value is 2. 01 Baud Rate Prescaler value is 3. 10 Baud Rate Prescaler value is 5. 11 Baud Rate Prescaler value is 7.
16:19 CSSCK	PCS to SCK Delay Scaler. (Master mode only) Selects the scaler value for the PCS to SCK delay. PCS to SCK Delay is the delay between the assertion of PCS and the first edge of the SCK. The delay is a multiple of the protocol clock period calculated by: $t_{CSC} = (1/f_P) \times PCSSCK \times CSSCK$ *Table 1718* lists the delay scaler values. Refer to *Section 55.4.5.2: PCS to SCK delay (tCSC)* for more details. In TSB mode, the field has no effect.
20:23 ASC	After SCK Delay Scaler. (Master mode only) Selects the scaler value for the After SCK Delay. The After SCK Delay is the delay between the last edge of SCK and the negation of PCS. The delay is a multiple of the protocol clock period calculated by: $t_{ASC} = (1/f_P) \times PASC \times ASC$ *Table 1718* lists the delay scaler values. Refer to *Section 55.4.5.3: After SCK delay (tASC)* for more details.
24:27 DT	Delay After Transfer Scaler (Master mode only) Selects the Delay after Transfer Scaler. The Delay after Transfer is the time between the negation of the PCS signal at the end of a frame and the assertion of PCS at the beginning of the next frame. In the Continuous Serial Communications Clock operation, the DT value is fixed to one SCK clock period. The Delay after Transfer is a multiple of the protocol clock period calculated by: $t_{DT} = (1/f_P) \times PDT \times DT$ *Table 1718* lists the delay scaler values. In the TSB mode, the Delay after Transfer is equal to a number formed by concatenation of the PDT and DT fields plus 1 of the SCK clock periods. Refer to *Section 55.4.5.2: PCS to SCK delay (tCSC)* for more details.
28:31 BR	Baud Rate Scaler. (Master mode only) Selects the scaler value for the baud rate. The prescaled protocol clock is divided by the Baud Rate Scaler to generate the frequency of the SCK. The baud rate is calculated by: SCK baud rate = $(f_P/PBR) \times [(1+DBR)/BR]$ *Table 1719* lists the baud rate scaler values.

Table 1717. DSPI SCK duty cycle

DBR	CPHA	PBR	SCK duty cycle
0	any	any	50/50
1	0	00	50/50
1	0	01	33/66
1	0	10	40/60
1	0	11	43/57
1	1	00	50/50
1	1	01	66/33
1	1	10	60/40
1	1	11	57/43

Table 1718. Delay scaler encoding

Field value	Delay scaler value
0000	2
0001	4
0010	8
0011	16
0100	32
0101	64
0110	128
0111	256
1000	512
1001	1024
1010	2048
1011	4096
1100	8192
1101	16384
1110	32768
1111	65536

Table 1719. DSPI baud rate scaler

CTAR*n*[BR]	Baud rate scaler value
0000	2
0001	4
0010	6

Table 1719. DSPI baud rate scaler (continued)

CTAR*n*[BR]	Baud rate scaler value
0011	8
0100	16
0101	32
0110	64
0111	128
1000	256
1001	512
1010	1024
1011	2048
1100	4096
1101	8192
1110	16384
1111	32768

55.3.5 DSPI Clock and Transfer Attributes Register (In Slave Mode) (DSPI_CTAR*n*_SLAVE)

When the DSPI is configured as:

- SPI master – the CTAS field in the command portion of the TX FIFO entry selects which CTAR is used.
- SPI bus slave – the CTAR0 register is used.
- DSI master – the DSICTAS field in the DSPI DSI Configuration Register 0 (DSICR0) selects which CTAR is used.
- DSI bus slave – the CTAR1 register is used.

In CSI Configuration, the transfer attributes are based on whether the current frame is:

- SPI data – follow the protocol described for SPI Configuration,
- DSI data – follow the protocol described for DSI Configuration.

CSI Configuration is valid only in master mode.

TSB mode sets some limitations on transfer attributes:

- Clock phase is forced to be CPHA = 1 and the CPHA bit setting has no effect.
- PCS lines are driven at the driving edge of the SCK clock together with SOUT, so PCS assertion and negation delays control is unavailable and PCSSCK, PASC, CSSCK and ASC fields have no effect.
- Delay after transfer can be set from 1 to 64 serial clocks via PDT and DT fields.

Address: 0x000C + *n**0x4 (*n*=0 to 1) Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	FMSZ					CPOL	CPHA	PE	PP	FMSZ5	0	0	0	0	0	0
W																
Reset	0	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1679. DSPI Clock and Transfer Attributes Register (In Slave Mode) (DSPI_CTAR*n*_SLAVE)

Table 1720. DSPI_CTAR*n*_SLAVE field descriptions

Field	Description
0:4 FMSZ	Frame Size The number of bits transferred per frame is equal to the concatenated field {CTAR*n*_SLAVE[FMSZ5], CTAR*n*_SLAVE[FMSZ]} value plus 1. The minimum valid FMSZ field value is 3 (when FMSZ6 is 0).
5 CPOL	Clock Polarity Selects the inactive state of the Serial Communications Clock (SCK). 0 The inactive state value of SCK is low. 1 The inactive state value of SCK is high.
6 CPHA	Clock Phase or TSB mode. (Master and Slave mode) Selects which edge of SCK causes data to change and which edge causes data to be captured. Devices must have identical clock phase settings for successful communication between serial devices. In Continuous SCK or TSB modes, the bit value is ignored and the transfers are done as if the CPHA bit is set to 1. 0 Data is captured on the leading edge of SCK and changed on the following edge. 1 Data is changed on the leading edge of SCK and captured on the following edge.
7 PE	Parity Enable Enables parity bit transmission and reception for the frame. 0 No parity bit included/checked. 1 Parity bit is transmitted instead of last data bit in frame, parity checked for received frame.
8 PP	Parity Polarity Controls polarity of the parity bit transmitted and checked. 0 Even Parity: the number of 1 bits in the transmitted frame is even. The SR[SPEF] bit is set if the number of 1 bits is odd in the received frame. 1 Odd Parity: the number of 1 bits in the transmitted frame is odd. The SR[SPEF] bit is set if the number of 1 bits is even in the received frame.
9 FMSZ5	MSB of Frame Size when DSI is used in 64-bit Mode The number of bits transferred per frame is equal to the concatenated field {CTAR*n*_SLAVE[FMSZ5], CTAR*n*_SLAVE[FMSZ]} value plus 1.

55.3.6 DSPI Status Register (DSPI_SR)

The status register contains DSPI status bits and interrupt/DMA request event flag bits.

Software can clear most of the flag bits in the SR by writing a '1' to them (w1c). Writing a 0 to a flag bit has no effect. This register may not be writable in module disable mode due to the use of power saving mechanisms.

Address: 0x002C Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	TCF	TXRXS	SPITCF	EOQF	TFUF	DSITCF	TFFF	BSYF	CMDTCF	DPEF	SPEF	DDIF	RFOF	TFIWF	RFDF	CMDFFF
W	w1c	w1c	w1c	w1c	w1c	w1c	w1c		w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c
Reset	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	1

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	TXCTR				TXNXTPTR				RXCTR				POPNXTPTR			
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1680. DSPI Status Register (DSPI_SR)

Table 1721. DSPI_SR field descriptions

Field	Description
0 TCF	Transfer Complete Flag. Indicates that all bits in a frame have been shifted out. 0 Transfer not complete. 1 Transfer complete.
1 TXRXS	TX and RX Status. Reflects the run status of the DSPI. 0 Transmit and receive operations are disabled (DSPI is in stopped state). 1 Transmit and receive operations are enabled (DSPI is in running state).
2 SPITCF	SPI Frame Transfer Complete Flag. Similar to TCF but only asserted on SPI frame transmission completion in CSI Mode This includes ITSB and 'TSB in CSI' modes, but not SPI or DSI Modes. 0 SPI frame transfer is not complete. 1 SPI frame transfer is complete.
3 EOQF	End of Queue Flag. Indicates that the last entry in a queue has been transmitted when the DSPI is in master mode. The EOQF bit is set when the TX FIFO entry has the EOQ bit set in the command halfword and the end of the transfer is reached. When the EOQF bit is set, the TXRXS bit is automatically cleared. 0 EOQ is not set in the executing command. 1 EOQ is set in the executing SPI command.

Table 1721. DSPI_SR field descriptions (continued)

Field	Description
4 TFUF	Transmit FIFO Underflow Flag. Indicates an underflow condition in the TX FIFO. Transmit underflow is detected only for DSPI blocks in slave mode and SPI configuration. TFUF is set when the TX FIFO of a DSPI operating in SPI slave mode is empty and an external SPI master initiates a transfer. 0 No Tx FIFO underflow. 1 Tx FIFO underflow has occurred.
5 DSITCF	DSI Frame Transfer Complete Flag. Similar to TCF but only asserted on DSI frame transmission completion in CSI Mode. This includes ITSB and 'TSB in CSI' modes, but not SPI or DSI Modes. 0 DSI frame transfer is not complete. 1 DSI frame transfer is complete.
6 TFFF	Transmit FIFO Fill Flag. Provides a method for the DSPI to request more entries to be added to the TX FIFO. The TFFF bit is set while the TX FIFO is not full. The TFFF bit can be cleared by writing '1' to it or by acknowledgement from the DMA controller to the TX FIFO full request. 0 Tx FIFO is full. 1 Tx FIFO is not full.
7 BSYF	Busy Flag. This bit is valid only when DSPI_MCR[XSPI] is enabled. Indicates that the current Command Frame is being used for transmitting multiple data frames. This bit is not set for the last Data Frame of a Cyclic command Transfer or when DSPI_CTARE[DTCP] = 1. Refer to *Section 55.4.2.5: Command First In First Out (CMD FIFO) buffering mechanism*. This bit is valid only when DSPI_MCR[XSPI] is enabled. 0 No Cyclic Command Transfer in Progress. 1 Cyclic Command Transfer is in progress. Current Data Frame is not the last data frame for current cyclic command transfer.
8 CMDTCF	Command Transfer Complete Flag. Indicates that the last Data frame for the current Cyclic Command has been transmitted. Hence this bit is set only for the last Data Frame of a Cyclic Command Transfer or when DSPI_CTARE[DTCP] = 1. CMDTCF remains set until it is cleared by writing a '1' to it. 0 Data Transfer by current Command not complete. 1 Data Transfer by current Command complete.
9 DPEF	DSI Parity Error Flag. Indicates that a DSI frame with parity error has been received. 0 No parity error. 1 Parity error has occurred.

Table 1721. DSPI_SR field descriptions (continued)

Field	Description
10 SPEF	SPI Parity Error Flag. Indicates that a SPI frame with parity error has been received. 0 No parity error. 1 Parity error has occurred.
11 DDIF	DSI Data Received with Active Bits. Indicates that a DSI frame has been received with bits selected by DIMR with active polarity, defined by the DPIR. 0 No DSI data with active bits was received. 1 DSI data with active bits was received.
12 RFOF	Receive FIFO Overflow Flag. Indicates an overflow condition in the RX FIFO. The bit is set when the RX FIFO and shift register are full and a transfer is initiated. 0 No Rx FIFO overflow. 1 Rx FIFO overflow has occurred.
13 TFIWF	Transmit FIFO Invalid Write Flag. Indicates Data Write on TX FIFO while CMD FIFO is empty. Without a Command, the Data entries present in TXFIFO are invalid. 0 No Invalid Data present in TX FIFO 1 Invalid Data present in TX FIFO since CMD FIFO is empty
14 RFDF	Receive FIFO Drain Flag. Provides a method for the DSPI to request that entries be removed from the RX FIFO. The bit is set while the RX FIFO is not empty. The RFDF bit can be cleared by writing 1 to it or by acknowledgement from the DMA controller when the RX FIFO is empty. 0 Rx FIFO is empty. 1 Rx FIFO is not empty.
15 CMDFFF	Command FIFO Fill Flag. Provides a method for the DSPI to request more entries to be added to the CMD FIFO. The CMDFFF bit is set while the CMD FIFO is not full. The CMDFFF is cleared by writing a ‘1’ to it or by acknowledgement from the DMA controller to the CMD FIFO full request. 0 CMD FIFO is full. 1 CMD FIFO is not full.
16:19 TXCTR	TX FIFO Counter. Indicates the number of valid entries in the TX FIFO. The TXCTR is incremented every time the data part of PUSHR is written. The TXCTR is decremented every time the SPI data is transferred to the shift register.
20:23 TXNXTPTR	Transmit Next Pointer. Indicates which TX FIFO Entry is transmitted during the next transfer. The TXNXTPTR field is updated every time SPI data is transferred from the TX FIFO to the shift register.

Table 1721. DSPI_SR field descriptions (continued)

Field	Description
24:27 RXCTR	RX FIFO Counter. Indicates the number of entries in the RX FIFO. The RXCTR is decremented every time the POPR is read. The RXCTR is incremented every time data is transferred from the shift register to the RX FIFO.
28:31 POPNXTPTR	Pop Next Pointer. Contains a pointer to the RX FIFO entry to be returned when the POPR is read. The POPNXTPTR is updated when the POPR is read.

55.3.7 DSPI DMA/Interrupt Request Select and Enable Register (DSPI_RSER)

The DSPI_RSER controls DMA and interrupt requests.

Do not write to the RSER while the DSPI is in the Running state.

Address: 0x0030 Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	TCF_RE	CMDFFF_RE	SPITCF_RE	EOQF_RE	TFUF_RE	DSITCF_RE	TFFF_RE	TFFF_DIRS	CMDTCF_RE	DPEF_RE	SPEF_RE	DDIF_RE	RFOF_RE	TFIWF_RE	RFDF_RE	RFDF_DIRS
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	CMDFFF_DIRS	DDIF_DIRS	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1681. DSPI DMA/Interrupt Request Select and Enable Register (DSPI_RSER)

Table 1722. DSPI_RSER field descriptions

Field	Description
0 TCF_RE	Transmission Complete Request Enable. Enables TCF flag in the Status register to generate an interrupt request. 0 Disabled. 1 Enabled.
1 CMDFFF_RE	Command FIFO Fill Flag Request Enable. Enables the CMDFFF flag in the Status register to generate a request. DSPI_RSER[CMDFFF_DIRS] toggles either an interrupt or a DMA request. 0 Disabled. 1 Enabled.

Table 1722. DSPI_RSER field descriptions (continued)

Field	Description
2 SPITCF_RE	SPI Frame Transmission Complete Request Enable. Enables SPITCF flag in the Status register to generate an interrupt request. 0 Disabled. 1 Enabled.
3 EOQF_RE	DSPI Finished Request Enable Enables the EOQF flag in the status register to generate an interrupt request. 0 Disabled. 1 Enabled.
4 TFUF_RE	Transmit FIFO Underflow Request Enable Enables the TFUF flag in the status register to generate an interrupt request. 0 Disabled. 1 Enabled.
5 DSITCF_RE	DSI Frame Transmission Complete Request Enable. Enables DSITCF flag in the status register to generate an interrupt request. 0 Disabled. 1 Enabled.
6 TFFF_RE	Transmit FIFO Fill Request Enable Enables the TFFF flag in the status register to generate a request. DSPI_RSER[TFFF_DIRS] toggles between either an interrupt or a DMA request. 0 Disabled. 1 Enabled.
7 TFFF_DIRS	Transmit FIFO Fill DMA or Interrupt Request Select Selects between generating a DMA request or an interrupt request. DSPI_SR[TFFF] flag and DSPI_RSER[TFFF_RE] must be set. 0 Interrupt requests. 1 DMA requests.
8 CMDTCF_RE	Command Transmission Complete Request Enable. The CMDTCF_RE bit enables CMDTCF flag in the status register to generate an interrupt request. 0 Disabled. 1 Enabled.
9 DPEF_RE	DSI Parity Error Request Enable Enables the DPEF flag in the status register to generate an interrupt request. 0 Disabled. 1 Enabled.
10 SPEF_RE	SPI Parity Error Request Enable Enables the SPEF flag in the status register to generate an interrupt request. 0 Disabled. 1 Enabled.
11 DDIF_RE	DSI data received with active bits Request Enable Enables the DDIF flag in the status register to generate an interrupt requests. 0 Disabled. 1 Enabled.

Table 1722. DSPI_RSER field descriptions (continued)

Field	Description
12 RFOF_RE	Receive FIFO Overflow Request Enable Enables the RFOF flag in the status register to generate an interrupt request. 0 Disabled. 1 Enabled.
13 TFIWF_RE	Transmit FIFO Invalid Write Request Enable Enables the TFIWF flag in the status register to generate an interrupt request. 0 Disabled. 1 Enabled.
14 RFDF_RE	Receive FIFO Drain Request Enable Enables the RFDF flag in the status register to generate a request. DSPIRSER[RFDF_DIRS] toggles either an interrupt or a DMA request. 0 Disabled 1 Enabled
15 RFDF_DIRS	Receive FIFO Drain DMA or Interrupt Request Select. Selects between generating a DMA request or an interrupt request. DSPI_SR[RFDF] flag and DSPI_RSER[RFDF_RE] must be set. 0 Interrupt request. 1 DMA request.
16 CMDFFF_DIRS	Command FIFO FIll DMA or Interrupt Request Select. Selects between generating a DMA request or an interrupt request. DSPI_SR[CMDFFF] flag and DSPI_RSER[CMDFFF_RE] must be set. 0 Interrupt request. 1 DMA request.
17 DDIF_DIRS	DSI data received with active bits - DMA or Interrupt Request Select. Selects between generating a DMA request or an interrupt request. DSPI_SR[DDIF] flag and DSPI_RSER[DDIF_RE] must be set. 0 Interrupt request. 1 DMA request.

55.3.8 DSPI PUSH FIFO Register In Master Mode (DSPI_PUSHR)

PUSHR provides the means to write to the TX FIFO and CMD FIFO.

Data written to this register is transferred to:

- The TX FIFO for 8- or 16-bit writes to the Data field of PUSHR.
- The CMD FIFO for writes to the Command field of PUSHR.

In master mode, the register provides 16-bit command to the CMD FIFO and 16-bit data to the TX FIFO.

In slave mode, CMD FIFO is unused and the 16-bit Command field of PUSHR is reserved.

When Extended SPI Mode is not enabled (MCR[XSPI] = 0):

- TX FIFO and CMD FIFO must be filled simultaneously.
- Writes must be given to both Data and Command fields of PUSHR for every PUSHR operation.
- TX FIFO and CMD FIFO can be considered a single 32-bit FIFO.

When Extended SPI Mode is enabled (MCR[XSPI] = 1):

- TX FIFO and CMD FIFO can be written independently.
- A PUSHR Read Operation returns the topmost TX FIFO and CMD FIFO entries concatenated.

When DSPI Module is disabled, any writes to this register do not update the FIFO. Reads during Module disable mode return the last PUSHR write performed when Module was enabled.

Address: 0x0034 Access: User read/write




Figure 1682. DSPI PUSH FIFO Register In Master Mode (DSPI_PUSHR)

Table 1723. DSPI_PUSHR field descriptions

Field	Description
0 CONT	Continuous Peripheral Chip Select Enable. (SPI master mode) Continuous Selection Format enables the selected PCS signals to remain asserted between transfers. PUSHR[EOQ] and PUSHR[CONT] bits cannot be asserted together in any Command Frame as EOQ signifies the last frame in a queue and the Last frame in a Continuous Transfer must have PUSHR[CONT] as 0. 0 Return PCSn signals to their inactive state between transfers. 1 Keep PCSn signals asserted between transfers.
1:3 CTAS	Clock and Transfer Attributes Select. Selects which CTAR (and corresponding CTARE register) to use in master mode to specify the transfer attributes for the associated SPI frame. In SPI slave mode, CTAR0 is used. Refer to the Device Configuration chapter to determine how many CTARs this device has. Do not program a value in this field for a register that is not present. 000 CTAR0/CTARE0 001 CTAR1/CTARE1 010 CTAR2/CTARE2 011 CTAR3/CTARE3 100 CTAR4/CTARE4 101 CTAR5/CTARE5 110 CTAR6/CTARE6 111 CTAR7/CTARE7

Table 1723. DSPI_PUSHR field descriptions (continued)

Field	Description
4 EOQ	End Of Queue Host software uses this bit to signal to the DSPI that the current SPI transfer is the last in a queue. DSPI_SR[EOQF] is set at the end of the transfer. 0 The SPI data is not the last data to transfer. 1 The SPI data is the last data to transfer.
5 CTCNT	Clear Transfer Counter. Clears the SPI_TCNT field in the Transfer Count register. The SPI_TCNT field is cleared before the DSPI starts transmitting the current SPI frame. Hence the current SPI frame causes this counter to increment by 1. 0 Do not clear the TCR[SPI_TCNT] field. 1 Clear the TCR[SPI_TCNT] field.
6 PE_MASC	Parity Enable or Mask t_{ASC} delay in the current frame PE: This bit enables parity bit transmission and parity reception check for the SPI frame. MASC: The current frame has the “after SCK” delay masked if this bit is asserted. Refer to *Section 55.4.6.6: Fast Continuous Selection Format* for more details. This bit is used as Mask t_{ASC} in the Fast Continuous PCS mode when MCR[FCPCS] is set. 0 PE: No parity bit included/checked. MASC: t_{ASC} delay is not masked and the current frame has the after SCK delay. 1 PE: Parity bit is transmitted instead of the last data bit in the frame; parity is checked for the received frame. MASC: t_{ASC} delay is masked in the current frame.
7 PP_MCSC	Parity Polarity or Mask t_{CSC} delay in the next frame PP: controls the polarity of the parity bit transmitted and checked. MCSC: The next frame has the “PCS to SCK” delay masked if this bit is asserted. Refer to *Section 55.4.6.6: Fast Continuous Selection Format* for more details. This bit is used as Mask t_{CSC} in the Fast Continuous PCS mode when MCR[FCPCS] is set. 0 PP: Even Parity: the number of 1 bits in the transmitted frame is even. The SR[SPEF] bit is set if the number of 1 bits is odd in the received frame. MCSC: t_{CSC} delay is not masked and the next frame has the PCS to SCK delay. 1 PP: Odd Parity: the number of 1 bits in the transmitted frame is odd. The SR[SPEF] bit is set if the number of 1 bits is even in the received frame. MCSC: t_{CSC} delay is masked in the next frame.
8:15 PCS	Select which PCS signals are to be asserted for the transfer. Refer to the chip configuration chapter for the number of PCS signals used in this MCU. 0 Negate the PCS[x] signal. 1 Assert the PCS[x] signal.
16:31 TXDATA	Transmit Data Holds SPI data to be transferred according to the associated SPI command

55.3.9 DSPI PUSH FIFO Register In Slave Mode (DSPI_PUSHR_SLAVE)

PUSHR provides the means to write to the TX FIFO.

Data written to this register is transferred to:

- The TX FIFO for 8- or 16-bit writes to the Data field of PUSHR.

In master mode, the register provides 16-bit command to the CMD FIFO and 16-bit data to the TX FIFO.

In slave mode, CMD FIFO is unused and the 16-bit Command field of PUSHR is reserved.

In Slave mode, up to 32-bit SPI frames may be queued for transmission/reception by enabling MCR[XSPI] mode.

Address: 0x0034 Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	TXDATA															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1683. DSPI PUSH FIFO Register In Slave Mode (DSPI_PUSHR_SLAVE)

Table 1724. DSPI_PUSHR_SLAVE field descriptions

Field	Description
16:31 TXDATA	Transmit Data Holds SPI data to be transferred.

55.3.10 DSPI POP FIFO Register (DSPI_POPR)

POPR is used to read the RX FIFO.

8- or 16-bit read accesses to the POPR have the same effect on the RX FIFO as 32-bit read accesses. A write to this register generates a Transfer Error.

Address: 0x0038 Access: User read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	RXDATA															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	RXDATA															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1684. DSPI POP FIFO Register (DSPI_POPR)

Table 1725. DSPI_POPR field descriptions

Field	Description
0:31 RXDATA	Received Data Contains the SPI data from the RX FIFO entry to which the Pop Next Data Pointer points.

55.3.11 DSPI Transmit FIFO Registers (DSPI_TXFR*n*)

TXFR*n* provide visibility into the TX FIFO for debugging purposes.

Each read-only register is an entry in the TX FIFO. Reading the TXFR*n* registers does not alter the state of the TX FIFO.

Reading DSPI_TXFR*n* registers is invalid for a DSPI Master when used in Extended SPI (XSPI) mode.

Address: 0x003C + *n**0x4 (*n* = 0 to 3) Access: User read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	TXCMD_TXDATA															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	TXDATA															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1685. DSPI Transmit FIFO Registers (DSPI_TXFR*n*)

Table 1726. DSPI_TXFR*n* field descriptions

Field	Description
0:15 TXCMD_TXDATA	Transmit Command or Transmit Data In master mode, the TXCMD field sets the transfer attributes for the SPI data. In slave mode, the TXDATA contains 16 MSB bits of the SPI data to be shifted out.
16:31 TXDATA	Transmit Data Contains the SPI data to be shifted out.

55.3.12 DSPI Receive FIFO Registers (DSPI_RXFR*n*)

RXFR*n* provide visibility into the RX FIFO for debugging purposes.

Each read-only register is an entry in the RX FIFO. Reading the RXFR*n* registers does not alter the state of the RX FIFO.

MCR[MDIS] must be 0 when RXFR is read.

Address: 0x007C + *n**0x4 (*n* = 0 to 3) Access: User read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	RXDATA															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	RXDATA															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1686. DSPI Receive FIFO Registers (DSPI_RXFR*n*)

Table 1727. DSPI_RXFR*n* field descriptions

Field	Description
0:31 RXDATA	Receive Data Contains the received SPI data.

55.3.13 DSPI DSI Configuration Register 0 (DSPI_DSICR0)

DSICR0 selects various attributes associated with DSI and CSI Configurations.

Do not write to the DSICR0 while the DSPI is in the Running state.

Address: 0x00BC Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	MTOE	FMSZ4	MTOCNT[5:0]						FMSZ5	TRG	ITSB	TSBC	TXSS	TPOL	TRRE	CID
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	DCONT	DSICTAS			DMS	PES	PE	PP	DPCSx							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1687. DSPI DSI Configuration Register 0 (DSPI_DSICR0)

Table 1728. DSPI_DSICR0 field descriptions

Field	Description
0 MTOE	Multiple Transfer Operation Enable Enables multiple D SPIs to be connected in a parallel or serial configuration. The MTOE and TSB bits should not be set simultaneously. 0 Multiple transfer operation disabled. 1 Multiple transfer operation enabled.
1 FMSZ4	MSB of the frame size in master mode when DSI is used in 32-bit mode. If the bit is set, 16 is added to the frame size, as defined by the CTAR*n*[FMSZ] field. The CTAR*n* register is selected by the DSICTAS field.
2:7 MTOCNT[5:0]	Multiple Transfer Operation Count Selects the number of bits to be shifted out during a transfer in Multiple Transfer Operation. The field sets the number of SCK cycles that the bus master must generate to complete the transfer. The number of SCK cycles used is one more than the value in the MTOCNT field. The number of SCK cycles defined by MTOCNT must be equal to or greater than the frame size. When TSBC is set, MTOCNT has no effect.
8 FMSZ5	MSB of the frame size in master mode when DSI is used in 64-bit mode. If the bit is set, 32 is added to the frame size, as defined by the concatenation of {DSICR0[FMSZ4], CTAR*n*[FMSZ]} fields. The CTAR*n* register is selected by the DSICTAS field. Hence the final concatenated frame size using this bit is {DSICR0[FMSZ5], DSICR0[FMSZ4], CTAR*n*[FMSZ]}. This field is only valid when DSICR1[DSI64] is enabled.
9 TRG	Trigger Source for Interleaved TSB mode. This bit decides the source for trigger. It should be written only when MCR[HALT] bit is asserted, and is used when DSICR0[ITSB] bit is enabled. Refer to Interleaved TSB (ITSB) Mode for more details. 0 Internal Trigger: Trigger is generated internal to IP. Trigger period is given by DSICR1[TRGPRD]. 1 External Trigger: Trigger is generated external to IP at MCU level. Trigger period decided at MCU level.
10 ITSB	Interleaved TSB mode. Enables the Interleaved TSB mode of operation. When enabled, there is no priority among frames from the SPI/DSI. DSI frames are sent when either the previous transmission was an SPI frame or the TX_FIFO is empty. Frames are transmitted on every trigger whose source is selected by the TRG bit setting. ITSB mode requires DSICR0[TSBC] set and should be written only when MCR[HALT] is asserted. If ITSB bit is set without setting DSICR0[TSBC], DSPI operates in Normal Mode depending on MCR[DCONF] bit. Refer to *Section 55.4.10: Interleaved TSB (ITSB) Mode* for more details. 0 Disabled. 1 Enabled.

Table 1728. DSPI_DSICR0 field descriptions (continued)

Field	Description
11 TSBC	Timed Serial Bus Configuration. Enables the Timed Serial Bus Configuration, which allows up to 64-bit data to be used. It also allows t_{DT} to be programmable. 0 Disabled. 1 Enabled.
12 TXSS	Transmit Data Source Select. Selects the source of data to be serialized. The source can be either: a) data from host software written to the DSPI DSI Alternate Serialization Data Register (ASDR1/0), or b) parallel input pin states latched into the DSPI DSI Serialization Data Register (SDR1/0). 0 SDR source. 1 ASDR source.
13 TPOL	Trigger Polarity Selects the active edge of the hardware trigger input signal (HT), initiating DSI frames transfer. 0 Falling edge initiates a transfer. 1 Rising edge initiates a transfer.
14 TRRE	Trigger Reception Enable Enables the DSPI to initiate a DSI frames transfer with an external trigger signal. 0 Disabled. 1 Enabled.
15 CID	Change In Data Transfer Enable When the CID bit is set, DSI frames are initiated when the current DSI data differs from the previous DSI data shifted out. Do not enable CID when DCONT is enabled. 0 Disabled. 1 Enabled.
16 DCONT	DSI Continuous Peripheral Chip Select Enable (DSI Master mode only) Enables the PCS signals to remain asserted between transfers. When the TSBC bit is set, DCONT has no effect. Do not enable DCONT when CID is enabled. 0 PCS signals return to inactive. 1 PCS signals remain asserted.
17:19 DSICTAS	DSI Clock and Transfer Attributes Select (DSI Master mode only) Selects the CTAR which provides transfer attributes for DSI frames. In DSI slave mode, CTAR1 is always selected.
20 DMS	Data Match Stop Stops DSI frame transmissions if DDIF flag is set in the status register. 0 Disabled. 1 Enabled.
21 PES	Parity Error Stop Stops DSI operation if a parity error occurred in the received DSI frame. 0 Disabled. 1 Enabled.

Table 1728. DSPI_DSICR0 field descriptions (continued)

Field	Description
22 PE	Parity Enable Enables parity bit transmission and parity reception check for the DSI frames. 0 No parity bit included/checked. 1 Parity bit is transmitted instead of the last data bit in the frame; parity is checked for the received frame.
23 PP	Parity Polarity Controls the polarity of the parity bit transmitted and checked. 0 Even Parity: the number of '1' bits in the transmitted frame is even. The SR[DPEF] bit is set if in the received frame number of '1' bits is odd. 1 Odd Parity: the number of 1 bits in the transmitted frame is odd. The SR[DPEF] bit is set if in the received frame number of 1 bits is even.
24:31 DPCSx	DSI Peripheral Chip Select 0–7 Selects which of the PCS signals to assert during a DSI master mode transfer. 0 Negate PCS[x]. 1 Assert PCS[x].

55.3.14 DSPI DSI Serialization Data Register 0 (DSPI_SDR0)

Read-only SDR0 contains the states of the 32 LSB parallel input signals.

The states of these signals are latched into the SDR0 on the rising edge of every protocol clock.

When the TXSS bit in the DSICR0 is cleared, the data in the SDR0 is used as the source of the DSI frames.

When DSICR1[DSI64E] is set, SDR1 is the MSB half and SDR0 is the LSB half of the 64-bit SDR.

Address: 0x00C0 Access: User read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	SER_DATA															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	SER_DATA															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1688. DSPI DSI Serialization Data Register 0 (DSPI_SDR0)

Table 1729. DSPI_SDR0 field descriptions

Field	Description
0:31 SER_DATA	Serialized Data Contains the signal states of the 32 LSB parallel input signals.

55.3.15 DSPI DSI Alternate Serialization Data Register 0 (DSPI_ASDR0)

ASDR0 is used by host software to write the 32 LSB of the data to be serialized.

When the TXSS bit in the DSICR0 is set, the data in the ASDR0 is the source of the DSI frames.

Writes to the ASDR0 take effect on the next frame boundary.

When DSICR1[DSI64E] is set, ASDR1 is the MSB half and ASDR0 is the LSB half of the 64-bit ASDR.

Address: 0x00C4 Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	ASER_DATA															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	ASER_DATA															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1689. DSPI DSI Alternate Serialization Data Register 0 (DSPI_ASDR0)

Table 1730. DSPI_ASDR0 field descriptions

Field	Description
0:31 ASER_DATA	Alternate Serialized Data Holds the alternate 32 LSB of data to be serialized.

55.3.16 DSPI DSI Transmit Comparison Register 0 (DSPI_COMPR0)

Read-only COMPR0 holds a copy of the 32 LSB of last transmitted DSI data.

DSI data is transferred to this register as it is loaded into the TX Shift Register.

When DSICR1[DSI64E] is set, COMPR1 is the MSB half and COMPR0 is the LSB half of the 64-bit COMPR.

Address: 0x00C8 Access: User read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	COMP_DATA															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	COMP_DATA															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1690. DSPI DSI Transmit Comparison Register 0 (DSPI_COMPR0)

Table 1731. DSPI_COMPR0 field descriptions

Field	Description
0:31 COMP_DATA	Compare Data Holds the 32 LSB of last serialized DSI data.

55.3.17 DSPI DSI Deserialization Data Register 0 (DSPI_DDR0)

Read-only DDR0 holds the 32 LSB signal states for the parallel output signals.

Host software can read data from incoming DSI frames.

When DSICR1[DSI64E] is set, DDR1 is the MSB half and DDR0 is the LSB half of the 64-bit DDR.

Address: 0x00CC Access: User read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	DESER_DATA															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	DESER_DATA															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1691. DSPI DSI Deserialization Data Register 0 (DSPI_DDR0)

Table 1732. DSPI_DDR0 field descriptions

Field	Description
0:31 DESER_DATA	Deserialized Data Holds 32 LSB of deserialized data presented as signal states to the parallel output signals.

55.3.18 DSPI DSI Configuration Register 1 (DSPI_DSICR1)

DSICR1 selects various attributes associated with TSB (and ITSB) Configuration.

Do not write to the DSICR1 while the DSPI is in the Running state.

Address: 0x00D0 Access: User read/write




Figure 1692. DSPI DSI Configuration Register 1 (DSPI_DSICR1)

Table 1733. DSPI_DSICR1 field descriptions

Field	Description
2:7 TSBCNT[5:0]	Timed Serial Bus Operation Count TSBCNT defines the length of the data frame When TSBC is set. The TSBCNT field valid value is from 3 to 63. The TSBCNT field selects the number of data bits to be shifted out during a transfer in TSB mode. Number of data bits in data frame = TSBCNT + 1.
13 DSI64E	DSI 64-bit Mode Enable Allows serialization and deserialization of Data frames up to 64 bits in size. The extended registers DSPI_SDR1, DSPI_ASDR1, DSPI_COMPR1, DSPI_DDR1, DSPI_SSR1, DSPI_PISR4-7, DSPI_DIMR1, DSPI_DPIR1 are valid in this mode. 0 Disabled. DSI Mode operates in the default 32-bit configuration 1 Enabled. DSI Mode operates in 64-bit configuration
14 DSE1	Data Select Enable 1 When DSICR0[TBSC] bit is set, the DSE1 bit enables insertion of the zero bit (Data Select) in the middle of the data frame. The insertion bit position is defined by the FMSZ field of CTAR*n* register, selected by the DSICR0[DSICTAS] field. If DSICR1[DSI64] is enabled, then the insertion bit position is defined by concatenation of {DSICR0[FMSZ4], CTAR[FMSZ]} fields. The TSBCNT field value must be greater than the FMSZ field value plus one for proper operation of the DSE1 bit. 0 No Zero bit is inserted in the middle of the data frame. 1 Zero bit is inserted at the middle of the data frame. Total number of bits in the data frame is increased by 1.
15 DSE0	Data Select Enable 0 When DSICR0[TSBC] bit is set, the DSE0 bit controls insertion of the zero bit (Data Select) in the beginning of the Data frame. 0 No Zero bit is inserted in the beginning of the frame. 1 Zero bit is inserted at the beginning of the data frame. Total number of bits in the data frame is increased by 1.

Table 1733. DSPI_DSICR1 field descriptions (continued)

Field	Description
16:23 TRGPRD	Internal Trigger Period for the ITSB mode. When DSICR0[TRG] bit is cleared and ITSB Mode is enabled, this field determines the trigger period for the internal trigger in number of baud rate clock cycles. The trigger period should be calculated as: Trigger Period = 64 bits (DSI frame maximum size) + 2 selection bits (maximum) + t_{PF} (passive frame time) When DSICR1[DSI64E] is disabled, DSI frame maximum size is 32. Refer CTAR[FMSZ] field for minimum frame size allowed. Refer to Interleaved TSB (ITSB) Mode for more details. 0 – 4 These values are invalid since minimum Command frame size is 5. (that is 1 selection bit + minimum frame size which is 4) 5 – 255 Number of baud rate clock cycles to be used as the trigger period. The trigger period implemented is equal to TRGPRD + 1.
24:31 DPCS1_x	DSI Peripheral Chip Select 0–7 These bits define the PCSs to assert for the second part of the DSI frame when operating in TSB (and ITSB) configuration with dual receiver. The DPCS1 bits select which of the PCS signals to assert during the second part of the DSI frame. The DPCS1 bits control the assertions of the PCS signals only in TSB and ITSB mode. 0 Negate PCS[x]. 1 Assert PCS[x].

55.3.19 DSPI DSI Serialization Source Select Register 0 (DSPI_SSR0)

SSR0 is used to create a combined frame for transmission that contains bits from ASDR0 and from SDR0.

Each bit in the SSR0 register selects a corresponding bit to be serialized.

When DSICR0[TXSS] is set, the SSR0 register value has no effect.

When DSICR1[DSI64E] is set, SSR1 is the MSB half and SSR0 is the LSB half of the 64-bit SSR.

Address: 0x00D4 Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	SS															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	SS															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1693. DSPI DSI Serialization Source Select Register 0 (DSPI_SSR0)

Table 1734. DSPI_SSR0 field descriptions

Field	Description
0:31 SS	Source Select Select the serialization source for the 32 LSB of DSI frame. Each SS bit selects data for a corresponded bit in the transmitted frame. 0 The bit in the transmitted frame is taken from the parallel input pin. 1 The bit in the transmitted frame is taken from the ASDR0 register

55.3.20 DSPI DSI Parallel Input Select Register 0 (DSPI_PISR0)

PISR0–3 are used to select each data bit for the transmitted frame from 16 parallel input pins. Each Input Pin Select (IPS) field controls one bit in the transmitted frame. Each register contains control fields for 8 bits in the frame. The select field value is defined as a 4-bit signed integer number. The selected parallel input pin number is defined as a difference between the sum of the field number and the field value.

For example, if IPS16 is equal to the binary number 1111 (minus 1 decimal), then bit 16 in the frame is taken from parallel input pin number 15. When the IPS0 is equal to -1, then bit 0 in the frame is taken from parallel input 31 (bit 0 is taken from parallel input 63 if DSICR1[DSI64E] is enabled). When the IPS0 is equal to +1, then bit 0 in the frame is taken from parallel input 1 and so on.

Note that PISR0–3 only preselect the parallel input pins. The final selection to the transmitted frame is made with the DSPI_SSR1/0 register bits or the DSICR0[TXSS] bit.

When DSICR1[DSI64E] is enabled, PISR4-7 registers are used to handle the extra 32 bits (32 MSB pins of the 64 parallel input pins).

Address: 0x00D8 Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	IPS7				IPS6				IPS5				IPS4			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	IPS3				IPS2				IPS1				IPS0			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1694. DSPI DSI Parallel Input Select Register 0 (DSPI_PISR0)

Table 1735. DSPI_PISR0 field descriptions

Field	Description
0:3 IPS7	Input Pin Select 7 Selects the parallel input pin for transmitted frame bit 7.
4:7 IPS6	Input Pin Select 6 Selects the parallel input pin for transmitted frame bit 6.
8:11 IPS5	Input Pin Select 5 Selects the parallel input pin for transmitted frame bit 5.

Table 1735. DSPI_PISR0 field descriptions (continued)

Field	Description
12:15 IPS4	Input Pin Select 5 Selects the parallel input pin for transmitted frame bit 4.
16:19 IPS3	Input Pin Select 3 Selects the parallel input pin for transmitted frame bit 3.
20:23 IPS2	Input Pin Select 2 Selects the parallel input pin for transmitted frame bit 2.
24:27 IPS1	Input Pin Select 1 Selects the parallel input pin for transmitted frame bit 1.
28:31 IPS0	Input Pin Select 0 Selects the parallel input pin for transmitted frame bit 0.

55.3.21 DSPI DSI Parallel Input Select Register 1 (DSPI_PISR1)

Address: Base + 0x00DC Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	IPS15				IPS14				IPS13				IPS12			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	IPS11				IPS10				IPS9				IPS8			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1695. DSPI DSI Parallel Input Select Register 1 (DSPI_PISR1)

Table 1736. DSPI_PISR1 field descriptions

Field	Description
0:3 IPS15	Input Pin Select 15 Selects the parallel input pin for transmitted frame bit 15.
4:7 IPS14	Input Pin Select 14 Selects the parallel input pin for transmitted frame bit 14.
8:11 IPS13	Input Pin Select 13 Selects the parallel input pin for transmitted frame bit 13.
12:15 IPS12	Input Pin Select 12 Selects the parallel input pin for transmitted frame bit 12.
16:19 IPS11	Input Pin Select 11 Selects the parallel input pin for transmitted frame bit 11.
20:23 IPS10	Input Pin Select 10 Selects the parallel input pin for transmitted frame bit 10.

Table 1736. DSPI_PISR1 field descriptions (continued)

Field	Description
24:27 IPS9	Input Pin Select 9 Selects the parallel input pin for transmitted frame bit 9.
28:31 IPS8	Input Pin Select 8 Selects the parallel input pin for transmitted frame bit 8.

55.3.22 DSPI DSI Parallel Input Select Register 2 (DSPI_PISR2)

Address: 0x00E0 Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	IPS23				IPS22				IPS21				IPS20			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	IPS19				IPS18				IPS17				IPS16			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1696. DSPI DSI Parallel Input Select Register 2 (DSPI_PISR2)

Table 1737. DSPI_PISR2 field descriptions

Field	Description
0:3 IPS23	Input Pin Select 23 Selects the parallel input pin for transmitted frame bit 23.
4:7 IPS22	Input Pin Select 22 Selects the parallel input pin for transmitted frame bit 22.
8:11 IPS21	Input Pin Select 21 Selects the parallel input pin for transmitted frame bit 21.
12:15 IPS20	Input Pin Select 20 Selects the parallel input pin for transmitted frame bit 20.
16:19 IPS19	Input Pin Select 19 Selects the parallel input pin for transmitted frame bit 19.
20:23 IPS18	Input Pin Select 18 Selects the parallel input pin for transmitted frame bit 18.
24:27 IPS17	Input Pin Select 17 Selects the parallel input pin for transmitted frame bit 17.
28:31 IPS16	Input Pin Select 16 Selects the parallel input pin for transmitted frame bit 16.

55.3.23 DSPI DSI Parallel Input Select Register 3 (DSPI_PISR3)

Address: 0x00E4 Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	IPS31				IPS30				IPS29				IPS28			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	IPS27				IPS26				IPS25				IPS24			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1697. DSPI DSI Parallel Input Select Register 3 (DSPI_PISR3)

Table 1738. DSPI_PISR3 field descriptions

Field	Description
0:3 IPS31	Input Pin Select 31 Selects the parallel input pin for transmitted frame bit 31.
4:7 IPS30	Input Pin Select 30 Selects the parallel input pin for transmitted frame bit 30.
8:11 IPS29	Input Pin Select 29 Selects the parallel input pin for transmitted frame bit 29.
12:15 IPS28	Input Pin Select 28 Selects the parallel input pin for transmitted frame bit 28.
16:19 IPS27	Input Pin Select 27 Selects the parallel input pin for transmitted frame bit 27.
20:23 IPS26	Input Pin Select 26 Selects the parallel input pin for transmitted frame bit 26.
24:27 IPS25	Input Pin Select 25 Selects the parallel input pin for transmitted frame bit 25.
28:31 IPS24	Input Pin Select 24 Selects the parallel input pin for transmitted frame bit 24.

55.3.24 DSPI DSI Deserialized Data Interrupt Mask Register 0 (DSPI_DIMR0)

DIMR0 selects bits in the 32 LSB of received DSI frame to be checked to generate the DDI interrupt.

When DSICR1[DSI64E] is set, DIMR1 is the MSB half and DIMR0 is the LSB half of the 64-bit DIMR.

Address: 0x00E8 Access: User read/write




Figure 1698. DSPI DSI Deserialized Data Interrupt Mask Register 0 (DSPI_DIMR0)

Table 1739. DSPI_DIMR0 field descriptions

Field	Description
0:31 MASK	Mask 0 The bit in the received DSI frame does not produce a DDI interrupt. 1 The bit in the received DSI frame produces a DDI interrupt if the data bit matches the configured polarity.

55.3.25 DSPI DSI Deserialized Data Polarity Interrupt Register 0 (DSPI_DPIR0)

DPIR0 defines which data bit value in the 32 LSB of received DSI frame generates the DDI interrupt.

When DSICR1[DSI64E] is set, DPIR1 is the MSB half and DPIR0 is the LSB half of the 64-bit DPIR.

Address: 0x00EC Access: User read/write




Figure 1699. DSPI DSI Deserialized Data Polarity Interrupt Register 0 (DSPI_DPIR0)

Table 1740. DSPI_DPIR0 field descriptions

Field	Description
0:31 DP	Data Polarity 0 If the received bit is 0, the SR[DDIF] bit is set. 1 If the received bit is 1, the SR[DDIF] bit is set.

55.3.26 DSPI DSI Serialization Data Register 1 (DSPI_SDR1)

Read-only SDR1 contains the states of the 32 MSB parallel input signals.

The states of these signals are latched into the SDR1 on the rising edge of every protocol clock.

When DSICR0[TXSS] is cleared, the data in SDR1 and SDR0 is the source of the DSI frames.

The concatenation of {DSPI_SDR1, DSPI_SDR0} provides the 64-bit data to be serialized.

This register is valid only when DSICR1[DSI64E] is set.

Address: 0x00F0 Access: User read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	SER_DATA															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	SER_DATA															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1700. DSPI DSI Serialization Data Register 1 (DSPI_SDR1)

Table 1741. DSPI_SDR1 field descriptions

Field	Description
0:31 SER_DATA	Serialized Data

55.3.27 DSPI DSI Alternate Serialization Data Register 1 (DSPI_ASDR1)

ASDR1 is used by host software to write the 32 MSB of the 64-bit data to be serialized.

When DSICR0[TXSS] is set, the data in ASDR1 and ASDR0 is the source of the DSI frames.

Writes to the ASDR1 take effect on the next frame boundary.

The concatenation of {DSPI_ASDR1, DSPI_ASDR0} provides the 64-bit alternate serialization data.

This register is valid only when DSICR1[DSI64E] is enabled.

Address: 0x00F4 Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	ASER_DATA															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	ASER_DATA															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1701. DSPI DSI Alternate Serialization Data Register 1 (DSPI_ASDR1)

Table 1742. DSPI_ASDR1 field descriptions

Field	Description
0:31 ASER_DATA	Alternate Serialized Data

55.3.28 DSPI DSI Transmit Comparison Register 1 (DSPI_COMPR1)

Read-only COMPR1 holds a copy of the 32 MSB of the last transmitted 64-bit DSI data.

The upper 32 bits of the 64-bit DSI data is transferred to this register as it is loaded into the TX Shift register.

The concatenation of {DSPI_COMPR1, DSPI_COMPR0} provides the 64-bit transmit comparison data.

This register is valid only when DSICR1[DSI64E] is enabled.

Address: 0x00F8 Access: User read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	COMP_DATA															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	COMP_DATA															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1702. DSPI DSI Transmit Comparison Register 1 (DSPI_COMPR1)

Table 1743. DSPI_COMPR1 field descriptions

Field	Description
0:31 COMP_DATA	Compare Data

55.3.29 DSPI DSI Deserialization Data Register 1 (DSPI_DDR1)

Read-only DDR1 holds the 32 MSB signal states for the 64 parallel output signals.

Host software can read data from incoming DSI frames.

The concatenation of {DSPI_DDR1, DSPI_DDR0} provides the 64-bit Deserialized data.

This register is valid only when DSICR1[DSI64E] is enabled.

Address: 0x00FC Access: User read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	DESER_DATA															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	DESER_DATA															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1703. DSPI DSI Deserialization Data Register 1 (DSPI_DDR1)

Table 1744. DSPI_DDR1 field descriptions

Field	Description
0:31 DESER_DATA	Deserialized Data

55.3.30 DSPI DSI Serialization Source Select Register 1 (DSPI_SSR1)

SSR1 is used to create a combined frame for transmission that contains bits from ASDR1 and from SDR1.

Each bit in the SSR1 register selects a corresponding bit to be serialized.

When DSICR0[TXSS] is set, the SSR1 register value has no effect.

The concatenation of {DSPI_SSR1, DSPI_SSR0} provides the 64-bit Serialization Source Select value.

This register is valid only when DSICR1[DSI64E] is enabled.

Address: 0x0100 Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	SS															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	SS															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1704. DSPI DSI Serialization Source Select Register (DSPI_SSR)

Table 1745. DSPI_SSR field descriptions

Field	Description
0:31 SS	Source Select 0 The bit in the transmitted frame is taken from the parallel input pin. 1 The bit in the transmitted frame is taken from the ASDR1 register

55.3.31 DSPI DSI Parallel Input Select Register 4 (DSPI_PISR4)

PISR4–7 are used to select each data bit for the transmitted frame from 16 parallel input pins. Each Input Pin Select (IPS) field controls one bit in the transmitted frame. Each register contains control fields for 8 bits in the frame. The select field value is defined as a 4-bit signed integer number. The selected parallel input pin number is defined as a difference between the sum of the field number and the field value.

For example, if IPS16 is equal to the binary number 1111 (minus 1 decimal), then bit 16 in the frame is taken from parallel input pin number 15. When the IPS0 is equal to -1, then bit 0 in the frame is taken from parallel input 31 (bit 0 is taken from parallel input 63 when DSICR1[DSI64E] is enabled). When the IPS0 is equal to +1, then bit 0 in the frame is taken from parallel input 1 and so on.

Note that PISR0–7 only preselect the parallel input pins. The final selection to the transmitted frame is made with the SSR0 and SSR1 register bits or the DSICR0[TXSS] bit.

When 64-bit DSI mode is enabled, PISR4-7 registers are used to handle the extra 32 bits (32 MSB pins of the 64 parallel input pins). If DSICR1[DSI64E] is disabled, then DSPI_PISR4-7 registers are invalid.

Address: 0x0104 Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	IPS39				IPS38				IPS37				IPS36			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	IPS35				IPS34				IPS33				IPS32			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1705. DSPI DSI Parallel Input Select Register 4 (DSPI_PISR4)

Table 1746. DSPI_PISR4 field descriptions

Field	Description
0:3 IPS39	Input Pin Select 39 Selects the parallel input pin for transmitted frame bit 39.
4:7 IPS38	Input Pin Select 38 Selects the parallel input pin for transmitted frame bit 38.
8:11 IPS37	Input Pin Select 37 Selects the parallel input pin for transmitted frame bit 37.
12:15 IPS36	Input Pin Select 36 Selects the parallel input pin for transmitted frame bit 36.
16:19 IPS35	Input Pin Select 35 Selects the parallel input pin for transmitted frame bit 35.
20:23 IPS34	Input Pin Select 34 Selects the parallel input pin for transmitted frame bit 34.
24:27 IPS33	Input Pin Select 33 Selects the parallel input pin for transmitted frame bit 33.
28:31 IPS32	Input Pin Select 32 Selects the parallel input pin for transmitted frame bit 32.

55.3.32 DSPI DSI Parallel Input Select Register 5 (DSPI_PISR5)

Address: 0x0108 Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	IPS47				IPS46				IPS45				IPS44			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	IPS43				IPS42				IPS41				IPS40			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1706. DSPI DSI Parallel Input Select Register 5 (DSPI_PISR5)

Table 1747. DSPI_PISR5 field descriptions

Field	Description
0:3 IPS47	Input Pin Select 47 Selects the parallel input pin for transmitted frame bit 47.
4:7 IPS46	Input Pin Select 46 Selects the parallel input pin for transmitted frame bit 46.
8:11 IPS45	Input Pin Select 45 Selects the parallel input pin for transmitted frame bit 45.
12:15 IPS44	Input Pin Select 44 Selects the parallel input pin for transmitted frame bit 44.
16:19 IPS43	Input Pin Select 43 Selects the parallel input pin for transmitted frame bit 43.
20:23 IPS42	Input Pin Select 42 Selects the parallel input pin for transmitted frame bit 42.
24:27 IPS41	Input Pin Select 41 Selects the parallel input pin for transmitted frame bit 41.
28:31 IPS40	Input Pin Select 40 Selects the parallel input pin for transmitted frame bit 40.

55.3.33 DSPI DSI Parallel Input Select Register 6 (DSPI_PISR6)

Address: 0x010C Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	IPS55				IPS54				IPS53				IPS52			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	IPS51				IPS50				IPS49				IPS48			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1707. DSPI DSI Parallel Input Select Register 6 (DSPI_PISR6)

Table 1748. DSPI_PISR6 field descriptions

Field	Description
0:3 IPS55	Input Pin Select 55 Selects the parallel input pin for transmitted frame bit 55.
4:7 IPS54	Input Pin Select 54 Selects the parallel input pin for transmitted frame bit 54.
8:11 IPS53	Input Pin Select 53 Selects the parallel input pin for transmitted frame bit 53.
12:15 IPS52	Input Pin Select 52 Selects the parallel input pin for transmitted frame bit 52.
16:19 IPS51	Input Pin Select 51 Selects the parallel input pin for transmitted frame bit 51.
20:23 IPS50	Input Pin Select 50 Selects the parallel input pin for transmitted frame bit 50.
24:27 IPS49	Input Pin Select 49 Selects the parallel input pin for transmitted frame bit 49.
28:31 IPS48	Input Pin Select 48 Selects the parallel input pin for transmitted frame bit 48.

55.3.34 DSPI DSI Parallel Input Select Register 7 (DSPI_PISR7)

Address: 0x0110 Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	IPS63				IPS62				IPS61				IPS60			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	IPS59				IPS58				IPS57				IPS56			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1708. DSPI DSI Parallel Input Select Register 7 (DSPI_PISR7)

Table 1749. DSPI_PISR7 field descriptions

Field	Description
0:3 IPS63	Input Pin Select 63 Selects the parallel input pin for transmitted frame bit 63
4:7 IPS62	Input Pin Select 62 Selects the parallel input pin for transmitted frame bit 62
8:11 IPS61	Input Pin Select 61 Selects the parallel input pin for transmitted frame bit 61
12:15 IPS60	Input Pin Select 60 Selects the parallel input pin for transmitted frame bit 60
16:19 IPS59	Input Pin Select 59 Selects the parallel input pin for transmitted frame bit 59
20:23 IPS58	Input Pin Select 58 Selects the parallel input pin for transmitted frame bit 58
24:27 IPS57	Input Pin Select 57 Selects the parallel input pin for transmitted frame bit 57
28:31 IPS56	Input Pin Select 56 Selects the parallel input pin for transmitted frame bit 56

55.3.35 DSPI DSI Deserialized Data Interrupt Mask Register 1 (DSPI_DIMR1)

DIMR1 selects bits from the 32 MSB in the received 64-bit DSI frame to be checked to generate the DDI interrupt.

The concatenation of {DSPI_DIMR1, DSPI_DIMR0} provides the 64-bit Deserialized Data Interrupt Mask value.

This register is valid only when DSICR1[DSI64E] is enabled.

Address: 0x0114 Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	MASK															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	MASK															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1709. DSPI DSI Deserialized Data Interrupt Mask Register 1 (DSPI_DIMR1)

Table 1750. DSPI_DIMR1 field descriptions

Field	Description
0:31 MASK	Mask 0 The bit in the received DSI frame does not produce a DDI interrupt. 1 The bit in the received DSI frame can produce a DDI interrupt if the data bit matches the configured polarity.

55.3.36 DSPI DSI Deserialized Data Polarity Interrupt Register 1 (DSPI_DPIR1)

DPIR1 defines which of the 32 MSB value in the received 64-bit DSI frame generates the DDI interrupt.

The concatenation of {DSPI_DPIR1, DSPI_DPIR0} provides the 64-bit Deserialized Data Polarity value.

This register is valid only when DSICR1[DSI64E] is enabled.

Address: 0x0118 Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	DP															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	DP															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1710. DSPI DSI Deserialized Data Polarity Interrupt Register 1 (DSPI_DPIR1)

Table 1751. DSPI_DPIR1 field descriptions

Field	Description
0:31 DP	Data Polarity 0 If the received bit is 0, the SR[DDIF] bit is set. 1 If the received bit is 1, the SR[DDIF] bit is set.

55.3.37 DSPI Clock and Transfer Attributes Register Extended (DSPI_CTARE*n*)

CTARE registers are used to define the extended transfer attributes for an SPI frame.

These registers are valid only when DSPI_MCR[XSPI] is set.

When the DSPI is configured as:

- an SPI master, the CTAS field in CMD FIFO entry selects which of the CTARE registers is used.
- an SPI bus slave, the CTARE0 register is used.

Address: 0x011C + *n**0x4 (*n* = 0 to 7) Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	FMSZE
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	DTCP										
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1

Figure 1711. DSPI Clock and Transfer Attributes Register Extended (DSPI_CTARE*n*)

Table 1752. DSPI_CTARE*n* field descriptions

Field	Description
15 FMSZE	Frame Size Extended This field concatenated with DSPI_CTAR[FMSZ] defines the frame size of the SPI frames to be transmitted. Frame size is the concatenation of {DSPI_CTAR[FMSZ], DSPI_CTARE[FMSZE]} + 1. 0 Default Mode. Up to 16-bit SPI frames can be transferred. 1 Up to 32-bit SPI frames can be transferred. Each frame transfer is a result of 2 TX FIFO Pops.
21:31 DTCP	Data Transfer Count Preload This field defines the number of data frames (whose size is defined by CTARE[FMSZE] and CTAR[FMSZ]) to be transmitted using the Command frame that selected this DSPI_CTARE register. The value 0 is reserved and should not be written in this field. The default value of this field is 1.

55.3.38 DSPI Status Register Extended (DSPI_SREX)

The DSPI_SREX contains status fields that reflect the DSPI status and indicate the occurrence of events.

This register is not writable.

Address: 0x013C Access: User read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	CMDCTR				CMDNXTPTR			
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1712. DSPI Status Register Extended (DSPI_SREX)

Table 1753. DSPI_SREX field descriptions

Field	Description
24:27 CMDCTR	CMD FIFO Counter Indicates the number of entries in the CMD FIFO. The CMDCTR is incremented every time the command part of PUSHR is written. The CMDCTR is decremented every time a SPI command is executed (all data frames due to current command frame have been transmitted).
28:31 CMDNXTPTR	Command Next Pointer Indicates which CMD FIFO Entry is used during the next transfer. The CMDNXTPTR field is updated every time SPI data due to current command have been transmitted.

- DSPI DSI Configuration Register 0 (DSPI_DSICR0)
- DSPI DSI Configuration Register 1 (DSPI_DSICR1)
- DSPI DSI Deserialized Data Interrupt Mask Register 0 (DSPI_DIMR0)
- DSPI DSI Deserialized Data Interrupt Mask Register 1 (DSPI_DIMR1)
- DSPI DSI Deserialized Data Polarity Interrupt Register 0 (DSPI_DPIR0)
- DSPI DSI Deserialized Data Polarity Interrupt Register 1 (DSPI_DPIR1)

55.4 Functional description

The Deserial Serial Peripheral Interface (DSPI) block supports full-duplex, synchronous serial communications between MCUs and peripheral devices. The DSPI can also be used to reduce the number of pins required for I/O by serializing and deserializing up to 64 parallel input/output signals. All communications are done with SPI-like protocol.

The DSPI has the following configurations:

- SPI Configuration in which the DSPI operates as a basic SPI or a queued SPI.
- DSI Configuration in which the DSPI serializes and deserializes parallel input/output signals or bits from memory-mapped register.
- CSI Configuration in which the DSPI combines the functionality of the SPI and DSI configurations.

The DCONF field in the DSPI Module Configuration Register (MCR) determines the DSPI Configuration. Refer to *Section 55.3.1: DSPI Module Configuration Register (DSPI_MCR)* for the DSPI configuration values.

The CTAR*n* registers hold clock and transfer attributes. The SPI configuration allows CTAR selection on a frame by frame basis by setting a field in the SPI command. Extended SPI Mode (DSPI_MCR[XSPI]) further allows the usage of CTARE*n* (CTAR*n* Extended) registers to send multiple Data frames (of up to 32-bit frame size) using a single Command frame.

DSI configuration statically selects which CTAR to use. In CSI, Configuration priority logic determines if SPI data or DSI data is transferred and dictates which CTAR is used for the data transfer.

Refer to *Section 55.3.4: DSPI Clock and Transfer Attributes Register (In Master Mode) (DSPI_CTARn)* for information on CTARs fields.


Refer to *Section 55.3.37: DSPI Clock and Transfer Attributes Register Extended (DSPI_CTAREn)* for information on CTAREs fields.

Typical master to slave connections are shown in *Figure 1713*.

When a data transfer operation is performed, data is serially shifted a predetermined number of bit positions. Because the modules are linked, data is exchanged between the master and the slave: the data that was in the master shift register is now in the shift register of the slave, and vice versa.

At the end of a transfer, the TCF bit in the Status register is set to indicate a completed transfer.

Figure 1713. SPI serial protocol overview



Generally, more than one slave device can be connected to the DSPI master.

Eight Peripheral Chip Select (PCS) signals of the DSPI masters can be used to select which of the slaves to communicate with. Refer to the chip configuration chapter for the number of PCS signals used in this MCU.

The three DSPI configurations share transfer protocol and timing properties which are described independently of the configuration in *Section 55.4.6: Transfer formats*.

The transfer rate and delay settings are described in *Section 55.4.5: DSPI baud rate and clock delay generation*.

55.4.1 Start and Stop of DSPI transfers

The DSPI has two operating states that are independent of DSPI configuration:

- STOPPED is the default DSPI state: no serial transfers are initiated in master mode and no transfers are responded to in slave mode. The STOPPED state is also a safe state for writing the various configuration registers of the DSPI without causing undetermined results.
- RUNNING is the state when serial transfers take place.

DSPI_SR[TXRXS] indicates what state the DSPI in (‘1’ = RUNNING state).

The DSPI is started (DSPI transitions to RUNNING) when all of the following conditions are true:

- SR[EOQF] bit is clear
- MCU is not in the debug mode or the MCR[FRZ] bit is clear
- MCR[HALT] bit is clear

The DSPI stops (transitions from RUNNING to STOPPED) after the current frame when any one of the following conditions exist:

- SR[EOQF] bit is set
- MCU in the debug mode and the MCR[FRZ] bit is set
- MCR[HALT] bit is set

State transitions from RUNNING to STOPPED occur on the next frame boundary if a transfer is in progress, or immediately if no transfers are in progress.

55.4.2 Serial Peripheral Interface (SPI) configuration

The SPI configuration transfers data serially using a shift register and a selection of programmable transfer attributes. The SPI frames can be 32-bit long.

The DSPI is in SPI Configuration when the DCONF field in the MCR is 0b00.

The host CPU or a DMA controller transfers the SPI data from memory external to DSPI RAM queues to a transmit FIFO (TX FIFO) buffer.

Received data is stored in entries in the Receive FIFO (RX FIFO) buffer. The host CPU or the DMA controller transfers the received data from the RX FIFO to memory external to the DSPI.

The FIFO buffers operation is described in:

- *Section 55.4.2.4: Transmit First In First Out (TX FIFO) buffering mechanism*,
- *Section 55.4.2.5: Command First In First Out (CMD FIFO) buffering mechanism*,
- *Section 55.4.2.6: Receive First In First Out (RX FIFO) Buffering Mechanism*.

The interrupt and DMA request conditions are described in *Section 55.4.12: Interrupts/DMA requests*.

The SPI Configuration supports two block-specific modes:

- Master mode: the DSPI initiates and controls the transfer according to the fields of the executing CMD FIFO entry.
- Slave mode: the DSPI only responds to transfers initiated by a bus master external to the DSPI and the SPI command field space is reserved.

55.4.2.1 Master mode

In SPI Master mode, the DSPI initiates the serial transfers by controlling the Serial Communications Clock (SCK) and the Peripheral Chip Select (PCS) signals.

The executing SPI CMD FIFO entry determines which CTARs will be used to set the transfer attributes and which PCS signals to assert. The command field also contains various bits that help with queue management and transfer protocol. See DSPI PUSH FIFO Register (PUSHR) for details on the SPI command fields.

The data in the executing TX FIFO entry is loaded into the shift register and shifted out on the Serial Out (SOUT) pin.

In SPI Master mode, each SPI frame to be transmitted has a command associated with it for transfer attribute control on a frame-by-frame basis.

In Extended SPI Master mode, multiple SPI frames can have a single command associated with them allowing for efficient SPI frame transfers requiring common transfer attributes. Extended SPI Mode allows for larger frame sizes of up to 32 bits.

55.4.2.2 Slave mode

In SPI slave mode, the DSPI responds to transfers initiated by a SPI bus master. The DSPI does not initiate transfers.

Certain transfer attributes such as clock polarity, clock phase and frame size must be set in CTAR0 and CTARE0 for successful communication with an SPI master. The data is shifted out with MSB first; shifting out of LSB is not supported in this mode.

55.4.2.3 FIFO Disable operation

The FIFO Disable mechanisms allow SPI transfers without using the TX FIFO, CMD FIFO or RX FIFO.

The DSPI operates as a double-buffered simplified SPI when the FIFOs are disabled.

The Transmit and Receive side of the FIFOs are disabled separately:

- MCR[DIS_TXF] disables TX FIFO and CMD FIFO.
  - TFFF, TFUF, CMDFFF, CMDCTR and TXCTR fields in the status register and the extended status register behave as if there is a one-entry FIFO.
  - The contents of the TXFR registers and TXNXTPTR and CMDNXTPTR are undefined.
- MCR[DIS_RXF] bit disables the RX FIFO.
  - The RFDF, RFOF and RXCTR fields in the status register behave as if there is a one-entry FIFO.
  - The contents of the RXFR registers and POPNXTPTR are undefined.

The FIFO Disable mechanisms are transparent to the user and to host software. Transmit data and commands are written to the PUSHR and received data is read from the POPR.

55.4.2.4 Transmit First In First Out (TX FIFO) buffering mechanism

The TX FIFO functions as a buffer of SPI data for transmission.

The TX FIFO holds 4 words, each consisting of SPI data that is added to the TX FIFO by writing to the Data field of DSPI PUSH FIFO Register (PUSHR).

The number of entries in the TX FIFO is device-specific.

TX FIFO entries can only be removed from the TX FIFO by being shifted out or by flushing the TX FIFO.

The TX FIFO Counter field (TXCTR) in the DSPI Status Register (SR) indicates the number of valid entries in the TX FIFO. TXCTR is updated every time an 8 or 16-bit write takes place to the Data field of DSPI_PUSHR or SPI data is transferred into the shift register from the TX FIFO.

The TXNXTPTR field indicates which TX FIFO Entry will be transmitted during the next transfer. This field is incremented every time SPI data is transferred from the TX FIFO to the shift register. The maximum value of the field is equal to the maximum implemented TXFR register number and it rolls over after reaching the maximum.

The TXFR*n* registers are invalid in Extended SPI Mode as TX FIFO and CMD FIFO are used separately.

55.4.2.4.1 Filling the TX FIFO

Host software or other intelligent blocks can add (push) entries to the TX FIFO and CMD FIFO by writing to the PUSHR. When the TX FIFO is not full, the TX FIFO Fill Flag (TFFF) in the SR is set. When TX FIFO is full and the DMA controller indicates that a write to PUSHR is complete, the TFFF bit is cleared. Writing a ‘1’ to the TFFF bit also clears it. The DSPI ignores attempts to push data to a full TX FIFO; the state of the TX FIFO does not change and no error condition is indicated.

The TFFF can generate a DMA request or an interrupt request. Refer to *Section 55.4.12.2: Transmit FIFO Fill interrupt or DMA request* for details.

55.4.2.4.2 Draining the TX FIFO

The TX FIFO entries are removed (drained) by shifting SPI data out through the shift register. Entries are transferred from the TX FIFO to the shift register and shifted out as long as there are valid entries in the TX FIFO. Every time an entry is transferred from the TX FIFO to the shift register, the TX FIFO Counter decrements by one.

When Extended SPI Mode (DSPI_MCR[XSPI]) is enabled and the frame size of SPI Data to be transmitted is more than 16 bits, then two Data entries are popped from TX FIFO simultaneously and transferred to the shift register. DSPI_MCR[BIG_ENDIAN] defines concatenation order of TxFIFO entries to form SPI frame. If DSPI_MCR[BIG_ENDIAN] is set, the first of the two popped entries forms the 16 most significant bits of the SPI frame, else it forms the 16 least significant bits of SPI frame to be transferred. Such an operation also causes TX FIFO Counter to decrement by two.

At the end of a transfer, the TCF bit in the SR is set to indicate the completion of a transfer. The TX FIFO is flushed by writing a ‘1’ to the CLR_TXF bit in MCR.

If an external bus master initiates a transfer with a DSPI slave while the slave’s DSPI TX FIFO is empty, the Transmit FIFO Underflow Flag (TFUF) in the slave’s SR is set. Refer to *Section 55.4.12.9: Transmit FIFO Underflow interrupt request* for details.

55.4.2.5 Command First In First Out (CMD FIFO) buffering mechanism

The CMD FIFO functions as a buffer of SPI command used for SPI data transmission.

The CMD FIFO holds four entries, each representing command fields. The number of entries in the CMD FIFO is device-specific.

SPI Command is added to the CMD FIFO by writing to the command field of DSPI PUSH FIFO Register (PUSHR). CMD FIFO entries can only be removed from the CMD FIFO by being shifted out (to help transmit SPI data) or by flushing the CMD FIFO.

When Extended SPI Mode (DSPI_MCR[XSPI]) is disabled:

- The TX FIFO and CMD FIFO must be filled together as every CMDFIFO entry has a corresponding single TXFIFO entry attached to it.

When Extended SPI Mode (DSPI_MCR[XSPI]) is enabled:

- The TX FIFO and CMD FIFO can be filled independently as every CMDFIFO entry can have multiple TXFIFO entries attached to it.
- The CTARE[DTCP] field decides the number of SPI Data Frames of size {FMSZE, FMSZ} to be transmitted using the current Command Entry. FMSZ and FMSZE fields are given in the CTAR/CTARE registers respectively, pointed by the CTAS field in the Command frame.
- The amount of time a command entry is in use is known as a Command Cycle. The busy flag DSPI_SR[BSYF] is asserted for the duration of the Command Cycle except for the last SPI frame in the Command Cycle.

The CMD FIFO counter field (CMDCTR) in the DSPI Status Register (SR) indicates the number of valid entries in the CMD FIFO. The TXCTR is updated every time an 8 or 16-bit write takes place on the lower half of DSPI_PUSHR or SPI data is transferred into the shift register from the TX FIFO.

The CMDNXTPTR field indicates which CMD FIFO entry is used during the next command cycle. This field is incremented every time the last SPI data in the command cycle is transferred from the TX FIFO to the shift register. The maximum value of the field is equal to the maximum implemented TXFR register number and it rolls over after reaching the maximum.

The TXFR*n* registers are invalid in Extended SPI Mode as TX FIFO and CMD FIFO are used separately.

55.4.2.6 Receive First In First Out (RX FIFO) Buffering Mechanism

The RX FIFO functions as a buffer for data received on the SIN pin.

The RX FIFO holds four received SPI data frames. The number of entries in the RX FIFO is device-specific.

SPI data is added to the RX FIFO on completion of a transfer when the received data in the shift register is transferred into the RX FIFO.

SPI data are removed (popped) from the RX FIFO by reading the DSPI POP FIFO Register (POPR). RX FIFO entries can only be removed from the RX FIFO by reading the POPR or by flushing the RX FIFO.

The RX FIFO Counter field (RXCTR) in the DSPI Status Register (SR) indicates the number of valid entries in the RX FIFO. The RXCTR is updated every time the POPR is read or SPI data is copied from the shift register to the RX FIFO.

The POPNXTPTR field in the status register points to the RX FIFO entry that is returned when the POPR is read. The POPNXTPTR contains the positive offset from RXFR0 in number of 32-bit registers. For example, POPNXTPTR = 2 means that the RXFR2 contains the received SPI data that will be returned when POPR is read. The POPNXTPTR field is incremented every time the POPR is read. The maximum value of the field is equal to the maximum implemented RXFR register number and it rolls over after reaching the maximum.

55.4.2.6.1 Filling the RX FIFO

The RX FIFO is filled with the received SPI data from the shift register.

While the RX FIFO is not full, SPI frames from the shift register are transferred to the RX FIFO. Every time a SPI frame is transferred to the RX FIFO the RX FIFO counter is incremented by one.

If the RX FIFO and shift register are full and a transfer is initiated, the RFOF bit in the status register is set to indicating an overflow condition. Consequently:

- If the DSPI_MCR[ROOE] bit is set, the incoming data is shifted in to the shift register.
- If the DSPI_MCR[ROOE] bit is cleared, the incoming data is ignored.

55.4.2.6.2 Draining the RX FIFO

Host CPU or a DMA can remove (pop) entries from the RX FIFO by reading the DSPI POP FIFO Register (POPR). A read of the POPR decrements the RX FIFO Counter by one.

Attempts to pop data from an empty RX FIFO are ignored and the RX FIFO Counter remains unchanged. The data read from the empty RX FIFO is undetermined.

When the RX FIFO is not empty, the RX FIFO Drain Flag (RFDF) in the status register is set. The RFDF bit is cleared when the RX_FIFO is empty and the DMA controller indicates that a read from POPR is complete, or by writing a ‘1’ to it.

55.4.3 Deserial Serial Interface (DSI) configuration

The DSI Configuration supports pin count reduction by serializing parallel input signals or register bits and shifting them out in a SPI-like protocol. The timing and transfer protocol is described in *Section 55.4.6: Transfer formats*. The received serial frames are converted to a parallel form (deserialized) and placed on the parallel output signals or in the DSPI_DDR. The various features of the DSI Configuration are set in DSPI DSI Configuration Registers (DSPI_DSICR1/0).

The DSI frames can be from 4 to 32 bits, or 64 bits when DSICR1[DSI64E] is enabled.

55.4.3.1 DSI master mode

In DSI master mode the DSPI initiates and controls the DSI transfers. The DSI master has four different conditions (described in *Section 55.4.3.5: DSI transfer initiation control*) that can initiate a transfer:

- Continuous.
- Change in data.
- Trigger signal.
- Trigger signal combined with a change in data.

Transfer attributes are set during initialization. DSICR0[DSICTAS] field determines which of the DSPI_CTARs will control the transfer attributes.

55.4.3.2 Slave Mode

In DSI slave mode the DSPI responds to transfers initiated by a SPI or DSI bus master. In this mode the DSPI does not initiate DSI transfers.

Certain transfer attributes such as clock polarity and phase must be set for successful communication with a DSI master. The DSI slave mode transfer attributes are set in the DSPI_CTAR1.

The data is shifted out with MSB first.

55.4.3.3 DSI serialization

The DSI configuration from 4 to 16 bits can be serialized using two different sources selected by DSICR0[TXSS]:

- DSPI DSI Serialization Data Register (DSPI_SDR1/0). The DSPI_SDR0 holds the latest 32 parallel input signal values which is sampled at every rising edge of the protocol clock.
  When DSICR1[DSI64E] is enabled, 64-bit DSI frames are supported and hence DSPI_SDR1 holds the 32 MSB parallel input signal values which is sampled at every rising edge of the protocol clock.
- DSPI DSI Alternate Serialization Data Register (DSPI_ASDR1/0). The DSPI_ASDR1/0 registers are written by host software and used as an alternate source of serialized data. DSPI_ASDR1 is only usable when DSICR1[DSI64E] is enabled.

The DSPI has to sample the (SDR/ASDR) inputs before it transmits a DSI frame. Due to the asynchronous clock structure within DSPI, the sampling of inputs come under Register Clock domain whereas DSI frame transmission logic lies in Protocol Clock domain. Hence the sampled data (from ASDR1/0 or SDR1/0) must be synchronized into the Protocol Domain before being loaded into the Shift register for transmission.

To prevent Clock Domain clocking issues, SDR/ASDR inputs should not change while they are being sampled into the Protocol Domain. This is assured in the following manner:

- For the ASDR0 and ASDR1 inputs:
  - The initial write performed on ASDR register causes the 32-bit ASDR input to be latched into a temporary register which is then locked (further latching is prevented) until this data gets synchronized into the Protocol Domain.
  - Once synchronized, the lock is removed and the next ASDR write triggers this process again. If a write is performed on ASDR while the lock is asserted, this is processed as soon as the previous synchronization process completes and the lock is de-asserted. If multiple writes are performed on ASDR when lock is asserted after the first write, only the last value is considered for synchronization once the lock is de-asserted.
- For the SDR0 and SDR1 inputs:
  - The process is the same as ASDR with the only difference being that SDR inputs are delayed internally by a single clock to detect a change in the SDR input pins.

Note: If SDR0 and SDR1 inputs are both changed at the same time instant, then the synchronization logic ensures that both SDR0 and SDR1 contribute to the same DSI frame.

Once the synchronization process for a particular Deserial input begins, it takes up to five Register clock periods and five Protocol clock periods before the synchronization process for the next Deserial input can begin. Hence the writes performed on ASDR0/1 and SDR0/1 are constrained with this timing.

The DSPI_PISR0–3 registers (DSPI_PISR0–7 registers if DSICR1[DSI64E] is enabled) allow changing of the relative position of the parallel input pins in the transmitted frame. Each transmitted frame bit can be selected from 16 adjacent parallel inputs by writing IPS*n* fields. The IPS*n* field is treated as a 4-bit integer number, representing numbers from -8 to 7. The parallel input pin number, selected by IPS*n* field is defined by the sum of the IPS*n* field number (*n*) and the IPS*n* field value. If the operation result is negative the number 32 should be added. If the result is higher than 32, 32 should be subtracted from the result. When DSICR1[DSI64E] is enabled, if the above operation result is negative, the number 64 should be added. If the result is higher than 64, 64 should be subtracted from the result.

For example, IPS0, set to minus 1 (binary 1111), preselects parallel input 31 to 0 position in the transmitted frame. (This preselects parallel input 63 to 0 position in the transmitted frame when DSICR1[DSI64E] is set).

IPS6, set to 3 (binary 0011), preselects parallel input 9 to be bit number 6 in the transmitted frame, while the value minus 2 (1110) preselects parallel input 4.


IPS31, set to minus 8 (binary 1000), preselects parallel input 23 to be bit number 31 in the transmitted frame.

The parallel input pin state to be transmitted should be selected by TXSS or DSPI_SSR1/0 registers and the frame size should be higher than the bit position in the preselected frame.

DSPI_SSR1/0 registers provide additional way of creating the frame for transmission. Each bit from this register is ORed with the TXSS bit and controls individual transmitted bit source. This way, the transmitted frame can have any combination of the DSPI_SDR1/0 and DSPI_ASDR1/0 bits. This feature allows control SPI based devices, requiring control and data fields in the frame. The control field may come from DSPI_ASDR1/0 registers set by the CPU, while data field can be generated by device peripheral modules, like PWM timers.

A copy of the last DSI frame shifted out of the Shift register is stored in the DSPI DSI Transmit Comparison Registers (DSPI_COMPR1/0). This register provides added visibility for debugging and it serves as a reference for transfer initiation control. *Figure 1714* shows the DSI serialization logic.

Figure 1714. DSI serialization diagram




55.4.3.4 DSI deserialization

When all bits in a DSI frame have been shifted in, the frame is copied to the DSPI DSI Deserialization Data Register (DSPI_DDR1/0). This register presents the deserialized data as parallel output signal values. The DSPI_DDR1/0 is memory-mapped to allow host software to read the deserialized data directly.

The received data is bit-wise compared to the value of the DSI Deserialized Data Polarity Interrupt Register (DSPI_DPIR1/0), bit-wise ANDed with DSI Deserialized Interrupt Mask Register (DSPI_DIMR1/0) and the results ORed to produce DDIF flag in the DSPI_SR. Which in turn can cause DDIF interrupt request or DMA request based on RSER[DDIF_RE] and RSER[DDIF_DIRS] and/or stop DSI frame transmissions if DSICR0[DMS] bit is set. *Figure 1715* shows the DSI Deserialization logic.

Figure 1715. DSI deserialization diagram



55.4.3.5 DSI transfer initiation control

Data transfers for a master DSPI in DSI configuration are initiated by a condition. The transfer initiation conditions are selected by the TRRE and CID bits in the DSPI_DSICR0 register. *Table 1754* lists the four transfer initiation conditions.

Table 1754. DSI data transfer initiation control

DSPI_DSICR0 bits		Transfer initiation control
TRRE	CID	
0	0	Continuous
0	1	Change in Data
1	0	Triggered
1	1	Triggered or Change in Data

55.4.3.5.1 Continuous control

For continuous control, a new DSI frame shifts out when the previous transfer cycle has completed and the delay after transfer (t_{DT}) has elapsed.

55.4.3.5.2 Change in data control

For change in data control, a transfer is initiated when the data to be serialized has changed since the transfer of the last DSI frame. A copy of the previously transferred DSI data is stored in the DSPI_COMPR1/0. When the data selected for the transfer from the DSPI_SDR1/0 and DSPI_ASDR1/0 registers is different from the data in the DSPI_COMPR1/0 a new DSI frame is transmitted.

55.4.3.5.3 Triggered control

For Triggered Control, initiation of a transfer is controlled by the Hardware Trigger signal (HT). DSICR0[TPOL] bit selects the active edge of HT. For HT to have any affect, DSICR0[TRRE] bit must be set.

55.4.3.5.4 Change in data or triggered control

For change in data or triggered control, initiation of a transfer is controlled by the detection of a change in data to be serialized or by the HT signal.

It is not advisable to configure a DSPI slave with the combination DSICR0[DCONT] = 1, DSICR0[CID] = 1; since the following statement then holds true:


> Once slave select is asserted, there is a very small window (of up to three module clocks) after every SOF (Start of Frame) during which if a write on ASDR/SDR registers occurs, the next frame to be transmitted would be loaded into the shift register. Since it is not feasible that such a write is initiated and completed within this short span of time, the data transmitted by DSPI slave would lag by one data frame.

55.4.4 Combined Serial Interface (CSI) configuration

The CSI Configuration of the DSPI is used to support SPI and DSI functions on a frame by frame basis.

CSI Configuration allows interleaving of DSI data frames from the parallel input signals with SPI data frames from the TX FIFO. The data returned from the bus slave is either used to drive the parallel output signals or it is stored in the RX FIFO. The CSI Configuration allows serialized data and configuration or diagnostic data to be transferred to a slave device using only one serial link. The DSPI is in CSI Configuration when the DCONF field in the DSPI_MCR is 0b10. *Figure 1716* shows an example of how a DSPI can be used with a deserializing peripheral that supports SPI control for control and diagnostic frames.

Figure 1716. Example of System using DSPI in CSI Configuration



In CSI Configuration, the DSPI transfers DSI data based on *Section 55.4.3.5: DSI transfer initiation control*. When there are SPI commands in the TX FIFO, the SPI data has priority over the DSI frames. When the TX FIFO or CMD FIFO is empty, DSI transfer resumes.

Two peripheral chip select signals indicate whether DSI data or SPI data is transmitted. The user must configure the DSPI so that the two CTARs associated with DSI data and SPI data assert different peripheral chip select signals denoted in the figure as PCSx and PCSy.

The CSI Configuration is only supported in master mode.

Data returned from the external slave while a DSI frame is transferred is placed on the parallel output signals. Data returned from the external slave while a SPI frame is transferred is moved to the RX FIFO. The TX FIFO, CMD FIFO and RX FIFO are fully functional in CSI mode.

55.4.4.1 CSI serialization

Serialization in the CSI configuration is similar to serialization in DSI Configuration. The transfer attributes for SPI frames are determined by the DSPI_CTAR selected by the CTAS field in the SPI command halfword. The transfer attributes for the DSI frames are determined by the DSPI_CTAR selected by the DSICR0[DSICTAS] field.

The parallel inputs signal states are latched into the DSPI DSI Serialization Data Register (DSPI_SDR) on the rising edge of every protocol clock and serialized based on the transfer initiation control settings in the DSPI_DSICR1/0. When SPI frames are written to the TX FIFO (and when CMD FIFO is not empty), they have priority over DSI data and are transferred at the next frame boundary. A copy of the most recently transferred DSI frame is stored in the DSPI_COMPR1/0. The Transfer Priority Logic selects the source of the serialized data and asserts the appropriate PCS signal.

Separate frame completion interrupts are available to indicate frame transmission completion from SPI and DSI frames.


55.4.4.2 CSI deserialization

The deserialized frames in CSI Configuration goes into the DSPI_DDR1/0 or the RX FIFO based on the transfer priority logic. When DSI frames are transferred, the returned frames are deserialized and latched into the DSPI_DDR1/0. When SPI frames are transferred, the returned frames are deserialized and written to the RX FIFO.

55.4.5 DSPI baud rate and clock delay generation

The SCK frequency and the delay values for serial transfer are generated by dividing the protocol clock frequency by a prescaler and a scaler with the option for doubling the baud rate. *Figure 1717* shows conceptually how the SCK signal is generated.

Figure 1717. Communications clock prescalers and scalers



55.4.5.1 Baud rate generator

The baud rate is the frequency of the Serial Communication Clock (SCK). The protocol clock is divided by a prescaler (PBR) and scaler (BR) to produce SCK with the possibility of halving the scaler division. The DBR, PBR and BR fields in the CTARs select the frequency of SCK by the formula in the BR field description. *Table 1755* shows an example of how to compute the baud rate.

Table 1755. Baud rate computation example

f_P	PBR	Prescaler	BR	Scaler	DBR	Baud rate
100 MHz	0b00	2	0b0000	2	0	25 Mb/s
20 MHz	0b00	2	0b0000	2	1	10 Mb/s

Note: The clock frequencies mentioned in Table 1755 are given as an example. Refer to the Clocking chapter for the frequency used to drive this module in the device.

55.4.5.2 PCS to SCK delay (t_{CSC})

The PCS to SCK delay is the length of time from assertion of the PCS signal to the first SCK edge. The PCSSCK and CSSCK fields in the CTAR*n* registers select the PCS to SCK delay by the formula in the CSSCK field description. *Table 1756* shows an example of how to compute the PCS to SCK delay.

Table 1756. PCS to SCK delay computation example

f_P	PCSSCK	Prescaler	CSSCK	Scaler	PCS to SCK delay
100 MHz	0b01	3	0b0100	32	0.96 µs

PCSCSK and CSSCK fields have no effect in TSB configuration.

Note: The clock frequency mentioned in Table 1756 is given as an example. Refer to the Clocking chapter for the frequency used to drive this module in the device.

55.4.5.3 After SCK delay (t_{ASC})

The After SCK delay is the length of time between the last edge of SCK and the negation of PCS. The PASC and ASC fields in the CTAR*n* registers select the After SCK delay by the formula in the ASC field description. *Table 1757* shows an example of how to compute the After SCK delay.

Table 1757. After SCK delay computation example

f_P	PASC	Prescaler	ASC	Scaler	After SCK delay
100 MHz	0b01	3	0b0100	32	0.96 µs

PCASC and ASC fields have no effect in TSB configuration.

Note: The clock frequency mentioned in Table 1757 is given as an example. Refer to the Clocking chapter for the frequency used to drive this module in the device.

55.4.5.4 Delay after transfer (t_{DT})

The delay after transfer is the minimum time between negation of the PCS signal for a frame and the assertion of the PCS signal for the next frame. The PDT and DT fields in the CTAR*n* registers select the Delay after Transfer by the formula in the DT field description. *Table 1758* shows an example of how to compute the delay after transfer.

Table 1758. Delay after transfer computation example

f_P	PDT	Prescaler	DT	Scaler	Delay after transfer
100 MHz	0b01	3	0b1110	32768	0.98 ms

Note: The clock frequency mentioned in Table 1758 is given as an example. Refer to the Clocking chapter for the frequency used to drive this module in the device.


When in non-continuous clock mode the t_{DT} delay is configured according to the equation specified in the CTAR[DT] bitfield description. When in continuous clock mode and TSB is not enabled, the delay is fixed at 1 SCK period.

In TSB mode, the Delay after Transfer is equal to a number formed by concatenation of PDT and DT fields plus 1 of the SCK clock periods. Refer to detailed information on *Section 55.4.9: Timed Serial Bus (TSB)*.

55.4.5.5 Peripheral Chip Select Strobe Enable ($\overline{PCSS}$)

The PCSS signal provides a delay to allow the PCS signals to settle after a transition occurs, thereby avoiding glitches. When the DSPI is in master mode and the PCSSE bit is set in the MCR, $\overline{PCSS}$ provides a signal for an external demultiplexer to decode the PCS[0]–PCS[4]and PCS[6]–PCS[7] signals into as many as 128 glitch-free PCS signals. *Figure 1718* shows the timing of the $\overline{PCSS}$ signal relative to PCS signals.

Figure 1718. Peripheral Chip Select Strobe Timing



The delay between the assertion of the PCS signals and the assertion of PCSS is selected by the PCSSCK field in the CTAR based on the following formula:

Equation 78

$$t_{PCSSCK} = \frac{1}{f_P} \times PCSSCK$$

At the end of the transfer the delay between $\overline{PCSS}$ negation and PCS negation is selected by the PASC field in the CTAR based on the following formula:

Equation 79

$$t_{PASC} = \frac{1}{f_P} \times PASC$$

Table 1759 shows an example of how to compute the t_{PCSSCK} delay.

Table 1759. Peripheral Chip Select Strobe Assert Computation Example

f_P	PCSSCK	Prescaler	Delay before transfer
100 MHz	0b11	7	70.0 ns

Table 1760 shows an example of how to compute the t_{PASC} delay.

Table 1760. Peripheral Chip Select Strobe Negate Computation Example

f_P	PASC	Prescaler	Delay after transfer
100 MHz	0b11	7	70.0 ns

The $\overline{PCSS}$ signal is not supported when Continuous Serial Communication SCK or TSB mode are enabled.

Note: The clock frequency mentioned in the preceding Table 1759 and Table 1760 is given as an example. Refer to the Clocking chapter for the frequency used to drive this module in the device.

55.4.6 Transfer formats

The SPI serial communication is controlled by the Serial Communications Clock (SCK) signal and the PCS signals. The SCK signal provided by the master device synchronizes shifting and sampling of the data on the SIN and SOUT pins. The PCS signals serve as enable signals for the slave devices.

In master mode, the CPOL and CPHA bits in the Clock and Transfer Attributes Registers (CTAR*n*) select the polarity and phase of the serial clock, SCK.

- CPOL: selects the idle state polarity of the SCK.
- CPHA: selects if the data on SOUT is valid before or on the first SCK edge.

Even though the bus slave does not control the SCK signal, in slave mode these values must be identical to the master device settings to ensure proper transmission. In SPI slave mode, only CTAR0 is used.

In DSI slave mode, only CTAR1 is used.

The DSPI supports four different transfer formats:

- Classic SPI with CPHA = 0.
- Classic SPI with CPHA = 1.
- Modified Transfer format with CPHA = 0.
- Modified Transfer format with CPHA = 1.


A modified transfer format is supported to allow for high-speed communication with peripherals that require longer setup times. The DSPI can sample the incoming data later than halfway through the cycle to give the peripheral more setup time. The MTFE bit in the MCR selects between Classic SPI Format and Modified Transfer Format.

In the SPI and DSI configurations, the DSPI provides the option of keeping the PCS signals asserted between frames. Refer to *Section 55.4.6.5: Continuous Selection Format* for details.

55.4.6.1 Classic SPI Transfer Format (CPHA = 0)

The transfer format shown in *Figure 1719* is used to communicate with peripheral SPI slave devices where the first data bit is available on the first clock edge. In this format, the master and slave sample their SIN pins on the odd-numbered SCK edges and change the data on their SOUT pins on the even-numbered SCK edges.

Figure 1719. DSPI transfer timing diagram (MTFE = 0, CPHA = 0, FMSZ = 8)



The master initiates the transfer by placing its first data bit on the SOUT pin and asserting the appropriate peripheral chip select signals to the slave device. The slave responds by placing its first data bit on its SOUT pin. After the t_{CSC} delay elapses, the master outputs the first edge of SCK. The master and slave devices use this edge to sample the first input data bit on their serial data input signals.

At the second edge of the SCK the master and slave devices place their second data bit on their serial data output signals.


For the rest of the frame the master and the slave sample their SIN pins on the odd-numbered clock edges and changes the data on their SOUT pins on the even-numbered clock edges.

After the last clock edge occurs a delay of t_{ASC} is inserted before the master negates the PCS signals. A delay of t_{DT} is inserted before a new frame transfer can be initiated by the master.

55.4.6.2 Classic SPI Transfer Format (CPHA = 1)

This transfer format shown in *Figure 1720* is used to communicate with peripheral SPI slave devices that require the first SCK edge before the first data bit becomes available on the slave SOUT pin. In this format the master and slave devices change the data on their SOUT pins on the odd-numbered SCK edges and sample the data on their SIN pins on the even-numbered SCK edges.

Figure 1720. DSPI transfer timing diagram (MTFE = 0, CPHA = 1, FMSZ = 8)



The master initiates the transfer by asserting the PCS signal to the slave.

After the t_{CSC} delay has elapsed, the master generates the first SCK edge and at the same time places valid data on the master SOUT pin. The slave responds to the first SCK edge by placing its first data bit on its slave SOUT pin.

At the second edge of the SCK the master and slave sample their SIN pins.

For the rest of the frame the master and the slave change the data on their SOUT pins on the odd-numbered clock edges and sample their SIN pins on the even-numbered clock edges.

After the last clock edge occurs a delay of t_{ASC} is inserted before the master negates the PCS signal. A delay of t_{DT} is inserted before a new frame transfer can be initiated by the master.

55.4.6.3 Modified SPI/DSI Transfer Format (MTFE = 1, CPHA = 0)

In this Modified Transfer Format both the master and the slave sample later in the SCK period than in Classic SPI mode to allow the logic to tolerate more delays in device pads and board traces. These delays become a more significant fraction of the SCK period as the SCK period decreases with increasing baud rates.

The master and the slave place data on the SOUT pins at the assertion of the PCS signal. After the PCS to SCK delay has elapsed the first SCK edge is generated. The slave samples the master SOUT signal on every odd numbered SCK edge. The DSPI in the slave

mode when the MTFE bit is set also places new data on the slave SOUT on every odd numbered clock edge. Regular external slave, configured with CPHA=0 format drives its SOUT output at every even numbered SCK clock edge.

The DSPI master places its second data bit on the SOUT line one protocol clock after odd numbered SCK edge if the protocol clock frequency to SCK frequency ratio is higher than three. If this ratio is below four the master changes SOUT at odd numbered SCK edge. The point where the master samples the SIN is selected by the DSPI_MCR[SMPL_PT] field. The master sample point can be delayed by one or two protocol clock cycles. The SMPL_PT field should be set to 0 if the protocol to SCK frequency ratio is less than 4. However if this ratio is less than 4, the actually sample point is delayed by 1 protocol clock cycle automatically by the design.

The following timing diagrams illustrate the DSPI operation with MTFE = 1. Timing delays shown are:

- t_{CSC} – PCS to SCK assertion delay
- t_{ACS} – After SCK PCS negation delay
- t_{su_ms} – master SIN setup time
- t_{hd_ms} – master SIN hold time
- t_{vd_sl} – slave data output valid time, time between slave data output SCK driving edge and data becomes valid.
- t_{su_sl} – data setup time on slave data input
- t_{hd_sl} – data hold time on slave data input
- t_p – protocol clock period

Figure 1721 shows the modified transfer format for CPHA = 0 and f_p/f_{sck} = 4{s}. Only the condition where CPOL = 0 is illustrated. Solid triangles show the data sampling clock edges. The two possible slave behaviors are shown.

- Signal, marked “SOUT of Ext Slave”, presents regular SPI slave serial output.
- Signal, marked “SOUT of DSPI Slave”, presents DSPI in the slave mode with MTFE bit set.

Other MTFE = 1 diagrams show DSPI SIN input as being driven by a regular external SPI slave, configured according to DSPI master CPHA programming.

Note: In the following diagrams, f_p represents the protocol clock frequency from which the Baud frequency f_{sck} is derived.

Note: When MTFE=1 with continuous SCK enabled (MCR [CONT_SCKE] =1) in master mode, configure CTAR[LSBFE]=0 for correct operations while receiving unequal length frames. If PUSHR[CONT] is also set for back to back frame transfer, also configure the frame size of the first frame as less than or equal to the frame size of the next frame. In this scenario, make sure that for all received frames, the bits are read equal to their respective frame sizes and any extra bits during POP operation are masked.

Figure 1721. DSPI Modified Transfer Format (MTFE = 1, CPHA = 0, $f_{sck} = f_p/4$)




Figure 1722. DSPI Modified Transfer Format (MTFE = 1, CPHA = 0, $f_{sck} = f_p/2$)





Figure 1723. DSPI Modified Transfer Format (MTFE = 1, CPHA = 0, $f_{sck} = f_p/3$)



55.4.6.4 Modified SPI/DSI Transfer Format (MTFE = 1, CPHA = 1)

The following figures show the Modified Transfer Format for CPHA = 1. Only the condition, where CPOL = 0 is shown. At the start of a transfer the DSPI asserts the PCS signal to the slave device. After the PCS to SCK delay has elapsed the master and the slave put data on their SOUT pins at the first edge of SCK. The slave samples the master SOUT signal on the even numbered edges of SCK. The master samples the slave SOUT signal on the odd numbered SCK edges starting with the third SCK edge. The slave samples the last bit on the last edge of the SCK. The master samples the last slave SOUT bit one half SCK cycle after the last edge of SCK. No clock edge will be visible on the master SCK pin during the sampling of the last bit. The SCK to PCS delay must be greater than or equal to half of the SCK period.

Figure 1724. DSPI Modified Transfer Format (MTFE = 1, CPHA = 1, $f_{sck} = f_p/3$)




Figure 1725. DSPI Modified Transfer Format (MTFE = 1, CPHA = 1, $f_{sck} = f_p/4$)





Figure 1726. DSPI Modified Transfer Format (MTFE = 1, CPHA = 1, $f_{sck} = f_p/2$)




55.4.6.5 Continuous Selection Format

Some peripherals must be deselected between every transfer. Other peripherals must remain selected between several sequential serial transfers. The Continuous Selection Format provides the flexibility to handle both the following cases. The Continuous Selection Format is enabled for the SPI Configuration by setting the CONT bit in the SPI command. Continuous Selection is enabled for the DSI Configuration by setting the DCONT bit in the DSICR0.

The behavior of the PCS signals in the two configurations is identical so only SPI Configuration will be described. When the CONT bit = 0, the DSPI drives the asserted Chip Select signals to their idle states in between frames. The idle states of the Chip Select


signals are selected by the PCSIS*n* bits in the MCR. The timing diagram in *Figure 1727* is for two four-bit transfers with CPHA = 1 and CONT = 0.

Figure 1727. Example of non-continuous format (CPHA = 1, CONT = 0)



When the CONT bit = 1, the PCS signal remains asserted for the duration of the two transfers. The Delay between Transfers (t_{DT}) is not inserted between the transfers. *Figure 1728* shows the timing diagram for two four-bit transfers with CPHA = 1 and CONT = 1.

Figure 1728. Example of continuous transfer (CPHA = 1, CONT = 1)



When using DSPI with continuous selection follow these rules:

- All transmit commands must have the same PCS*n* bits programming.
- The CTARs selected by transmit commands must be programed with the same transfer attributes. Only FMSZ field can be programed differently in these CTARs.
- When transmitting multiple frames in this mode, the user software must ensure that the last frame has the PUSHR[CONT] bit de-asserted (in master mode) and the user software must provide sufficient frames in the TX_FIFO to be sent out (in slave mode) and the master de-asserts the PCS*n* at end of transmission of last frame.
- The PUSHR[CONT]/DSICR0[DCONT] bits must be de-asserted before asserting MCR[HALT] bit (in master mode). This ensures that the PCS*n* signals are deasserted. Asserting MCR[HALT] bit during continuous transfer will cause the PCS*n* signals to remain asserted and hence Slave Device cannot transition from RUNNING to STOPPED state.

Note: You must fill the TXFIFO with the number of entries that will be concatenated together under one PCS assertion for both master and slave before the TXFIFO becomes empty.

Note: When operating in slave mode, ensure that when the last-entry in the TXFIFO is completely transmitted (that is the corresponding TCF flag is asserted and TXFIFO is empty), the slave is deselected for any further serial communication; otherwise, an underflow error occurs.

55.4.6.6 Fast Continuous Selection Format

The Fast Continuous Selection Format functions similar to the Continuous Selection Format except that the inter command delays, t_{ASC} and t_{CSC}, can be masked out and are not inserted by the hardware.

Note: The Fast Continuous Selection Format is available in the SPI configuration only and when Continuous Serial Communication Clock mode is disabled. Masking of delays is not allowed in DSI and CSI configurations or if the transfer is non-continuous.


The Fast Continuous Selection Format is enabled by writing ‘1’ into FCPCS bit of the MCR. When this bit is asserted, MASC and MCSC bits of the PUSHR perform the function of mask bits for the transmit frame. These bits individually mask the t_{ASC} and t_{CSC} delays as programed by the user software. A normal Continuous Selection Format has these two delays for each frame that is transmitted with the CONT bit asserted. In order to avoid these delays and speed up the transfer process, the software can simply mask these delays while programming the command in the PUSHR.

While masking the delays, the software must follow the following masking rules, else correct operation is not guaranteed.

- MASC bit masks the “After SCK” delay for the current frame.
- MCSC bit masks the “PCS to SCK” delay for the next frame.
- “After SCK” (t_{ASC}) delay must not be masked when the current frame is the last frame in the continuous selection format.
- The “PCS to SCK” delay for the first frame in the continuous selection format cannot be masked.
- Masking of only t_{ASC} is not allowed. If t_{ASC} is masked then t_{CSC} must be masked too.
- Masking of both t_{ASC} and t_{CSC} delays is allowed. In this case, the delay between two frames is equal to half the baud rate set by the user software.
- Masking of only t_{CSC} is allowed. In this case, the delay between two frames is equal to the t_{ASC} time and thus the user software must ensure that the t_{ASC} time is greater than the baud rate.
- The user software must not mask these delays if the continuous selection format is not used and MCR[FCPCS] is asserted.
- Rules applicable to the Continuous Selection Format are applicable here, too.

Figure 1729 shows the timing for a Fast Continuous Selection Format transfer. Here seven frames are transferred with both t_{ASC} and t_{CSC} delays masked except for the last frame that terminated the transfer. The last frame has t_{ASC} delay at its end.

Figure 1729. Example of Fast Continuous Selection Format



In case any chip select is to be changed, then the fast continuous selection format should be terminated and then the chips selects should change and appropriate delays must be introduced.

55.4.7 Continuous Serial Communications Clock

The DSPI provides the option of generating a continuous SCK signal for slave peripherals that require a continuous clock.

Continuous SCK is enabled by setting the CONT_SCKE bit in the MCR. Enabling this bit generates the Continuous Serial Communications Clock regardless of the MCR[HALT] bit status. Continuous SCK is valid in all configurations.

Continuous SCK is only supported for CPHA = 1. Clearing CPHA is ignored if the CONT_SCKE bit is set. Continuous SCK is supported for Modified Transfer Format.

Clock and transfer attributes for the Continuous SCK mode are set according to the following rules:

- When the DSPI is in SPI configuration, CTAR0 is used initially. At the start of each SPI frame transfer, the CTAR specified by the CTAS for the frame is used.
- When the DSPI is in DSI configuration, the CTAR specified by the DSICTAS field is used at all times.
- When the DSPI is in CSI configuration, the CTAR selected by the DSICTAS field is used initially.
  - At the start of a SPI frame transfer, the CTAR specified by the CTAS value for the frame is used.
  - At the start of a DSI frame transfer, the CTAR specified by the DSICTAS field is used.
- In all configurations, the currently selected CTAR remains in use until the start of a frame with a different CTAR specified, or the Continuous SCK mode is terminated.


It is recommended to keep the baud rate the same while using the Continuous SCK. Switching clock polarity between frames while using Continuous SCK can cause errors in the transfer. Continuous SCK operation is not guaranteed if the DSPI is put into the External Stop mode or Module Disable mode.

Enabling Continuous SCK disables the PCS to SCK delay and the Delay after Transfer (t_{DT}) is fixed to one SCK cycle. When TSB configuration is enabled the t_{DT} is programmable from 1 to 64 SCK cycles.

Figure 1730 is the timing diagram for Continuous SCK format with Continuous Selection disabled.

Note: When in Continuous SCK mode, for the SPI transfer CTAR0 should always be used, and the TXFIFO must be cleared using the MCR[CLR_TXF] field before initiating transfer.

Figure 1730. Continuous SCK timing diagram (CONT = 0)




If the CONT bit in the TX FIFO entry is set or the DCONT in the DSICR0 is set, PCS remains asserted between the transfers. Under certain conditions, SCK can continue with

PCS asserted, but with no data being shifted out of SOUT (SOUT pulled high). This can cause the slave to receive incorrect data. Those conditions include:

- Continuous SCK with CONT bit set, but no data in the transmit FIFO.
- Continuous SCK with CONT bit set and entering STOPPED state (refer to *Section 55.4.1: Start and Stop of DSPI transfers*).
- Continuous SCK with CONT bit set and entering Stop mode or Module Disable mode.

Figure 1731 shows the timing diagram for Continuous SCK format with Continuous Selection enabled.

Figure 1731. Continuous SCK Timing Diagram (CONT = 1)



55.4.8 Slave mode operation constraints

Slave mode logic shift register is buffered. This allows data streaming operation, when the DSPI is permanently selected and data is shifted in with a constant rate.

The transmit data is transferred at second SCK clock edge of the each frame to the shift register if the $\overline{SS}$ signal is asserted and any time when transmit data is ready and SS signal is negated.

Received data is transferred to the receive buffer at last SCK edge of each frame, defined by frame size programed to the CTAR0/1 register. Then the data from the buffer is transferred to the RXFIFO or DDR1/0 register.

If the $\overline{SS}$ negates before that last SCK edge, the data from shift register is lost.

55.4.9 Timed Serial Bus (TSB)

The DSPI can be programed in Timed Serial Bus configuration by setting DSICR0[TSBC] bit. Refer to *Section 55.3.13: DSPI DSI Configuration Register 0 (DSPI_DSICR0)* for details.

TSB configuration provides the Micro Second Channel (MSC) downstream channel support.

The MSC upstream channel is not supported by the DSPI, but can be supported by any available Serial Communication Controller (SCI or UART) in the device.

To work in TSB mode the DSPI must be in master mode and in DSI (DCONF = 0b01) or CSI (DCONF = 0b10) configuration. Both Continuous and Non Continuous Serial Communication Clock (controlled by the DSPI_MCR[CONT_SCKE] bit) are supported in the TSB mode.

Figure 1732 shows the signals used in the TSB interface.


In the TSB configuration the DSPI is able to send from 4 to 66 bits MSC data frames (4 to 64 serialized data bits and up to 2 Data Selection zero bits). The serialized data bits source can be either:

- the DSPI DSI Alternate Serialization Data Register (DSPI_ASDR1/0), written by the host software,
- parallel input pin states latched into the DSPI DSI Serialization Data Register (DSPI_SDR1/0).

DSICR0[TXSS] bit or DSPI_SSR1/0 register bits define the source of the data.

The Least Significant Bits of the DSPI_ASDR0 or DSPI_SDR0 registers are selected to be serialized if the data frame is set to less than 32 bits.

Figure 1732. DSPI usage in the TSB Configuration



The PCS signals are driven together with SOUT. The t_{CSC} and t_{ASC} delays are not available. Delay after Transfer (DT) is set in SCK clock periods as a binary number formed by concatenation of the DSPI_CTAR*n* PDT and DT fields plus one, allowing to set DT from 1 to 64 serial clock periods. DT field provides least significant bits and PDT field provides most significant bits of the Delay after Transfer.

Figure 1733. TSB Downstream Frames




Figure 1733 shows two types of MSC downstream frames: command frame, and data frame.

The first transmitted bit, called the selection bit, determines the frame type:

- The selection bit '0' indicates a data frame
- The selection bit '1' indicates a command frame

Data frame may contain up to 2 selection bits to support two external slave devices, (so called dual receiver configuration) or no selection bits at all.

The command frame can be written by software, through SPI TX FIFO, using one or two FIFO entries with help of the CONT bit or MCR[XSPI]. The data frame consists of up to 64 bits from the SDR1/0 or ASDR1/0 registers and up to two zero selection bits. Number of data bits in the data frame is defined by the DSCICR1[TSBCNT] field.

The selection bit of the MSC command frames (1) can be implemented by software.

The selection bits in the data frames are enabled by DSPI_DSICR1 DSE0 and DSE1 bits. Each DSE*n* bit set increases the data frame size by one bit.

To comply with MSC specification, set DSPI_CTAR*n*[LSBFE] to transmit least significant bit first.

Regardless of the LSBFE bit setting, the data frame selection bits, if enabled, are always transmitted first, before the corresponding data subframes.

55.4.9.1 MSC Dual Receiver Support with PCS Switchover

When in TSB mode it is possible to switch the set of PCS signals that are driven during the first part of the frame to a different set of PCS signals during the second part of the frame. The bit, at which this switchover occurs, is defined by FMSZ field of the DSPI_CTAR*n* register, selected by DSICTAS field of the DSICR0 register. If DSICR1[DSI64E] is enabled, then the bit at which the PCS switch occurs, is defined by the concatenation of {DSICR0[FMSZ4], CTAR[FMSZ]} fields.

Note: When using Dual receiver support, it must be ensured that the number of bits to be transmitted to each slave must be at least 4.


Number of the bits, not including the Data Selection Bit, in the first part of the frame is equal to value of the FMSZ field plus one. (This value changes to {FMSZ4,FMSZ} plus one, when DSICR1[DSI64E] is enabled). During this part of the frame the PCS signal levels are controlled by DSPI_DSICR0 DPCSn bits, after that by DSPI_DSICR1 DPCS1_n bits.

The PCS switchover occurs at the driving edge of the SCK clock output.

The second Data Selection Bit is inserted after the PCS switchover if enabled.

The Data Frame with PCS switchover is shown in *Figure 1734*.

Figure 1734. TSB Data Frame Format for MSC Dual Receiver Operation



55.4.10 Interleaved TSB (ITSB) Mode

This mode is similar to the TSB in all aspects except for the differences mentioned in *Table 1761*. In the Interleaved TSB or ITSB mode, frame transmission is governed by the following rules:

- Transmission of frames is executed on a periodic trigger that is generated internally to the DSPI. The trigger period is calculated as follows:
  - Trigger Period = 64 bits (maximum data frame size) + 2 selection bits (maximum bits in data frame) + t_{PT}

    t_{PT} is the passive frame time or dead time inserted to have constant trigger period.
  - The user software shall configure the trigger period and trigger source.
- If the previously transmitted frame was a SPI frame or the TX FIFO (or CMD FIFO) is empty, the frame transmitted on subsequent trigger will always be a DSI frame.
- If the previously transmitted frame was not a SPI frame and the TX_FIFO (and CMD FIFO) is not empty, the frame transmitted on subsequent trigger will always be a SPI frame.

This mode does not change the way DSI and SPI frame transmissions are done except that ITSB mode interleaves the source (SPI or DSI) in such a way to prevent back to back SPI frames. All features of SPI and DSI mode can be used except for the Continuous Frame Selection format (PUSHR[CONT] and DSICR0[DCONT] bits cannot be asserted).

MCR[MTFE] should be set to 0 during ITSB Mode of operation, since MicroSecond Channel upstream operation is not supported.

Table 1761 lists the differences between the TSB and ITSB modes.

Table 1761. Differences between TSB and ITSB modes

Mode attribute	TSB mode	ITSB mode
Frame priority	Priority available to frames from SPI. Back to back SPI frames are sent out.	No priority. Messages are interleaved such that there are no back-to-back SPI frames
Frame selection bit	Selection bit inserted for DSI frames only. Selection bit for SPI frames is inserted by software.	Selection bit for both DSI and SPI frames inserted automatically. Encoding of selection bit same as TSB mode (0 = DSI; 1 = SPI).
Frame transmission	Occasionally triggered transmission (that is trigger is received via hardware trigger input).	Periodically triggered transmission (that is frames are transmitted continuously on every trigger).
Frame gap	Gap between frames is configurable. Time between frames is t_{DT} which is configurable from 1 to 64 baud rate clock cycles.	Gap between frames is inserted automatically as the whole operation is based on a periodic trigger. If a frame has less than 64-bits to be transmitted, dead or passive time is automatically inserted by waiting for the next trigger pulse. Time t_{DT} is not used in this mode as it can be made part of the trigger period (as passive time).

In TSB and ITSB mode, separate frame completion interrupts are available to indicate frame transmission completion from SPI and DSI. MSC dual receiver support with PCS switchover is also supported in ITSB mode. Refer to *Section 55.4.9.1: MSC Dual Receiver Support with PCS Switchover* for more details.

The ITSB mode is suitable to implement the Downstream Channel for the MSC Bus because of the ITSB mode features listed in the table above.

55.4.10.1 Configuring DSPI for ITSB mode

The following steps give the recommended way to initialize the DSPI for the ITSB mode of operation:

- The DSPI should be put in HALT mode (by asserting the MCR[HALT] bit) before programming the registers.
- Set the DSICR0[TSBC] and DSICR0[ITSB] bits. The DSICR0[TRRE] and DSICR0[CID] bits should be cleared. DSICR0[DCONT] should not be used in ITSB mode. If DSICR0[ITSB] bit is set without setting DSICR0[TSBC], then the DSPI operates in the Normal Mode depending on MCR[DCONF] bit.
- Enable frame completion interrupts for either any frame completion (TCF) or separate frame completion (DSITCF and SPITCF) as required by application.
- When remainder configuration of DSPI is complete, clear the MCR[HALT] bit to allow DSPI to start operations.

Once configured and DSPI is brought out of HALT, the ITSB mode shall start sequencing the frames from either DSI or SPI as per the rules mentioned in *Section 55.4.10: Interleaved TSB (ITSB) Mode*.

55.4.10.2 Using ITSB mode for MSC downstream channel


MSC Downstream Channel uses two types of frames: command frames and data frames. The Downstream operation of these frames require:

- Data frames can be sent back to back.
- Back to back command frames are not a legal scenario.
- If command frame has less bits than data frame, a gap is inserted to ensure next data frame starts at known reference time.
- In dual MSC ASIC, some bits of the data frame (which can be up to 64 bits) goes to first ASIC and remainder bits to second ASIC.
- In dual MSC ASIC, if a command frame is sent to one ASIC, it must not change the timing of the next data frame.

The ITSB mode can help implement the MSC Downstream Channel by allowing the command frames to be sent via the SPI interface and data frames to be sent via the DSI interface. Once the DSPI has been configured to work in ITSB mode (Refer to *Section 55.4.10.1: Configuring DSPI for ITSB mode*), the user software can program the DSI and SPI sides to send data and command frames respectively. The programming of frames for transmission via DSI or SPI is same as explained in *Section 55.4.4: Combined Serial Interface (CSI) configuration*.

Figure 1735 shows a sample MSC Downstream transmission using the ITSB mode.

Figure 1735. Sample MSC downstream transmission using ITSB mode



Brief description of operation includes:

- At the first trigger, since there are no command frames, a data frame is transmitted: to send a command frame at the start of operation, the user software must program a command frame in the TX_FIFO before enabling DSPI (MCR[HALT] = 0).
- The second trigger sets off the transmission of another data frame.
- Between the second and third trigger, two command frames are pushed into the TX_FIFO.
- At third trigger, a command frame is transmitted as the TX_FIFO is not empty: since only 16 bits or less are transmitted, no transmission happens till next trigger. This is marked as the “Passive Time”. The passive time is added in all frames after frame transmission completes and until next trigger pulse is detected.
- At fourth trigger, since the previous transmission was a command frame, a data frame is transmitted.
- At fifth trigger, since one command frame is pending in TX_FIFO and last transmitted frame was not a command frame, a command frame is transmitted.
- At sixth trigger (not shown), the process continues.

55.4.11 Parity generation and check

The DSPI module can generate and check parity in the serial frame. The parity bit replaces the last transmitted bit in the frame. The parity is calculated for all transmitted data bits in frame, not including the last data bit that would be transmitted. The parity generation/control is done on frame basis. The register fields setting frame size defines the total number of bits in the frame, including the parity bit. Thus, to transmit/receive the same number of data bits with parity check, increase the frame size by one versus the same data size frame without the parity check.

Parity can be selected as odd or even. Parity Errors in the received frame set Parity Error flags in the Status register. The Parity Error Interrupt Requests are generated if enabled. The DSPI module can be programed to stop SPI or/and DSI frame transmission in case of a frame reception with parity error.

55.4.11.1 Parity for SPI frames

When the DSPI is in the master mode the parity generation is controlled by PE and PP bits of the TX FIFO entries (PUSHR). Setting the PE bit enables parity generation for transmitted SPI frames and parity check for received frames. PP bit defines the polarity of the parity bit.

When continuous PCS selection is used to transmit SPI data, two parity generation scenarios are available:

- Generate/check parity for the whole frame
- Generate/check parity for each sub-frame separately.

To generate/check parity for the whole frame set PE bit only in the last command/TX FIFO entry, forming this frame (with the PUSHR).

To generate/check parity for each sub-frame set PE bit in each command/TX FIFO entry, forming this frame.

If the parity error occurs for received SPI frame, the SR[SPEF] bit is set. If MCR[PES] bit is set, the DSPI stops SPI frames transmission. To resume SPI operation clear the SR[SPEF] or the MCR[PES] bits.

In slave mode, the parity is controlled by the PE and PP bits of the CTAR0 register similar to the master mode parity generation without continuous PCS selection.

55.4.11.2 Parity for DSI frames

When DSPI is in Master Mode, parity generation is controlled by PE and PP bits of the DSPI_DSICR0 register similar to the SPI frames. The parity is calculated and checked for each DSI frame. DSPI_DSICR0[DCONT] bit has no effect on parity generation. In slave mode, the parity is controlled by the PE and PP bits of the CTAR1 register.

If the parity error occurs for received DSI frame, the DSPI_SR[DPEF] bit is set. If DSPI_DSICR0[PES] bit is set, the DSPI stops DSI frames transmission. To resume DSI operation, clear the DSPI_SR[DPEF] or the DSPI_DSICR0[PES] bits.

55.4.12 Interrupts/DMA requests

Certain DSPI conditions can generate only interrupt requests and other DSPI conditions can generate either interrupt requests or DMA requests. *Table 1762* lists these conditions.

Table 1762. Interrupt and DMA request conditions

DSPI condition	Flag	Request type	
		Interrupt	DMA
End of Queue (EOQ)	EOQF	Yes	—
TX FIFO Fill	TFFF	Yes	Yes
CMD FIFO Fill	CMDFFF	Yes	Yes
TX FIFO Invalid Write	TFIWF	Yes	—
Transfer Complete	TCF	Yes	—
CMD Transfer Complete	CMDTCF	Yes	—
SPI Transfer Complete	SPITCF	Yes	—
DSI Transfer Complete	DSITCF	Yes	—
TX FIFO Underflow	TFUF	Yes	—
RX FIFO Drain	RFDF	Yes	Yes
RX FIFO Overflow	RFOF	Yes	—
SPI Parity Error	SPEF	Yes	—
DSI Parity Error	DPEF	Yes	—
DSI Deserialized Data Match	DDIF	Yes	Yes

Each condition has a flag bit in the DSPI Status Register (SR) and a Request Enable bit in the DSPI DMA/Interrupt Request Select and Enable Register (RSER). The TX FIFO Fill Flag (TFFF) and RX FIFO Drain Flag (RFDF) generate interrupt requests or DMA requests depending on the TFFF_DIRS and RFDF_DIRS bits in the RSER.

The DSPI module also provides a global interrupt request line, which is asserted when any of individual interrupt requests lines is asserted.

55.4.12.1 End of Queue interrupt request

The End of Queue Request indicates that the end of a transmit queue is reached. The End of Queue Request is generated when the EOQ bit in the executing SPI command is set and the EOQF_RE bit in the RSER is set.

When MCR[XSPI] is enabled and the EOQ bit in the executing SPI command is set, the End of Queue Request will only be generated once the last Data frame in the Command Cycle has been transmitted.

Note: This interrupt request is generated when the last bit of the SPI frame with EOQ bit set is transmitted.

55.4.12.2 Transmit FIFO Fill interrupt or DMA request

The Transmit FIFO Fill Request indicates that the TX FIFO is not full. The Transmit FIFO Fill Request is generated when the number of entries in the TX FIFO is less than the maximum number of possible entries, and the TFFF_RE bit in the RSER is set. The TFFF_DIRS bit in the RSER selects whether a DMA request or an interrupt request is generated.

Note: SR[TFFF] flag clears automatically when DMA is used to fill TXFIFO.

Note: To clear SR[TFFF] when not using DMA, follow these steps for every PUSH performed using CPU to fill TXFIFO:

Wait until SR[TFFF] = 1

Write data to PUSHR using CPU.

Clear SR[TFFF] by writing a '1' to its location. If TXFIFO is not full, this flag will not clear.

55.4.12.3 Command FIFO Fill interrupt or DMA request

The Command FIFO Fill Request indicates that the CMD FIFO is not full. The Command FIFO Fill Request is generated when the number of entries in the CMD FIFO is less than the maximum number of possible entries, and the CMDFFF_RE bit in the RSER is set. The CMDFFF_DIRS bit in the RSER selects whether a DMA request or an interrupt request is generated.

This Request is useful when MCR[XSPI] is enabled and hence TX FIFO and CMD FIFO can be filled independently. If MCR[XSPI] is disabled, then 'TX FIFO Fill Interrupt or DMA Request' will suffice to fill both FIFO's since both FIFO's must be filled simultaneously.

Note: SR[CMDFFF] flag clears automatically when DMA is used to fill CMD FIFO.

Note: To clear SR[CMDFFF] when not using DMA, follow these steps for every PUSH performed using CPU to fill CMD FIFO:

Wait until SR[CMDFFF] = 1

Write data to Command field of PUSHR using CPU.

Clear SR[CMDFFF] by writing a '1' to its location. If CMD FIFO is not full, this flag will not clear.

55.4.12.4 Transmit FIFO Invalid Write interrupt request

The Transfer Fifo Invalid Write Request is valid only when MCR[XSPI] is enabled. This Request indicates that Data exists in the TX FIFO while the CMD FIFO is empty. Since no Command Fields are associated with the Data present in TX FIFO, this data is considered

invalid until a Command Entry becomes available. The Transfer Fifo Invalid Write Request is generated for the above condition when TFIWF_RE bit is set in the RSER.

55.4.12.5 Transfer Complete interrupt request

The Transfer Complete Request indicates the end of the transfer of a serial frame. The Transfer Complete Request is generated at the end of each frame transfer when the TCF_RE bit is set in the RSER.

55.4.12.6 Command Transfer Complete interrupt request

The Command Transfer Complete Request indicates the end of transfer of the last SPI frame in a Command Cycle. The Transfer Complete Request is generated for the above condition when the CMDTCF_RE bit is set in the RSER.

55.4.12.7 SPI Transfer Complete interrupt request

The SPI Transfer Complete Request indicates the end of transfer of an SPI frame in any Transmission Mode which uses DSPI in CSI Mode. The SPI Transfer Complete Request is generated when SR[SPITCF] flag asserts and SPITCF_RE bit is set in the RSER.

55.4.12.8 DSI Transfer Complete interrupt request

The DSI Transfer Complete Request indicates the end of transfer of a DSI frame in any Transmission Mode which uses DSPI in CSI Mode. The DSI Transfer Complete Request is generated when SR[DSITCF] flag asserts and DSITCF_RE bit is set in the RSER.

55.4.12.9 Transmit FIFO Underflow interrupt request

The Transmit FIFO Underflow request indicates that an underflow condition in the TX FIFO has occurred. The transmit underflow condition is detected only for the DSPI, operating in slave mode and SPI configuration. The TFUF bit is set when the TX FIFO of a DSPI is empty, and a transfer is initiated from an external SPI master. If the TFUF bit is set while the TFUF_RE bit in the RSER is set, an interrupt request is generated.

55.4.12.10 Receive FIFO Drain interrupt or DMA Request

The Receive FIFO Drain Request indicates that the RX FIFO is not empty. The Receive FIFO Drain Request is generated when the number of entries in the RX FIFO is not zero, and the RFDF_RE bit in the RSER is set. The RFDF_DIRS bit in the RSER selects whether a DMA request or an interrupt request is generated.

Note: SR[RFDF] flag clears automatically when DMA is used to fill RXFIFO.

Note: To clear SR[RFDF] when not using DMA, follow these steps for every POP performed using CPU to drain RXFIFO:

Wait until SR[RFDF] = 1

Read data from POPR using CPU.

Clear SR[RFDF] by writing a ‘1’ to its location. If RXFIFO is not empty, this flag will not clear.

Note: Clearing SR[RFDF] by writing a ‘1’ to its location after performing MCR[CLR_RXF], will not happen if RXFIFO is not empty because the data from shift register can be transfered just after clear operation is performed.

55.4.12.11 Receive FIFO Overflow Interrupt Request

The Receive FIFO Overflow Request indicates that an overflow condition in the RX FIFO has occurred. A Receive FIFO Overflow request is generated when RX FIFO and shift register are full and a transfer is initiated. The RFOF_RE bit in the RSER must be set for the interrupt request to be generated.

Depending on the state of the ROOE bit in the MCR, the data from the transfer that generated the overflow is either ignored or shifted in to the shift register. If the ROOE bit is set, the incoming data is shifted in to the shift register. If the ROOE bit is cleared, the incoming data is ignored.

55.4.12.12 SPI Frame Parity Error Interrupt Request

The SPI Frame Parity Error Flag indicates that a SPI frame with parity error had been received. The SPEF_RE bit in the RSER must be set for the interrupt request to be generated.

55.4.12.13 DSI Frame Parity Error Interrupt Request

The DSI Frame Parity Error Flag indicates that a DSI frame with parity error has been received. The DPEF_RE bit in the DSPI_RSER must be set for the interrupt request to be generated.

55.4.12.14 Deserialized Data Match Interrupt or DMA Request

The Deserialized Data Match Flag (DDIF) indicates that a DSI frame matches DSPI_DPIR1/0 data, masked with DSPI_DIMR1/0, has been received. This Request is generated if DDIF_RE bit in the DSPI_RSER is set. The DDIF_DIRS bit in the RSER selects whether a DMA request or an interrupt request is generated.

55.4.13 Power saving features

The DSPI supports the following power-saving strategies:

- External Stop mode
- Module Disable mode – Clock gating of non-memory-mapped logic

Note: When in Slave Mode, the module can only be put in Low Power Modes (such as STOP and HALT) once the Master module has transitioned to the Low Power Mode as well.

55.4.13.1 Stop mode (External Stop Mode)

The DSPI supports the stop mode protocol. When a request is made to enter External Stop mode, the DSPI block acknowledges the request. If a serial transfer is in progress, the DSPI waits until it reaches the frame boundary before it is ready to have its clocks shut off. While the clocks are shut off, the DSPI memory-mapped logic is not accessible. This also puts the DSPI in STOPPED state. The SR[TXRXS] bit is cleared to indicate STOPPED state. The states of the interrupt and DMA request signals cannot be changed while in External Stop mode.

If a DSPI block is configured in Slave mode, External Stop mode requests must be run after the last clock cycle or Low-power mode is not entered.

55.4.13.2 Module disable mode

Module disable mode is a block-specific mode that the DSPI can enter to save power. The host CPU can initiate the module disable mode by setting the MDIS bit in the MCR. The module disable mode can also be initiated by hardware.

When the MDIS bit is set, the DSPI negates Clock Enable signal at the next frame boundary. Once the Clock Enable signal is negated, DSPI is said to have entered Module Disable Mode. This also puts the DSPI in STOPPED state. The SR[TXRXS] bit is cleared to indicate STOPPED state.

If implemented, the Clock Enable signal can stop the clock to the non-memory-mapped logic. When Clock Enable is negated, the DSPI is in a dormant state, but the memory-mapped registers are still accessible.

Certain read or write operations have a different effect when the DSPI is in the module disable mode:

- Reading the RX FIFO Pop register does not change the state of the RX FIFO.
- Writing to the FIFO Push register does not change the state of the TX FIFO or CMD FIFO.
- Clearing of the FIFOs has no effect.
- Changes to the DIS_TXF and DIS_RXF fields of the MCR have no effect.
- All status bits and register flags in the DSPI return the correct values when read, but writing to them has no effect.
- Writing to the TCR during module disable mode has no effect.
- Interrupt and DMA request signals cannot be cleared.

55.5 Initialization/application information

This section describes how to initialize the DSPI module.

55.5.1 Managing DSPI queues

The queues are not part of the DSPI, but the DSPI includes features in support of queue management. Queues are primarily supported in SPI Configuration.

1. When DSPI executes last command word from a queue, the EOQ bit in the command word is set to indicate to the DSPI that this is the last entry in the queue.
2. At the end of the transfer, corresponding to the command word with EOQ set is sampled, the EOQ flag (EOQF) in the SR is set.
3. The setting of the EOQF flag disables serial transmission and reception of data, putting the DSPI in the STOPPED state. The TXRXS bit is cleared to indicate the STOPPED state.
4. The DMA can continue to fill TX FIFO until it is full or step 5 occurs.
5. Disable DSPI DMA transfers by disabling the DMA enable request for the DMA channel assigned to TX FIFO (and CMD FIFO) and RX FIFO. This is done by clearing the corresponding DMA enable request bits in the DMA Controller.
6. Ensure all received data in RX FIFO has been transferred to memory receive queue by reading the RXCNT in SR or by checking RFDF in the SR after each read operation of the POPR.
7. Modify DMA descriptor of TX and RX channels for new queues
8. Flush TX FIFO (and CMD FIFO) by writing a ‘1’ to the CLR_TXF bit in the MCR. Flush RX FIFO by writing a ‘1’ to the CLR_RXF bit in the MCR.
9. Clear transfer count either by setting CTCNT bit in the command word of the first entry in the new queue or via CPU writing directly to SPI_TCNT field in the TCR.
10. Enable DMA channel by enabling the DMA enable request for the DMA channel assigned to the DSPI TX FIFO, (and CMD FIFO) and RX FIFO by setting the corresponding DMA set enable request bit.
11. Enable serial transmission and serial reception of data by clearing the EOQF bit.

55.5.2 Switching master and slave mode

When changing modes in the DSPI, follow the steps below to guarantee proper operation.

1. Halt the DSPI by setting MCR[HALT].
2. Clear the transmit and receive FIFOs by writing a ‘1’ to the CLR_TXF and CLR_RXF bits in MCR.
3. Set the appropriate mode in MCR[MSTR] and enable the DSPI by clearing MCR[HALT].

55.5.3 Initializing DSPI in Master/Slave Modes

Once the appropriate mode in MCR[MSTR] is configured, the DSPI is enabled by clearing MCR[HALT]. It should be ensured that DSPI Slave is enabled before enabling DSPI Master. This ensures the Slave is ready to be communicated with, before Master initializes communication.

55.5.4 Baud rate settings

Table 1763 shows the baud rate that is generated based on the combination of the baud rate prescaler PBR and the baud rate scaler BR in the CTARs. The values calculated assume a 100 MHz protocol frequency and the double baud rate DBR bit is clear.

Note: The protocol clock frequency mentioned above is given as an example in this chapter. Refer to the Clocking chapter for the frequency used to drive this module in the device.

Table 1763. Baud rate values (bps)

Baud Rate scaler values (DSPI*n*_CTAR[BR])	Baud rate divider prescaler values (DSPI*n*_CTAR[PBR])			
	2	**3**	**5**	**7**
2	25.0 MHz	16.7 MHz	10.0 MHz	7.14 MHz
4	12.5 MHz	8.33 MHz	5.00 MHz	3.57 MHz
6	8.33 MHz	5.56 MHz	3.33 MHz	2.38 MHz
8	6.25 MHz	4.17 MHz	2.50 MHz	1.79 MHz
16	3.12 MHz	2.08 MHz	1.25 MHz	893 kHz
32	1.56 MHz	1.04 MHz	625 kHz	446 kHz
64	781 kHz	521 kHz	312 kHz	223 kHz
128	391 kHz	260 kHz	156 kHz	112 kHz
256	195 kHz	130 kHz	78.1 kHz	55.8 kHz
512	97.7 kHz	65.1 kHz	39.1 kHz	27.9 kHz
1024	48.8 kHz	32.6 kHz	19.5 kHz	14.0 kHz
2048	24.4 kHz	16.3 kHz	9.77 kHz	6.98 kHz
4096	12.2 kHz	8.14 kHz	4.88 kHz	3.49 kHz
8192	6.10 kHz	4.07 kHz	2.44 kHz	1.74 kHz
16384	3.05 kHz	2.04 kHz	1.22 kHz	872 Hz
32768	1.53 kHz	1.02 kHz	610 Hz	436 Hz

55.5.5 Delay settings

Table 1764 shows the values for the Delay after Transfer (t_{DT}) and CS to SCK Delay (t_{CSC}) that can be generated based on the prescaler values and the scaler values set in the CTARs. The values calculated assume a 100 MHz protocol frequency.

Note: The protocol clock frequency mentioned above is given as an example in this chapter. Refer to the Clocking chapter for the frequency used to drive this module in the device.

This table does not apply for TSB Continuous mode.

Table 1764. Delay values

		Delay prescaler values (DSPI*n*_CTAR[PBR])			
		1	**3**	**5**	**7**
Delay scaler values	**2**	20.0 ns	60.0 ns	100.0 ns	140.0 ns
	4	40.0 ns	120.0 ns	200.0 ns	280.0 ns
	8	80.0 ns	240.0 ns	400.0 ns	560.0 ns
	16	160.0 ns	480.0 ns	800.0 ns	1.1 µs
	32	320.0 ns	960.0 ns	1.6 µs	2.2 µs
	64	640.0 ns	1.9 µs	3.2 µs	4.5 µs
	128	1.3 µs	3.8 µs	6.4 µs	9.0 µs
	256	2.6 µs	7.7 µs	12.8 µs	17.9 µs
	512	5.1 µs	15.4 µs	25.6 µs	35.8 µs
	1024	10.2 µs	30.7 µs	51.2 µs	71.7 µs
	2048	20.5 µs	61.4 µs	102.4 µs	143.4 µs
	4096	41.0 µs	122.9 µs	204.8 µs	286.7 µs
	8192	81.9 µs	245.8 µs	409.6 µs	573.4 µs
	16384	163.8 µs	491.5 µs	819.2 µs	1.1 ms
	32768	327.7 µs	983.0 µs	1.6 ms	2.3 ms
	65536	655.4 µs	2.0 ms	3.3 ms	4.6 ms

55.5.6 Calculation of FIFO pointer addresses


Complete visibility of the TX and CMD and RX FIFO contents is available through the FIFO registers, and valid entries can be identified through a memory-mapped pointer and a memory-mapped counter for each FIFO. The pointer to the first-in entry in each FIFO is memory-mapped.

- For TX FIFO, the first-in pointer is the Transmit Next Pointer (TXNXTPTR).
- For CMD FIFO, the first-in pointer is the Command Next Pointer (CMDNXTPTR).
- For RX FIFO, the first-in pointer is the Pop Next Pointer (POPNXTPTR).

Figure 1736 illustrates the concept of first-in and last-in FIFO entries along with the FIFO Counter. The TX FIFO is chosen for the illustration, but the concepts are applicable to the CMD FIFO and RX FIFO.

Refer to *Section 55.4.2.4: Transmit First In First Out (TX FIFO) buffering mechanism*, *Section 55.4.2.5: Command First In First Out (CMD FIFO) buffering mechanism* and *Section 55.4.2.6: Receive First In First Out (RX FIFO) Buffering Mechanism* for details on the FIFO operation.

Figure 1736. TX FIFO pointers and counter



55.5.6.1 Address calculation for the first-in entry and last-in entry in the TX FIFO

The memory address of the first-in entry in the TX FIFO is computed by the following equation:

Equation 80

$$First-inEntryAddress = TXFIFOBase + (4 \times TXNXTPTR)$$

The memory address of the last-in entry in the TX FIFO is computed by the following equation:

Equation 81

$$Last-inEntryAddress = TXFIFOBase + 4 \times (TXCTR + TXNXTPTR - 1) \bmod (TXFIFOdepth)$$

TX FIFO Base – Base address of TX FIFO

TXCTR – TX FIFO Counter

TXNXTPTR – Transmit Next Pointer

TX FIFO Depth – Transmit FIFO depth, implementation specific

55.5.6.2 Address calculation for the first-in entry and last-in entry in the CMD FIFO

The memory address of the first-in entry in the CMD FIFO is computed by the following equation:

Equation 82

$$First-inEntryAddress = CMDFIFOBase + (4 \times CMDNXTPTR)$$

The memory address of the last-in entry in the CMD FIFO is computed by the following equation:

Equation 83

$$Last-inEntryAddress = CMDFIFOBase + 4 \times (CMDCTR + CMDNXTPTR - 1) mod (CMDFIFOdepth)$$

CMD FIFO Base – Base address of CMD FIFO
CMDCTR – CMD FIFO Counter
CMDNXTPTR – Command Next Pointer
CMD FIFO Depth – Command FIFO depth, implementation specific

55.5.6.3 Address calculation for the first-in entry and last-in entry in the RX FIFO

The memory address of the first-in entry in the RX FIFO is computed by the following equation:

Equation 84

$$First-inEntryAddress = RXFIFOBase + (4 \times POPNXTPTR)$$

The memory address of the last-in entry in the RX FIFO is computed by the following equation:

Equation 85

$$Last-inEntryAddress = RXFIFOBase + 4 \times (RXCTR + POPNXTPTR - 1) mod (RXFIFOdepth)$$

RX FIFO Base – Base address of RX FIFO
RXCTR – RX FIFO counter
POPNXTPTR – Pop Next Pointer
RX FIFO Depth – Receive FIFO depth, implementation specific

56 LINFlexD

56.1 Introduction


The LINFlexD controller is designed to manage a high number of LIN messages efficiently with a minimum of CPU load. To reduce the CPU loading in Master mode, LINFlexD autonomously handles the LIN messages once software has triggered the header transmission, until the next header transmission request in transmitter mode or until checksum reception in the receiver mode.

The LINFlexD supports LIN protocol version 1.3, 2.0, 2.1 and 2.2. It also consists of an 8-byte buffer for transmission/reception data.

The LINFlexD also provides support for some of the basic UART transfers of 8-bit, 9-bit, 16-bit, and 17-bit frames and also 12-bit data frame + parity reception in UART mode for MSC support.

The LINFlexD supports multi-channels and parametric DMA Tx/Rx interface in LIN/UART operating mode.

Figure 1737. Block diagram



Notes:

1. The value of n depends on the no_of_filters. Refer to the device configuration chapter to see the number of filters used in this device.
2. For LIN mode N = 16 and N is programmable by user in UART mode.
3. FBRR is not usable when reduced over-sampling is enabled in UART mode.

56.2 Main features

LINFlexD controller can operate in several modes, each of which has a distinct set of features which are described in the following sections. In addition, LINFlexD controller has several features common to all modes:

- Fractional baud rate generator
- 3 operating modes for power saving and configuration registers lock
  - Initialization
  - Normal
  - Sleep
- Test mode: Loop Back
- Maskable interrupts
- A maximum of 16 possible identifiers can be programmed into the identifier list

56.2.1 LIN mode features

- Supports LIN protocol version 1.3, 2.0, and 2.1
- Bit rates up to 20 Kbit/s (LIN protocol)
- Master/Slave mode
- Classic and Enhanced Checksum calculation and check
- Single 8-byte buffer or FIFO for Transmission/Reception
- Timeout management
- Identifier filters
- DMA interface
- Supports a maximum of 16 possible identifiers
- Master mode with autonomous message handling
- Extended frame mode for in-application programming purposes
- Wakeup event on dominant bit detection
- True LIN field state machine
- Advanced LIN error detection
- Header, response, and frame timeout
- Slave mode
  - Autonomous header handling
  - Autonomous transmit/receive data handling
- Identifier filters for autonomous message handling in Slave mode
- Separate clock for baud rate calculation (The relationship “(2/3)* LIN_CLK $\geq$ PBRIDGEx_CLK > 1/3*LIN_CLK” should be maintained)

56.2.2 UART mode features

- Full-duplex communication
- Baud rate is a function of baud clock, LINIBRR and LINFBRR registers (refer to *Section 56.3.2.8: Baud rate generation*)
- Separate clock for baud rate calculation (The relationship “(2/3)* LIN_CLK ≥ PBRIDGEx_CLK > 1/3*LIN_CLK” should be maintained)
- 15/16/7/8 bits data, parity
- 1/2/3 stop bits
- 12-bit + parity reception
- 4-byte buffer for reception, 4-byte buffer for transmission
- 12-bit counter for timeout management
- The maximum baud rate achievable is 25 Mbit/s.
- For bit rate (BR) <= LIN_CLK/16
  - 16 times oversampling
  - 3:1 majority voting
- For LIN_CLK/16 < BR <= LIN_CLK/8
  - OSR = 8
  - 3:1 majority voting
- For LIN_CLK/8 < BR <= LIN_CLK/4
  - OSR = 4,5,6
  - 1:1 voting

56.2.3 Standard features

DMA2x bus interface.

56.3 Functional description

56.3.1 LIN protocol

The LIN (Local Interconnect Network) is a serial communication protocol. A LIN cluster consists of one master task and several slave tasks. A master node contains the master task as well as a slave task - all other nodes contain a slave task only. The master node decides when and which frame is transferred on the bus. The slave task provides the data to be transported by the frame.

56.3.1.1 Frames

A frame consists of a header provided by the master task and a response provided by the slave task. The header consists of a break, a sync pattern, and an identifier. The break is followed by the sync pattern and the sync pattern is followed by the identifier. The slave task associated with the identifier provides the response. The response consists of a data field and checksum. The slave task designated to receive the data associated with the identifier receives the response and verifies the checksum.

Figure 1738. Frames






Figure 1739. Structure of LIN frame



56.3.1.2 Data field

Each byte is transmitted as shown in *Figure 1740*. The LSB of the data is sent first and the MSB is sent last. The start bit is encoded as a bit with value zero (dominant) and stop bit is encoded as bit value one (recessive).


Figure 1740. Structure of byte field



56.3.1.3 Break

The break symbol is used to signal the beginning of a new frame. It is the only field that does not comply with the above figure. The break is always generated by the master and shall be at least 13 bits of dominant value including the start bit, followed by a break delimiter as shown in *Figure 1741*. The break delimiter must be of two-bit duration (to be compliant with LIN protocol 2.1).


Figure 1741. Break field



56.3.1.4 Sync byte

Sync is a byte field with the data value of 0x55.


Figure 1742. Sync byte field



56.3.1.5 Identifier

The Identifier field consists of two sub fields, the identifier and the identifier parity. Bits 0 to 5 are the identifier and bits 6 and 7 indicate the parity.

Figure 1743. Identifier field



P0 = ID0 XOR ID1 XOR ID2 XOR ID4

P1 = NOT (ID1 XOR ID3 XOR ID4 XOR ID5)

56.3.1.6 Checksum

The last field of a frame is the checksum. The checksum contains the inverted 8-bit sum with carryover of all data bytes or all data bytes and the identifier. Checksum calculation over the data bytes only is called classic checksum and is used for communication with LIN 1.3 slaves. Checksum calculation over the data bytes and the protected identifier byte is called enhanced checksum, and it used for communication with LIN 2.0 slaves.

56.3.2 LINFlexD features

56.3.2.1 Operating modes

The LINFlexD has three operating modes: Initialization, Normal, and Sleep modes. After hardware reset, the LINFlexD enters sleep mode to reduce power consumption.

56.3.2.1.1 Initialization mode (INIT)

To enter this mode, software sets the INIT bit in the LINCR1. To exit the initialization mode, software should reset the INIT bit.

When in initialization mode, all message transfers to and from the LIN bus are stopped and the status of LIN bus output LINTX is recessive (high). If software invokes the initialization mode when a bus transfer is in progress, the transfer is aborted. The software should therefore check the LIN state before setting this bit.

To initialize the LINFlexD controller, software must:

1. Set up the baud rate registers
2. Reset the UART bit
3. Select the mode (Master or Slave)
4. Configure checksum control bits
5. Initialize the identifier list (Slave mode)

56.3.2.1.2 Normal mode (NM)


Once software has completed initialization of the LINFlexD controller, it can enter Normal mode by clearing the INIT bit.

56.3.2.1.3 Sleep mode (SM)

Sleep mode in LINFlexD reduces power consumption. This mode is entered by setting the SLEEP bit in LINCR1. In this mode the LINFlexD clock is stopped. LINFlexD can be woken from Sleep mode by clearing the SLEEP bit.

If software detects a wakeup pulse of 150 µs on the LIN Bus, it can request LINFlexD to wake up from Sleep mode. Refer to *Section 56.3.2.10: Wakeup management*.

Figure 1744. Operating modes



56.3.2.2 Test mode


56.3.2.2.1 Loop Back mode

This mode is entered by setting the LBKM bit in LINCR1. In this mode, the LINFlexD receives the Identifier and Data transmitted by itself and writes the same in the BIDR and

Data buffers respectively. This mode is provided for selftest functions. Bit error is checked in this mode.

The LINFlexD ignores the LINRX signal. There is internal feedback from its TX output to its RX input. The TX pin can be disconnected from LINTX pin by SIUL2 setting.

Figure 1745. Loop Back test mode



56.3.2.3 Master mode

Master mode is selected by means of the MME bit in LINCR1 register.

56.3.2.3.1 Header transmission

According to the LIN protocol any communication on the LIN bus is triggered by the master sending a header. The header is transmitted by the master task of a node while the response is transmitted by the slave task of a node.

To transmit the header, first program the Identifier, data field length, message direction and checksum enable in the BIDR register; then set the HTRQ bit in LINCR2. Once header transmission starts, the user should not modify BIDR register bits until the current frame is complete. The transmitted ID is also received by the master node and copied to BIDR.

56.3.2.3.2 Data transmission

When the master node is the publisher of the data corresponding to the Identifier sent by the master, then the slave task of the node should send the data in the response part of the frame. Hence software must provide the data to the LINFlexD before the header transmission is requested. The data to be transmitted is stored in the message buffer BDR[0:7]. The number of bytes to be transmitted depends on the Data Field length in BIDR. The software uses the BIDR[CCS] bit to configure the checksum type (classic or enhanced) for each message.

If the response has been sent successfully, LINSR[DTF] is set. In case of error, the DTF flag is not set and the corresponding error flag is set in the LINESR (refer to error handling). It is possible to handle frames with a response size larger than eight bytes of data (extended frames). If the data field length in the BIDR is configured with a value higher than eight data bytes, LINSR[DBEF] is set once the first eight bytes have been transmitted. The application has to update the buffer BDR before resetting the DBEF bit. The transmission of the next bytes starts when the DBEF bit is reset. Once the last data byte (or the checksum byte) has been sent, the DTF flag is set.

The direction of the message buffer is decided by the DIR bit in the BIDR. The transmitted data is also received by the same node and copied to the buffer.

56.3.2.3.3 Data reception

To receive data from a slave node, the master sends a header with the corresponding Identifier. The data received from the slave is stored in the message buffer and the status of the message is stored in the LINSR.

If the response has been received successfully, the LINSR (DRF) bit is set. In case of error, the DRF flag is not set and the corresponding error flag is set in the LINESR (refer to error handling). It is possible to handle frames with a Response size larger than eight bytes of data (extended frames). If the data field length in the BIDR is configured with a value higher than eight data bytes, the LINSR (DBFF) bit is set once the first eight bytes have been received. The application has to read the buffer BDR before resetting the DBFF bit. Once the last data byte (or the checksum byte) has been received, the DRF flag is set.

56.3.2.3.4 Data Discard

If the user wants to discard the data after header transmission, then the DDRQ bit in LINCR2 should be set.

56.3.2.4 Slave mode

This mode is selected when the MME bit of the LINCR1 register is cleared.

56.3.2.4.1 Data transmission

On header reception, the HRF bit is set and an RX interrupt is generated. The software must then:

1. Read the received ID in the BIDR register
2. Fill the BDR[0:x] register
3. Program the CCS and DIR bits in the BIDR register
4. Specify the data field length DFL[5:0] bits in the BIDR register
5. Trigger the data transmission by setting the DTRQ bit

Note that the HRF bit should be reset only after the DTRQ bit is set. For the DTRQ to be effective, the HRF bit must be set. This is to ensure that DTRQ is not set randomly, but only after a header reception. It must be noted that you cannot set the DIR and DTRQ bits once RXbusy is asserted in LINSR.

Alternately, one or more Identifier filters are configured for transmission by setting the DIR bit and activated by setting the enable bits in IFER. When at least one Identifier filter is active and configured for transmission and the received ID matches the filter, a TX interrupt is generated. The software can use the index in the IFMI register to point directly to the corresponding data array in the RAM and copy this data to the BDR[0:7]. The use of a filter saves software the processing time required to read the ID value in the BIDR, match it, and configure the data field length and checksum type.

If the number of filters provided by LINFlexD are not sufficient for the application, mask mode can be used for the filters.

The transmitted data is also received by the same node and copied to the buffer.

56.3.2.4.2 Data reception

When LINFlexD is the subscriber of the data of the received identifier, then on header reception the HRF flag is set and an RX interrupt is generated. The software must read the received ID from the BIDR register and specify the data field length before the reception of the stop bit of the first data byte. When the checksum is received, an RX interrupt is generated for software to read the received data from BDR[0:7] and the RMB bit is set. Software must then release the data buffer by resetting the RMB bit in the LINSR.

When at least one identifier filter is active and configured for reception, an RX interrupt is generated only after the checksum reception. No interrupt request is generated on reception of the ID.

If the Identifier is filtered by software, you can discard the data by setting the DDRQ bit in the LINCR2, while HRF is set.

Note that for software filtering, software must decide the type of checksum (configure the CCS bit of the BIDR register) before reception of data. Otherwise the previous value of the CCS bit is considered while calculating checksum.

56.3.2.5 Errors

56.3.2.5.1 Header error

A header error is an error during header reception. The types are:

- Sync Del error (SDEF)
- Sync field error (SFEF)
- Identifier Parity error (IDPEF)

1. Sync Delimiter too short

The delimiter should be 1 for at least one bit time, otherwise it is considered short and consequently the receiver discards synchronization on the current header. Hence the frame is discarded. An interrupt is generated if the HEIE bit of LINIER is set.

2. Inconsistent Sync field

This error condition is monitored differently depending on whether autosynchronization is ON or OFF.

Case 1: Autosynchronization ON (LASE bit of LINCR1 = 1):

When Autosynchronization is enabled, the inconsistent Sync Field informs:

- That the deviation error on the Sync Field is outside the LIN specification, which allows up to 14% of period deviation between the slave and master oscillators,

  or

- An overflow has occurred during the Sync Field Measurement, which leads to an overflow of the divider registers.

Deviation error on the Sync Field

The deviation error is checked by comparing the current baud rate (relative to the slave oscillator) with the received LIN Sync Field (relative to the master oscillator). Two checks are performed in parallel:

1. The first check is based on a measurement between the first falling edge and the last falling edge of the Sync Field, referring to this period deviation as D.

   If there is an inconsistent Sync Field error, it means that:

   D > 14.0625%

   If there is no error, it means that:

   D < 14.84375%

   If 14.0625% < D < 14.84375%, then the Sync Field could be either consistent or inconsistent depending on dephasing between the signal on the RDI line and the LIN_CLK.

2. The second check is based on the measurement of each bit time between both edges of the Sync Field. This checks that each of these bit times is large enough (more than 12 samples) compared to the bit time of the current baud rate.

Case 2: Autosynchronization OFF (LASE bit of LINCR1 = 0)

In this case the Sync character is received as a normal character. If the received character is 0x55, then the Sync Field is OK.

On any occurrence of an inconsistent Sync Field, the receiver immediately exits from Sync_Field state and the frame is consequently discarded. The SFEF bit of LINESR is set.

1. Identifier Parity error

There are two parity bits in the identifier field. These bits are checked against the hardware-calculated parity over the other six bits of identifier, according to the formula:

P0 = ID0 XOR ID1 XOR ID2 XOR ID4

P1 = NOT (ID1 XOR ID3 XOR ID4 XOR ID5)

This parity is checked after the ID is transferred to the BIDR register (after stop of ID has been detected properly) and upon parity mismatch, the receiver state machine exits from Identifier state immediately if the IOPE bit of LINCR2 is set.

56.3.2.5.2 Bit error

This error is flagged in transmission mode when the value read back from the bus is different from the value transmitted. Bit error checking on each bit is guaranteed if transceiver delay is less than one bit time minus 6 LIN_CLK cycles. Bit error is not checked during break field transmission.

Example 1

1-bit time at 20 Kbit/s = 50 µs

6 LIN_CLK cycles at 80 MHz = 75 ns

Thus, (1-bit time) – (6 LIN_CLK cycles) = 49.925 µs

Transmission of the frame is stopped after the corrupted bit if the IOBE bit in LINCR2 is set. If IOBE is reset, the transmitter continues to transmit in spite of the bit error. An interrupt is generated if the BEIER bit is set in LINIER.

Note: If the break delimiter is not detected by the master within one bit time after delimiter transmission due to transceiver delay or error on the bus, then a train of bit error interrupts are generated. In this case, the Identifier may not be replaced in the BIDR.

Similarly, if the start of a falling edge of data is not detected by the transmitter node within one bit time after start bit transmission, then a train of bit error interrupts are generated. In

this case also, data and checksum replacements in the BDR and CFR respectively are not guaranteed.

56.3.2.5.3 Framing error

This error is flagged when a dominant state is sampled on the stop bit of the current received character (sync field, identifier field, data field, checksum field). LINFlexD discards the current frame and returns to Idle state. An interrupt is generated if the FEIE bit is set in LINIER.

The byte that caused framing error is also shifted to the buffer but DRF or DBFF is never set in this case.

56.3.2.5.4 Checksum error

This error is flagged when the checksum computed by hardware does not match the received checksum.

LINFlexD discards the received frame and returns to Idle state. An interrupt is generated if the CEIE bit is set in LINIER.

56.3.2.5.5 Overrun error

Once the message buffer is full (RMB is set), the next valid message reception will lead to an overrun and the message will be lost. The hardware signals the overrun condition by setting the BOF bit. Which message is lost depends on the buffer lock function control bit RBLM.

If RBLM is cleared, the old message in the buffer is overwritten by the most recent message. If RBLM bit is set, the most recent message is discarded and the oldest message is available to the software. In the case of a slave, if the buffer is not released (RMB is not reset) before reception of the next Identifier and if RBLM is set, then the ID along with the data is discarded.

56.3.2.5.6 Timeout error

Figure 1746. Incomplete response (for example, missing checksum)





Figure 1747. No response



Header timeout mechanism

- Master mode
  - ocr_2 is loaded with Nominal_time_out-Correction_factor at the end of the stop bit of the Identifier field (where nominal_time_out = 1.4 × ((DFL + 2) × 10 bit time)).
  - The change with respect to earlier implementation is that this loading takes place at the end of the ID field (and not at the beginning of the data field). Moreover, the correct value, which depends on DFL, is loaded immediately. No further ocr_2 update is required.
  - In case of no response at all within this time (in other words, start of data is not received), timeout takes place when the counter reaches the ocr_2 value (no change compared to earlier implementation).
  - In case of an incomplete response, timeout also occurs when the counter reaches the ocr_2 value (no change compared to earlier implementation).
- Slave mode
  - **Case 1**: The received identifier is managed by a filter. The implementation can be similar to the master mode, because the DFL value is loaded by hardware. Thus, ocr_2 can be loaded with Nominal_time_out-Correction_factor at the end of the stop bit of the Identifier field (where nominal_time_out = 1.4 × ((DFL + 2) × 10 bit time)).
  - **Case 2**: The received identifier is not managed by a filter. As the DFL value needs to be updated by software after the identifier field has been received, the previous strategy cannot be used as the DFL value is not yet available. The earlier implementation loaded the maximum value = 1.4 × (9 × 10 bit time) and then updated it according to DFL after the first data byte reception. This was not acceptable if no data byte was received at all, as timeout expired too late. The proposed implementation is the following:

    At the end of the ID, ocr_2 is loaded with 36 (maximum possible response space)

    At the end of the first_data_byte it is reloaded again according to DFL

    Before reloading, LINFlexD checks the count_val. If count value is higher than the value to be reloaded, timeout takes place immediately and no reloading occurs.

Header timeout mechanism

- Master mode: As the header is generated by the LINFlexD, there are only two cases:
  - no error on the bus and timing is correct (nominal header length).
  - an error occurs on the bus and LINFlexD flags it in LINESR register (typically a bit error).

    Therefore there is no meaning of header timeout in master mode, so it is disabled.
- Slave mode
  - header_nominal = 13 + 2 + 10 + 10 = 35 Tbit
  - header_max = 1.4 × Header_nominal = 49 Tbit
  - taking into account a possible 14% clock deviation, header_max seen by LINFlexD is 49 × 1.14 = 56 Tbit.
  - If the counter starts after 11 Tbit, the HTO value is 56 – 11 = 45 Tbit

    The reset value of HTO is 45 and this register can only be programmed in slave mode.

    As response space is now included in the response, frame timeout is no longer needed and is removed completely. Indeed, header timeout and response timeout cover all cases.

    The timeout counter can be used to detect other timeouts. In this case, the MODE bit must be set and the output compare value can be updated in the LINTOCR register by software.

Stuck at zero timeout error

If the dominant pulse lasts for a time of at least 100 bits, the SZF bit in LINESR is set. If the same dominant pulse prolongs, the subsequent SZF setting will be 87 bit times apart (instead of 100 bit times).

56.3.2.5.7 Noise

During reception each bit is sampled 16 times and the value of the bit is obtained by taking the majority value of the 8th, 9th, and 10th samples. If any one of these three samples has a value different from the other two, this error is flagged.

When OSR = 8, majority of 2nd, 3rd, and 4th samples are taken into account to determine noise. Noise checking is disabled for all OSR less than eight.

This error is flagged when there is noise detected in the start bit (refer to *Section 56.4.2.4: LIN Error Status Register (LINESR)*).

56.3.2.6 Identifier filtering

In LIN protocol the identifier of a message is not associated with the address of a node but is related to the content of the message. A transmitter broadcasts its message to all the receivers. Based on the header received, the receiver decides whether to receive or transmit a response (depending on the identifier value). If the message does not target the node, it should be discarded.

To fulfill this requirement, the LINFlexD provides configurable filters in order to eliminate software intervention. This hardware filtering saves CPU resources that would otherwise be required to perform filtering by software.

There are a maximum of 16 filters (depending on the generic no_of_filters) in the LINFlexD, which can be programmed by the user only during Initialization mode. In order to activate a

filter the corresponding FACT bit in IFER needs to be set. There are two modes possible for each identifier depending on the corresponding IFM bit of IFMR.

56.3.2.6.1 Identifier list mode

If the n^{th} bit of IFMR is cleared, then filter number 2*n* and 2*n*+1 is in identifier list mode. In this mode, the maximum number of filters that can be configured for transmission/reception equals no_of_filters, depending on the FACT bit of IFER. In this mode the identifier received should match bit by bit to the ID field of IFCR2*n* or IFCR2*n*+1 (if the corresponding FACT bit is set).

56.3.2.6.2 Identifier mask mode

If the number of filters required is more than no_of_filters, then filters should be configured in Mask mode. If the n^{th} bit of IFMR is set, then filter number 2*n* is the filter and 2*n*+1 acts as a mask for it. The FACT bit for filter 2*n*+1 has no effect in this case. In this mode, if the x^{th} bit of the mask is set, then the x^{th} bit of the received identifier must match the x^{th} bit of filter.


If there is a match of identifier with the *m*th filter in any mode, then *m*+1 is loaded in the IFMI register by hardware. No match condition is denoted by IFMI = 0.

Upon matching DFL (2:0), the CCS and DIR bits of the BIDR register are copied from the filter by hardware and from then on, the BIDR register is read-only until the end of the frame. Now if the DIR bit of BIDR is set, then a TXI interrupt is generated if the HRIE bit of LINIER is set. In this case, software uses the IFMI register to transfer the relevant data from the RAM area to BDR, and after a complete transfer the DTRQ bit of LINCR2 is set to start the transmission. If the DIR bit is cleared then an RXI interrupt is generated (provided DRIE bit of LINIER is set) when the checksum has been received and there is no checksum error.

In case of no filter match condition (IFMI = 0) and if the BF bit of LINCR1 is set, then an RXI is generated. Now it is the responsibility of software to configure BIDR and start transmission (by loading the BDR buffer and setting the DTRQ bit of LINCR2) or discard reception (by setting the DDRQ bit of LINCR2). If the BF bit is reset, then the receiver discards the received identifier and turns to Idle state in search of a new break.

Note: If one identifier matches with two filters (one is in the list and the other in Mask mode) then List mode prevails over Mask mode. In Mask mode, if two filters match with the identifier then the filter having the lower number prevails.


Figure 1748. Identifier List mode



IFCR0	ID5	ID4	ID3	ID2	ID1	ID0
IFCR1	ID5	ID4	ID3	ID2	ID1	ID0
IFCR2	ID5	ID4	ID3	ID2	ID1	ID0
IFCR3	ID5	ID4	ID3	ID2	ID1	ID0
IFCR4	ID5	ID4	ID3	ID2	ID1	ID0
IFCR5	ID5	ID4	ID3	ID2	ID1	ID0
IFCR6	ID5	ID4	ID3	ID2	ID1	ID0
IFCR7	ID5	ID4	ID3	ID2	ID1	ID0
...	ID5	ID4	ID3	ID2	ID1	ID0
IFCRn[1]	ID5	ID4	ID3	ID2	ID1	ID0

1. The value of n depends on the no_of_filters. Refer to the device configuration chapter to see the number of filters used in this device.

Figure 1749. Identifier Mask mode



IFCR0	ID5	ID4	ID3	ID2	ID1	ID0
IFCR1	0	0	0	1	1	1
IFCR2	ID5	ID4	ID3	ID2	ID1	ID0
IFCR3	1	1	1	1	0	0
IFCR4	ID5	ID4	ID3	ID2	ID1	ID0
IFCR5	1	1	1	1	0	1
IFCR6	ID5	ID4	ID3	ID2	ID1	ID0
IFCR7	1	1	1	1	1	0
...	...	...	...	...	...	...
IFCRn[1]	...	...	...	...	...	...

$IFCR_{2n+1}$ = Mask for $IFCR_{2n}$
1 = must match bits
0 = don't care bits

1. The value of n depends on the no_of_filters. Refer to the device configuration chapter to see the number of filters used in this device.

56.3.2.7 Start detection and delimiter detection in receiver

There is a 10-bit-shift-register sample register in the receiver that shifts signal data to the next less significant bit on each incoming sample.

Table 1765. 10-bit-shift-register sample register

Sample register bit number										Counter
9	8	7	6	5	4	3	2	1	0	
—	—	—	—	—	—	—	—	—	RT1	counter = 0
—	—	—	—	—	—	—	—	RT1	RT2	counter = 1
—	—	—	—	—	—	—	RT1	RT2	RT3	counter = 2
—	—	—	—	—	—	RT1	RT2	RT3	RT4	counter = 3
—	—	—	—	—	RT1	RT2	RT3	RT4	RT5	counter = 4
—	—	—	—	RT1	RT2	RT3	RT4	RT5	RT6	counter = 5
—	—	—	RT1	RT2	RT3	RT4	RT5	RT6	RT7	counter = 6
—	—	RT1	RT2	RT3	RT4	RT5	RT6	RT7	RT8	counter = 7
—	RT1	RT2	RT3	RT4	RT5	RT6	RT7	RT8	RT9	counter = 8
RT1	RT2	RT3	RT4	RT5	RT6	RT7	RT8	RT9	RT10	counter = 9
RT2	RT3	RT4	RT5	RT6	RT7	RT8	RT9	RT10	RT11	counter = 10
RT3	RT4	RT5	RT6	RT7	RT8	RT9	RT10	RT11	RT12	counter = 11
RT4	RT5	RT6	RT7	RT8	RT9	RT10	RT11	RT12	RT13	counter = 12
RT5	RT6	RT7	RT8	RT9	RT10	RT11	RT12	RT13	RT14	counter = 13
RT6	RT7	RT8	RT9	RT10	RT11	RT12	RT13	RT14	RT15	counter = 14
RT7	RT8	RT9	RT10	RT11	RT12	RT13	RT14	RT15	RT16	counter = 15
1	1	1	0	x(1)	0	x	0	x	0	Start detection
1	1	1	0	x	0	x	0	x	1	
1	1	1	0	x	0	x	1	x	0	
1	1	1	0	x	1	x	0	x	0	
0	0	0	1	x	1	x	1	x	1	Delimiter detection
0	0	0	1	x	1	x	1	x	0	
0	0	0	1	x	1	x	0	x	1	
0	0	0	1	x	0	x	1	x	1	

1. x: due to sampling during transition of the bit, the bit value might be sampled as a ‘0’ or ‘1’ depending on the rise/fall time. So ‘x’ refers to an indeterministic value.

56.3.2.7.1 Start detection mechanism

The following steps are followed for detecting a start bit:

1. Refer to *Table 1765* for the status of the sample register (shift register) when count = 6.
2. At this point, if RT1 (the first incoming sample) = 0 and the previous three samples already received are all ones, then it might be a start bit.
3. To make sure it is indeed a start bit, the incoming data samples in the sample register (4), sample register (2) and sample register (0) which correspond to RT3, RT5, and RT7 is verified using the steps mentioned below.
4. If the majority of these 3 samples are equal to ‘0’ (2 or more), then start bit is said to be detected.
5. These three samples RT3, RT5, and RT7 are called the “verification samples” which are checked at count = 6.
6. The sample register bits 9, 8, 7, and 6 are called “qualification samples” which are checked at count = 6.
7. At count = 9, if majority value of RT8, RT9, and RT10 is not equal to ‘0’ then Noise flag is set.


56.3.2.7.2 Delimiter detection mechanism

The following steps are followed for detecting a delimiter bit:

1. Refer to *Table 1765* for the status of the sample register (shift register) when count = 6.
2. At this point, if RT1(the first incoming sample) = 1 and the previous three samples already received are all zeros, then it might be a delimiter bit.
3. To make sure it is indeed a delimiter bit, the incoming data samples in the sample register (4), sample register (2) and sample register (0) which correspond to RT3, RT5, and RT7 is verified using the steps mentioned below.
4. If the majority of these 3 samples are equal to ‘1’ (2 or more), then delimiter bit is said to be detected.
5. These three samples RT3, RT5, and RT7 are called the “verification samples” which are checked at count = 6.
6. The sample register bits 9, 8, 7, and 6 are called “qualification samples” which are checked at count = 6.

Hence, a start is detected as soon as it is qualified with 1110 in the sample register and verified with at least two out of three predefined verification samples being zero. Similarly for delimiter detection, qualification samples are 0001 and at least two out of the three verification samples are one. The Noise Flag is set if the start is verified with only two valid samples.


Figure 1750. Start detection and sampling for over sampling rate = 4 (Case 1)



Note:

1. D_0, D_1: Databits
2. X: Due to sampling during transition of the bit, value might be sampled as a ‘0’ or ‘1’ depending on the rise/fall time. Therefore ‘X’ refers to a indeterministic value.

Figure 1751. Start detection and sampling for over sampling rate = 4 (Case 2a)




Note:

1. D_0, D_1: Databits
2. X: Due to sampling during transition of the bit, value might be sampled as a ‘0’ or ‘1’ depending on the rise/fall time. Therefore ‘X’ refers to a indeterministic value.

The choice of the correct sample points depends on the external Rx signal quality. During the application development process, the error information indicated by the parity error can help to find the best setting for an application-specific hardware signal.

To sample at the correct point therefore, CSP has to be changed to two resulting in the following situation:


Figure 1752. Start detection and sampling for over sampling rate = 4 (Case 2b)



Note:

1. D_0, D_1: Databits
2. X: Due to sampling during transition of the bit, value might be sampled as a ‘0’ or ‘1’ depending on the rise/fall time. Therefore ‘X’ refers to a non deterministic value.


Figure 1753. Start detection and sampling for over sampling rate = 4 (Case 3)



Note:

1. D_0, D_1: Databits
2. X: Due to sampling during transition of the bit, value might be sampled as a ‘0’ or ‘1’ depending on the rise/fall time. Therefore ‘X’ refers to a non deterministic value.


Figure 1754. Start detection and sampling for over sampling rate = 4 (Case 4)



Note:

1. D_0, D_1: Databits
2. X: Due to sampling during transition of the bit, value might be sampled as a ‘0’ or ‘1’ depending on the rise/fall time. Therefore ‘X’ refers to a non deterministic value.

Figure 1755. Start detection and sampling for over sampling rate = 4 (Case 5)



Note:

1. D_0, D_1: Databits
2. X: Due to sampling during transition of the bit, value might be sampled as a ‘0’ or ‘1’ depending on the rise/fall time. Therefore ‘X’ refers to a non deterministic value.

56.3.2.8 Baud rate generation

The LIN baud rate is programmed in two registers: the LIN Integer Baud Rate register and the LIN Fraction Baud Rate register. The baud rate registers can be programmed only during Initialization mode.

The baud rate is calculated with the following formula for both receiver and transmitter:

Equation 86 Tx = Rx = LIN_CLK / (16 × LDIV)

Where LIN_CLK is the frequency of the baud clock (ipg_baud_clk).

LDIV is an unsigned fixed point number. The mantissa is coded into 20 bits of LINIBRR and the fraction is coded on 4 bits of LINFBRR.

When reduced oversampling is enabled LINFBRR is not used and LDIV contains only the integer part of LINIBRR.

Example 2

When ROSE = 0 (For LIN and UART mode):

LDIV = 1041.67, LIN_CLK = 80 MHz

LINIBRR = 1041d = 411 h

LINFBRR = 11d = B h

Baud rate = 80 MHz/(16 x 1041,67) = 4.8 Kbit/s

Example 3

When ROSE = 1 (Only for UART mode):

LDIV = 10 d, LIN_CLK = 80 MHz

LINIBRR = 10 d, OSR = 4

Baud rate = LIN_CLK / (OSR × LDIV) = 80 MHz / (4 × 10) = 2 Mbit/s

Note: Due to design constraints the maximum baud rate achievable is 25 Mbit/s.

The relationship "(2/3)* LIN_CLK ≥ PBRIDGEx_CLK > 1/3*LIN_CLK" should be maintained)

56.3.2.9 Automatic resynchronization

To automatically adjust the baud rate based on measurement of the LIN sync field, write the nominal Prescaler value (nominal baud rate) in LINIBRR and LINFBRR, then set the LASE bit in LINCR1 to enable automatic synchronization.

When automatic synchronization is enabled, after each LIN Sync Del, the time duration between five falling edges on RDI is sampled on LIN_CLK.

56.3.2.10 Wakeup management

Any node in a sleeping LIN cluster may request a wakeup. The wakeup request is issued by forcing the bus to the dominant state for 250 µs to 5 ms. Every slave node should detect the wakeup request (a dominant pulse longer than 150 µs) and be ready to listen to bus commands within 100 ms, measured from the ending edge of the dominant pulse. The master also wakes on detecting a wakeup request and when the slaves are ready, starts sending frame headers to find out the cause of the wakeup. If the master does not issue a frame header within 150 ms from the wakeup request, then the node issuing a request may try issuing a new wakeup request.

In LINFlexD, a wakeup request can be generated by writing the wakeup character in BDR0 and setting the WURQ bit in LINCR2. On setting the WURQ bit, the character in BDR0 is transmitted. For LIN 2.0, character 0xF0 is sent as the wakeup character.

In LINFlexD, wakeup can be detected in two ways.


1. AUTOWU = 1

   On detecting a falling edge in sleep mode, the SLEEP bit is cleared by hardware, the WUF flag is set, and an interrupt is generated (if WUPIE is set). LINFlexD is now in normal mode and ready to receive frames.

2. AUTOWU = 0

   On detecting a falling edge the WUF flag is set and an interrupt is generated (if WUPIE is set). It is then up to the software to clear the SLEEP bit.

Figure 1756. Wakeup sequence



56.3.2.11 Use case and limitations

In LIN mode, when IP is requested to enter STOP mode, the SW has to first set the INIT bit to send the receiver to IDLE. This ensures that the IP acknowledges STOP request.

56.3.3 Timer

There is an 8-bit counter which has different behavior in different modes.

In Output Compare Mode (LINTCSR[MODE]= 1) : This counter is running even in Sleep and Initialization mode. The counter value which when matches the two software configurable output compare registers (LINOCR[OC1] or LINOCR[OC2]), generate output compare interrupt (LINESR[OCF]) provided TOCE bit in LINTCSR is set. Once an interrupt occurs subsequent interrupt is generated only when the application has soft reset the LIN IP through GCR [SR] bit to get reset the output compare flag (LINESR[OCF]).

In LIN Mode : The software has no control over the TOCE bit and output compare registers are utilized for generation of LIN timeout interrupts (header, frame, response times out). In this case, if LIN moves to Sleep or Init state then this counter remains in Reset state. LIN mode has no meaning if UART is enabled, hence the counter will remain in Reset state.

56.3.4 UART mode


The main features in UART mode are:

- Full duplex communication
- 8-bit frames, 9-bit frames,16-bit frames,17-bit frames
- Even/Odd/0/1 Parity
- User programmable over sampling rate to obtain the baud rate of up to 25 Mbit/s

56.3.4.1 8-bit data frames

The eighth bit can be a data bit or a parity bit. Even/Odd/0/1 parity can be selected by the PC[1:0] bit in the same register. An even parity will be set if the modulo-2 sum of the seven data bits is one. An odd parity will be cleared in this case.


Figure 1757. UART mode 8-bit data frame



56.3.4.2 9-bit frames

The ninth bit should be a parity bit. Even/Odd/0/1 Parity can be selected by the PC[1:0] field in the same register. An even parity will be set if the modulo-2 sum of the seven data bits is one. An odd parity will be cleared in this case. Parity 0 forces a zero logical value. Parity 1 forces a high logical value.


Figure 1758. UART mode 9-bit data frame



56.3.4.3 16-bit data frames

The 16th bit can be a data or parity bit. Even/Odd/0/1 Parity bit can be selected by the PC[1:0] bit in the same register. Parity 0 forces a zero logical value. Parity 1 forces a high logical value.


Figure 1759. UART mode 16-bit data frame



56.3.4.4 17-bit frames

The 17th bit is the parity bit. Even/Odd/0/1 Parity bit can be selected by the PC[1:0] bit in the same register. Parity 0 forces a zero logical value. Parity 1 forces a high logical value.


Figure 1760. UART mode 17-bit data frame



56.3.4.5 13-bit frames

Whenever WLS is one, special word length is selected in UART mode. This bit enables 12-bit + parity bit reception only in FIFO mode.

Figure 1761. UART mode 13-bit data frame



56.3.4.6 Buffer in UART mode

The 8-byte buffer is divided into two parts: one for receiver and one for transmitter, as shown in *Figure 1762*.

Figure 1762. Structure of 8-byte buffer

Tx0	BDR0
Tx1	BDR1
Tx2	BDR2
Tx3	BDR3
Rx0	BDR4
Rx1	BDR5
Rx2	BDR6
Rx3	BDR7

For 16-bit frames, the lower eight bits are written in BDR0 and the upper eight bits in BDR1.

The same applies for reception.

56.3.4.7 UART transmitter

In order to start transmission in UART mode, the UART bit should be set and the transmitter enable bit should be set. Transmission starts when the BDR0 (least significant data byte) is programmed and continues until the number of bytes/halfwords transmitted is equal to the value in the TDFL bits in UARTCR.

The transmit buffer is four bytes (when UARTCR[WL1] = 0) or two halfwords (when UARTCR[WL1] = 1), hence a maximum of four bytes (two halfwords) transmission can be triggered. Once the programmed number of bytes (halfwords) has been transmitted, the DTF flag is set in UARTSR. If the Txen bit of UART is reset in the middle of a transmission, then the current transmission is completed and no further transmissions can be invoked.

The buffer can be configured in FIFO mode (mandatory when the DMA Tx is enabled) by setting the control bit UARTCR[TFBM].

Note: If TFF bit is set and a write is performed to the FIFO, the data transmitted may be erroneous.

Invalid writes to BDRL which generates IPS transfer error, also triggers data transmission at the same time.

When the FIFO is full, a read to DATA0 of BDRM reflects the content of DATA3 in BDRL. Proper functionality of the IP is not affected by this.

Table 1766. BDRL access in UART mode

IPS operation(1)	Register	Mode (UARTCR[TFBM])	Word length (UARTCR:WL)	IPS operation result
Write byte0	BDRL	FIFO	Byte	OK
Write byte1-2-3	BDRL	FIFO	Byte	IPS transfer error
Write halfword0-1	BDRL	FIFO	Byte	IPS transfer error
Write word	BDRL	FIFO	Byte	IPS transfer error
Write byte0-1-2-3	BDRL	FIFO	Halfword	IPS transfer error
Write halfword0	BDRL	FIFO	Halfword	OK
Write halfword1	BDRL	FIFO	Halfword	IPS transfer error
Write word	BDRL	FIFO	Halfword	IPS transfer error
Read byte0-1-2-3	BDRL	FIFO	Byte/halfword	IPS transfer error
Read halfword0-1	BDRL	FIFO	Byte/halfword	IPS transfer error
Read word	BDRL	FIFO	Byte/halfword	IPS transfer error
Write byte0-1-2-3	BDRL	Buffer	Byte/halfword	OK
Write halfword0-1	BDRL	Buffer	Byte/halfword	OK
Write word	BDRL	Buffer	Byte/halfword	OK
Read byte0-1-2-3	BDRL	Buffer	Byte/halfword	OK
Read halfword0-1	BDRL	Buffer	Byte/halfword	OK
Read word	BDRL	Buffer	Byte/halfword	OK

1. Halfword0 refers to DATA1 and DATA0 of BDRL register. Halfword1 refers to DATA3 and DATA2 of BDRL register.
Halfword2 refers to DATA5 and DATA4 of BDRM register. Halfword3 refers to DATA7 and DATA6 of BDRM register.

In UART FIFO mode (UARTCR[TFBM] = 1), any read operation causes an IPS transfer error.

56.3.4.8 UART receiver

The reception of a data byte is started as soon as the user exits Initialization mode, sets the Rxen bit, and detects the start bit. There is a dedicated 4-byte (if UARTCR[WL1] = 0) or 2-halfword (if UARTCR[WL1] = 1) data buffer for received data. Once the programmed number (RDFL bits) of bytes have been received, the DRF flag is set in UARTSR and the current reception gets completed. Rxen bit needs to be set only to start the reception. The reception is automatically completed as soon as the programmed number (RDFL bits) of bytes have been received.

The buffer can be configured in FIFO mode (mandatory when the DMA Rx is enabled) by setting the control bit UARTCR[RFBM].

Table 1767. BDRM access in UART mode

IPS operation(1)	Register (2)	Mode (UARTCR[RFBM])	Word length (UARTCR:WL)	IPS operation result
Read byte4	BDRM	FIFO	Byte	OK
Read byte5-6-7	BDRM	FIFO	Byte	IPS transfer error
Read halfword2-3	BDRM	FIFO	Byte	IPS transfer error
Read word	BDRM	FIFO	Byte	IPS transfer error
Read byte4-5-6-7	BDRM	FIFO	Halfword	IPS transfer error
Read halfword2	BDRM	FIFO	Halfword	OK
Read halfword3	BDRM	FIFO	Halfword	IPS transfer error
Read word	BDRM	FIFO	Halfword	IPS transfer error
Write byte4-5-6-7	BDRM	FIFO	Byte/halfword	IPS transfer error
Write halfword2-3	BDRM	FIFO	Byte/halfword	IPS transfer error
Write word	BDRM	FIFO	Byte/halfword	IPS transfer error
Read byte4-5-6-7	BDRM	Buffer	Byte/halfword	OK
Read halfword2-3	BDRM	Buffer	Byte/halfword	OK
Read word	BDRM	Buffer	Byte/halfword	OK
Write byte4-5-6-7	BDRM	Buffer	Byte/halfword	IPS transfer error
Write halfword2-3	BDRM	Buffer	Byte/halfword	IPS transfer error
Write word	BDRM	Buffer	Byte/halfword	IPS transfer error

1. Halfword0 refers to DATA1 and DATA0 of BDRL register. Halfword1 refers to DATA3 and DATA2 of BDRL register.
   Halfword2 refers to DATA5 and DATA4 of BDRM register. Halfword3 refers to DATA7 and DATA6 of BDRM register.
2. Refer to the layout of the registers BDRL and BDRM to identify the mapping between byte x and the data bits of the BDRL and BDRM registers.

Note: If the user does not know in advance how many bytes are to be received, RDFL should not be programmed in advance. The reset value of RDFL is zero. This will ensure that the

reception will happen byte by byte. The state machine will move to the Idle state after each byte reception.

If RDFL is programmed for a certain value but that number bytes are not received, then reception will hang. In that case, software needs to take care of timeout by seeing the flag. Software has to set the sleep bit to move to the Idle state.

If a STOP request arrives in the middle of a reception, it is only acknowledged after all the programmed number of data bytes have been received; it is not served immediately. If the programmed number of data bytes are not received, then software has to take care of timeout; when the state machine moves to Idle state, then only a stop request is served.

If during reception of any byte a parity error occurs, then the corresponding PEx bit in UARTSR is set. No interrupt is generated in this case. If a framing error occurs in any byte (FE bit in UARTSR is set) then an interrupt is generated if the FEIE bit in LINIER is set. As there is only one register bit for a framing error, this interrupt will be helpful in identifying which byte has the framing error.

If the last received frame has not been read from the buffer (in other words, RMB is not reset by the user), then upon reception of the next byte, an overrun error occurs (BOF bit in UARTSR will be set) and one message is lost depending on the RBLM bit of LINCR1. An interrupt is generated if the BOIE bit in LINIER is set.

When WLS bit = 1, BDRM access depends on WL bit setting.

When WLS bit = 1, WL = 0 or 1 should not be used, since this will lead to incorrect reception of data.

In UART FIFO mode, when IP is requested to enter STOP mode, the SW has to first set the INIT bit to send the receiver to IDLE. This ensures that the IP acknowledges STOP request.

56.3.5 DMA interface

56.3.5.1 Main features

The LINFlexD DMA offers a parametric and programmable solution with the following distinctive features:

- LIN Master node, TX mode: single DMA channel
- LIN Master node, RX mode: single DMA channel
- LIN Slave node, TX mode: 1 to N DMA channel where N = max number of ID filters
- LIN Slave node, RX mode: 1 to N DMA channel where N = max number of ID filters
- UART node, TX mode: single DMA channel
- UART node, RX mode: single DMA channel + time-out

This release is backwards-compatible with the existing LINFlexD release if the new features are not enabled.

56.3.5.2 Definitions

Control/status register fields of the LINFlexD macrocell are described in *Table 1768* and *Table 1769*.

Table 1768. LINFlexD control/status fields description

Register	Field	Level	Description
LINCR2	DDRQ	High	Data discard request in reception mode
	DTRQ	High	Data transmission request (slave mode) of the LIN data field stored in BDRL/BDRM
	HTRQ	High	Header transmission request (master mode)
BIDR	DFL[5:0]	—	Data field length: 1 8 bytes: normal frames 1 64 bytes: extended frames
	DIR	—	Direction of the data field: 0 Reception 1 Transmission
	CCS	—	Checksum type: 0 Enhanced 1 Classic
	ID[5:0]	—	Identifier
LINSR	RMB	—	Buffer data ready to be read via CPU/DMA 0 Buffer data is free 1 Buffer data is ready
	DBFF	High	Data buffer full (8 bytes received) and DFL > 7 Used for extended frames.
	DBEF	High	Data buffer empty (8 bytes have been transmitted) and DFL > 7 Used for extended frames.
	DRF	High	Data reception completed
	DTF	High	Data transmission completed
	HRF	High	Header received Used in slave mode in case of Tx filter match.
IFMI	IFMIx	!= zero	Filter match index (slave mode)
UARTCR	FBM	—	FIFO/Buffer mode 0 Buffer mode 1 FIFO mode (mandatory in DMA mode)
UARTSR	RFE	—	Rx FIFO empty 0 Rx FIFO not empty 1 Rx FIFO empty
	TFF	—	Tx FIFO full 0 Tx FIFO not full 1 Tx FIFO full

Table 1768. LINFlexD control/status fields description (continued)

Register	Field	Level	Description

DMATXE[2**TX_CH_NUM](1)		High	DMA Tx channel enable (read/write)
			In UART or LIN master mode only channel 0 can be programmed.
			In LIN slave mode: # DMA TX channel = IFMI[3:0] – 1.
			DMATXE[x] = 0b → TX channel x disabled
			DMATXE[x] = 1b → TX channel x enabled

DMARXE[2**RX_CH_NUM](1)		High	DMA Rx channel enable (read/write)
			In UART or LIN master mode only the channel 0 can be programmed.
			In LIN slave mode: # DMA RX channel = IFMI[3:0] – 1.
			DMARXE[x] = 0b → RX channel x disabled
			DMARXE[x] = 1b → RX channel x enabled

1. ** stands for exponentiation

Table 1769. LINFlexD DMA control fields description

Field	Mode	Value	Level	Description
DMA_TEN	LIN master Tx or UART Tx	DMATXE[0] & dma_enb_req_tx[0]	High	Logical AND between the two DMA enable bits (LINFlexD and eDMA)
DMA_TEN	LIN slave Tx	DMATXE[x] & dma_enb_req_tx[x] x = IFMI – 1	High	
DMA_REN	LIN master Rx or UART Rx	DMARXE[0] & dma_enb_req_rx[0]	High	
DMA_REN	LIN slave Rx	DMARXE[x] & dma_enb_req_rx[x] x = IFMI – 1	High	

Control/status fields of the Transfer Control Descriptors (TCDs) referred to in this document are described in *Table 1770*.

Table 1770. TCD control fields description

TCD field	Level	Description
CITER[14:0]	—	Current major iteration count
BITER[14:0]	—	Beginning major iteration count
NBYTES[31:0]	—	Inner minor byte transfer count Number of bytes to be transferred in each service request of the channel.
SADDR[31:0]	—	Source address
SOFF[15:0]	—	Source address signed offset Applied to the current source address as each source read is completed.


Table 1770. TCD control fields description (continued)

TCD field	Level	Description
SSIZE[2:0]	—	Source data transfer size 000 8-bit 001 16-bit 010 32-bit 011 64-bit
SLAST[31:0]	—	Last source address adjustment
DADDR[31:0]	—	Destination address
DOFF[15:0]	—	Destination address signed offset Applied to the current destination address as each destination write is completed.
DSIZE[2:0]	—	Destination data transfer size 000 8-bit 001 16-bit 010 32-bit 011 64-bit
DLAST_SGA[31:0]	—	Last destination address adjustment or the memory address for the next TCD to be loaded into this channel (scatter/gather)
INT_MAJ	High	Enable an interrupt when major iteration count completes
START	High	The channel is explicitly started via a software initiated service request
DONE	High	Channel done (the DMA has completed the outer major loop)
D_REQ	High	Disable request If this flag is set the DMA hardware automatically clears the corresponding DMAERQ bit when the current major iteration count reaches zero.

56.3.5.3 Master node: TX mode

On a master node, in TX mode the DMA interface requires a single TX channel. Each TCD controls a single frame, except for the extended frames (multiple TCDs). The memory map associated with the TCD chain (RAM area and LINFlexD registers) is given in *Figure 1763*.

Figure 1763. Master node: TX memory map



The TCD chain of the DMA Tx channel on a master node supports:

- Master to Slave: transmission of the entire frame (header + data)
- Slave to Master: transmission of the header; the data reception is controlled by the Rx channel on the master node
- Slave to Slave: transmission of the header

Table 1771 provides the register settings of the LINCR2 and BIDR for each class of LIN frame.

Table 1771. Master node: Tx mode - Register setting


LIN frame	LINCR2	BIDR
Master to Slave	DDRQ = 1 DTRQ = 0 HTRQ = 0	DFL = payload size ID = address CCS = checksum DIR = 1 (TX)
Slave to Master	DDRQ = 0 DTRQ = 0 HTRQ = 0	DFL = payload size ID = address CCS = checksum DIR = 0 (RX)
Slave to Slave	DDRQ = 1 DTRQ = 0 HTRQ = 0	DFL = payload size ID = address CCS = checksum DIR = 0 (RX)

The concept FSM to control the DMA Tx interface is given in *Figure 1764*. DMA TX FSM moves to Idle state immediately at next clock edge if DMATXE[0] = 0. The TCD setting (word transfer) is given in *Table 1772*. All other TCD fields = 0. TCD settings based on halfword or byte transfer are allowed.

Table 1772. TCD setting: Master node -Tx mode

TCD field	Value	Description
CITER[14:0]	1	Single iteration for the major loop
BITER[14:0]	1	Single iteration for the major loop
NBYTES[31:0]	[4 + 4] + 0/4/8 = N	Data buffer is filled with dummy bytes if length is not word-aligned LINCR2 + BIDR + BDRL + BDRM
SADDR[31:0]	—	RAM address
SOFF[15:0]	4	Word increment
SSIZE[2:0]	2	Word transfer
SLAST[31:0]	–N	—
DADDR[31:0]	—	LINCR2 address
DOFF[15:0]	4	Word increment
DSIZE[2:0]	2	Word transfer
DLAST_SGA[31:0]	–N	No scatter/gather processing
INT_MAJ	0/1	Interrupt disabled/enabled
D_REQ	1	Only on the last TCD of the chain
START	0	No software request

Figure 1764. Master node: DMA Tx FSM (concept scheme)




Note: DTF Flag gets auto cleared by Hardware if Software does not clear it within 3 ipg_clk cycles.

56.3.5.4 Master node: RX mode

On a master node in RX mode, the DMA interface requires a single RX channel. Each TCD controls a single frame, except for the extended frames (multiple TCDs). The memory map associated with the TCD chain (RAM area and LINFlexD registers) is given in *Figure 1765*.

Figure 1765. Master node: RX memory map



The TCD chain of the DMA Rx channel on a master node supports Slave to Master: reception of the data field of the header.

The BIDR register is optionally copied into the RAM area. This BIDR field (part of FIFO data) contains the ID of each message, which only allows the CPU to figure out which ID the LINFlexD DMA received if the single DMA channel setup is used.

The concept FSM to control the DMA Rx interface is given in *Figure 1766*. DMA RX FSM moves to Idle state immediately at the next clock edge if DMARXE[0] = 0. The TCD setting (word transfer) is given in *Table 1773*. All other TCD fields = 0. TCD settings based on halfword or byte transfer are allowed.


Table 1773. TCD setting: Master node - Rx mode

TCD field	Value	Description
CITER[14:0]	1	Single iteration for the major loop
BITER[14:0]	1	Single iteration for the major loop
NBYTES[31:0]	[4] +4/8 = N	Data buffer is filled with dummy bytes if length is not word-aligned BIDR + BDRL + BDRM
SADDR[31:0]	—	BIDR address
SOFF[15:0]	4	Word increment
SSIZE[2:0]	2	Word transfer
SLAST[31:0]	–N	—
DADDR[31:0]	—	RAM address
DOFF[15:0]	4	Word increment
DSIZE[2:0]	2	Word transfer
DLAST_SGA[31:0]	–N	No scatter/gather processing

Table 1773. TCD setting: Master node - Rx mode (continued)

TCD field	Value	Description
INT_MAJ	0/1	Interrupt disabled/enabled
D_REQ	1	Only on the last TCD of the chain
START	0	No software request


Figure 1766. Master node — DMA Rx FSM (concept scheme)



56.3.5.5 Slave node: TX mode

On a slave node in TX mode, the DMA interface requires a DMA TX channel for each ID filter programmed in TX mode. In case a single DMA TX channel is available, a single ID field filter must be programmed in TX mode. Each TCD controls a single frame, except for the extended frames (multiple TCDs). The memory map associated with the TCD chain (RAM area and LINFlexD registers) is given in *Figure 1767*.

Figure 1767. Slave node — TX memory map



The TCD chain of the DMA Tx channel on a slave node supports:

- Slave to Master: transmission of the data field
- Slave to Slave: transmission of the data field

The register setting of the LINCR2, IFER, IFMR, and IFCR registers is given in *Table 1774*.

Table 1774. Slave node: Tx mode - Register setting

LIN frame	LINCR2	IFER	IFMR	IFCR
Slave to Master or Slave to Slave	DDRQ = 0 DTRQ = 0 HTRQ = 0	To enable an ID filter (Tx mode) for each DMA TX channel	– Identifier list mode Identifier mask mode	DFL = payload size ID = address CCS = checksum DIR = 1 (TX)

The concept FSM to control the DMA Tx interface is given in *Figure 1768*. DMA TX FSM moves to Idle state if DMATXE[x] = 0 where x = IFMI – 1. The TCD setting (word transfer) is given in *Table 1775*. All other TCD fields = 0. TCD settings based on halfword or byte transfer are allowed.


Table 1775. TCD setting: Slave node - Tx mode

TCD field	Value	Description
CITER[14:0]	1	Single iteration for the major loop
BITER[14:0]	1	Single iteration for the major loop
NBYTES[31:0]	4/8 = N	Data buffer is filled with dummy bytes if length is not word-aligned BDRL + BDRM
SADDR[31:0]	—	RAM address
SOFF[15:0]	4	Word increment

Table 1775. TCD setting: Slave node - Tx mode (continued)

TCD field	Value	Description
SSIZE[2:0]	2	Word transfer
SLAST[31:0]	-N	—
DADDR[31:0]	—	BDRL address
DOFF[15:0]	4	Word increment
DSIZE[2:0]	2	Word transfer
DLAST_SGA[31:0]	-N	No scatter/gather processing
INT_MAJ	0/1	Interrupt disabled/enabled
D_REQ	1	Only on the last TCD of the chain
START	0	No software request

Figure 1768. Slave node: DMA Tx FSM (concept scheme)




Note: DTF Flag gets auto cleared by Hardware if Software does not clear it within 3 ipg_clk cycles.

56.3.5.6 Slave node: RX mode

On a slave node in RX mode, the DMA interface requires a DMA RX channel for each ID filter programmed in RX mode. In case a single DMA RX channel is available, a single ID field filter must be programmed in RX mode. Each TCD controls a single frame, except for the extended frames (multiple TCDs). The memory map associated with the TCD chain (RAM area and LINFlexD registers) is given in *Figure 1769*.

Figure 1769. Slave node: RX memory map



The TCD chain of the DMA Rx channel on a slave node supports:

- Master to Slave: reception of the data field
- Slave to Slave: reception of the data field

The register setting of the LINCR2, IFER, IFMR, and IFCR registers is given in *Table 1776*.

Table 1776. Slave node: Rx mode - Register setting


LIN frame	LINCR2	IFER	IFMR	IFCR
Master to Slave or Slave to Slave	DDRQ = 0 DTRQ = 0 HTRQ = 0	To enable an ID filter (Rx mode) for each DMA RX channel	– Identifier list mode Identifier mask mode	DFL = payload size ID = address CCS = checksum DIR = 0 (RX)

The concept FSM to control the DMA Rx interface is given in *Figure 1770*. DMA Rx FSM moves to Idle state if DMARXE[x] = 0 where x = IFMI – 1. The TCD setting (word transfer) is given in *Table 1777*. All other TCD fields = 0. TCD settings based on halfword or byte transfer are allowed.

Table 1777. TCD setting: Slave node - Rx mode

TCD field	Value	Description
CITER[14:0]	1	Single iteration for the major loop
BITER[14:0]	1	Single iteration for the major loop
NBYTES[31:0]	[4] + 4/8 = N	Data buffer is filled with dummy bytes if length is not word-aligned BIDR + BDRL + BDRM
SADDR[31:0]	—	BIDR address
SOFF[15:0]	4	Word increment
SSIZE[2:0]	2	Word transfer
SLAST[31:0]	-N	—
DADDR[31:0]	—	RAM address
DOFF[15:0]	4	Word increment
DSIZE[2:0]	2	Word transfer
DLAST_SGA[31:0]	-N	No scatter/gather processing
INT_MAJ	0/1	Interrupt disabled/enabled
D_REQ	1	Only on the last TCD of the chain
START	0	No software request


Figure 1770. Slave node — DMA Rx FSM (concept scheme)



56.3.5.7 UART: TX mode

In UART TX mode, the DMA interface requires a DMA TX channel. A single TCD can control the transmission of an entire Tx buffer. The memory map associated with the TCD chain (RAM area and LINFlexD registers) is given in *Figure 1771*.

Figure 1771. UART: TX memory map



The UART TX buffer must be configured in FIFO mode in order to:

- Allow the transfer of large data buffer by a single TCD
- Adsorb the latency, following a DMA request (due to the DMA arbitration), to move data from the RAM to the FIFO
- Use low priority DMA channels

The Tx FIFO size is:

- 4 bytes in 8-bit data format
- 2 halfwords in 16-bit data format

A DMA request is triggered by FIFO-not-full (TX) status signals.


The concept FSM to control the DMA Tx interface is given in *Figure 1772*. DMA Tx FSM will move to Idle state if DMATXE[0] = 0. The TCD setting (typical case) is given in *Table 1778*. All other TCD fields = 0. The minor loop transfers a single byte/halfword as soon as a free entry is available in the Tx FIFO.

Table 1778. TCD setting: UART - Tx mode

TCD field	Value		Description
	8 bits data	16 bits data	
CITER[14:0]	M		Multiple iterations for the major loop
BITER[14:0]	M		Multiple iterations for the major loop
NBYTES[31:0]	1	2	Minor loop transfer = 1 or 2 bytes
SADDR[31:0]	—		RAM address
SOFF[15:0]	1	2	Byte/halfword increment
SSIZE[2:0]	0	1	Byte/halfword transfer
SLAST[31:0]	-M	-M × 2	—
DADDR[31:0](1)	—		BDRL address
DOFF[15:0]	0		No increment (FIFO)
DSIZE[2:0]	0	1	Byte/halfword transfer
DLAST_SGA[31:0]	0		No scatter/gather processing
INT_MAJ	0/1		Interrupt disabled/enabled
D_REQ	1		Only on the last TCD of the chain
START	0		No software request

1. DADDR[31:0] = BDRL + 0x3 for byte transfer — DADDR [31:0] = BDRL + 0x2 for halfword transfer.


Figure 1772. UART: DMA Tx FSM (concept scheme)



56.3.5.8 UART: RX mode

In UART RX mode, the DMA interface requires a DMA RX channel. A single TCD can control the reception of an entire Rx buffer. The memory map associated with the TCD chain (RAM area and LINFlexD registers) is given in *Table 1779*.

Figure 1773. UART: RX memory map



The UART RX buffer must be configured in FIFO mode in order to:

- Allow the transfer of large data buffer by a single TCD
- Adsorb the latency, following a DMA request (due to the DMA arbitration), to move data from the FIFO to the RAM
- Use low priority DMA channels

The Rx FIFO size is:

- 4 bytes in 8-bit data format
- 2 halfwords in 16-bit data format

This will be sufficient because just one byte allows a reaction time of about 3.8 µs (at 2 Mbit/s) (~450 clock cycles at 120 MHz) before the transmission is affected. A DMA request is triggered by FIFO and not by empty (Rx) status signals.


The concept FSM to control the DMA Rx interface is given in *Figure 1774*. DMA Rx FSM will move to Idle state if DMARXE[0] = 0. The TCD setting (typical case) is given in the next table. All other TCD fields equal zero. The minor loop transfers a single byte/halfword as soon an entry is available in the Rx FIFO. A new software reset bit is required that allows the LINFlexD FSMs to be reset in case this timeout state is reached or in any other case. The timeout counter can be re-written by software at any time to extend the timeout period.

Table 1779. TCD setting: UART - Rx mode

TCD field	Value		Description
	8 bits data	16 bits data	
CITER[14:0]	M		Multiple iterations for the major loop
BITER[14:0]	M		Multiple iterations for the major loop
NBYTES[31:0]	1	2	Minor loop transfer = 1 or 2 bytes
SADDR[31:0](1)	—		BDRM address
SOFF[15:0]	0		No increment (FIFO)
SSIZE[2:0]	0	1	Byte/halfword transfer
SLAST[31:0]	0		—
DADDR[31:0]	—		RAM address
DOFF[15:0]	1	2	Byte/halfword increment
DSIZE[2:0]	0	1	Byte/halfword transfer
DLAST_SGA[31:0]	-M	-M × 2	No scatter/gather processing
INT_MAJ	0/1		Interrupt disabled/enabled
D_REQ	1		Only on the last TCD of the chain
START	0		No software request

1. SADDR = BDRM + 0x3 for byte transfer; SADDR[31:0] = BDRM + 0x2 for halfword transfer.

Figure 1774. UART — DMA Rx FSM (concept scheme)



56.3.5.9 DMA interface timing

The LINFlexD DMA interface includes the following signals:

- ipd_req
  - DMA peripheral request, asserted until the DMA transfer has been completed.
- dma_done_lw
  - DMA minor loop done. It indicates that the channel's data transfer of nbytes (the minor loop) has been completed. It is asserted for one cycle after the data phase of the channel's last AMBA AHB write access, or when an error condition is detected.
- dma_ipd_complete
  - DMA major loop finished. It is asserted for one cycle after the data phase of the last write.
- dma_ipd_ack, dma_ipd_done
  - Unused in this implementation.

All signals of the DMA interface must be registered in order to meet timing requirements of the DMA engine.

Figure 1775. DMA interface (major loop — single iteration)





Figure 1776. DMA interface (major loop — N iteration)



56.3.5.10 Use cases and limitations

- In LIN slave mode, the DMA capability can be used only if the ID filtering mode is activated. The number of ID filters enabled must be equal to the number of DMA

channels enabled. The correspondence between channel number and ID filter is based on IFMI (identifier filter match index).

- In LIN master mode both the DMA channels (TX and RX) must be enabled in case the DMA capability is required.
- In UART mode the DMA capability can be used only if the UART Tx/Rx buffers are configured as FIFOs.
- DMA and CPU operating modes are mutually exclusive for the data/frame transfer on a UART or LIN node. Once a DMA transfer is finished the CPU can manage subsequent accesses.
- Error management must always be executed via the CPU enabling the related error interrupt sources. DMA capability does not provide support for error management. Error management means checking status bits, handling IRQs, and potentially canceling DMA transfers.
- The DMA programming model must be coherent with the TCD setting defined in this document
- When IPG_STOP is requested, SW has to first disable DMATXE/DMARXE channel registers, after the current minor loop finishes (indicated by the clearing of ACTIVE bit in DMA TCD register). This ensures that IPG_STOP_ACK is generated and IP enters STOP mode.

56.4 Memory map and register description

Note: Refer to the LINFlexD configuration section of the Device Configuration chapter for registers implementation per LINFlexD instance.

56.4.1 Memory map

Table 1780 shows the LINFlexD memory map.

Note: In Master mode, the registers IFCR0–IFCR15 are not present.

In Master Mode, read access to IFMI register and read/write access to IFER and IFMR registers would result in bus transfer error.

Table 1780. LINFlexD memory map

Address offset (hex)	Register description	Location
0x00	LIN Control register 1 (LINCR1)	*Section 56.4.2.1*
0x04	LIN Interrupt Enable register (LINIER)	*Section 56.4.2.2*
0x08	LIN Status register (LINSR)	*Section 56.4.2.3*
0x0C	LIN Error Status register (LINESR)	*Section 56.4.2.4*
0x10	UART Mode Control register (UARTCR)	*Section 56.4.2.5*
0x14	UART Mode Status register (UARTSR)	*Section 56.4.2.6*
0x18	LIN Timeout Control Status register (LINTCSR)	*Section 56.4.2.7*
0x1C	LIN Output Compare register (LINOCR)	*Section 56.4.2.8*
0x20	LIN Timeout Control register (LINTOCR)	*Section 56.4.2.9*

Table 1780. LINFlexD memory map (continued)

Address offset (hex)	Register description	Location
0x24	LIN Fractional Baud Rate register (LINFBRR)	*Section 56.4.2.10*
0x28	LIN Integer Baud Rate register (LINIBRR)	*Section 56.4.2.11*
0x2C	LIN Checksum Field register (LINCFR)	*Section 56.4.2.12*
0x30	LIN Control register 2 (LINCR2)	*Section 56.4.2.13*
0x34	Buffer Identifier register (BIDR)	*Section 56.4.2.14*
0x38	Buffer Data Register Least Significant (BDRL)	*Section 56.4.2.15*
0x3C	Buffer Data Register Most Significant (BDRM)	*Section 56.4.2.16*
0x40	Identifier Filter Enable register (IFER)	*Section 56.4.2.17*
0x44	Identifier Filter Match index (IFMI)	*Section 56.4.2.18*
0x48	Identifier Filter Mode register (IFMR)	*Section 56.4.2.19*
0x4C	Identifier Filter Control registers (IFCR0)	*Section 56.4.2.20*
0x50	Identifier Filter Control registers (IFCR1)	*Section 56.4.2.21*
0x54	Identifier Filter Control registers (IFCR2)	*Section 56.4.2.20*
0x58	Identifier Filter Control registers (IFCR3)	*Section 56.4.2.21*
0x5C	Identifier Filter Control registers (IFCR4)	*Section 56.4.2.20*
0x60	Identifier Filter Control registers (IFCR5)	*Section 56.4.2.21*
0x64	Identifier Filter Control registers (IFCR6)	*Section 56.4.2.20*
0x68	Identifier Filter Control registers (IFCR7)	*Section 56.4.2.21*
0x6C	Identifier Filter Control registers (IFCR8)	*Section 56.4.2.20*
0x70	Identifier Filter Control registers (IFCR9)	*Section 56.4.2.21*
0x74	Identifier Filter Control registers (IFCR10)	*Section 56.4.2.20*
0x78	Identifier Filter Control registers (IFCR11)	*Section 56.4.2.21*
0x7C	Identifier Filter Control registers (IFCR12)	*Section 56.4.2.20*
0x80	Identifier Filter Control registers (IFCR13)	*Section 56.4.2.21*
0x84	Identifier Filter Control registers (IFCR14)	*Section 56.4.2.20*
0x88	Identifier Filter Control registers (IFCR15)	*Section 56.4.2.21*
0x8C	Global Control register (GCR)	*Section 56.4.2.22*
0x90	UART Preset Timeout register (UARTPTO)	*Section 56.4.2.23*
0x94	UART Current Timeout register (UARTCTO)	*Section 56.4.2.24*
0x98	DMA Tx Enable register (DMATXE)	*Section 56.4.2.25*
0x9C	DMA Rx Enable register (DMARXE)	*Section 56.4.2.26*

56.4.2 Register description

The following points should be considered for the below mentioned LINFlexD registers:

- Reset values are with-slave/without-slave (master only) format.
- If not specified, then the bit can be configured for both master only and master/slave format; in other words, for both values of generic slave = 0 and slave = 1.

56.4.2.1 LIN Control Register 1 (LINCR1)

LINCR1 consists of control bits used to configure features of the LINFlexD.

Address: 0x0000 Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	CCD(1)	CFD(1)	LASE(1)	AUTOWU(1)	MBL(1)				BF(1)	0	LBKM(1)	MME(1)	SSBL(1)	RBLM(1)	SLEEP	INIT
W																
Reset	0	0	0	0	0	0	0	0	1	0	0	0/1(2)	0	0	1	0

1. This field can be read in any modes and written only in *Initialization* mode.
2. When slave = 0, this field reads '1' and cannot be programmed.

Figure 1777. LIN Control Register 1 (LINCR1)

Table 1781. LINCR1 field descriptions

Field	Description
16 CCD	Calculation disable 0 Checksum calculation is done by hardware. When this bit is reset the LINCFR register is read-only. 1 Checksum calculation is disabled. When this bit is set the LINCFR register is read/write. User can program this register to send a software calculated checksum/CRC (provided CFD is reset). This bit can be written during Initialization mode only. It is read-only in Normal mode.
17 CFD	Checksum field disable 0 Checksum field is sent after the required number of data bytes are sent 1 No checksum field is sent in the frame This bit can be configured during Initialization mode only. It is read-only in Normal mode.
18 LASE	LIN Auto Synchronization Enable 0 Auto synchronization disabled 1 Auto synchronization enabled This bit can be programmed in Initialization mode only. It is read-only in Normal mode. (Note: If generic auto_sync = 0, then this bit will always read a 0).

Table 1781. LINCR1 field descriptions (continued)

Field	Description
19 AUTOWU	Auto Wakeup 0 Sleep bit is cleared by software only 1 Sleep bit gets cleared by hardware whenever WUF bit of LINSR is set This bit can be configured during Initialization mode only. This bit is utilized in UART mode also.
20:23 MBL[3:0]	Master Break Length These bits choose the length of the Sync break to be generated by the master. 0x0 10-bit break length 0x1 11-bit break length 0x2 12-bit break length 0x3 13-bit break length 0x4 14-bit break length 0x5 15-bit break length 0x6 16-bit break length 0x7 17-bit break length 0x8 18-bit break length 0x9 19-bit break length 0xA 20-bit break length 0xB 21-bit break length 0xC 22-bit break length 0xD 23-bit break length 0xE 36-bit (cooling) break length 0xF 50-bit break length These bits can be programmed in Initialization mode only. They are read-only in Normal mode.
24 BF	By-pass filter 0 No IRQ if ID does not match any filter 1 A RX IRQ is generated on ID not matching any filter This bit can be programmed during Initialization mode only. Note: If generic slave = 0 or no_of_filters = 0, then this bit will always read a 1, and cannot be programmed.
25	Reserved
26 LBKM	Loop Back mode 0 Loop Back Mode disabled 1 Loop Back mode enabled Refer to *Section 56.3.2.2*. Note that this bit can be programmed only in Initialization mode. This bit is utilized in UART mode also.
27 MME	Master mode enable 0 Slave Mode 1 Master Mode This bit can be programmed in Initialization mode only. It is read-only in Normal mode. If generic *slave* = 0, then this bit will read a ‘1’ always, and cannot be programmed.

Table 1781. LINCR1 field descriptions (continued)

Field	Description
28 SSBL	Slave Mode Sync Break Length 0 11-bit break length 1 10-bit break length This bit can be programmed in Initialization mode only. It is read-only in Normal mode.
29 RBLM	Receiver Buffer Locked mode 0 Receiver Buffer not locked, next incoming message will overwrite the old one 1 Receiver buffer locked against overrun. Once the buffer is full the next incoming message will be discarded if buffer is not released — in other words, RMB is not reset by software. This bit can be programmed in Initialization mode only. It is read-only in Normal mode. This bit is utilized in UART mode also.
30 SLEEP	Sleep Mode Request This bit is set by software to request LINFlexD to enter Sleep mode. This bit is cleared by software or hardware (if AUTOWU bit in LINCR1 and WUF bit in LINSR are set) to exit sleep mode. This bit is utilized in UART mode also.
31 INIT	Initialization Mode Request The software sets this bit to switch the hardware into Initialization mode. On clearing this bit (and if SLEEP bit is also zero) LINFlexD enters normal mode. This bit is utilized in UART mode also.

56.4.2.2 LIN Interrupt enable register (LINIER)

Address: 0x0004 Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	SZIE	OCIE	BEIE	CEIE	HEIE	0	0	FEIE	BOIE	LSIE	WUIE	DBFIE	DBEIE_TOIE	DRIE	DTIE	HRIE
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1778. LIN Interrupt enable register (LINIER)

Table 1782. LINIER field descriptions

Field	Description
16 SZIE	Stuck at Zero Interrupt Enable 0 No interrupt 1 Interrupt enabled An interrupt is generated if this bit is set and the Stuck at Zero Flag (SZF) in LINESR or UARTSR is set.
17 OCIE	Output Compare Interrupt Enable 0 No interrupt 1 Interrupt generated when OCF bit in LINESR or UARTSR is set
18 BEIE	Bit Error Interrupt Enable 0 No interrupt 1 Interrupt generated when BEF bit in LINESR is set
19 CEIE	Checksum Error Interrupt Enable 0 No interrupt 1 Interrupt enabled An interrupt is generated if this bit is set and the Checksum Error Flag (CEF) is set in LINESR.
20 HEIE	Header Error Interrupt Enable 0 No interrupt 1 Interrupt enabled An interrupt is generated when this bit is set and either of the following flags are set SFEF, SDEF, IDPEF in LINESR are set. **Note:** If generic slave = 0, then this bit will always read a 0 and cannot be programmed.
23 FEIE	Frame Error Interrupt Enable 0 No interrupt 1 Interrupt generated if Frame Error Flag (FEF) bit is set in LINESR or UARTSR
24 BOIE	Buffer Overrun Error Interrupt Enable 0 No interrupt 1 Interrupt enabled An interrupt is generated if this bit is set and the Buffer Overrun Flag (BOF) is set in LINESR or UARTSR.
25 LSIE	LIN state Interrupt enable 0 No interrupt 1 Interrupt generated on entering the following states: Sync Del, Sync Field, Identifier field, Checksum Interrupt is generated only when entering the above fields. This interrupt can mainly be used for debugging purposes. The interrupt has no status flag.
26 WUIE	Wakeup interrupt enable 0 No interrupt 1 Interrupt enabled If this bit is set and the WUF in LINSR or UARTSR is set then an interrupt is generated.

Table 1782. LINIER field descriptions (continued)

Field	Description
27 DBFIE	Data Buffer Full Interrupt enable 0 No interrupt 1 Interrupt enabled An interrupt is generated if this bit is set and the DBFF bit in LINSR is also set.
28 DBEIE_TOIE	Data Buffer Empty Interrupt enable/Timeout Interrupt Enable 0 No interrupt 1 Interrupt enabled An interrupt is generated if this bit is set and LINSR[DBEF] status bit is set (in LIN mode) or if this bit is set and UARTSR[TO] status bit is set (in UART mode).
29 DRIE	Data Reception complete Interrupt enable 0 No interrupt 1 Interrupt enabled An interrupt is generated when this bit is set and Data Received flag (DRF) in LINSR or UARTSR is set.
30 DTIE	Data Transmitted Interrupt enable 0 No interrupt 1 Interrupt enabled An interrupt is generated when this bit is set and Data Transmitted flag (DTF) in LINSR or UARTSR is set.
31 HRIE	Header Received Interrupt 0 No interrupt 1 Interrupt enabled An interrupt is generated when this bit is set and the Header Received flag (HRF) in LINSR is set. **Note:** If generic slave = 0, then this bit will always read a 0, and cannot be programmed.

56.4.2.3 LIN Status Register (LINSR)

This register consists of status bits indicating the state of the LINFlexD hardware.

Address: 0x0008 Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	AUTOSYNC_COMP	RDC		
W													w1c			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	LINS				0	0	RMB	DRBNE	RXBUSY	RDI	WUF	DBFF	DBEF	DRF	DTF	HRF
W							w1c	w1c			w1c	w1c	w1c	w1c	w1c	w1c
Reset	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0

Figure 1779. LIN Status Register (LINSR)

Table 1783. LINSR field descriptions

Field	Description
12 AUTOSYNC_COMP	Autosynchronization Completed This bit is set after autosynchronization is complete and when the LASE bit in LINCR1 register is enabled. Only after this bit is set, the contents of LINIBRR and LINFBRR registers should be read in autosynchronization mode.
13:15 RDC	Receive Data Byte Count RDC contains the number of entries (bytes) in the Receive data buffer in LIN mode. RDCx is a read-only field available for debug purposes. 000 1 byte 001 2 bytes 010 3 bytes 011 4 bytes 100 5 bytes 101 6 bytes 110 7 bytes 111 8 bytes

Table 1783. LINSR field descriptions (continued)

Field	Description
16:19 LINS	LIN state 0x0 Sleep mode LINFlexD is in Sleep mode to save power consumption. 0x1 Init 0x2 Idle This mode is entered when: SLEEP bit and INIT bit are reset by software, Wakeup pulse has been received on RX pin (AUTOWU set), Previous frame transmission/reception has been completed/aborted. 0x3 Sync Break In slave mode, a falling edge followed by a dominant state has been detected. Receiving sync break. In master mode, sync break transmission ongoing. In slave mode upon any error LIN state could be either Idle or Rec Break, depending on last bit detected on LIN_RX. If last bit detected is dominant then Rec_Break, otherwise Idle. 0x4 Sync Del In Slave mode, valid Sync break has been detected (10 bit or 11 bit). Waiting for a rising edge. In Master mode, Sync break transmission has been completed, sync delimiter transmission is ongoing. 0x5 Sync Field In Slave mode, a valid sync Del has been detected (recessive state for at least one bit time). Receiving sync field. In Master mode, sync field transmission ongoing. 0x6 Identifier Field In Slave mode, a valid sync field has been received. Receiving ID field. In Master mode, identifier transmission is ongoing. 0x7 Header Reception/Transmission In Slave mode, a valid header has been received and Identifier field is available in the BIDR. In Master mode, header transmitted. 0x8 Data Reception/Data Transmission In Receiver mode, reception ongoing. In Transmitter mode, response transmission ongoing. 0x9 Checksum Data transmission/reception completed, checksum transmission/reception ongoing. In UART mode Idle, Init, Sleep, and Data Transmission/Reception states are flagged by the LIN status bits.
22 RMB	Release Message Buffer 0 Buffer data is free. Reset by hardware in when in Initialization mode 1 Buffer data ready to be read by software. This bit should be cleared by software after reading the data received in the buffer.
23 DRBNE	Data Reception Buffer Not Empty Flag This bit is set by hardware as soon as the first byte of response has been received and stored in BDRL (when there is at least one data byte in reception buffer). Software should clear it after reading all the buffers. This bit is also reset by hardware in Initialization mode. This flag could be checked by software in case of a response timeout event.
24 RXBUSY	Receiver Busy flag 0 Receiver is idle 1 Reception ongoing In Slave mode after header reception, if DIR bit is reset and reception starts, then this bit is set. In this case user cannot set the DTRQ bit.

Table 1783. LINSR field descriptions (continued)

Field	Description
25 RDI	LIN Receive signal This bit reflects the current status of the Rx pin. **Note:** After reset is released, RDI reflects the actual value of Rx pin.
26 WUF	Wakeup flag This bit is set by hardware when a falling edge is detected on the Rx pin and when: The slave is in Sleep mode The master is in Sleep mode or Idle mode It can be cleared by software. It gets reset by hardware in Initialization mode.
27 DBFF	Data Buffer full flag This bit is set by hardware when the buffer is full (8 bytes received) and DFL > 7. It should be cleared by software. This bit is also reset by hardware in Initialization mode.
28 DBEF	Data Buffer empty flag This bit is set by hardware when the buffer is empty (8 bytes have been transmitted) and DFL > 7. It should be cleared by software after data buffer is refilled by software. Transmission of next eight bytes will not start unless this bit is reset by software. This bit is also reset by hardware in Initialization mode.
29 DRF	Data Reception Completed flag This bit is set by hardware and indicates that data reception has been completed. This flag should be cleared by software. This bit is also reset by hardware in Initialization mode. **Note:** In case framing error or checksum error occurs then this flag is not set.
30 DTF	Data Transmission Completed flag This bit is set by hardware and indicates that data transmission is completed. This flag should be cleared by software. This bit is also reset by hardware in Initialization mode. **Note:** For LIN mode, in case a bit error occurs (and IOBE is reset) then this flag is not set.
31 HRF	Header Received flag This bit is set when the header reception is completed. It should be cleared by software. This bit is set only when: All filters are inactive and Bypass filter (BF) bit is set No match in any filter and Bypass filter (BF) bit is set TX filter match At end of frame or frame aborted, if HRF is still set, it gets reset by hardware. This bit is also reset by hardware in Initialization mode. **Note:** If generic slave = 0, then this bit will always read a 0, and cannot be programmed.

56.4.2.4 LIN Error Status Register (LINESR)

Address: 0x000C Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	SZF	OCF	BEF	CEF	SFEF	SDEF	IDPEF	FEF	BOF	0	0	0	0	0	0	NF
W	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c							w1c
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1780. LIN error status register (LINESR)

Refer to *Section 56.3.2.5: Errors* for detailed description of all errors.

Table 1784. LINESR field descriptions

Field	Description
16 SZF	Stuck at Zero flag This bit is set when there is a stuck-at-zero timeout error. It should be reset by software.
17 OCF	Output Compare Flag 0 No output compare event occurred 1 The content of the counter has matched the content of OCR1 or OCR2 This bit should be cleared by software. If this bit is set, MODE bit in LINTCSR is cleared, and the IOT bit of LINTCSR is set, then LINFlexD moves to Idle state. If the MODE bit in LINTCSR is clear, then OCF gets reset by hardware in Initialization mode; if the MODE bit is set, then OCF maintains its status irrespective of the LIN state.
18 BEF	Bit Error flag This bit is set by hardware when there is a bit error. It should be cleared by software. Reset by hardware in Initialization mode.
19 CEF	Checksum Error flag This bit is set by hardware if the received checksum does not match the hardware-calculated checksum. It should be cleared by software. This error will never occur if CCD or CFD bit of LINCR1 is set. Reset by hardware in Initialization mode.
20 SFEF	Sync Field Error flag This bit is set by hardware when the received Sync Field is inconsistent. It should be cleared by software. Reset by hardware in Initialization mode. **Note:** If generic slave = 0, then this bit will always read a 0, and cannot be programmed.

Table 1784. LINESR field descriptions (continued)

Field	Description
21 SDEF	Sync Delimiter Error flag This bit is set by hardware when the delimiter is too short (in other words, less than one bit time). It should be cleared by software. Reset by hardware in Initialization mode. **Note:** If generic slave = 0, then this bit will always read a 0, and cannot be programmed.
22 IDPEF	ID Parity Error flag This bit is set by hardware when there is an error in the ID parity. It should be cleared by software. **Note:** Header Error Interrupt is triggered for SFEF or SDEF or IDPEF flag is set and HEIE is set. If generic slave = 0, then this bit will always read a 0, and cannot be programmed. For generic slave = 1,this bit is reset by hardware in Initialization mode.
23 FEF	Framing Error flag This bit is set by hardware when there is a framing error (invalid stop bit). It should be cleared by software. Reset by hardware in initialization mode.
24 BOF	Buffer overrun flag This bit is set by hardware when there is a new byte received and RMB bit is not cleared. It can be cleared by software. Reset by hardware in initialization mode.
31 NF	Noise flag This bit is set by hardware when noise is detected in the received character. It should be cleared by software. Reset by hardware in Initialization mode.

56.4.2.5 UART Mode Control Register (UARTCR)

Address: 0x0010 Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	MIS(1)	CSP(1)			OSR(1)				ROSE(1)	NEF(1)(2)			DTU_PCETX(1)	SBUR(1)		WLS(1)
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	TDFL_TFC(2)			RDFL_RFC(3)			RFBM(1)	TFBM(1)	WL1(1)	PC1(1)	RXEN	TXEN	PC0(1)	PCE(1)	WL0(1)	UART(1)
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

1. This field can be read in any modes and written only in *Initialization* mode.
2. When TFBM = 0, the field is read/write; when TFBM = 1, the field is read-only.
3. When RFBM = 0, the field is read/write; when RFBM = 1, the field is read-only.

Figure 1781. UART Mode Control Register (UARTCR)

Table 1785. UARTCR field descriptions

Field	Description
0 MIS	Monitor Idle State 1 UARTCTO monitors the idle state of the reception line. 0 UARTCTO monitors the number of bits to be received. The default value of this bit is 0.
1:3 CSP	Configurable Sample Point (i) These bits will decide the sample point during reduced over sampling (ROSE=1). CSP can take the following range of values for a certain over sampling rate: – OSR 4: CSP 2, 3 – OSR 5: CSP 2, 3, 4 – OSR 6: CSP 3, 4, 5 – OSR 8: CSP NA For any values of CSP other than the ones mentioned in the above table, data sampled is erroneous.
4:7 OSR	Over Sampling Rate These bits are programmable by the user to configure the number of samples taken for a bit when reduced over sampling is enabled (ROSE=1). For proper functionality, OSR can only take values 4, 5, 6, and 8. For any other values start bit of data is not detected by receiver and thus the reception will never start.
8 ROSE	Reduced Over Sampling Enable 0 Each bit is over sampled sixteen times. 1 OSR bits decide the over sampling rate. The default value of this bit is 0.
9:11 NEF	Number of expected frame These bits are used to configure the number of expected frames in UART reception mode. If the DTU bit is set, then the UART timeout counter will be reset after the configured number of frames have been received.
12 DTU_PCETX	Disable Timeout in UART mode 0 Timeout has to be handled by software 1 Timeout in UART mode is disabled after the configured number of data frames are received This bit can be programmed in initialization mode only when the UART bit is set. There is an internal counter that gives the number of frames received (num_of_frames). When num_of_frames equals NEF, Disable Timeout is set and num_of_frames gets reset to zero, restarting the timer and enabling the timeout again.
13:14 SBUR	Stop bits in UART reception mode When the UART is used for transmission and reception we have to set the same number of stop bits in GCR and SBUR. When the UART is used only as receiver, it is enough to set SBUR bits only. 00 1 stop bit 01 2 stop bits 10 3 stop bits 11 Reserved This bit can be programmed in the initialization mode only, when the UART bit is set.

Table 1785. UARTCR field descriptions (continued)

Field	Description
15 WLS	Special Word Length in UART mode 0 This bit is disabled. 1 This bit enables 12-bit + parity bit in reception (UART mode) for MSC (Micro Second Channel upstream frame) support. This bit can be programmed in initialization mode only when the UART bit is set. Parity check is enabled by default in this mode and PC0/1 bits can be used to select the parity control. This bit is given the highest priority in UART reception mode.
16:18 TDFL_TFC	Transmitter Data Field Length/TX FIFO Counter TDFL_TFC defines the number of bytes to be transmitted in UART buffer mode (TFBM = 0). TDFL_TFC is a read/write field. TDFL_TFC[2] is reserved and not implemented. When the UART data length is configured as a halfword (WL = 10 or WL = 11), only the configurations TDFL_TFC = x01 or TDFL_TFC = x11 are allowed. x00 1-byte x01 2-bytes x10 3-bytes x11 4-bytes TDFL_TFC contains the number of entries (bytes) of the Tx FIFO in UART FIFO mode (TFBM = 1). TDFL_TFCx is a read-only field available for debug purposes. 000 empty 001 1-byte 010 2-bytes 011 3-bytes 100 4-bytes Others: Reserved **Note:** TDFL_TFC can be programmed and are significative only when the UART bit is set.
19:21 RDFL_RFC	Reception Data Field Length/RX FIFO Counter RDFL_RFC defines the number of bytes to be received in UART buffer mode (RFBM = 0). RDFL_RFC is a read/write field. Bit 19 is reserved and not implemented. When the UART data length is configured as a halfword (WL = 10 or WL = 11), only the configurations RDFL_RFC = x01 or RDFL_RFC = x11 are allowed. x00 1-byte x01 2-bytes x10 3-bytes x11 4-bytes RDFL_RFC contains the number of entries (bytes) of the Rx FIFO in UART FIFO mode (RFBM = 1). RDFL_RFCx is a read-only field available for debug purposes. 000 Empty 001 1-byte 010 2-bytes/1.5 byte in case of WLS bit setting 011 3-bytes 100 4-bytes/2×1.5 byte in case of WLS bit setting Others: Reserved RDFL_RFC can be programmed and are significative only when the UART bit is set. **Note:** In buffer mode, RDFL_RFC should be programmed to be greater than or equal to NEF (number of expected frames). In FIFO mode, there is no such constraint.

Table 1785. UARTCR field descriptions (continued)

Field	Description
22 RFBM	RFBM Rx FIFO/Buffer mode 0 Rx Buffer mode enabled 1 Rx FIFO mode enabled (mandatory in DMA Rx mode) This bit can be programmed in Initialization mode, only when the UART bit is set.
23 TFBM	Tx FIFO/Buffer mode 0 Tx Buffer mode enabled 1 Tx FIFO mode enabled (mandatory in DMA Tx mode) This bit can be programmed in initialization mode, only when the UART bit is set.
24 WL1	Word Length in UART mode 00 7 bits data + parity 01 8 bits data when PCE = 0 or 8 bits data + parity when PCE = 1 10 15 bits data + parity 11 16 bits data when PCE = 0 or 16 bits data + parity when PCE = 1 This bit can be programmed in Initialization mode only, when the UART bit is set. **Note:** The two-digit binary values are a combination of the fields “WL1” and “WL0” to describe the functionality of word length in UART mode.
25 PC1	Parity Control 00 Parity sent is Even 01 Parity sent is Odd 10 A logical 0 is always transmitted/checked as parity bit 11 A logical 1 is always transmitted/checked as parity bit This bit can be programmed in Initialization mode, only when UART bit is set. **Note:** The two-digit binary values are a combination of the fields “PC1” and “PC0” to describe the functionality of word length in UART mode.
26 RXEN	Receiver Enable 0 Receiver disabled 1 Receiver enabled This bit can be programmed only when the UART bit is set.
27 TXEN	Transmitter Enable 0 Transmitter disabled 1 Transmitter enabled, transmission starts only when this bit is set and Data byte 0 (DATA0) is programmed This bit can be programmed only when UART bit is set.
28 PC0	Parity Control 00 Parity sent is Even 01 Parity sent is Odd 10 A logical 0 is always transmitted/checked as parity bit 11 A logical 1 is always transmitted/checked as parity bit This bit can be programmed in Initialization mode, only when UART bit is set. **Note:** The two-digit binary values are a combination of the fields “PC1” and “PC0” to describe the functionality of word length in UART mode.
29 PCE	Parity Control Enable 0 Parity transmission, reception, and checking disabled 1 Parity transmission, reception, and checking enabled This bit can be programmed in Initialization mode only, when the UART bit is set.

Table 1785. UARTCR field descriptions (continued)

Field	Description
30 WL0	Word Length in UART mode 00 7 bits data + parity 01 8 bits data when PCE = 0 or 8 bits data + parity when PCE = 1 10 15 bits data + parity 11 16 bits data when PCE = 0 or 16 bits data + parity when PCE = 1 This bit can be programmed in Initialization mode only, when UART bit is set. **Note:** The two-digit binary values are a combination of the fields “WL1” and “WL0” to describe the functionality of word length in UART mode.
31 UART	UART Mode 0 LIN mode 1 UART mode This bit can be programmed in Initialization mode only.

56.4.2.6 UART Mode Status Register (UARTSR)

Address: 0x0014 Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	SZF	OCF	PE				RMB	FEF	BOF	RDI	WUF	RFNE	TO	DRF_RFE(1)	DTF_TFF(2)	NF
W	w1c	w1c	w1c				w1c	w1c	w1c	w1c	w1c		w1c			w1c
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

1. When RFBM = 0, the field can be read/cleared by software. Writing 1 clears contents; when RFBM = 1, the field is read-only.
2. When TFBM = 0, the field can be read/cleared by software. Writing 1 clears contents; when TFBM = 1, the field is read-only.

Figure 1782. UART Mode Status Register (UARTSR)

Table 1786. UARTSR field descriptions

Field	Description
16 SZF	Stuck at Zero flag This bit is set by hardware when 100 dominant bits are detected. It should be cleared by software. An interrupt will be generated if the SZIE bit in LINIER is set. This bit will reflect the same value as in LINESR, when in Initialization mode and the UART bit is set.
17 OCF	Output Compare Flag 0 No output compare event occurred 1 The content of the counter has matched the content of LINOCR An interrupt will be generated if the OCIE bit in LINIER is set. This bit will reflect the same value as in LINESR, when in Initialization mode and the UART bit is set. For Baud rate above 1 Mbit/s, this flag is not usable.
18:21 PE	Parity Error flag These bits indicate if there is a Parity Error in the corresponding byte. No interrupt is generated if this error occurs. PE[i] (where i = 0,1,2 or 3) can be equal to: 0 No parity error 1 Parity error in the corresponding received byte This bit will reflect the same value as in LINESR, when in initialization mode and UART bit set. **Note:** Parity is checked only after a complete frame is received. When WL bits = 10 or 11, either PE[0] or PE[2] is only set. – When PE[0] is set, it indicates Parity error in either first or second byte received. – When PE[2] is set, it indicates Parity error in either third or fourth byte received.
22 RMB	Release Message Buffer 0 Buffer data is free 1 Buffer data ready to be read by software This bit should be cleared by software. This bit will reflect the same value as in LINESR, when in Initialization mode and the UART bit is set.
23 FEF	Framing Error flag This bit is set by hardware when there is a framing error (invalid stop bit). It should be cleared by software. It will generate an interrupt if the FEIE bit of LINIER is set. This bit will reflect the same value as in LINESR, when in Initialization mode and the UART bit is set.
24 BOF	FIFO/Buffer overrun flag This bit is set by hardware when there is a new byte received and the RMB bit is not cleared in UART buffer mode. In UART FIFO mode this bit is set when there is a new byte and the Rx FIFO is full. In UART FIFO mode, once Rx FIFO is full, the new received message will be discarded irrespective of the value of the RBLM bit. In UART Rx Buffer mode, if RBLM is set then the new message received will be discarded; if RBLM is reset then the new message will overwrite the buffer. It can be cleared by software writing a 1. An interrupt is generated if the BOIE bit of LINIER is set. This bit will reflect the same value as in LINESR, when in Initialization mode and the UART bit is set.

Table 1786. UARTSR field descriptions (continued)

Field	Description
25 RDI	Receiver Data Input signal This bit reflects the current status of the RX pin.
26 WUF	Wakeup flag This bit is set by hardware when a falling edge is detected on the RX pin in sleep mode. It should be cleared by software. An interrupt will be generated if the WUIE bit in LINIER is set. This bit will reflect the same value as in LINESR when in Initialization mode and the UART bit is set.
27 RFNE	Receive FIFO Not Empty RFNE bit is set by hardware in UART FIFO mode (RFBM = 1), when there is at least one data byte present in the receive FIFO. RFNE is a read-only bit for debugging purposes. This flag can be used by software in case of a timeout event.
28 TO	Timeout This bit is set by hardware when a UART timeout occurs — in other words, the value of UARTCTO becomes equal to the preset value of the timeout (UARTPTO register setting). TO should be cleared by software. The SR bit should be used to reset the receiver fsm to Idle state in case of UART TIMEOUT for UART reception, depending on the application, in both buffer and FIFO mode. An interrupt will be generated when LINIER.DBEIE/TOIE bit is set on the Error interrupt line in UART mode.
29 DRF_RFE	Data Reception Completed Flag/Rx FIFO Empty Flag DRF_RFE is set by hardware in UART buffer mode (RFBM = 0) and indicates that the number of bytes programmed in RDFL have been received. DRF_RFE should be cleared by software. An interrupt will be generated if the DRIE bit in LINIER is set. DRF_RFE bit is set only when the configured number of stop bits are received for the last frame (number of frames is configurable by RDFL bits). DRF_RFE is set irrespective of framing error, parity error or overrun error. This bit will reflect the same value as in LINESR when in Initialization mode and the UART bit is set. DRF_RFE is set by hardware in UART FIFO mode (RFBM = 1) when the RX FIFO is empty. DRF_RFE is a read-only bit for debugging purposes. It is internally used by the DMA RX interface.
30 DTF_TFF	Data Transmission Completed Flag/TX FIFO Full Flag DTF_TFF is set by hardware in UART buffer mode (TFBM = 0) and indicates that data transmission is completed. DTF_TFF should be cleared by software. An interrupt will be generated if the DTIE bit in LINIER is set. This bit will reflect the same value as in LINESR when in Initialization mode and the UART bit is set. DTF_TFF is set by hardware in UART FIFO mode (TFBM = 1) when TX FIFO is full. DTF_TFF is a read-only bit for debugging purposes. It is internally used by the DMA TX interface.
31 NF	Noise flag This bit is set by hardware when noise is detected in the received character. It should be cleared by software. This bit will reflect the same value as in LINESR when in Initialization mode and the UART bit is set. During reduced oversampling (ROSE bit = 1), it is enabled only when OSR = 8.

56.4.2.7 LIN Time-Out Control Status Register (LINTCSR)

This register contains control and status bits for the timeout feature.

Address: 0x0018 Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	MODE(1)	IOT(1)	TOCE	CNT							
W																
Reset	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0

1. This field can be read in any modes and written only in *Initialization* mode.

Figure 1783. LIN Time-Out Control Status Register (LINTCSR)

Table 1787. LINTCSR field descriptions

Field	Description
21 MODE	Time-out counter mode 0 LIN mode 1 Output compare mode This bit can be configured only during initialization.
22 IOT	Idle on timeout 0 LIN state machine does not reset to Idle on timeout 1 LIN state machine resets to Idle on timeout event This feature is applicable only when MODE bit in LINTCSR is cleared.
23 TOCE	Time-out counter enable 0 Time-out counter disable. OCF flag is not set on an output compare event. 1 Time-out counter enable. OCF flag is set if an output compare event occurs. TOCE is always configurable by software in Initialization mode. If LIN state is other than INIT and if timer is configured in LIN mode, then hardware takes control of TOCE.
24:31 CNT	Counter Value These bits reflect the value of a free-running counter used for timeout. **Note:** For proper functionality of this counter, LINIBRR should be greater than or equal to 5. This counter increments once in every bit duration, as per the programmed bit rate. The counter starts as soon as the IP comes out of reset and increments based on the slowest baud rate possible (LINIBRR = FFFFFh), until the user programs LINIBRR and LINFBRR with the desired values.

56.4.2.8 LIN Output Compare Register (LINOCR)

This register contains the value to be compared to the count value in LINTOCR register. This register is writable by software only in Output Compare Mode.

Address: 0x001C Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	OC2								OC1							
W																
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Figure 1784. LIN Output Compare Register (LINOCR)

Table 1788. LINOCR field descriptions

Field	Description
16:23 OC2	Output compare value 2 When MODE bit = 0 in LINTCSR register: This field is loaded by HW, with response timeout calculated based on RTO value in LINTOCR register and CNT value in LINTCSR register. When MODE bit = 1 in LINTCSR register: This field can be used as output compare register, upto bit rates of 1 Mbit/s.
24:31 OC1	Output compare value 1 When MODE bit = 0 in LINTCSR register: This field is loaded by HW, with header timeout calculated based on HTO value in LINTOCR register and CNT value in LINTCSR register. When MODE bit = 1 in LINTCSR register: This field can be used as output compare register, upto bit rates of 1 Mbit/s. **Note:** OC1 field can be used as output compare register only in LIN slave mode.

56.4.2.9 LIN Time-Out Control Register (LINTOCR)

Address: 0x0020 Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	RTO				0	HTO						
W																
Reset	0	0	0	0	1	1	1	0	0	0	0(1)/1	1(1)/0	1	1	0	0

1. This reset value is valid only in Master mode (slave = 0).

Figure 1785. LIN Time-Out Control Register (LINTOCR)

Table 1789. LINTOCR field descriptions

Field	Description
20:23 RTO	Response timeout value This is the response timeout duration (in bit time) for 1 byte. The reset value is 0xE = 14, corresponding to $T_{Response_Maximum} = 1.4 * T_{Response_Nominal}$
25:31 HTO	Header timeout value This register contains the header timeout duration (in bit time). This register can be written only for Slave mode. The reset value is 0x2C = 45, corresponding to $T_{Header_Maximum}$ in the LIN specification. If Master mode is enabled then these bits will always reflect 0x1C = 28 (1.4 × 10 bits of sync + 1.4 × 10 bits of ID). For slave, these bits should be programmed without considering 11 bits of break.

56.4.2.10 LIN Fractional Baud Rate Register (LINFBRR)

This register consists of bits that decide the fractional part of the LIN Baud Rate. It can be programmed only in Initialization mode.

Note: When LASE bit is set, this register should be read only after AUTOSYNC_COMP bit in LINSR register is set to obtain the correct value.

This register cannot be used when reduced oversampling is enabled (ROSE bit = 1)

Address: 0x0024 Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	FBR(1)			
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

1. This field can be read in any modes and written only in *Initialization* mode.

Figure 1786. LIN Fractional Baud Rate Register (LINFBRR)

Table 1790. LINFBRR field descriptions

Field	Description
28:31 FBR	Fractional Baud rates 0x0 Fraction (LDIV): 0 0x1 Fraction (LDIV): 1/16 0x2 Fraction (LDIV): 2/16 0x3 Fraction (LDIV): 3/16 0x4 Fraction (LDIV): 4/16 0x5 Fraction (LDIV): 5/16 0x6 Fraction (LDIV): 6/16 0x7 Fraction (LDIV): 7/16 0x8 Fraction (LDIV): 8/16 0x9 Fraction (LDIV): 9/16 0xA Fraction (LDIV): 10/16 0xB Fraction (LDIV): 11/16 0xC Fraction (LDIV): 12/16 0xD Fraction (LDIV): 13/16 0xE Fraction (LDIV): 14/16 0xF Fraction (LDIV): 15/16

56.4.2.11 LIN Integer Baud Rate Register (LINIBRR)

This register consists of control bits that decide the baud rate along with the LINFBRR. It can be programmed only in Initialization mode.

Note: When LASE bit is set, this register should be read only after AUTOSYNC_COMP bit in LINSR register is set to obtain the correct value.

Address: 0x0028 Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	IBR(1)			
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	IBR(1)															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

1. This field can be read in any modes and written only in *Initialization* mode.

Figure 1787. LIN Integer Baud Rate Register (LINIBRR)

Table 1791. LINIBRR field descriptions

Field	Description
12:31 IBR	Integer Baud rates These bits along with the fractional baud rate bits decide the LIN baud rate. 0x00000 Mantissa (LDIV): LIN clock disabled 0x00001 Mantissa (LDIV): 1 ... 0xFFFFE Mantissa (LDIV): 1048574 0xFFFFF Mantissa (LDIV): 1048575

56.4.2.12 LIN Checksum Field Register (LINCFR)

*Note: There is a delay between 4 to 6 clock cycles of PBRIDGEx_CLK for the internal checksum's value (which is clocked with LIN_CLK/16 * LDIV) to reflect on LINCFR.*

This register consists of checksum bits.

Address: 0x002C Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	CF							
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1788. LIN Checksum Field Register (LINCFR)

Table 1792. LINCFR field descriptions

<table>
<tr><th>Field</th><th>Description</th></tr>
<tr><td>24:31
CF</td><td>Checksum bits
When the LINCR1[CCD] bit is reset these bits are read-only and are calculated by hardware. When the LINCR1[CCD] bit is set, these bits can be written by software.
<table>
<tr><th>LINCR1[CFD]</th><th>LINCR1[CCD]</th><th>LINCHKSUM Read/write</th><th>Checksum sent</th></tr>
<tr><td>1</td><td>1</td><td>read/write</td><td>None</td></tr>
<tr><td>1</td><td>0</td><td>read-only</td><td>None</td></tr>
<tr><td>0</td><td>1</td><td>read/write</td><td>Programmed checksum</td></tr>
<tr><td>0</td><td>0</td><td>read-only</td><td>Calculated checksum</td></tr>
</table>
</td></tr>
</table>

56.4.2.13 LIN Control Register 2 (LINCR2)

This register includes control status bits related to buffer operations.

Address: 0x0030 Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	TBDE(1)	IOBE(1)	IOPE(1)	WURQ(2)	DDRQ(2)	DTRQ(2)	ABRQ(2)	HTRQ(2)	0	0	0	0	0	0	0	0
W																
Reset	0	1	0(3)/1	0	0	0	0	0	0	0	0	0	0	0	0	0

1. This field can be read in any modes and written only in Initialization mode.
2. This field can be read/set by software.
3. When slave = 0, reset value is '0' and the this field cannot be programmed.

Figure 1789. LIN Control Register 2 (LINCR2)

Table 1793. LINCR2 field descriptions

Field	Description
16 TBDE	Two Bit delimiter bit 0 Delimiter length in break field is 1 bit 1 Delimiter length in break field is 2 bits This bit can be set in Initialization mode only.
17 IOBE	Idle on Bit Error 0 Bit Error does not reset LIN state machine 1 Bit Error resets LIN state machine This bit can be set in Initialization mode only.
18 IOPE	Idle on Identifier Parity Error 0 Parity Error does not reset LIN state machine 1 Parity Error resets LIN state machine This bit can be set in Initialization mode only. **Note:** If generic slave = 0, then this bit will always read a 0, and cannot be programmed.
19 WURQ	Wakeup Generate Request Setting this bit will generate a wakeup pulse. It is reset by hardware when the wakeup character has been transmitted. The character sent during wakeup is copied from BDRL (DATA0). Note that this bit cannot be set in Sleep mode — software has to exit Sleep mode before setting this bit. Bit Error is not checked when transmitting the wakeup request.
20 DDRQ	Data Discard request Set by software to stop data reception if the frame does not concern the node. This bit is reset by hardware once LINFlexD ignores the response and moves to Idle state. For LIN slave this bit can be set only when HRF bit is set and Identifier is software-filtered.
21 DTRQ	Data Transmission Request Set by software in slave mode to request the transmission of the LIN Data field stored in the Buffer data register. This bit can be set only when the HRF bit is set (to ensure that data transmission is requested only after a header reception). Cleared by hardware when the request has been completed, or on abort request or error condition. In Master mode, this bit is set by hardware when the DIR bit is set and header transmission is complete.
22 ABRQ	Abort Request Set by software to abort the current transmission. Cleared by hardware when the transmission has been aborted. LINFlexD aborts the transmission at the end of the current bit. This bit can abort a wakeup request also and can be used in UART mode also.
23 HTRQ	Header Transmission Request Set by software to request the transmission of the LIN Header. Cleared by hardware when the request has been completed or on abort request. This bit has no effect in UART mode. **Note:** In master mode, if both HTRQ and ABRQ are set at the same time then ABRQ has no effect. Similarly, in slave mode after header reception, if DTRQ and ABRQ are simultaneously set then ABRQ has no effect.

56.4.2.14 Buffer Identifier Register (BIDR)

This register contains the bits which provide information about the identifier of the transaction and other related information.

Note: All the fields (ID, CSS, DIR, DFL) of the BIDR register must be updated when an ID filter (enabled) in Slave mode (Tx or Rx) matches the ID received.

Address: 0x0034 Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	DFL						DIR	CCS	0	0	ID					
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1790. Buffer Identifier Register (BIDR)

Table 1794. BIDR field descriptions

Field	Description
16:21 DFL	Data Field Length Number of data bytes in the response part of the frame. DFL[5:0] = Number of data bytes – 1 **Note:** DFL[5:3] is provided for extended frames. Normally LIN mode will use DFL[2:0]. Identifier filters are now compatible with DFL[5:0] also.
22 DIR	Direction This bit controls the direction of the data field. 0 LINFlexD receives the data and copies them in the BDRs 1 LINFlexD transmits the data from the BDRs
23 CCS	Classic Checksum This bit controls the type of checksum applied on the current message. 0 Enhanced Checksum covering Identifier and Data fields. This is compatible with LIN specification rev. 2.0 and higher. 1 Classic Checksum covering Data field only. This is compatible with LIN specification 1.3 and lower.
26:31 ID	Identifier Identifier part of the identifier field without the identifier parity. This field can be written only in Master mode (MME = ‘1’).

56.4.2.15 Buffer Data Register Least Significant (BDRL)

This register is a part of an 8-byte data buffer.

Address: 0x0038 Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	DATA3								DATA2							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	DATA1								DATA0							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1791. Buffer Data Register Least Significant (BDRL)

Table 1795. BDRL field descriptions

Field	Description
0:7 DATA3	Data Byte 3 Data byte 3 of the data field
8:15 DATA2	Data Byte 2 Data byte 2 of the data field
16:23 DATA1	Data Byte 1 Data byte 1of the data field
24:31 DATA0	Data Byte 0 Data byte 0 of the data field

56.4.2.16 Buffer Data Register Most Significant (BDRM)

This register is a part of an 8-byte data buffer.

Address: 0x003C Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	DATA7								DATA6							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	DATA5								DATA4							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1792. Buffer Data Register Most Significant (BDRM)

Table 1796. BDRM field descriptions

Field	Description
0:7 DATA7	Data Byte 7 Data byte 7 of the data field
8:15 DATA6	Data Byte 6 Data byte 6 of the data field
16:23 DATA5	Data Byte 5 Data byte 5 of the data field
24:31 DATA4	Data Byte 4 Data byte 4 of the data field

56.4.2.17 Identifier Filter Enable Register (IFER)

This register enables/disables a particular filter.

Address: 0x0040 Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	FACT(1)															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

1. This field can be read in any modes and written only in *Initialization* mode.

Figure 1793. Identifier Filter Enable Register (IFER)

Table 1797. IFER field descriptions

Field	Description
16:31 FACT	Filter active The software sets the bit FACT[x] to activate the filter x in Identifier list mode. 1. In Identifier mask mode, FACT (2*n*+1) have no effect on the corresponding filters as they act as mask for the Identifier 2*n*. 2. The length of this field depends on the value of no_of_filters. 3. The register diagram depicts the maximum no_of_filters, which can be up to 16. **Note:** Refer to device configuration chapter to see the number of filters used in the device.

56.4.2.18 Identifier Filter Match Index (IFMI)

This register contains the index corresponding to the received ID. It can be used to read or write the data directly in RAM.

Address: 0x0044 Access: User read

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	IFMI				
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1794. Identifier Filter Match Index (IFMI)

Table 1798. IFMI field descriptions

Field	Description
27:31 IFMI	Filter match index Upon a filter match with xth filter – IFMI[4:0] = x+1. On no match IFMI is equal to 00h. This register contains the index corresponding to the received identifier. It can be used to directly write or read the data in SRAM (refer to *Section 56.3.2.4* for more details).

56.4.2.19 Identifier Filter Mode Register (IFMR)

This register configures the modes of filters.

Address: 0x0048 Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	IFM(1)							
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

1. This field can be read in any modes and written only in *Initialization* mode.

Figure 1795. Identifier Filter Mode Register (IFMR)

Table 1799. IFMR field descriptions

Field	Description
24:31 IFM	Filter mode 0 Filters 2*n* and 2*n*+1 are in identifier list mode 1 Filters 2*n* and 2*n*+1 are in mask mode, where filter 2*n*+1 is the mask for filter 2*n*

56.4.2.20 Identifier Filter Control Register (IFCR2*n*)

This register is read-only in normal mode and can be programmed only in Initialization mode. This register acts as a filter in both Identifier list and Identifier mask modes.

Address: 0x4C+ *n**0x8 (*n* = 0 to (no_of_filters(2)/2–1)) Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	DFL(1)						DIR(1)	CCS(1)	0	0	ID(1)					
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

1. This field can be read in any modes and written only in *Initialization* mode.
2. Refer to the Device Configuration chapter to see the number of filters used in this device.

Figure 1796. Identifier Filter Control Register (IFCR2n)

Table 1800. IFCR2*n* field descriptions

Field	Description
16:21 DFL	Data Field Length Number of data bytes in the response part of the frame. DFL[5:0] = Number of data bytes - 1
22 DIR	Direction This bit controls the direction of the data field. 0 LINFlexD receives data and copies to the BDR registers 1 LINFlexD transmits data from the BDR registers
23 CCS	Classic Checksum This bit controls the type of checksum applied on the current message. 0 Enhanced Checksum covering Identifier and Data fields. This is compatible with LIN specification rev. 2.0 and higher. 1 Classic Checksum covering Data field only. This is compatible with LIN specification 1.3 and lower.
26:31 ID	Identifier Identifier part of the identifier field without the identifier parity.

56.4.2.21 Identifier Filter Control Register (IFCR2*n*+1)

This register is read-only in normal mode and can be programmed only in Initialization mode. This register acts as a filter in Identifier list mode but acts as a mask for IFCR2*n* in Identifier mask mode.

Address: 0x50+ *n**0x8 (*n* = 0 to (no_of_filters(2)/2–1)) Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	DFL(1)						DIR(1)	CCS(1)	0	0	ID(1)					
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

1. This field can be read in any modes and written only in *Initialization* mode.
2. Refer to the Device Configuration chapter to see the number of filters used in this device.

Figure 1797. Identifier Filter Control Register (IFCR2n+1)

Table 1801. IFCR2*n*+1 field descriptions

Field	Description
16:21 DFL	Data Field Length Number of data bytes in the response part of the frame. DFL[5:0] = Number of data bytes – 1
22 DIR	Direction This bit controls the direction of the data field. 0 LINFlexD receives data and copies to the BDR registers 1 LINFlexD transmits data from the BDR registers
23 CCS	Classic Checksum This bit controls the type of checksum applied on the current message. 0 Enhanced Checksum covering Identifier and Data fields. This is compatible with LIN specification rev. 2.0 and higher. 1 Classic Checksum covering Data field only. This is compatible with LIN specification 1.3 and lower.
26:31 ID	Identifier Identifier part of the identifier field without the identifier parity.

56.4.2.22 Global Control Register (GCR)

This register is read-only in Normal mode and can be programmed only in Initialization mode. This is a global control register — in other words, the register configuration will be applied in LIN mode as well as in UART mode.

Address: 0x8C Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	TDFBM(1)	RDFBM(1)	TDLIS(1)	RDLIS(1)	STOP(1)	SR(2)
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

1. This field can be read in any modes and written only in *Initialization* mode.
2. This field is read 0 by software.

Figure 1798. Global Control Register (GCR)

Table 1802. GCR field descriptions

Field	Description
26 TDFBM	Transmit data first bit MSB This bit controls the first bit of transmit data (payload only) as MSB/LSB in both UART and LIN modes. 0 The first bit of transmitted data is LSB — in other words, the first bit transmitted is mapped on LSB bit (BDR (0), BDR (8), BDR (16), BDR (24)) 1 The first bit of transmitted data is MSB — in other words, the first bit transmitted is mapped on MSB bit (BDR (7), BDR (15), BDR (23), BDR (31))
27 RDFBM	Received data first bit MSB This bit controls the first bit of received data (payload only) as MSB/LSB both in UART and LIN modes. 0 The first bit of received data is LSB – in other words, the first bit received is mapped on LSB bit (BDR (0), BDR (8), BDR (16), BDR (24)) 1 The first bit of received data is MSB – in other words, the first bit received is mapped on MSB bit (BDR (7), BDR (15), BDR (23), BDR (31))
28 TDLIS	Transmit data level inversion selection This bit controls the data inversion of transmitted data (payload only) in both UART and LIN modes. 0 Transmitted data is not inverted 1 Transmitted data is inverted
29 RDLIS	Received data level inversion selection This bit controls the data inversion of received data (payload only) in both UART and LIN modes. 0 Received data is not inverted 1 Received data is inverted

Table 1802. GCR field descriptions (continued)

Field	Description
30 STOP	1/2 stop bit configuration This bit controls the number of stop bit transmitted data in both UART and LIN modes. The stop bit is configured for all the fields (Delimiter, Sync, ID, Checksum, Payload). 0 1 stop bit 1 2 stop bits
31 SR	Soft reset SR executes a soft reset of the LINFlexD controller (FSMs, FIFO pointers, counters, timers, status and error registers) without modifying the configuration registers when a 1 write operation is performed. This bit should be cleared by software to perform further operations (this bit is not cleared by hardware). This bit is always read as 0. The following register fields are reset by SR: LINSR: All fields except RXbusy and AUTOSYNC_COMP LINESR: All fields LINTCSR: Only CNT[0:7] UARTSR: All fields except RFE & TFFt UARTCR: Only TFC & RFC UARTCTO: All fields

56.4.2.23 UART Preset Timeout Register (UARTPTO)

This register contains the preset value of the timeout register in UART mode and is programmed according to the number of bits to be received or to monitor the idle state of the reception line. This register can be written by software any time.

Address: 0x8C + 0x04 Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	PTO											
W																
Reset	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1

Figure 1799. UART Preset Timeout Register (UARTPTO)

Table 1803. UARTPTO field descriptions

Field	Description
20:31 PTO	Preset Timeout PTO defines the preset value of timeout counter. A value of 0, 1 or 2 is forbidden, otherwise the UARTSR[TO] status bit is immediately set. Refer to the UARTCTO register.

56.4.2.24 UART Current Timeout Register (UARTCTO)

This register contains the current timeout value in UART mode, and is used in conjunction with the UARTPTO register (refer to *Section 56.4.2.23*) to monitor the number of bits received by UART or to monitor the idle state of the reception line. UART timeout works in both CPU and DMA modes.

The timeout counter:

- Starts at zero and counts upward
- Is clocked with LIN_CLK / (16 * LDIV) synchronized to PBRIDGEx_CLK (when ROSE = 0)
- Is clocked with LIN_CLK / (OSR * IBRR) synchronized to PBRIDGEx_CLK (when ROSE = 1)
- Is automatically enabled when UARTCR[RXEN] = 1

*Note: Due to this synchronisation, UARTCTO reflects the internal counter's value (which is clocked with LIN_CLK/16 * LDIV when ROSE = 0 or LIN_CLK/OSR * IBRR when ROSE = 1) which was present on it, before 4 to 6 clock cycles of PBRIDGEx_CLK.*

It is reset when:

- Number of frames received is equal to NEF bits
- UARTCTO becomes equal to UARTPTO-1
- Whenever UARTPTO is written
- When DRF is set and DTU bit = 1

Address: 0x8C + 0x08 Access: User read

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	CTO											
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1800. UART Current Timeout Register (UARTCTO)

Table 1804. UARTCTO field descriptions

Field	Description
20:31 CTO	Current Timeout CTO defines the current value of the timeout counter. CTO is a read-only field. CTO is reset every time UARTPTO is re-initialized, or UARTCTO = UARTPTO, or by hard/soft reset. When the CTO value matches the preset value (UARTPTO), the status bit UARTSR[TO] is set.

56.4.2.25 DMA Tx Enable Register (DMATXE)

This register enables the DMA TX interface. This register can be written and read by software any time.

Address: 0x8C + 0x0C Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	DTE															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1801. DMA Tx Enable Register (DMATXE)

Table 1805. DMATXE field descriptions

Field	Description
(32-2^TX_CH_NUM):31 DTE[(2^TX_CH_NUM-1):0]	DMA Tx channel Y enable 0 DMA Tx channel Y disabled 1 DMA Tx channel Y enabled **Note:** The actual size of the register DMATXE depends on the value of the static parameter TX_CH_NUM. When DMATXE = 0x00000000, the DMA TX interface FSM is forced (soft reset) in Idle state. Refer to the device configuration chapter for the value of TX_CH_NUM used in this device.

56.4.2.26 DMA Rx Enable Register (DMARXE)

This register enables the DMA RX interface. This register can be written and read by software any time.

Address: 0x8C + 0x10 Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	DRE															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1802. DMA Rx Enable Register (DMARXE)

Table 1806. DMARXE field descriptions

Field	Description
(32–2^RX_CH_NUM):31 DRE[(2^RX_CH_NUM-1):0]	DMA Rx channel Y enable 0 DMA Rx channel Y disabled 1 DMA Rx channel Y enabled **Note:** The actual size of the register DMARXE depends on the value of the static parameter RX_CH_NUM. When DMARXE = 0x00000000, the DMA RX interface FSM is forced (soft reset) in Idle state. Refer to the device configuration chapter for the value of RX_CH_NUM used in this device.

56.5 Programming considerations


The next subsections describe the various configurations in which the LINFlexD module can be used.

56.5.1 Master node

LINFlexD acts as Master when the MME bit is set.


56.5.1.1 Transmitter

Figure 1803. Master node: transmitter configuration



56.5.1.2 Receiver

Figure 1804. Master node: receiver configuration



56.5.1.3 Transmitter, Bit Error

Figure 1805. Master node: transmitter, bit error configuration






Figure 1806. Master node: transmitter, checksum error configuration



56.5.1.4 Receiver, Checksum Error


Figure 1807. Master node: receiver, checksum error configuration



56.5.2 Slave node

56.5.2.1 Transmitter (no identifier filters)

Figure 1808. Slave node: transmitter (no identifier filters) configuration



56.5.2.2 Receiver (no identifier filters)

Figure 1809. Slave node: receiver (no identifier filters) configuration






Figure 1810. Slave node: receiver (no identifier filters) configuration




56.5.2.3 No filters, transmitter, bit error

Figure 1811. Slave node: No filters, transmitter, bit error configuration



56.5.2.4 No filters, receiver, checksum error


Figure 1812. Slave node: No filters, receiver, checksum error configuration



56.5.2.5 At least one TX filter, BF is reset, ID matches filter


This configuration can be used in case slave never receives data, for example, sensor.

Figure 1813. Slave node: one TX filter configuration




56.5.2.6 At least one RX filter, BF reset, ID matches filter

Figure 1814. Slave node: one RX filter configuration



56.5.2.7 RX only, TX only, RX & TX filters, ID not matching filter, BF reset

Figure 1815. RX only, TX only, RX & TX filters configuration



56.5.2.8 TX filter, BF is set

This configuration is used when:

- All TX IDs are handled by filters.
- There are not enough other filters to handle all reception IDs.

Figure 1816. TX filter, BF is set configuration: ID has matched





Figure 1817. TX filter, BF is set configuration: ID not matched



56.5.2.9 RX filter, BF is set

Figure 1818. RX filter, BF is set configuration: ID matched




Figure 1819. RX filter, BF is set configuration: ID not matched (ID is Rx)





Figure 1820. RX filter, BF is set configuration: (ID is Tx)



56.5.2.10 TX filter, RX filter, BF set

This configuration is used when:

- There are not enough filters.
- The filters are used for most frequently used IDs to reduce CPU usage.

Figure 1821. TX filter, RX filter, BF set configuration: (ID matched)




Figure 1822. TX filter, RX filter, BF set configuration: (ID matched + 1)





Figure 1823. TX filter, RX filter, BF set configuration: (ID not matched, RX/TX Int.)



56.5.3 Extended frames

Figure 1824. Extended frames (TX Interrupt)





Figure 1825. Extended frames (RX Interrupt)



56.5.4 Timeout

Master Node: Response (during reception only) and frame timeout are checked.

Slave Node: Header, Response (during reception only), and frame timeout are checked.

Figure 1826. Response timeout






Figure 1827. Header timeout



56.5.5 UART mode

Figure 1828. UART mode configuration



56.5.6 Interrupts


Table 1807. Interrupts

Interrupt event	Event flag	Enable control bit	Interrupt vector
Stuck at zero	SZF	SZIE	Error
Output compare	OCF	OCIE	Error
Bit error	BEF	BEIE	Error
Checksum error	CEF	CEIE	Error
Header error	SFEF or SDEF or IDPEF	HEIE	Error
Frame error	FEF	FEIE	Error
Buffer overrun error	BOF	BOIE	Error
UART timeout error	TO	TOIE	Error
LIN state	Sync Del, Sync Field, Identifier Field, or Checksum Field	LSIE	Rx
Wakeup	WUF	WUIE	Rx
Data buffer full	DBFF	DBFIE	Rx

Table 1807. Interrupts (continued)

Interrupt event	Event flag	Enable control bit	Interrupt vector
Data buffer empty	DBEF	DBEIE	Tx
Data reception complete	DRF	DRIE	Rx
Data transmitted	DTF	DTIE	Tx
Header received	HRF	HRIE	Rx
Header received	HRF	HRIE	Tx (if there is a filter match for Tx identifier)

Figure 1829. Interrupt diagram



57 Secure Digital and MultiMediaCard controller (SDMMC)

57.1 Features

57.1.1 General description

The 3MCR (multi card reader) controller is an advanced host controller compliant with MMC specification version 4.51 and SD Host Controller standard specification version 3.0.

The 3MCR controller handles MMC/SD/SDIO protocols at transmission level, packing data, adding cyclic redundancy check (CRC), start/end bit, and checking for transaction format correctness.

The 3MCR controller provides programmed IO method and DMA data transfer method. In programmed IO method, the host processor transfers data using the Buffer data port register. Host controller supports both SDMA and ADMA2. ADMA2 is enabled by user using programming bit. DMA allows a peripheral to read or write memory without intervention from the CPU. The 3MCR host controller's host controller System address register points to the first data address, and data is then accessed sequentially from that address.

57.1.2 Key features

- Compliance
  - MMC specification version 4.51
  - SD Host Controller standard specification version 3.00
  - SDIO Card specification version 3.0
  - SD Memory Card specification version 3.01
  - SD Memory Card Security specification version 1.01
- System/Host interface
  - Data transfer using PIO mode on the host bus slave interface, using DMA mode on the host bus master interface
  - System/Host interface clock frequency is 100 MHz (max)
- MMC card interface
  - EMMC card clock frequency is 50 MHz
  - Up to 400 Mbits (50 Mbytes) per second data rate using 8 bit parallel data lines (mmc8 bit SDR mode)
  - Up to 800 Mbits (100 Mbytes) per second data rate using 8 bit parallel data lines (mmc8 bit DDR mode)
  - Transfers the data in 1 bit, 4 bit and 8 bit modes and SPI mode
  - Cyclic redundancy check CRC7 for command and CRC16 for data integrity
  - Supports MMC plus and MMC mobile
- SD/ SDIO card interface
  - Host clock rate variable between 0 and 50 MHz
  - Transfers the data in 1 bit and 4 bit SD modes and SPI mode
  - Transfers the data in High and Default speed modes
  - Up to 200 Mbits (25 Mbytes) per second data rate in High speed mode
  - Cyclic Redundancy Check CRC7 for command and CRC16 for data integrity
  - Variable-length data transfers
  - Performs Read Wait control, Suspend/Resume operation SDIO CARD
  - Designed to work with I/O cards, Read Only cards and Read/Write cards
  - Supports Read Wait control, Suspend/Resume operation
- Miscellaneous
  - Handle the FIFO overrun and underrun condition by stopping eMMC card clock


57.2 Architecture

This chapter describes the architecture and block diagram of 3MCR controller.

57.2.1 Block diagram

The block diagram of 3MCR controller is shown in *Figure 1830*.

Figure 1830. 3MCR controller



57.2.2 Host controller core block description

The 3MCR host controller contains the major part of the design under 3MCR host controller core which contains the following blocks.

57.2.2.1 Host interface (master/target)

The 3MCR host controller interfaces to the system bus using AHB master and AHB target interface.

The target bus is used to access the registers inside the host controller. Also when operating in PIO mode, the driver can access the Data port register through this interface. This is the PIO method in which the host driver transfers data using the Buffer data port register. The target bus supports only single transfer access (no burst support) and only one outstanding read/write transaction.

The master bus is used by the DMA controller (when using SDMA or ADMA2 modes). The DMA controller uses the master DMA interfaces to transfer data between the internal block buffer and the system memory and vice-versa. The DMA controller also uses the master interface to fetch the descriptors while operating in ADMA2 mode.

57.2.2.2 Host controller register set

The host controller registers are dword accessible from the target interface. The host controller register set also implements the Data port register for the PIO mode transfers. The register set provides the control signals to rest of the blocks in design and monitors the status signals from the blocks to set interrupt status bits and eventually generate interrupt signal to the host bus.

The host controller register set acts as the bridge between host CPU and host controller.

The 3MCR controller registers are programmed by the host processor through host target interface. Interrupts are generated to the host processor based on the values set in the Interrupt status and Interrupt enable registers.

SDMMC IP does not provide error response for the accesses to reserved addresses. Also, it does not provide error response for the write accesses to read only registers or vice versa.

57.2.2.3 PIO/DMA controller

The PIO/DMA controller module implements the SDMA and ADMA2 engines as defined in the host controller specification and maintains the block transfer counts for PIO operation. It interacts with the registers set and starts the DMA engine when a command with data transfer is involved.

The DMA controller interfaces to the host master module to generate transfers and on the other side it interfaces with the block buffer to store/fetch block data. The DMA controller implements a separate DMA for SDMA operation and separate DMA for the ADMA2 operation. In addition, it implements host transaction generator that generates controls for the host master interface module.

57.2.2.4 Block buffer

The host controller uses a dual port block buffer (read/write on both ports) that is used to store the block data during data transfers. The size of the block buffer is 1 Kbyte, so that it can accommodate up to two 512B blocks. The block buffer uses circular buffer architecture. One side of the block buffer is interfaced with the DMA controller and operates on the host clock. The other side of the block buffer interfaces with control logic and operates on SDMMC card clock.

During a write transaction (data transferred from system processor to SDMMC card), the data is fetched from the system memory and is stored in the block buffer. When a block of data is available, the control logic will transfer it onto the SDMMC interface. The DMA controller continues to fetch additional block of data when the block buffer has space.

During a read transaction (data transferred from SDMMC card to system processor), the data from SDMMC card will be written in to block buffer and at the end when the CRC of the block is valid, the data is committed. When a block of data is available, then the DMA controller transfers this data to the system memory. The control logic meanwhile receives the next block of data provided there is space in the block buffer. If the host controller cannot accept any data from SDMMC card, then it will stop the data transfer from card by stopping the clock.

Note: As the block buffer size is twice that of the block size, the block buffer behaves like a ping-pong buffer.

57.2.2.5 Clock generator

The clock generator module generates interface clock from the reference clock, based on the controls programmed in the Clock control register. These includes clock divider value and clock enable. The outputs from this module are the SDMMCCTRL_CLK and the SDMMCCARD_CLK. The SDMMCCTRL_CLK is used by the control logic and the SDMMCCARD_CLK connected to the output clock pin of SDMMC interface. This module also generates system resets to various clock domains.

57.2.2.6 Timeout control

The timeout control logic implements the timeout check between block transfers. It uses the contents of the Timeout control register to implement timeout between blocks. This module operates under the control of the transmit control and receive control modules (based on

direction). When the timeout is detected the event is reported to transmit control or receive control module.

57.2.2.7 Command control

The command control module generates the command sequence on the CMD line of the SDMMC interface for every new command programmed by the software.

The command control module also implements the response reception and checking the validity of the response. It uses the response type field to determine the length of the response and the presence of CRC7 field. The response is received on the receive clock (which is the looped back clock). Once the response is received the contents of the response (start bit, command index, CRC7, end bit) are verified and response status is forwarded to the register set module for setting various status bits. It also implements the timeout check on the response reception to make sure that the response is received with in the defined time (5 or 64 clocks based on command type). The received response is then stored into appropriate bit position in the Response register.

The command control module generates controls to the transmit control and receive control based on the transfer direction.

The command control module also generates auto command (AutoCMD12 or AutoCMD23) when enabled.

57.2.2.8 Transmit control

The transmit control module is used for write transfers for transferring data to the card. Once the command is issued, this module waits for the block of data to be available in the block buffer and transfers this onto the DAT lines. Based on the configuration of data lines, the (1-bit, 4-bit or 8-bits or SPI), the data from block buffer is appropriately routed. The CRC16 is individually calculated on per lane basis and is attached at the end of block transfer before the end bit. In case of DDR operation, it implements separate CRC16 for each edge of the clock.

At the end of block transfer, it waits for the CRC response on DAT0 line and reports the result of the CRC check to the register set.

Also this module checks for the write busy indication (DAT0 line) before transferring next block of data. The timeout check is implemented to make sure that the write busy is asserted no more than the required limit.

57.2.2.9 Receive control

The receive control module is used for read transfers for receiving data from the card. Once the command is issued, this module waits for the block of data to be received from the card. Based on the configuration of data lines, the (1-bit, 4-bit or 8-bits or SPI), the data from SDMMC interface is assembled into byte and eventually into 32-bit word before it is being written into block buffer. The CRC16 is individually calculated on per lane basis and is checked against the received CRC16 at the end of block transfer before the end bit. In case of DDR operation, it implements separate CRC16 checker for each edge of the clock.

The data is received on the receive clock. This receive clock is the looped back clock (SDMMCCARD_CLK from the IO_BUF).

The timeout check is implemented to make sure that the gap between the block no more than the required limit.

57.2.2.10 Interface control

The interface control block maps the internal signals to the external SDMMC interface and vice versa. Based on the bus width (1/4/8) the internal signals are driven out appropriately.

The inputs from Rx flops module are latched on the rx_clk (looped back clock) and is output to the receive control module for further processing.

57.2.3 Clocks

SDMMC_CLK: This is the main clock provided by CGM. It is used for the SDMMC interface side of the host controller. This clock input is used to generate sdmmcctrl_clk and sdmmccard_clk clocks based on the divisor value programmed by the host driver.

ahb_clk (commonly called as host_clk): host bus clock. The host bus interface modules, the register set and the DMA controller operate on this clock.

sdmmcctrl_clk: This clock is derived from SDMMC_CLK based on the Clock control register value programmed by the driver. This clock is used by the most of the control logic (command control, transmit control and sdmmc interface side of the block buffer).

sdmmccard_clk: same as sdmmcctrl_clk, except that this is available only when clock enable is set by the driver. This is the clock supplied to the card.


The host controller supports both Full speed and High speed card. For High speed card, the host controller should clock out the data at rising edge of sdmmcctrl_clk and for Full speed card, the host controller should clock out the data at falling edge of sdmmcctrl_clk.

During read transaction when the read FIFOs are full, there is no space to accept one block of data from card, host controller will stop the clock to card so overrun condition will not occur at host controller side.

rxclk_in: This is the looped back clock either from the sdmmccard_clk or from the clk PAD of external memory device mounted on application board. This will account for the delay on the CLK being driven onto the SDMMC interface through the chip and the IO PAD. Refer to figure below for feedback clock selection.

Note: To select the looped back clock software driver should program FEEDBACKCLK_SEL field of Feedback clock selection register (FB_CLK_SEL).

Figure 1831. Feedback clock selection



57.2.4 Resets

The host controller uses asynchronous reset to reset the FF's, even though the reset itself is synchronous to the corresponding clock domain. ahb_reset_n is the primary reset input and is synchronized with corresponding clock domain. Internally an independent reset signal is generated for each of the clock domain from ahb_reset_n.

57.2.5 Frequency range

The host_clk frequency is 100 MHz. For selection of clock frequency refer to Clocking chapter.

The sdmmcctrl_clk frequency range is 400 KHz to 50 MHz.

57.2.6 FIFO overrun and underrun conditions in DMA and non-DMA transfers

57.2.6.1 Write

During write transaction the host controller will transmit data to card only when a block of data is ready to transmit and also the card is not driving busy. So underrun condition will not occur on SDMMC host controller side.

In DMA mode host controller initiates DMA READ from host memory only if space is available to accept a block of data.

In non-DMA mode host controller will assert buffer write ready interrupt only if space is available to accept a block of data.

57.2.6.2 Read

During read transaction, when the internal block buffer is full it can not accept any more data from the card. In these circumstances, host controller will stop the clock to card in order to avoid buffer overrun condition.

In DMA mode host controller initiates DMA WRITE to host memory only on reception of block of data from card.

In non-DMA mode host controller will assert buffer read ready interrupt only on reception of block of data from card.

57.3 Registers

57.3.1 Registers memory map

Base addresses are given in the Memory map chapter.

Note: Reserved fields are read only.

Table 1808. SDMMC memory map

Offset address	Register	Location
IP registers		
0x0000	SDMA System address / Argument 2 register (SDMASYSADDR)	*Section 57.3.2.2*
0x0004	Block size register (BLOCKSIZE)	*Section 57.3.2.3*
0x0006	Block count register (BLOCKCOUNT)	*Section 57.3.2.4*
0x0008	Argument 1 register (ARGUMENT1)	*Section 57.3.2.5*
0x000C	Transfer mode register (TRANSFERMODE)	*Section 57.3.2.6*
0x000E	Command register (COMMAND)	*Section 57.3.2.7*
0x0010 + n*0x2	Response n register (RESPONSEn) for n=0 to 7	*Section 57.3.2.8*
0x0020	Data port register (DATAPORT)	*Section 57.3.2.9*
0x0024	Present state register (PRESENTSTATE)	*Section 57.3.2.10*
0x0028	Host control 1 register (HOSTCONTROL1)	*Section 57.3.2.11*
0x0029	Power control register (POWERCONTROL)	*Section 57.3.2.12*
0x002A	Block gap control register (BLOCKGAPCONTROL)	*Section 57.3.2.13*
0x002B	Wake up control register (WAKEUPCONTROL)	*Section 57.3.2.14*
0x002C	Clock control register (CLOCKCONTROL)	*Section 57.3.2.15*
0x002E	Timeout control register (TIMEOUTCONTROL)	*Section 57.3.2.16*
0x002F	Software reset register (SOFTWARERESET)	*Section 57.3.2.17*
0x0030	Normal interrupt status register (NORMALINTRSTS)	*Section 57.3.2.18*
0x0032	Error interrupt status register (ERRORINTRSTS)	*Section 57.3.2.19*
0x0034	Normal interrupt status enable register (NORMALINTRSTSENA)	*Section 57.3.2.20*

Table 1808. SDMMC memory map (continued)

Offset address	Register	Location
0x0036	Error interrupt status enable register (ERRORINTRSTSENA)	Section 57.3.2.21
0x0038	Normal interrupt signal enable register (NORMALINTRSIGENA)	Section 57.3.2.22
0x003A	Error interrupt signal enable register (ERRORINTRSIGENA)	Section 57.3.2.23
0x003C	Auto CMD Error status enable register (AUTOCMDERRSTS)	Section 57.3.2.24
0x003E	Host control 2 register (HOSTCONTROL2)	Section 57.3.2.25
0x0040	Capabilities[31:0] register (CAPABILITIES31_0)	Section 57.3.2.26
0x0044	Capabilities[63:32] register (CAPABILITIES63_32)	Section 57.3.2.27
0x0048	Maximum current capabilities[31:0] register (MAXCURRENTCAP31_0)	Section 57.3.2.28
0x004C	Maximum current capabilities[63:32] register (MAXCURRENTCAP63_32)	Section 57.3.2.29
0x0050	Force event for auto CMD error status register (FORCEEVENTFORAUTOCMDERRSTS)	Section 57.3.2.33
0x0052	Force event for error interrupt status register (FORCEEVENTFORERRINTSTS)	Section 57.3.2.34
0x0054	ADMA Error status register (ADMAERRSTS)	Section 57.3.2.35
0x0055–0x0057	Reserved	
0x0058 + n*0x2	ADMA System address n register (ADMASYSADDRn) for n = 0 to 3	Section 57.3.2.36
0x0060 + n*0x2	Preset value n register (PRESETVALUEn) for n = 0 to 7	Section 57.3.2.30
0x0070	Boot timeout control register (BOOTTIMEOUTCNT)	Section 57.3.2.37
0x0074–0x00FB	Reserved	
0x00FC	Slot interrupt status register (SLOTINTRSTS)	Section 57.3.2.31
0x00FE	Host controller version register (HOSTCONTROLLERVER)	Section 57.3.2.32
0x0100–0x01FF	Reserved **Note:** accesses to this memory range can cause system hang.	
Wrapper registers		
0x0200–0x0207	Reserved	
0x0208	Core configuration register (CORE_CONFIG)	Section 57.3.2.38
0x0210	Feedback clock selection register (FB_CLK_SEL)	Section 57.3.2.39
0x0220	Debug status 1 register (DBG_STA1)	Section 57.3.2.40
0x0224	Debug status 2 register (DBG_STA2)	Section 57.3.2.41
0x0228	Debug status 3 register (DBG_STA3)	Section 57.3.2.42

Table 1808. SDMMC memory map (continued)

Offset address	Register	Location
0x022C	Debug status 4 register (DBG_STA4)	*Section 57.3.2.43*
0x0230	Debug status 5 register (DBG_STA5)	*Section 57.3.2.44*

57.3.2 Registers description

The SDMMC host controller registers are described in this section.

The registers to generate SDMMC command are listed in the following table.

Table 1809. Registers to generate SDMMC command

	SDMA command	ADMA command	CPU data transfer	Non-DAT transfer
SDMA system No/AutoCMD23 Address/Argument 2	Yes/No	No/Auto CMD23	No/Auto CMD23	No/No
Block size	Yes	Yes	Yes	No (Protected)
Block count	Yes	Yes	Yes	No (Protected)
Argument 2	Yes	Yes	Yes	No (Protected)
Transfer mode	Yes	Yes	Yes	No (Protected)
Command	Yes	Yes	Yes	Yes

The table above shows register settings for three transactions: SDMA generated transactions, ADMA generated transactions and CPU data transfers and non-DAT transfers. When initiating a transaction, the host driver should program these registers sequentially from 0x000 to 0x00F. The beginning register offset may be calculated based on the type of transaction. The last written offset is always 0x00F because writing to the upper byte of the Command register triggers issuance of the command.

57.3.2.1 Register access method

SDMMC registers are defined in little endian address space.

To access these registers, using a big endian processor, byte locations in word and halfword addressed registers should be swapped.

Dedicated hardware is provided for this. The hardware will be enabled using EMMC_SLV_EN_BYTE_SWAP (bit 26) of PCM REG3 SoC Configuration register.

Reset value of EMMC_SLV_EN_BYTE_SWAP (bit 26) is set that is by default swapping is enabled.

57.3.2.2 SDMA System address / Argument 2 register (SDMASYSADDR)

This register contains the physical system memory address used for DMA transfers or the second argument for the Auto CMD23.

Offset: 0x0000 Access: Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	SDMA_SYSADDRESS															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	SDMA_SYSADDRESS															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1832. SDMA System address / Argument 2 register (SDMASYSADDR)

Table 1810. SDMASYSADDR field descriptions

Field	Description
0:31 SDMA_SYSADDRESS	SDMA system address (Low) / Argument 2 (Low) (1) SDMA system address This register contains the system memory address for a SDMA transfer. When the host controller stops a SDMA transfer, this register points to the system address of the next contiguous data position. It can be accessed only if no transaction is executing (after a transaction has stopped). Read operations during transfers may return an invalid value. The host driver initializes this register before starting a SDMA transaction. After SDMA has stopped, the next system address of the next contiguous data position can be read from this register. The SDMA transfer waits at the every boundary specified by the host SDMA buffer boundary in the Block size register. The host controller generates DMA Interrupt to request the host driver to update this register. The host driver sets the next system address of the next data position to this register. When the most upper byte of this register (0x003) is written, the host controller restarts the SDMA transfer. When restarting SDMA by the Resume command or by setting Continue request in the Block gap control register, the host controller starts at the next contiguous address stored here in the SDMA System address register. ADMA does not use this register. (2) Argument 2 This register is used with the Auto CMD23 to set a 32-bit block count value to the argument of the CMD23 while executing Auto CMD23. If Auto CMD23 is used with ADMA, the full 32-bit block count value can be used. If Auto CMD23 is used without AMDA, the available block count value is limited by the Block count register. 65535 blocks is the maximum value in this case.

57.3.2.3 Block size register (BLOCKSIZE)

The block size register is described below.

Offset: 0x0004 Access: Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	SDMA_ BUFBOUNDARY			XFER_BLOCKSIZE											
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1833. Block size register (BLOCKSIZE)

Table 1811. BLOCKSIZE field descriptions

Field	Description
1:3 SDMA_ BUFBOUNDARY	Host SDMA buffer size To perform long DMA transfer, System address register is updated at every system boundary during DMA transfer. These bits specify the size of contiguous buffer in the system memory. The DMA transfer waits at the every boundary specified by these fields and the HC generates the DMA Interrupt to request the HD to update the System address register. These bits support when the DMA support in the Capabilities register is set to 1 and this function is active when the DMA enable in the Transfer mode register is set to 1. 000 4 Kbytes (Detects A11 Carry out) 001 8 Kbytes (Detects A12 Carry out) 010 16 Kbytes (Detects A13 Carry out) 011 32 Kbytes (Detects A14 Carry out) 100 64 Kbytes (Detects A15 Carry out) 101 128 Kbytes (Detects A16 Carry out) 110 256 Kbytes (Detects A17 Carry out) 111 512 Kbytes (Detects A18 Carry out)
4:15 XFER_BLOCKSIZE	Transfer block size This register field specifies the block size for block data transfers for CMD17, CMD18, CMD24, CMD25, and CMD53. It can be accessed only if no transaction is executing (that is after a transaction has stopped). Read operations during transfer return an invalid value and Write operations are ignored. 0x0000 No data transfer 0x0001 1 Byte 0x0002 2 Bytes 0x0003 3 Bytes 0x0004 4 Bytes ... 0x01FF 511 Bytes 0x0200 512 Bytes

57.3.2.4 Block count register (BLOCKCOUNT)

The block count register is described below.




Figure 1834. Block count register (BLOCKCOUNT)

Table 1812. BLOCKCOUNT field descriptions

Field	Description
0:15 XFER_BLOCKCOUNT	Block count for current transfer This register is enabled when Block count enable in the Transfer mode register is set to 1 and is valid only for multiple block transfers. The HC decrements the block count after each block transfer and stops when the count reaches zero. It can be accessed only if no transaction is executing (that is after a transaction has stopped). Read operations during transfer return an invalid value and Write operations are ignored. When saving transfer context as a result of Suspend command, the number of blocks yet to be transferred can be determined by reading this register. When restoring transfer context prior to issuing a Resume command, the HD restores the previously save block count. 0x0000 Stop count 0x0001 1 block 0x0002 2 blocks ... 0xFFFF 65535 blocks

57.3.2.5 Argument 1 register (ARGUMENT1)

The argument 1 register is described below.




Figure 1835. Argument 1 register (ARGUMENT1)

Table 1813. ARGUMENT1 field descriptions

Field	Description
0:31 COMMAND_ARGUMENT1	Command argument 1 The MMC command argument is specified as bit39-8 of Command-Format.

57.3.2.6 Transfer mode register (TRANSFERMODE)

The transfer mode register is described below.

Offset: 0x000C Access: Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	XFERMODE_MULTIBLKSEL	XFERMODE_DATAXFERDIR	XFERMODE_AUTOCMDENA		XFERMODE_BLKCNTENA	XFERMODE_DMAENABLE
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1836. Transfer mode register (TRANSFERMODE)

Table 1814. TRANSFERMODE field descriptions

Field	Description
10 XFERMODE_ MULTIBLKSEL	Multi/Single block select This bit enables multiple block data transfers. 0 Single block 1 Multiple block
11 XFERMODE_ DATAXFERDIR	Data transfer direction select This bit defines the direction of data transfers. 0 Write (host to card) 1 Read (card to host)

Table 1814. TRANSFERMODE field descriptions (continued)

Field	Description
12:13 XFERMODE_ AUTOCMDENA	Auto CMD enable This field determines use of auto command functions. 00 Auto command disabled 01 Auto CMD12 enable 10 Auto CMD23 enable 11 Reserved There are two methods to stop multiple-block read and write operation. (1) Auto CMD12 enable Multiple-block read and write commands for memory require CMD12 to stop the operation. When this field is set to 01b, the host controller issues CMD12 automatically when last block transfer is completed. Auto CMD12 error is indicated to the Auto CMD Error status register. The host driver does not set this bit if the command does not require CMD12. (2) Auto CMD23 enable When this bit field is set to 10b, the host controller issues a CMD23 automatically before issuing a command specified in the Command register. The following conditions are required to use the Auto CMD23: A memory card that supports CMD23 (SCR[33]=1). If DMA is used, it is ADMA. Only when CMD18 or CMD25 is issued. By writing the Command register, the host controller issues a CMD23 first and then issues a command specified by the command index in Command register 32-bit block count value for CMD23 is set to SDMA System address / Argument 2 register.
14 XFERMODE_ BLKCNTENA	Block count enable This bit is used to enable the Block count register, which is only relevant for multiple block transfers. When this bit is 0, the Block count register is disabled, which is useful in executing an infinite transfer. 0 Disable 1 Enable
15 XFERMODE_ DMAENABLE	DMA enable DMA can be enabled only if DMA support bit in the Capabilities register is set. If this bit is set to 1, a DMA operation begins when the HD writes to the upper byte of Command register (0x00F). 0 Disable 1 Enable

Table 1815. Determination of transfer type

Multi / Single block	Block count enable	Block count	Function
0	Don’t care	Don’t care	Single Transfer
1	0	Don’t care	Infinite Transfer
1	1	Not Zero	Multiple Transfer
1	1	Zero	Stop Multiple Transfer

57.3.2.7 Command register (COMMAND)

The command register is described below.




Figure 1837. Command register (COMMAND)

Table 1816. COMMAND field descriptions

Field	Description
2:7 COMMAND_ CMDINDEX	Command index This bit is set to the command number (CMD0–63, ACMD0–63).
8:9 COMMAND_ CMDTYPE	Command type There are three types of special commands: suspend, resume and abort. These bits are set to 00b for all other commands. *Suspend command* If the Suspend command succeeds, the HC assumes the eMMC Bus has been released and that it is possible to issue the next command which uses the DAT line. The HC de-asserts Read Wait for read transactions and stop checking busy for write transactions. The interrupt cycle starts, in 4-bit mode. If the Suspend command fails, the HC maintains its current state and the HD restarts the transfer by setting Continue request in the Block gap control register. *Resume command* The HD re-starts the data transfer by restoring the registers in the range of 0x000–0x00D. The HC checks for busy before starting write transfers. *Abort command* If this command is set when executing a read transfer, the HC stops Reads to the buffer. If this command is set when executing a write transfer, the HC stops driving the DAT line. After issuing the Abort command, the HD issues a software reset. 00 Normal 01 Suspend 10 Resume 11 Abort

Table 1816. COMMAND field descriptions (continued)

Field	Description
10 COMMAND_ DATAPRESENT	Data present select This bit is set to 1 to indicate that data is present and is transferred using the DAT line. It is set to 0 for the following: Commands using only CMD line (ex. CMD52) Commands with no data transfer but using busy signal on DAT[0] line (R1b or R5b ex. CMD38) Resume command 0 No data present 1 Data present
11 COMMAND_ INDEXCHKENA	Command index check enable If this bit is set to 1, the HC checks the index field in the response to see if it has the same value as the command index. If it is not, it is reported as a command index error. If this bit is set to 0, the index field is not checked. 0 Disable 1 Enable
12 COMMAND_ CRCCHKENA	Command CRC check enable If this bit is set to 1, the HC checks the CRC field in the response. If an error is detected, it is reported as a command CRC error. If this bit is set to 0, the CRC field is not checked. 0 Disable 1 Enable
14:15 COMMAND_ RESPONSETYPE	Response type select 00 No Response 01 Response length 136 10 Response length 48 11 Response length 48 check. Busy after response.

57.3.2.8 Response n register (RESPONSEn)

The response n register is described below.

Offset: 0x0010 + n*0x2 (n=0 to 7) Access: Read

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	COMMAND_RESPONSE															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1838. Response n register (RESPONSEn)

Table 1817. RESPONSEn field descriptions

Field	Description
0:15 COMMAND_RESPONSE	Command response R[ ] refers to a bit range within the response data as transmitted on the SDMMC bus, REP[ ] refers to a bit range within the Response register. **Note:** These bits are read only bits and initialized to zero at reset.

Table 1818 defines the relation between the parameter and name of response type.

Table 1818. Determination of transfer type

Response type	Index check enable	CRC check enable	Name of response type
00	0	0	No response
01	0	1	R2
10	0	0	R3, R4
10	1	1	R1, R6, R5, R7
11	1	1	R1b, R5b

Table 1819 describes the mapping of command responses from the SDMMC bus to this register for each response type. In the table, R[ ] refers to a bit range within the response data as transmitted on the SDMMC bus, REP[ ] refers to a bit range within the Response register.

Table 1819. Response bit definition for each response type

Kind of response	Meaning of response	Response field	Response register
R1, R1b (normal response)	Card status	R[39:8]	REP[31:0]
R1b (Auto CMD12 response)	Card status for Auto CMD12	R[39:8]	REP[127:96]
R1 (Auto CMD23 response)	Card status for Auto CMD23	R[39:8]	REP[127:96]
R2 (CID, CSD, register)	CID or CSD reg. incl.	R[127:8]	REP[119:0]
R3 (OCR register)	OCR register for memory	R[39:8]	REP[31:0]

57.3.2.9 Data port register (DATAPORT)

The buffer data port register is described below.




Figure 1839. Data port register (DATAPORT)

Table 1820. DATAPORT field descriptions

Field	Description
0:31 PIOBUFRDDATA	Buffer data The host controller buffer can be accessed through this 32-bit Data port register.

57.3.2.10 Present state register (PRESENTSTATE)

Each bit of this register indicates whether one of the DAT line on SDMMC bus is in use.

Offset: 0x0024 Access: Read

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
				SDMMC_DAT7	SDMMC_DAT6	SDMMC_DAT5	SDMMC_DAT4	SDMMC_CMD	SDMMC_DAT3	SDMMC_DAT2	SDMMC_DAT1	SDMMC_DAT0	SDMMC_WP	SDMMC_CD_N	CARDDET_STATESTABLE	CARDDET_INSERTED
R	0	0	0													
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
					DMACTRL_PIOBUFRDENA	DMACTRL_PIOBUFWRENA	DMACTRL_RDXFERACTIVE	DMACTRL_WRXFERACTIVE						DMACTRL_DATALINEACTIVE	PRESENTSTATE_INHIBITDAT	PRESENTSTATE_INHIBITCMD
R	0	0	0	0					0	0	0	0	0			
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1840. Present state register (PRESENTSTATE)

Table 1821. PRESENTSTATE field descriptions

Field	Description
3:6 SDMMC_DAT[7:4]	DAT[7:4] line signal level This status is used to check DAT line level to recover from errors, and for debugging.
7 SDMMC_CMD	CMD line signal level This status is used to check CMD line level to recover from errors, and for debugging.
8:11 SDMMC_DAT[3:0]	DAT[3:0] line signal level This status is used to check DAT line level to recover from errors, and for debugging. This is especially useful in detecting the busy signal level from DAT[0].

Table 1821. PRESENTSTATE field descriptions (continued)

Field	Description
12 SDMMC_WP	Write protect switch pin level The write protect switch is supported for memory and combo cards. 0 Write protected 1 Write enabled **Note:** No write protection is provided. This bit will always read as 1. Ignore this bit because cards are always enabled for writing.
13 SDMMC_CD_N	Cart detect pin level 0 No card present 1 Card present
14 CARDDET_ STATESTABLE	Card state stable This bit is used for testing. If it is 0, the card detect pin level is not stable. If this bit is set to 1, it means the card detect pin level is stable. The software reset for all in the Software reset register does not affect this bit. 0 Reset of debouncing 1 No card or inserted
15 CARDDET_ INSERTED	Card inserted This bit indicates whether a card has been inserted. Changing from 0 to 1 generates a Card Insertion Interrupt in the Normal interrupt status register and changing from 1 to 0 generates a Card Removal Interrupt in the Normal interrupt status register. The software reset for all in the Software reset register does not affect this bit. 0 Reset or debouncing or no card 1 Card inserted
20 DMACTRL_ PIOBUFRDENA	Buffer read enable This status is used for non-DMA read transfers. This read only flag indicates that valid data exists in the host side buffer status. If this bit is 1, read-able data exists in the buffer. A change of this bit from 1 to 0 occurs when all the block data is read from the buffer. A change of this bit from 0 to 1 occurs when all the block data is ready in the buffer and generates the Buffer Read Ready Interrupt. 0 Read disable 1 Read enable **Note:** This bit is read only bit and initialized to zero at reset.
21 DMACTRL_ PIOBUFWRENA	Buffer write enable This status is used for non-DMA write transfers. This read only flag indicates if space is available for write data. If this bit is 1, data can be written to the buffer. A change of this bit from 1 to 0 occurs when all the block data is written to the buffer. A change of this bit from 0 to 1 occurs when top of block data can be written to the buffer and generates the buffer write ready interrupt. 0 Write disable 1 Write enable. **Note:** This bit is read only bit and initialized to zero at reset.

Table 1821. PRESENTSTATE field descriptions (continued)

Field	Description
22 DMACTRL_ RDXFERACTIVE	Read transfer active This status is used for detecting completion of a read transfer. This bit is set to 1 for either of the following conditions: – After the end bit of the read command. – When writing a 1 to Continue request in the Block gap control register to restart a read transfer. This bit is cleared to 0 for either of the following conditions: – When the last data block as specified by block length is transferred to the system. – When all valid data blocks have been transferred to the system and no current block transfers are being sent as a result of the Stop at block gap request set to 1. A Transfer Complete Interrupt is generated when this bit changes to 0. 1 Transferring data 0 No valid data **Note:** This bit is read only bit and initialized to zero at reset.
23 DMACTRL_ WRXFERACTIVE	Write transfer active This status indicates a write transfer is active. If this bit is 0, it means no valid write data exists in the HC. This bit is set in either of the following cases: – After the end bit of the write command. – When writing a 1 to Continue request in the Block gap control register to restart a write transfer. This bit is cleared in either of the following cases: – After getting the CRC status of the last data block as specified by the transfer count (single or multiple). – After getting a CRC status of any block where data transmission is about to be stopped by a Stop at block gap request. During a write transaction, a block gap event interrupt is generated when this bit is changed to 0, as a result of the Stop at block gap request being set. This status is useful for the HD in determining when to issue commands during write busy. 1 Transferring data 0 No valid data **Note:** This bit is read only bit and initialized to zero at reset.
29 DMACTRL_ DATALINEACTIVE	DAT line active This bit indicates whether one of the DAT line on SDMMC bus is in use. 1 DAT line active 0 DAT line inactive **Note:** This bit is read only bit and initialized to zero at reset.

Table 1821. PRESENTSTATE field descriptions (continued)

Field	Description
30 PRESENTSTATE_ INHIBITDAT	Command inhibit (DAT) This status bit is generated if either the DAT line active or the read transfer active is set to 1. If this bit is 0, it indicates the HC can issue the next command. Commands with busy signal belong to Command inhibit (DAT) (ex. R1b, R5b type). Changing from 1 to 0 generates a Transfer Complete Interrupt in the Normal interrupt status register. **Note:** The host driver can save registers in the range of 0x000-0x00D for a Suspend transaction after this bit has changed from 1 to 0. 1 Cannot issue command which uses the DAT line 0 Can issue command which uses the DAT line **Note:** This bit is read only bit and initialized to zero at reset.
31 PRESENTSTATE_ INHIBITCMD	Command inhibit (CMD) If this bit is 0, it indicates the CMD line is not in use and the HC can issue a command using the CMD line. This bit is set immediately after the Command register (0x00F) is written. This bit is cleared when the command response is received. Even if the Command inhibit (DAT) is set to 1, commands using only the CMD line can be issued if this bit is 0. Changing from 1 to 0 generates a Command Complete Interrupt in the Normal interrupt status register. If the HC cannot issue the command because of a command conflict error or because of command not issued by Auto CMD12 error, this bit remains 1 and the Command Complete is not set. Status issuing Auto CMD12 is not read from this bit. Auto CMD12 and Auto CMD23 consist of two responses. In this case, this bit is not cleared by the response of CMD12 or CMD23 but cleared by the response of a read/write command. Status issuing Auto CMD12 is not read from this bit. So if a command is issued during Auto CMD12 operation, host controller manages to issue two commands: CMD12 and a command set by Command register. **Note:** This bit is read only bit and initialized to zero at reset.

Note: DAT line active indicates whether one of the DAT line is on SDMMC bus is in use.

In the case of Read transactions:
This status indicates whether a read transfer is executing on the SDMMC bus. Changing this value from 1 to 0 generates a Block Gap Event Interrupt in the Normal interrupt status register, as the result of the Stop at block gap request being set.

This bit is set in either of the following cases:

1. After the end bit of the Read command.
2. When writing a 1 to Continue request in the Block gap control register to restart a read transfer.

This bit is cleared in either of the following cases:

1. When the end bit of the last data block is sent from the SDMMC bus to the host controller. In case of ADMA2, the last block is designated by the last transfer of descriptor table.
2. When a read transfer is stopped at the block gap initiated by a Stop at block gap request.

The host controller stops read operation at the start of the interrupt cycle of the next block gap by stopping SDMMC clock.

In the case of Write transactions:
This status indicates that a write transfer is executing on the SDMMC bus. Changing this value from 1 to 0 generate a Transfer Complete Interrupt in the Normal interrupt status register.

This bit is set in either of the following cases:

1. After the end bit of the Write command.
2. When writing to 1 to Continue request in the Block gap control register to continue a write transfer.

This bit is cleared in either of the following cases:

1. When the SDMMC card releases write busy of the last data block. If SDMMC card does not drive busy signal for 8 SDMMC clocks, the host controller considers the card drive “not busy”. In case of ADMA2, the last block is designated by the last transfer of descriptor table.
2. When the SDMMC card releases write busy prior to waiting for write transfer as a result of a Stop at block gap request.

Command with busy:
This status indicates whether a command indicates busy (for example erase command for memory) is executing on the SDMMC bus. This bit is set after the end bit of the command with busy and cleared when busy is de-asserted. Changing this bit from 1 to 0 generate a Transfer Complete Interrupt in the Normal interrupt status register.

Note: The HD can issue cmd0, cmd12, cmd13 (for memory) when the DAT lines are busy during data transfer. These commands can be issued when command inhibit (CMD) is set to zero. Other commands are issued when command inhibit (DAT) is set to zero.

57.3.2.11 Host control 1 register (HOSTCONTROL1)

The following table describes the Host control 1 register.

Offset: 0x0028 Access: Read/Write

	0	1	2	3	4	5	6	7
R	HOSTCTRL1_CDSIGSELECT	HOSTCTRL1_CDTESTLEVEL	HOSTCTRL1_EXTDATAWIDTH	HOSTCTRL1_DMASELECT		HOSTCTRL1_HIGHSPEEDENA	HOSTCTRL1_DATAWIDTH	0
W								
Reset	0	0	0	0	0	0	0	0

Figure 1841. Host control 1 register (HOSTCONTROL1)

Table 1822. HOSTCONTROL1 field descriptions

Field	Description
0 HOSTCTRL1_ CDSIGSELECT	Card detect signal detection This bit selects source for card detection. 1 The card detect test level is selected 0 Card detection pin is selected (for normal use) **Note:** Card detect signal is tied to always available state
1 HOSTCTRL1_ CDTESTLEVEL	Card detect test level This bit is enabled while the card detect signal selection is set to 1 and it indicates card inserted or not. Generates (card ins or card removal) interrupt when the normal int sts enable bit is set. 1 Card inserted 0 No card
2 HOSTCTRL1_ EXTDATAWIDTH	Extended data transfer width This bit controls 8-bit bus width mode for embedded device. Support of this function is indicated in 8-bit support for embedded device in the Capabilities register. If a device supports 8-bit bus mode, this bit may be set to 1. If this bit is 0, bus width is controlled by data transfer width in the Host control 1 register. 1 8-bit bus width 0 Bus width is selected by data transfer width
3:4 HOSTCTRL1_ DMASELECT	DMA select One of supported DMA modes can be selected. The host driver checks support of DMA modes by referring the Capabilities register. 00 SDMA is selected 01 32-bit address ADMA1 is selected 10 32-bit address ADMA2 is selected 11 Reserved
5 HOSTCTRL1_ HIGHSPEEDENA	High speed enable This bit is optional. Before setting this bit, the HD checks the High speed support in the Capabilities register. If this bit is set to 0 (default), the HC outputs CMD line and DAT lines at the falling edge of the SDMMC clock (up to 25 MHz/ 20 MHz). If this bit is set to 1, the HC outputs CMD line and DAT lines at the rising edge of the SDMMC clock (up to 50 MHz) If preset value enable in the Host control 2 register is set to 1, host driver needs to reset SDMMC clock enable before changing this field to avoid generating clock glitches. After setting this field, the host driver sets SDMMC clock enable again. 1 High speed mode 0 Normal speed mode
6 HOSTCTRL1_ DATAWIDTH	Data transfer width This bit selects the data width of the HC. The HD selects it to match the data width of the SDMMC card. 8 bit mode is selected using Extended data transfer width field of Host control 1 register. 1 4 bit mode 0 1 bit mode

57.3.2.12 Power control register (POWERCONTROL)

The following table describes the power control register.

Offset: 0x0029 Access: Read/Write

	0	1	2	3	4	5	6	7
R	0	0	0	0	PWRCTRL_SDBUSVOLTAGE			SD_BUS_POWER
W								
Reset	0	0	0	0	0	0	0	0

Figure 1842. Power control register (POWERCONTROL)

Table 1823. POWERCONTROL field descriptions

Field	Description
4:6 PWRCTRL_ SDBUSVOLTAGE	eMMC bus voltage select By setting these bits, the HD selects the voltage level. Before setting this register, the HD checks the voltage support bits in the Capabilities register. 111 3.3 Flattop 110 Reserved ... 000 Reserved **Note:** only 3.3V is supported
7 SD_BUS_ POWER	Before setting this bit, the SD host driver set SD Bus voltage select. If the HC detects the No card state, this bit is cleared. 1 Power on 0 Power off

57.3.2.13 Block gap control register (BLOCKGAPCONTROL)

The following table describes the block gap control register.

Offset: 0x002A Access: Read/Write

	0	1	2	3	4	5	6	7
R	BLKGAPCTRL_BOOTACKENA	BLKGAPCTRL_ALTBOOTMODE	BLKGAPCTRL_BOOTENABLE	BLKGAPCTRL_SPIMODE	BLKGAPCTRL_INTERRUPT	BLKGAPCTRL_RDWAITCTRL	0	BLKGAPCTRL_STOPATBLKGAP
W							BLKGAPCTRL_CONTINUE	
Reset	1	0	0	0	0	0	0	0

Figure 1843. Block gap control register (BLOCKGAPCONTROL)

Table 1824. BLOCKGAPCONTROL field descriptions

Field	Description
0 BLKGAPCTRL_ BOOTACKENA	To check for the boot acknowledge in boot operation. 1 Wait for boot ack from eMMC card 0 Will not wait for boot ack from eMMC card
1 BLKGAPCTRL_ ALTBOOTMODE	To start boot code access in alternative mode. 1 To start alternate boot mode access 0 To stop alternate boot mode access

Table 1824. BLOCKGAPCONTROL field descriptions (continued)

Field	Description
2 BLKGAPCTRL_ BOOTENABLE	To start boot code access. 1 To start boot code access 0 To stop boot code access
3 BLKGAPCTRL_ SPIMODE	SPI mode enable bit. 1 SPI mode 0 SDMMC mode
4 BLKGAPCTRL_ INTERRUPT	This bit is valid only in 4-bit mode of the SDIO card and selects a sample point in the interrupt cycle. Setting to 1 enables interrupt detection at the block gap for a multiple block transfer. If the SD card cannot signal an interrupt during a multiple block transfer, this bit should be set to 0. When the HD detects an SD card insertion, this bit is set according to the CCCR of the SDIO card.
5 BLKGAPCTRL_ RDWAITCTRL	The Read Wait function is optional for SDIO cards. If the card supports Read Wait, set this bit to enable use of the Read Wait protocol to stop read data using DAT[2] line. Otherwise the HC has to stop the SD clock to hold read data, which restricts commands generation. When the HD detects an SD card insertion, this bit is set according to the CCCR of the SDIO card. If the card does not support Read Wait, this bit is never set to 1 otherwise DAT line conflict may occur. If this bit is set to 0, Suspend/Resume cannot be supported 1 Enable Read Wait control 0 Disable Read Wait control
6 BLKGAPCTRL_ CONTINUE	Continue request This bit is used to restart a transaction which was stopped using the Stop at block gap request. To cancel stop at the block gap, set Stop at block gap request to 0 and set this bit to restart the transfer. The HC automatically clears this bit in either of the following cases: 1) In the case of a Read transaction, the DAT Line Active changes from 0 to 1 as a read transaction restarts. 2) In the case of a Write transaction, the Write transfer active changes from 0 to 1 as the write transaction restarts. Therefore it is not necessary for host driver to set this bit to 0. If Stop at block gap request is set to 1, any write to this bit is ignored. 1 Restart 0 Ignored **Note:** The host driver requests a host controller operation by setting the bit. The host controller clears the bit automatically when the operation is completed. Writing a 0 has no effect.
7 BLKGAPCTRL_ STOPATBLKGAP	Stop at block gap request This bit is used to stop executing a transaction at the next block gap for non-DMA,SDMA and ADMA transfers. Until the transfer complete is set to 1, indicating a transfer completion, the HD leaves this bit set to 1. Clearing both the Stop at block gap request and Continue request do not cause the transaction to restart. In case of write transfers in which the HD writes data to the Buffer data port register, the HD set this bit after all block data is written. If this bit is set to 1, the HD does not write data to Buffer data port register. This bit affects Read transfer active, Write transfer active, DAT line active and Command inhibit (DAT) in the Present state register. 1 Stop 0 Transfer

57.3.2.14 Wake up control register (WAKEUPCONTROL)

This register is mandatory for the HC, but wakeup functionality depends on the HC system hardware and software. The HD maintains voltage on the SD bus, by setting SD bus power to 1 in the Power control register, when wakeup event via card interrupt is desired.

Offset: 0x002B Access: Read/Write

	0	1	2	3	4	5	6	7
R	0	0	0	0	0	WAKEUP_EN_CARD_REMOVAL	WAKEUP_EN_CARD_INSERTION	WAKEUP_EN_CARD_INTERRUPT
W								
Reset	0	0	0	0	0	0	0	0

Figure 1844. Wakeup control register (WAKEUPCONTROL)

Table 1825. WAKEUPCONTROL field descriptions

Field	Description
5 WAKEUP_EN_ CARD_REMOVAL	Wakeup event enable on SD card removal. This bit enables wakeup event via Card removal assertion in the Normal interrupt status register. 1 Enable 0 Disable
6 WAKEUP_EN_ CARD_INSERTION	Wakeup event enable on SD card insertion This bit enables wakeup event via Card insertion assertion in the Normal interrupt status register. 1 Enable 0 Disable
7 WAKEUP_EN_ CARD_INTERRUPT	Wakeup event enable on card interrupt This bit enables wakeup event via Card interrupt assertion in the Normal interrupt status register. 1 Enable 0 Disable

57.3.2.15 Clock control register (CLOCKCONTROL)

At the initialization of the HC, the HD set the sdmmcctrl_clk frequency select according to the Capabilities register.

Offset: 0x002C Access: Read/Write




Figure 1845. Clock control register (CLOCKCONTROL)

Table 1826. CLOCKCONTROL field descriptions

Field	Description
0:7 CLKCTRL_ SDMMCCLKFREQSEL	sdmmcctrl_clk frequency select (Lower bits) This register is used to select the frequency of the sdmmccard_clk pin. The frequency is not programmed directly; rather this register holds the divisor of the base clock frequency for SDMMC_CLK clock in the Capabilities register. The length of divider is extended to 10 bits and all divider values are supported. 2 upper bits, [9:8], are programmable in clkctrl_sdmmclkfreqsel_upperbits field. 0x3FF 1/2046 divided clock 0xXXX 1/2N divided clock (Duty 50%) 0x002 1/4 divided clock 0x001 1/2 divided clock 0x000 Base clock (10 MHz-254 MHz) The three default divider values can be calculated by the frequency that is defined by the Base Clock Frequency for SDMMC clock in the Capabilities register. 400 KHz divider value 25 MHz divider value 50 MHz divider value According to the Physical Layer specification, the maximum SDMMC clock frequency is 25 MHz in Normal speed mode and 50 MHz in High speed mode, and never exceeds this limit. The frequency of SDCLK is set by the following formula: Clock Frequency = (Base Clock) / divisor Thus, choose the smallest possible divisor which results in a clock frequency that is less than or equal to the target frequency. For example, if the base clock frequency for SDMMC clock in the Capabilities register has the value 33 MHz, and the target frequency is 25 MHz, then choosing the divisor value of 01h will yield 16.5 MHz, which is the nearest frequency less than or equal to the target. Similarly, to approach a clock value of 400 KHz, the divisor value of 40h yields the optimal clock value of 258 KHz.
8:9 CLKCTRL_ SDMMCCLKFREQSEL_ UPPERBITS	Upper bits of sdmmcctrl_clk frequency select This bits are assigned to bit [9:8] of clock divider in sdmmcctrl_clk frequency select.
13 CLKCTRL_ SDMMCCLKENA	SDMMC clock enable The HC stops sdmmcctrl_clk when writing this bit to 0. sdmmcctrl_clk frequency select can be changed when this bit is 0. Then, the HC maintains the same clock frequency until sdmmcctrl_clk is stopped. If the HC detects the no card state, this bit is cleared. 1 Enable 0 Disable

Table 1826. CLOCKCONTROL field descriptions (continued)

Field	Description
14 CLKGEN_ INTCLKSTABLE	Internal clock stable This bit is set to 1 when sdmmcctrl_clk clock is stable after writing 1 to Internal clock enable in this register. The SDMMC host driver waits to set sdmmcctrl_clk clock enable until this bit is set to 1. This is useful when using PLL for a clock oscillator that requires setup time. 1 Ready 0 Not ready
15 CLKCTRL_ INTCLKENA	Internal clock enable This bit is set to 0 when the HD is not using the HC or the HC awaits a wakeup event. The HC stops its internal clock to go very low power state. Still, registers may be read and written. Clock starts to oscillate when this bit is set to 1. When clock oscillation is stable, the HC set Internal clock stable in this register to 1. This bit does not affect card detection. 1 Oscillate 0 Stop

57.3.2.16 Timeout control register (TIMEOUTCONTROL)

The following table describes the timeout control register.

At the initialization of the HC, the HD set the data timeout counter value according to the Capabilities register.

Offset: 0x002E Access: Read/Write

	0	1	2	3	4	5	6	7
R	0	0	0	0	TIMEOUT_CTRVALUE			
W								
Reset	0	0	0	0	0	0	0	0

Figure 1846. Timeout control register (TIMEOUTCONTROL)

Table 1827. TIMEOUTCONTROL field descriptions

Field	Description
4:7 TIMEOUT_CTRVALUE	Data timeout counter value This value determines the interval by which DAT line timeouts are detected. Refer to the Data timeout error in the Error interrupt status register for information on factors that dictate timeout generation. Timeout clock frequency will be generated by dividing the TMCLK by this value. When setting this register, prevent inadvertent timeout events by clearing the Data timeout error status enable (in the Error interrupt status enable register) 1111 Reserved 1110 TMCLK * 2^27 ... 0001 TMCLK * 2^14 0000 TMCLK * 2^13 **Note:** TMCLK (Timeout clock) frequency can be either 1 MHz or 1 KHz. Capabilities register, CAPABILITIES31_0, fields CORECFG_TIMEOUTCLKFREQ[5:0] and CORECFG_TIMEOUTCLKUNIT provide the value of TMCLK frequency.

57.3.2.17 Software reset register (SOFTWARERESET)

The following table describes the software reset register.

Note: This register is RW auto clear. The host driver requests a host controller operation by setting the bits. The host controller clears the bits automatically when the operation is completed. Writing a 0 has no effect.

Offset: 0x002F Access: Read/Write

	0	1	2	3	4	5	6	7
R	0	0	0	0	0	0	0	0
W						SWRESET_FOR_DAT	SWRESET_FOR_CMD	SWRESET_FOR_ALL
Reset	0	0	0	0	0	0	0	0

Figure 1847. Software reset register (SOFTWARERESET)

Table 1828. SOFTWARERESET field descriptions

Field	Description
5 SWRESET_FOR_DAT	Software reset for DAT line Only part of data circuit is reset. The following registers and bits are cleared by this bit: Buffer data port register: – Buffer is cleared and initialized. Present state register: – Buffer read enable – Buffer write enable – Read transfer active – Write transfer active – DAT line active – Command inhibit (DAT) Block gap control register: – Continue request – Stop at block gap request Normal interrupt status register: – Buffer read ready – Buffer write ready – Block gap event – Transfer complete 1 Reset 0 Work
6 SWRESET_FOR_CMD	Software reset for CMD line Only part of command circuit is reset. The following registers and bits are cleared by this bit: Present state register: – Command inhibit (CMD) Normal interrupt status register: – Command complete 1 Reset 0 Work
7 SWRESET_FOR_ALL	Software reset for all This reset affects the entire HC except for the card detection circuit. Register bits of type R, RW, RW1C, RWAC are cleared to 0. During its initialization, the HD set this bit to 1 to reset the HC. The HC reset this bit to 0 when Capabilities registers are valid and the HD can read them. Additional use of software reset for all may not affect the value of the Capabilities registers. If this bit is set to 1, the SDMMC card resets itself and must be re initialized by the HD. 1 Reset 0 Work

A reset pulse is generated when writing 1 to each bit of this register. After completing the reset, the HC clears each bit. Because it takes some time to complete software reset, the SDMMC host driver confirms that these bits are 0.

57.3.2.18 Normal interrupt status register (NORMALINTRSTS)

The normal interrupt signal enable affects read of this register, but normal interrupt signal does not affect these reads. An interrupt is generated when the normal interrupt signal enable is enabled and at least one of the status bits is set to 1. For all bits except card interrupt and error interrupt, writing 1 to a bit clears it. The card interrupt is cleared when the card stops asserting the interrupt: that is when the card driver services the interrupt condition.

Offset: 0x0030 Access: Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	REG_ERRORINTRSTS	NORMALINTRSTS_BOOTCOMPLETE	NORMALINTRSTS_RCVBOOTACK	NORMALINTRSTS_RETUNINGEVENT	NORMALINTRSTS_INTC	NORMALINTRSTS_INTB	NORMALINTRSTS_INTA	NORMALINTRSTS_CARDINTSTS	NORMALINTRSTS_CARDREMSTS	NORMALINTRSTS_CARDINSSTS	NORMALINTRSTS_BUFRDREADY	NORMALINTRSTS_BUFWRREADY	NORMALINTRSTS_DMAINTERRUPT	NORMALINTRSTS_BLKGAPEVENT	NORMALINTRSTS_XFERCOMPLETE	NORMALINTRSTS_CMDCOMPLETE
W		w1c	w1c						w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1848. Normal interrupt status register (NORMALINTRSTS)

Table 1829. NORMALINTRSTS field descriptions

Field	Description
0 REG_ERRORINTRSTS	Error interrupt If any of the bits in the Error interrupt status register are set, then this bit is set. Therefore the HD can test for an error by checking this bit first. 0 No error 1 Error
1 NORMALINTRSTS_BOOTCOMPLETE	Boot terminate interrupt This status is set if the boot operation get terminated. 0 Boot operation is not terminated. 1 Boot operation is terminated. **Note:** SoC does not support Execute In Place from eMMC.
2 NORMALINTRSTS_RCVBOOTACK	Boot ack rcv This status is set if the boot acknowledge is received from device. 0 Boot ack is not received. 1 Boot ack is received. **Note:** SoC does not support Execute In Place from eMMC.
3 NORMALINTRSTS_RETUNINGEVENT	Re-tuning event This status is set if Re-tuning request in the Present state register changes from 0 to 1. Host controller requests host driver to perform re-tuning for next data transfer. Current data transfer (not large block count) can be completed without re-tuning. 1 Re-tuning is performed. 0 Re-tuning is not required. **Note:** Re-tuning is not supported.

Table 1829. NORMALINTRSTS field descriptions (continued)

Field	Description
4 NORMALINTRSTS_ INTC	INT_C This status is set if INT_C is enabled and INT_C# pin is in low level. Writing this bit to 1 does not clear this bit. It is cleared by resetting the INT_C interrupt factor. **Note:** INT_C is not supported.
5 NORMALINTRSTS_ INTB	INT_B This status is set if INT_B is enabled and INT_B# pin is in low level. Writing this bit to 1 does not clear this bit. It is cleared by resetting the INT_B interrupt factor. **Note:** INT_B is not supported.
6 NORMALINTRSTS_ INTA	INT_A This status is set if INT_A is enabled and INT_A# pin is in low level. Writing this bit to 1 does not clear this bit. It is cleared by resetting the INT_A interrupt factor. **Note:** INT_A is not supported.
7 NORMALINTRSTS_ CARDINTSTS	Card interrupt Writing this bit to 1 does not clear this bit. 0 No card interrupt 1 Generate card interrupt
8 NORMALINTRSTS_ CARDREMSTS	Card removal This status is set if the card inserted in the Present state register changes from 1 to 0. When the HD writes this bit to 1 to clear this status the status of the card inserted in the Present state register should be confirmed. Because the card detect may possibly be changed when the HD clear this bit an interrupt event may not be generated. 0 Card state stable or debouncing 1 Card removed
9 NORMALINTRSTS_ CARDINSSTS	Card insertion This status is set if the card inserted in the Present state register changes from 0 to 1. When the HD writes this bit to 1 to clear this status, the status of the card inserted in the Present state register should be confirmed. Because the card detect may possibly be changed when the HD clear this bit an interrupt event may not be generated. 0 Card state stable or debouncing 1 Card inserted
10 NORMALINTRSTS_ BUFRDREADY	Buffer read ready This status is set if the Buffer Read Enable changes from 0 to 1. Buffer Read Ready is set to 1 for every CMD19 execution. 0 Not ready to read buffer 1 Ready to read buffer
11 NORMALINTRSTS_ BUFWRREADY	Buffer write ready This status is set if the Buffer Write Enable changes from 0 to 1. 0 Not ready to write buffer 1 Ready to write buffer

Table 1829. NORMALINTRSTS field descriptions (continued)

Field	Description
12 NORMALINTRSTS_ DMAINTERRUPT	DMA interrupt This status is set if the HC detects the host DMA buffer boundary in the Block size register. 0 No DMA interrupt 1 DMA interrupt is generated
13 NORMALINTRSTS_ BLKGAPEVENT	Block gap event If the Stop at block gap request in the Block gap control register is set, this bit is set. Read transaction: This bit is set at the falling edge of the DAT line active status (when the transaction is stopped at SDMMC bus timing. The Read Wait must be supported in order to use this function). Write transaction: This bit is set at the falling edge of write transfer active status (after getting CRC status at SDMMC bus timing). 0 No block gap event 1 Transaction stopped at block gap
14 NORMALINTRSTS_ XFERCOMPLETE	Transfer complete This bit is set when a Read/Write transaction is completed. Read transaction: This bit is set at the falling edge of read transfer active status. There are two cases in which the interrupt is generated. The first is when a data transfer is completed as specified by data length (after the last data has been read to the host system). The second is when data has stopped at the block gap and completed the data transfer by setting the Stop at block gap request in the Block gap control register (after valid data has been read to the host system). Write transaction: This bit is set at the falling edge of the DAT line active status. There are two cases in which the interrupt is generated. The first is when the last data is written to the card as specified by data length and busy signal is released. The second is when data transfers are stopped at the block gap by setting Stop at block gap request in the Block gap control register and data transfers completed. (after valid data is written to the card and the busy signal is released). **Note:** Transfer complete has higher priority than data timeout error. If both bits are set to 1, the data transfer can be considered complete. 0 No data transfer complete 1 Data transfer complete
15 NORMALINTRSTS_ CMDCOMPLETE	Command complete This bit is set when we get the end bit of the command response (except Auto CMD12 and Auto CMD23). **Note:** Command timeout error has higher priority than command complete. If both are set to 1, it can be considered that the response was not received correctly. 0 No command complete 1 Command complete

Table 1830. Relation between transfer complete and data timeout error

Transfer complete	Data timeout error	Meaning of the status
0	0	Interrupted by another factor
0	1	Timeout occur during transfer
1	Don’t Care	Data transfer complete

Table 1831. Relation between command complete and command timeout error

Command complete	Command timeout error	Meaning of the status
0	0	Interrupted by another factor
Don’t care	1	Response not received within 64 sdmmcctrl_clk cycles
1	0	Response received

57.3.2.19 Error interrupt status register (ERRORINTRSTS)

Status defined in this register can be enabled by the Error interrupt status enable register, but not by the Error interrupt signal enable register. The interrupt is generated when the error interrupt signal enable is enabled and at least one of the statuses is set to 1. Writing to 1 clears the bit and writing to 0 keeps the bit unchanged. More than one status can be cleared at the one register write.

Offset: 0x0032 Access: Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
				ERRORINTRSTS_HOSTERROR			ERRORINTRSTS_ADMAERROR	ERRORINTRSTS_AUTOCMDERROR		ERRORINTRSTS_DATAENDBITERROR	ERRORINTRSTS_DATACRCERROR	ERRORINTRSTS_DATATIMEOUTERROR	ERRORINTRSTS_CMDINDEXERROR	ERRORINTRSTS_CMDENDBITERROR	ERRORINTRSTS_CMDCRCERROR	ERRORINTRSTS_CMDTIMEOUTERROR
R	0	0	0		0	0			0							
W				w1c			w1c	w1c		w1c	w1c	w1c	w1c	w1c	w1c	w1c
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1849. Error interrupt status register (ERRORINTRSTS)

Table 1832. ERRORINTRSTS field descriptions

Field	Description
3 ERRORINTRSTS_ HOSTERROR	Target response error Occurs when detecting ERROR in m_hresp (DMA transaction). 0 No error 1 Error
6 ERRORINTRSTS_ ADMAERROR	DMA error This bit is set when the host controller detects errors during ADMA based data transfer. The state of the ADMA at an error occurrence is saved in the ADMA Error status register. 0 No error 1 Error
7 ERRORINTRSTS_ AUTOCMDERROR	Auto CMD error Auto CMD12 and Auto CMD23 use this error status. This bit is set when detecting that one of the bits D00-D04 in Auto CMD Error status register has changed from 0 to 1. In case of Auto CMD12, this bit is set to 1, not only when the errors in Auto CMD12 occur but also when Auto CMD12 is not executed due to the previous command error. 0 No error 1 Error
9 ERRORINTRSTS_ DATAENDBITERROR	Data end bit error Occurs when detecting 0 at the end bit position of read data which uses the DAT line or the end bit position of the CRC status. 0 No error 1 Error
10 ERRORINTRSTS_ DATACRCERROR	Data CRC error Occurs when detecting CRC error when transferring read data which uses the DAT line or when detecting the write CRC status having a value of other than “010”. 0 No error 1 Error
11 ERRORINTRSTS_ DATATIMEOUTERROR	Data timeout error Occurs when detecting one of following timeout conditions: – Busy timeout for R1b, R5b type – Busy timeout after Write CRC status – Write CRC status timeout – Read data timeout 0 No error 1 Timeout
12 ERRORINTRSTS_ CMDINDEXERROR	Command index error Occurs if a command index error occurs in the command response. 0 No error 1 Error
13 ERRORINTRSTS_ CMDENDBITERROR	Command end bit error Occurs when detecting that the end bit of a command response is 0. 0 No error 1 End bit error generated

Table 1832. ERRORINTRSTS field descriptions (continued)

Field	Description
14 ERRORINTRSTS_ CMDCRCERROR	Command CRC error Command CRC error is generated in two cases. – If a response is returned and the command timeout error is set to 0, this bit is set to 1 when detecting a CRT error in the command response – The HC detects a CMD line conflict by monitoring the CMD line when a command is issued. If the HC drives the CMD line to 1 level, but detects 0 level on the CMD line at the next sdmmcctrl_clk edge, then the HC aborts the command (stop driving CMD line) and set this bit to 1. The command timeout error is also set to 1 to distinguish CMD line conflict. 0 No error 1 CRC error generated
15 ERRORINTRSTS_ CMDTIMEOUTERROR	Command timeout error Occurs only if the no response is returned within 64 sdmmcctrl_clk cycles from the end bit of the command. If the HC detects a CMD line conflict, in which case command CRC error is also be set. This bit is set without waiting for 64 sdmmcctrl_clk cycles because the command will be aborted by the HC. 0 No error 1 Timeout

Table 1833. Relation between command CRC error and command timeout error

Command CRC error	Command timeout error	Kinds of error
0	0	No error
0	1	Response timeout error
1	0	Response CRC error
1	1	CMD line conflicts

57.3.2.20 Normal interrupt status enable register (NORMALINTRSTSENA)

The following table describes the normal interrupt status enable register. Setting to 1 enables it.

Offset: 0x0034 Access: Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	NORMALINTRSTS_ENABLEREGBIT15	NORMALINTRSTS_ENABLEREGBIT14	NORMALINTRSTS_ENABLEREGBIT13	NORMALINTRSTS_ENABLEREGBIT12	NORMALINTRSTS_ENABLEREGBIT11	NORMALINTRSTS_ENABLEREGBIT10	NORMALINTRSTS_ENABLEREGBIT9	SDHCREGSET_CARDINTSTSENA	SDHCREGSET_CARDREMSTSENA	SDHCREGSET_CARDINSSTSENA	NORMALINTRSTS_ENABLEREGBIT5	NORMALINTRSTS_ENABLEREGBIT4	NORMALINTRSTS_ENABLEREGBIT3	NORMALINTRSTS_ENABLEREGBIT2	NORMALINTRSTS_ENABLEREGBIT1	NORMALINTRSTS_ENABLEREGBIT0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1850. Normal interrupt status enable register (NORMALINTRSTSENA)

Table 1834. NORMALINTRSTSENA field descriptions

Field	Description
0 NORMALINTRSTS_ ENABLEREGBIT15	Fixed to 0 The HC controls error interrupts using the Error interrupt status enable register.
1 NORMALINTRSTS_ ENABLEREGBIT14	Boot terminate interrupt enable 0 Masked 1 Enabled **Note:** SoC does not support Execute In Place from eMMC.
2 NORMALINTRSTS_ ENABLEREGBIT13	Boot ack rcv enable 0 Masked 1 Enabled **Note:** SoC does not support Execute In Place from eMMC.
3 NORMALINTRSTS_ ENABLEREGBIT12	Re-tuning event status enable 0 Masked 1 Enabled **Note:** Re-tuning is not supported.
4 NORMALINTRSTS_ ENABLEREGBIT11	INT_C status enable If this bit is set to 0, the host controller clears the interrupt request to the system. The host driver may clear this bit before servicing the INT_C and may set this bit again after all interrupt requests to INT_C pin are cleared to prevent inadvertent interrupts. **Note:** INT_C is not supported.
5 NORMALINTRSTS_ ENABLEREGBIT10	INT_B status enable If this bit is set to 0, the host controller clears the interrupt request to the system. The host driver may clear this bit before servicing the INT_B and may set this bit again after all interrupt requests to INT_B pin are cleared to prevent inadvertent interrupts. **Note:** INT_B is not supported.
6 NORMALINTRSTS_ ENABLEREGBIT9	INT_A status enable If this bit is set to 0, the host controller clears the interrupt request to the system. The host driver may clear this bit before servicing the INT_A and may set this bit again after all interrupt requests to INT_A pin are cleared to prevent inadvertent interrupts. **Note:** INT_A is not supported.
7 SDHCREGSET_ CARDINTSTSENA	Card interrupt status enable If this bit is set to 0, the HC clears interrupt request to the system. The card interrupt detection is stopped when this bit is cleared and restarted when this bit is set to 1. The HD may clear the card interrupt status enable before servicing the card interrupt and may set this bit again after all interrupt requests from the card are cleared to prevent inadvertent interrupts. 0 Masked 1 Enabled
8 SDHCREGSET_ CARDREMSTSENA	Card removal status enable 0 Masked 1 Enabled

Table 1834. NORMALINTRSTSENA field descriptions (continued)

Field	Description
9 SDHCREGSET_ CARDINSSTSENA	Card insertion status enable 0 Masked 1 Enabled
10 NORMALINTRSTS_ ENABLEREGBIT5	Buffer read ready status enable 0 Masked 1 Enabled
11 NORMALINTRSTS_ ENABLEREGBIT4	Buffer write ready status enable 0 Masked 1 Enabled
12 NORMALINTRSTS_ ENABLEREGBIT3	DMA interrupt status enable 0 Masked 1 Enabled
13 NORMALINTRSTS_ ENABLEREGBIT2	Block gap event status enable 0 Masked 1 Enabled
14 NORMALINTRSTS_ ENABLEREGBIT1	Transfer complete status enable 0 Masked 1 Enabled
15 NORMALINTRSTS_ ENABLEREGBIT0	Command complete status enable 0 Masked 1 Enabled

57.3.2.21 Error interrupt status enable register (ERRORINTRSTSENA)

Setting to 1 enables interrupt status. The following table describes the Error interrupt status enable register.

Offset: 0x0036 Access: Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	ERRORINTRSTS_ ENABLEREGBIT12	0	0	ERRORINTRSTS_ ENABLEREGBIT9	ERRORINTRSTS_ ENABLEREGBIT8	0	ERRORINTRSTS_ ENABLEREGBIT6	ERRORINTRSTS_ ENABLEREGBIT5	ERRORINTRSTS_ ENABLEREGBIT4	ERRORINTRSTS_ ENABLEREGBIT3	ERRORINTRSTS_ ENABLEREGBIT2	ERRORINTRSTS_ ENABLEREGBIT1	ERRORINTRSTS_ ENABLEREGBIT0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1851. Error interrupt status enable register (ERRORINTRSTSENA)

Table 1835. ERRORINTRSTSENA field descriptions

Field	Description
3 ERRORINTRSTS_ ENABLEREGBIT12	Target response error signal enable 0 Masked 1 Enabled
6 ERRORINTRSTS_ ENABLEREGBIT9	ADMA error status enable 0 Masked 1 Enabled
7 ERRORINTRSTS_ ENABLEREGBIT8	Auto CMD12 error status enable 0 Masked 1 Enabled
9 ERRORINTRSTS_ ENABLEREGBIT6	Data end bit error 0 Masked 1 Enabled
10 ERRORINTRSTS_ ENABLEREGBIT5	STA_EN: data CRC error status enable 0 Masked 1 Enabled
11 ERRORINTRSTS_ ENABLEREGBIT4	Data timeout error status enable 0 Masked 1 Enabled
12 ERRORINTRSTS_ ENABLEREGBIT3	Command index error status enable 0 Masked 1 Enabled
13 ERRORINTRSTS_ ENABLEREGBIT2	Command end bit error status enable 0 Masked 1 Enabled
14 ERRORINTRSTS_ ENABLEREGBIT1	Command CRC error status enable 0 Masked 1 Enabled
15 ERRORINTRSTS_ ENABLEREGBIT0	Command timeout error status enable 0 Masked 1 Enabled

57.3.2.22 Normal interrupt signal enable register (NORMALINTRSIGENA)

This register is used to select which interrupt status is indicated to the host system as the interrupt. These status bits all share the sample 1 bit interrupt line. Setting any of these bits to 1 enables interrupt generation.

Offset: 0x0038 Access: Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	NORMALINTRSTS_ ENABLEREGBIT15	NORMALINTRSTS_ ENABLEREGBIT14	NORMALINTRSTS_ ENABLEREGBIT13	NORMALINTRSTS_ ENABLEREGBIT12	NORMALINTRSTS_ ENABLEREGBIT11	NORMALINTRSTS_ ENABLEREGBIT10	NORMALINTRSTS_ ENABLEREGBIT9	SDHCREGSET_ CARDINTSTSENA	SDHCREGSET_ CARDREMSTSENA	SDHCREGSET_ CARDINSSTSENA	NORMALINTRSTS_ ENABLEREGBIT5	NORMALINTRSTS_ ENABLEREGBIT4	NORMALINTRSTS_ ENABLEREGBIT3	NORMALINTRSTS_ ENABLEREGBIT2	NORMALINTRSTS_ ENABLEREGBIT1	NORMALINTRSTS_ ENABLEREGBIT0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1852. Normal interrupt signal enable register (NORMALINTRSIGENA)

Table 1836. NORMALINTRSIGENA field descriptions

Field	Description
0 NORMALINTRSTS_ ENABLEREGBIT15	Fixed to 0 The HD controls error interrupts using the Error interrupt signal enable register.
1 NORMALINTRSTS_ ENABLEREGBIT14	Boot terminate interrupt signal enable 0 Masked 1 Enabled **Note:** SoC does not support Execute In Place from eMMC.
2 NORMALINTRSTS_ ENABLEREGBIT13	Boot ack rcv signal enable 0 Masked 1 Enabled **Note:** SoC does not support Execute In Place from eMMC.
3 NORMALINTRSTS_ ENABLEREGBIT12	Re-tuning event signal enable 0 Masked 1 Enabled **Note:** Re-tuning is not supported.
4 NORMALINTRSTS_ ENABLEREGBIT11	INT_C signal enable 0 Masked 1 Enabled **Note:** INT_C is not supported.
5 NORMALINTRSTS_ ENABLEREGBIT10	INT_B signal enable 0 Masked 1 Enabled **Note:** INT_B is not supported.
6 NORMALINTRSTS_ ENABLEREGBIT9	INT_A signal enable 0 Masked 1 Enabled **Note:** INT_A is not supported.
7 SDHCREGSET_ CARDINTSTSENA	Card interrupt signal enable 0 Masked 1 Enabled

Table 1836. NORMALINTRSIGENA field descriptions (continued)

Field	Description
8 SDHCREGSET_ CARDREMSTSENA	Card removal signal enable 0 Masked 1 Enabled
9 SDHCREGSET_ CARDINSSTSENA	Card insertion signal enable 0 Masked 1 Enabled
10 NORMALINTRSTS_ ENABLEREGBIT5	Buffer read ready signal enable 0 Masked 1 Enabled
11 NORMALINTRSTS_ ENABLEREGBIT4	Buffer write ready signal enable 0 Masked 1 Enabled
12 NORMALINTRSTS_ ENABLEREGBIT3	DMA interrupt signal enable 0 Masked 1 Enabled
13 NORMALINTRSTS_ ENABLEREGBIT2	Block gap event signal enable 0 Masked 1 Enabled
14 NORMALINTRSTS_ ENABLEREGBIT1	Transfer complete signal enable 0 Masked 1 Enabled
15 NORMALINTRSTS_ ENABLEREGBIT0	Command complete signal enable 0 Masked 1 Enabled

57.3.2.23 Error interrupt signal enable register (ERRORINTRSIGENA)

This register is used to select which interrupt status is notified to the host system as the interrupt. These status bits all share the same 1 bit interrupt line. Setting any of these bits to 1 enables interrupt generation.

Offset: 0x003A Access: Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	ERRORINTRSIG_ENABLEREGBIT12	0	ERRORINTRSIG_ENABLEREGBIT10	ERRORINTRSIG_ENABLEREGBIT9	ERRORINTRSIG_ENABLEREGBIT8	ERRORINTRSIG_ENABLEREGBIT7	ERRORINTRSIG_ENABLEREGBIT6	ERRORINTRSIG_ENABLEREGBIT5	ERRORINTRSIG_ENABLEREGBIT4	ERRORINTRSIG_ENABLEREGBIT3	ERRORINTRSIG_ENABLEREGBIT2	ERRORINTRSIG_ENABLEREGBIT1	ERRORINTRSIG_ENABLEREGBIT0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1853. Error interrupt signal enable register (ERRORINTRSIGENA)

Table 1837. ERRORINTRSIGENA field descriptions

Field	Description
3 ERRORINTRSIG_ ENABLEREGBIT12	Target response error signal enable 0 Masked 1 Enabled
5 ERRORINTRSIG_ ENABLEREGBIT10	Tuning error signal enable 0 Masked 1 Enabled **Note:** Re-tuning is not supported.
6 ERRORINTRSIG_ ENABLEREGBIT9	ADMA error signal enable 0 Masked 1 Enabled
7 ERRORINTRSIG_ ENABLEREGBIT8	Auto CMD12 error signal enable 0 Masked 1 Enabled
8 ERRORINTRSIG_ ENABLEREGBIT7	Current limit error signal enable 0 Masked 1 Enabled
9 ERRORINTRSIG_ ENABLEREGBIT6	Data end bit error signal enable 0 Masked 1 Enabled
10 ERRORINTRSIG_ ENABLEREGBIT5	Data CRC error signal enable 0 Masked 1 Enabled
11 ERRORINTRSIG_ ENABLEREGBIT4	Data timeout error signal enable 0 Masked 1 Enabled
12 ERRORINTRSIG_ ENABLEREGBIT3	Command index error signal enable 0 Masked 1 Enabled
13 ERRORINTRSIG_ ENABLEREGBIT2	Command end bit error signal enable 0 Masked 1 Enabled
14 ERRORINTRSIG_ ENABLEREGBIT1	Command CRC error signal enable 0 Masked 1 Enabled
15 ERRORINTRSIG_ ENABLEREGBIT0	Command timeout error signal enable 0 Masked 1 Enabled

57.3.2.24 Auto CMD error status enable register (AUTOCMDERRSTS)

This register is used to indicate CMD12 response error of Auto CMD12 and CMD23 response error of Auto CMD23. The host driver can determine what kind of Auto CMD12/CMD23 errors occur by this register. Auto CMD23 errors are indicated in bit 04-01. This register is valid only when the Auto CMD error is set.

Note: This register is read only and initialized to zero on reset.

Offset: 0x003C Access: Read

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	AUTOCMDERRSTS_NEXTERROR	0	0	AUTOCMDERRSTS_INDEXERROR	AUTOCMDERRSTS_ENDBITERROR	AUTOCMDERRSTS_CRCERROR	AUTOCMDERRSTS_TIMEOUTERROR	AUTOCMDERRSTS_NOTEXECERROR
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1854. Auto CMD error status enable register (AUTOCMDERRSTS)

Table 1838. AUTOCMDERRSTS field descriptions

Field	Description
8 AUTOCMDERRSTS_NEXTERROR	Command not issued by Auto CMD12 error Setting this bit to 1 means CMD_wo_DAT is not executed due to an Auto CMD12 error (D04- D01) in this register. This bit is set to 0 when Auto CMD error is generated by Auto CMD23. 0 No error 1 Not issued
11 AUTOCMDERRSTS_INDEXERROR	Auto CMD index error Occurs if the command index error occurs in response to a command. 0 No error 1 Error
12 AUTOCMDERRSTS_ENDBITERROR	Auto CMD end bit error Occurs when detecting that the end bit of command response is 0. 0 No error 1 End bit error generated
13 AUTOCMDERRSTS_CRCERROR	Auto CMD CRC error Occurs when detecting a CRC error in the command response. 0 No error 1 CRC error generated

Table 1838. AUTOCMDERRSTS field descriptions (continued)

Field	Description
14 AUTOCMDERRSTS_ TIMEOUTERROR	Auto CMD timeout error Occurs if the no response is returned within 64 sdmmcctrl_clk cycles from the end bit of the command. If this bit is set to 1, the other error status bits (D04 - D02) are meaningless. 0 No error 1 Timeout
15 AUTOCMDERRSTS_ NOTEXECERROR	Auto CMD12 not executed If memory multiple block data transfer is not started due to command error, this bit is not set because it is not necessary to issue Auto CMD12. Setting this bit to 1 means the HC cannot issue Auto CMD12 to stop memory multiple block transfer due to some error. If this bit is set to 1, other error status bits (D04 - D01) are meaningless. This bit is set to 0 when Auto CMD error is generated by Auto CMD23. 0 Executed 1 Not executed

Table 1839. Relation between auto CMD12 CRC error and auto CMD12 timeout error

Auto CMD12 CRC error	Auto CMD12 timeout error	Kinds of error
0	0	No error
0	1	Response timeout error
1	0	Response CRC error
1	1	CMD line conflict

The timing of changing Auto CMD12 error status can be classified in three scenarios:

1. When the HC is going to issue Auto CMD12.
   Set D00 to 1 if Auto CMD12 cannot be issued due to an error in the previous command.
   Set D00 to 0 if Auto CMD12 is issued.
2. At the end bit of Auto CMD12 response.
   Check received responses by checking the error bits D01, D02, D03, D04.
   Set to 1 if error is detected.
   Set to 0 if error is not detected.
3. Before reading the Auto CMD12 error status bit D07.
   Set D07 to 1 if there is a command cannot be issued.
   Set D07 to 0 if there is no command to issue.

Timing of generating the Auto CMD12 error and writing to the Command register are asynchronous. Then D07 is sampled when driver never writing to the Command register. So just before reading the Auto CMD12 Error status register is good timing to set the D07 status bit.

57.3.2.25 Host control 2 register (HOSTCONTROL2)

The following table describes the Host control 2 register.

Offset: 0x003E Access: Read/Write




Figure 1855. Host control 2 register (HOSTCONTROL2)

Table 1840. HOSTCONTROL2 field descriptions

Field	Description
0 HOSTCTRL2_ PRESETVALUEENABLE	Preset value enable As the operating sdmmccard_clk frequency and I/O driver strength depend on the host system implementation, it is difficult to determine these parameters in the standard host driver. When preset value enable is set to automatic. This bit enables the functions defined in the Preset value registers. 1 Automatic selection by preset value are enabled 0 sdmmccard_clk and driver strength are controlled by host driver If this bit is set to 0, sdmmccard_clk frequency select and driver strength select in Host control 2 register are set by host driver. If this bit is set to 1, sdmmccard_clk frequency Select and driver strength select in Host control 2 register are set by host controller as specified in the Preset value registers.
1 HOSTCTRL2_ ASYNCHINTRENABLE	Asynchronous interrupt enable 1 Enabled 0 Disabled
8 HOSTCTRL2_ SAMPLINGCLKSELECT	Sampling clock select 1 Tuned clock is used to sample data 0 Fixed clock is used to sample data **Note:** Tunning is not supported. This bit should always set to 0.
9 HOSTCTRL2_ EXECUTETUNING	Execute tuning 1 Execute tuning 0 Not tuned or tuning completed **Note:** Tunning is not supported. This bit should always set to 0.
10:11 HOSTCTRL2_ DRIVERSTRENGTH	Driver strength select In 3.3V signaling, this field is not effective. **Note:** This field is not effective as only 3.3V signaling is supported.

Table 1840. HOSTCONTROL2 field descriptions (continued)

Field	Description
12 HOSTCTRL2_ 1P8VSIGNALLINGENA	1.8V signaling enable This bit controls voltage regulator for I/O cell. 3.3V is supplied to the card regardless of signaling voltage. **Note:** This field is not effective as only 3.3V signaling is supported.
13:15 HOSTCTRL2_ UHSMODESELECT	This field is used to select DDR mode of eMMC. Set it to 100b to enable High speed DDR mode.

57.3.2.26 Capabilities[31:0] register (CAPABILITIES31_0)

This register provides the HD with information specific to the HC implementation. The HC may implement these values as fixed or loaded from Flash memory during power on initialization.

Offset: 0x0040 Access: Read

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	CORECFG_SLOTTYPE		CORECFG_ASYNCHINTRSUPPORT	0	0	0	0	CORECFG_3P3VOLTSUPPORT	CORECFG_SUSPENDRESUME	CORECFG_SDMASUPPORT	CORECFG_HIGHSPEEDSUPPORT	0	CORECFG_ADMA2SUPPORT	CORECFG_8BITSUPPORT	CORECFG_MAXBLKLENGTH	
W																
Reset	0	0	1	0	0	0	0	1	1	1	1	0	0	1	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	CORECFG_BASECLKFREQ								CORECFG_TIMEOUTCLKUNIT	0	CORECFG_TIMEOUTCLKFREQ					
W																
Reset	0	0	1	1	0	0	1	0	1	0	0	0	0	0	0	1

Figure 1856. Capabilities[31:0] register (CAPABILITIES31_0)

Table 1841. CAPABILITIES31_0 field descriptions

Field	Description
0:1 CORECFG_ SLOTTYPE	Slot type support This field indicates usage of a slot by a specific host system. 00 Removable card slot 01 Embedded slot for one device 10 Shared bus slot 11 Reserved
2 CORECFG_ ASYNCHINTRSUPPORT	CORECFG_ASYNCHINTRSUPPORT Enable asynchronous interrupt support 0 Core does not support monitoring of asynchronous interrupt 1 Core supports monitoring of asynchronous interrupt
7 CORECFG_ 3P3VOLTSUPPORT	Voltage support 3.3V This bit indicates whether the HC supports 3.3V. 0 3.3V Not supported 1 3.3V Supported **Note:** 3.3V is supported
8 CORECFG_ SUSPENDRESUME	CORECFG_SUSPENDRESUME SDMMC host controller supports Suspend/Resume functionality. 0 Not supported 1 Supported
9 CORECFG_ SDMASUPPORT	SDMA support This bit indicates whether the HC is capable of using DMA to transfer data between system memory and the HC directly. 0 SDMA Not supported 1 SDMA Supported
10 CORECFG_ HIGHSPEEDSUPPORT	High speed support This bit indicates whether the HC and the host system support High speed mode and they can supply sdmmccard_clk clock frequency from 20 MHz to 50 MHz. 0 High speed not supported 1 High speed supported
12 CORECFG_ ADMA2SUPPORT	ADMA2 support 0 ADMA2 not supported 1 ADMA2 supported **Note:** ADMA2 configuration is selected on programming of CORE_CONFIG.corecfg_adma2support bit.
13 CORECFG_ 8BITSUPPORT	Extended media bus support This bit indicates whether the host controller is capable of using 8-bit bus width mode. 0 Extended media bus not supported 1 Extended media bus supported

Table 1841. CAPABILITIES31_0 field descriptions (continued)

Field	Description
14:15 CORECFG_ MAXBLKLENGTH	Max block length This value indicates the maximum block size that the HD can read and write to the buffer in the HC. The buffer transfers this block size without wait cycles. Three sizes can be defined as indicated below. 00 512 bytes 01 1024 bytes 10 2048 bytes 11 4096 bytes **Note:** max 512 B block size is supported.
16:23 CORECFG_ BASECLKFREQ	Base clock frequency of SDMMC_CLK It's value is 8'b00110010 (50 MHz). 50 MHz is shown as reset value, but sdmmc_clk freq is 100 MHz. 50 MHz clk for SDMMC card and controller should be generated by software by dividing sdmmc_clk from 2. **Note:** Base clock frequency configuration is programmed in CORE_CONFIG.baseclkfreq_sdmmc_clk field.
24 CORECFG_ TIMEOUTCLKUNIT	Timeout clock unit This bit shows the unit of base clock frequency used to detect data timeout error. 0 KHz 1 MHz
26:31 CORECFG_ TIMEOUTCLKFREQ	Timeout clock frequency This bit shows the base clock frequency used to detect data timeout error. It's value is 6'b000001. Because timeout clock unit is 1 MHz, so timeout clock frequency is 1 MHz.

57.3.2.27 Capabilities[63:32] register (CAPABILITIES63_32)

This register provides the HD with information specific to the HC implementation. The HC may implement these values as fixed or loaded from Flash memory during power on initialization.

Offset: 0x0044 Access: Read

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
							CORECFG_ SPIBLKMODE	CORECFG_ SPISUPPORT								
R	0	0	0	0	0	0			0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
	CORECFG_ RETUNINGMODES													CORECFG_ DDRMODESUPPORT		
R			0	0	0	0	0	0	0	0	0	0	0		0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0

Figure 1857. Capabilities[63:32] register (CAPABILITIES63_32)

Table 1842. CAPABILITIES63_32 field descriptions

Field	Description
6 CORECFG_ SPIBLKMODE	SPI block mode This field indicates whether SPI block mode is supported or not. 0 Not supported 1 Supported
7 CORECFG_ SPISUPPORT	SPI mode This field indicates whether SPI mode is supported or not. 0 Not supported 1 Supported
16:17 CORECFG_ RETUNINGMODES	Re-tuning modes This field defines the re-tuning capability of a host controller. **Note:** Re-tunning is not supported. This field is set to 2'b00.
29 CORECFG_ DDRMODESUPPORT	DDR mode support 1 DDR mode is supported. 0 DDR mode is not supported.

57.3.2.28 Maximum current capabilities[31:0] register (MAXCURRENTCAP31_0)

This register describes the maximum current capabilities.

Offset: 0x0048 Access: Read

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	CORECFG_MAXCURRENT3P3V							
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1858. Maximum current capabilities[31:0] register (MAXCURRENTCAP31_0)

Table 1843. MAXCURRENTCAP31_0 field descriptions

Field	Description
24:31 CORECFG_ MAXCURRENT3P3V	Maximum current for 3.3V

57.3.2.29 Maximum current capabilities[63:32] register (MAXCURRENTCAP63_32)

This register describes the maximum current capabilities.

Offset: 0x004C Access: Read

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1859. Maximum current capabilities[63:32] register (MAXCURRENTCAP63_32)

Table 1844. MAXCURRENTCAP63_32 field descriptions

Field	Description
0:31	Reserved

Table 1845 describes the maximum current value.

Table 1845. Maximum current value definition

Register value	Current value
0	Get information via another method
1	4 mA
2	8 mA
3	12 mA
...	
254	1016 mA
255	1020 mA

Note: Maximum current values are required to be programmed in CORE_CONFIG.maxcurrent_3p3v register field.

57.3.2.30 Preset value n register (PRESETVALUEn)

Preset value for registers 0 to 7 is all 0. It is because only 3.3V signaling is supported and clock generator is not supported.

Offset: 0x0060 + n*0x2 (n=0 to 7) Access: Read

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1860. Preset value n register (PRESETVALUEn)

Table 1846. PRESETVALUEn field descriptions

Field	Description
0:15	Reserved. Refer to *Table 1847* for details.

Table 1847 shows the offset of preset values per card or device.

Table 1847. Preset value register definition

Register name	Offset	Preset value register	Signal
reg_presetvalue_0	0x0060	Preset value for Initialization	3.3 V
reg_presetvalue_1	0x0062	Preset value for Default speed	3.3 V
reg_presetvalue_2	0x0064	Preset value for High speed	3.3 V
reg_presetvalue_3	0x0066	Reserved	
reg_presetvalue_4	0x0068	Reserved	
reg_presetvalue_5	0x006A	Reserved	

Table 1847. Preset value register definition (continued)

Register name	Offset	Preset value register	Signal
reg_presetvalue_6	0x006C	Reserved	
reg_presetvalue_7	0x006E	Reserved	

57.3.2.31 Slot interrupt status register (SLOTINTRSTS)

The following table describes the slot interrupt status register.

Offset: 0x00FC Access: Read

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SDHCHOSTIF_SLOTINTRSTS
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1861. Slot interrupt status register (SLOTINTRSTS)

Table 1848. SLOTINTRSTS field descriptions

Field	Description
15 SDHCHOSTIF_SLOTINTRSTS	Interrupt signal for slot#0 This status bit indicates the OR of interrupt signal and wakeup signal for slot. **Note:** Wakeup interrupt is not supported. Bit[0] is showing status of interrupt signal only.

57.3.2.32 Host controller version register (HOSTCONTROLLERVER)

The following table describes the Host controller version register.

Offset: 0x00FE Access: Read

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	SDHC_VENVERNUM								SPECIFICATIONVERSIONNUMBER							
W																
Reset	0	0	0	1	0	0	0	0	0	0	0	0	0	0	1	0

Figure 1862. Host controller version register (HOSTCONTROLLERVER)

Table 1849. HOSTCONTROLLERVER field descriptions

Field	Description
0:7 SDHC_VENVERNUM	Vendor version number The vendor version number is set to 0x10 (1.0)
8:15 SPECIFICATION VERSIONNUMBER	Specification version number The host controller version number is set to 0x02 (Host specification version 3.00).

57.3.2.33 Force event for auto CMD error status register (FORCEEVENTFORAUTOCMDERRSTS)

The Force event register is not a physically implemented register. Rather, it is an address at which the Auto CMD12 Error status register can be written:

- Writing 1: set each bit of the Auto CMD12 Error status register
- Writing 0: no effect

Offset: 0x0050 Access: Write only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0		0	0					
W									FORCECMDNOTISSUED BYAUTOCMD12ERR			FORCEAUTOCMD INDEXERR	FORCEAUTOCMD ENDBITERR	FORCEAUTOCMD CRCERR	FORCEAUTOCMD TIMEOUTERR	FORCEAUTOCMD NOTEXEC
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1863. Force event for auto CMD error status register (FORCEEVENTFORAUTOCMDERRSTS)

Table 1850. FORCEEVENTFORAUTOCMDERRSTS field descriptions

Field	Description
8 FORCECMDNOTISSUED BYAUTOCMD12ERR	Force event for command not issued by Auto CMD12 error 1 Interrupt is generated 0 No interrupt
11 FORCEAUTOCMD INDEXERR	Force event for Auto CMD index error 1 Interrupt is generated 0 No interrupt
12 FORCEAUTOCMD ENDBITERR	Force event for Auto CMD index error 1 Interrupt is generated 0 No interrupt
13 FORCEAUTOCMD CRCERR	Force event for Auto CMD CRC error 1 Interrupt is generated 0 No interrupt

Table 1850. FORCEEVENTFORAUTOCMDERRSTS field descriptions (continued)

Field	Description
14 FORCEAUTOCMD TIMEOUTERR	Force event for Auto CMD timeout error 1 Interrupt is generated 0 No interrupt
15 FORCEAUTOCMD NOTEXEC	Force event for Auto CMD12 NOT executed 1 Interrupt is generated 0 No interrupt

57.3.2.34 Force event for error interrupt status register (FORCEEVENTFORERRINTSTS)

The Force event register is not a physically implemented register. Rather, it is an address at which the Error interrupt status register can be written. The effect of a write to this address will be reflected in the Error interrupt status register if the corresponding bit of the Error interrupt status enable register is set:

- Writing 1: set each bit of the Error interrupt status register
- Writing 0: no effect

Offset: 0x0052 Access: Write only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0										
W							FORCE ADMAERR	FORCE AUTOCMDERR	FORCE CURRLIMERR	FORCE DATENDBITERR	FORCE DATCRCERR	FORCE DATTIMEOUTERR	FORCE CMDINDEXERR	FORCE CMDENDBITERR	FORCE CMDCRCERR	FORCE CMDTIMEOUTERR
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1864. Force event for error interrupt status register (FORCEEVENTFORERRINTSTS)

Table 1851. FORCEEVENTFORERRINTSTS field descriptions

Field	Description
6 FORCEADMAERR	Force event for ADMA error 1 Interrupt is generated 0 No interrupt
7 FORCEAUTOCMDERR	Force event for Auto CMD error 1 Interrupt is generated 0 No interrupt
8 FORCECURRLIMERR	Force event for current limit error 1 Interrupt is generated 0 No interrupt
9 FORCEDATENDBITERR	Force event for data end bit error 1 Interrupt is generated 0 No interrupt

Table 1851. FORCEEVENTFORERRINTSTS field descriptions (continued)

Field	Description
10 FORCEDATCRCERR	Force event for data CRC error 1 1 Interrupt is generated 0 No interrupt
11 FORCEDATTIMEOUTERR	Force event for data timeout error 1 1 Interrupt is generated 0 No interrupt
12 FORCECMDINDEXERR	Force event for command index error 1 1 Interrupt is generated 0 No interrupt
13 FORCECMDENDBITERR	Force event for command end bit error 1 Interrupt is generated 0 No interrupt
14 FORCECMDCRCERR	Force event for command CRC error 1 Interrupt is generated 0 No interrupt
15 FORCECMDTIMEOUTERR	Force event for command timeout error 1 Interrupt is generated 0 No interrupt

57.3.2.35 ADMA Error status register (ADMAERRSTS)

When ADMA error interrupt occurs, the ADMA error states field in this register holds the ADMA state and the ADMA System address register holds the address around the error descriptor. The following table describes the ADMA Error interrupt register.

Offset: 0x0054 Access: Read

	0	1	2	3	4	5	6	7
R	0	0	0	0	0	ADMAERRSTS_ADMALENMISMATCHERR	ADMAERRSTS_ADMAERRORSTATE	
W								
Reset	0	0	0	0	0	0	0	0

Figure 1865. ADMA Error status register (ADMAERRSTS)

Table 1852. ADMAERRSTS field descriptions

Field	Description
5 ADMAERRSTS_ ADMALENMISMATCHERR	ADMA length mismatch error This error occurs in the following 2 cases. While block count enable being set, the total data length specified by the descriptor table is different from that specified by the block count and block length. Total data length can not be divided by the block length. 1 Error 0 No error
6:7 ADMAERRSTS_ ADMAERRORSTATE	ADMA error state This field indicates the state of ADMA when error is occurred during ADMA data transfer. This field never indicates “10” because ADMA never stops in this state. D01–D00: ADMA error state when error occurred. Contents of SYS_SDR register: 00 ST_STOP (Stop DMA) points to next of the error descriptor 01 ST_FDS (Fetch Descriptor) points to the error descriptor 10 Never set this state (Not used) 11 ST_TFR (Transfer Data) points to the next of the error descriptor

57.3.2.36 ADMA System address n register (ADMASYSADDRn)

The following table describes the ADMA System address register.

Offset: 0x0058 + n*0x2 (n=0 to 3) Access: Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	ADMA_SYSADDRESS															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1866. ADMA System address n register (ADMASYSADDRn)

Table 1853. ADMASYSADDRn field descriptions

Field	Description
0:15 ADMA_SYSADDRESS	ADMA system address This register holds byte address of executing command of the descriptor table. 32-bit Address descriptor uses lower 32-bit of this register. At the start of ADMA, the host driver set start address of the descriptor table. The ADMA increments this register address, which points to next line, when every fetching a descriptor line. When the ADMA error interrupt is generated, this register holds valid descriptor address depending on the ADMA state. The host driver programs descriptor table on 32-bit boundary and set 32-bit boundary address to this register. ADMA2 ignores lower 2-bit of this register and assumes it to be 00b. 32-bit Address ADMA register value 32-bit system address XXXXXXXX 0x00000000 0x00000000 XXXXXXXX 0x00000004 0x00000004 ... XXXXXXXX 0xFFFFFFFC 0xFFFFFFFC

57.3.2.37 Boot timeout control register (BOOTTIMEOUTCNT)

The following table describes the boot timeout control register.




Figure 1867. Boot timeout control register (BOOTTIMEOUTCNT)

Table 1854. BOOTTIMEOUTCNT field descriptions

Field	Description
0:31 BOOT_TIMEOUTCNT	Boot data timeout counter value This value determines the interval by which DAT line timeouts are detected during boot operation for eMMC card. The value is in number of sdmmccard_clk clock. **Note:** SoC does not support Execute In Place from eMMC.

57.3.2.38 Core configuration register (CORE_CONFIG)

The register provides field to configure SDMMC protocol clock frequency (SDMMC_CLK), ADMA2 selection and maximum IO current value.




Figure 1868. Core configuration register (CORE_CONFIG)

Table 1855. CORE_CONFIG field descriptions

Field	Description
0:7 MAXCURRENT_3P3V	Maximum current for 3.3V. Value depends on IO drive strength.
12:13 CORECFG_SLOTTYPE	Select slot type 00 Removable card slot 01 Embedded slot for one device 10 Shared bus slot 11 Reserved
14 CORECFG_ ASYNCHINTRSUPPORT	Enable asynchronous interrupt support 0 Core does not support monitoring of asynchronous interrupt 1 Core supports monitoring of asynchronous interrupt
15 CORECFG_ ADMA2SUPPORT	Selection for ADMA2 support
24:31 BASECLKFREQ_ SDMMC_CLK	Base clock frequency for SDMMC clock. This is the frequency of the sdmmc_clk. 8'h32 = 50 MHz

57.3.2.39 Feedback clock selection register (FB_CLK_SEL)

The register is used to program the feedback clock source.

Offset: 0x0210 Access: Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	FEEDBACKCLK_SEL	
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1869. Feedback clock selection register (FB_CLK_SEL)

Table 1856. FB_CLK_SEL field descriptions

Field	Description
30:31 FEEDBACKCLK_SEL	Selects feedback clock from the sources of loopback. 00 Loopback from output of SDMMC HC IP (delayed SDMMC Tx clock is provided as loopback clock) 01 OPEN 10 OPEN 11 Loopback from external SDMMC device pin connected on SDMMC_FDBCK_CLK IO PAD

57.3.2.40 Debug status 1 register (DBG_STA1)

This register provides 16bit wide DMA Control debug bus for software debugging.

Offset: 0x0220 Access: Read

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	DMADEBUGBUS															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1870. Debug status 1 register (DBG_STA1)

Table 1857. DBG_STA1 field descriptions

Field	Description
16:31 DMADEBUGBUS	DMA_CTRL debug bus **hostintf_blocknextcmd** - Command Complete indication from CMDCTRL module is set, the next command indication should be blocked **hostintf_abortcmdmode** - When the Abort command is issued, the flag is set **hostintf_rdxferactive** - This is set from the time the command Last Bit is issued or Block Gap Continue to the time the last block of data is sent to host **hostintf_enddataxfer** - It is set when the end Data Transfer Complete Indications from the PIO/SDMA and ADMA2 state machines **hostintf_stopatblkgap** - For write transfer, it is set from the PIO/SDMA and ADMA2 state machines. For read transfer, RegSet is used to generate Stop at BlkGap **hostwrdat_state** - The WriteData state machine transfers the data to host interface **hostrddat_state** - The ReadData state machine receives the data from host interface **hosttrans_state[1:0]** - Host transfer state machine **adma2_state[3:0]** - ADMA2 state machine **piosdma_state[2:0]** - PIO/SDMA state machine

57.3.2.41 Debug status 2 register (DBG_STA2)

This register provides 16bit wide CMD Control debug bus for software debugging.

Note: There is a delay from generating the status signals inside the SDMMC core to update of the related status register bits due to clock domain crossing.

Offset: 0x0224 Access: Read

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	CMDDEBUGBUS															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1871. Debug status 2 register (DBG_STA2)

Table 1858. DBG_STA2 field descriptions

Field	Description
16:31 CMDDEBUGBUS	CMD_CTRL debug bus **cmdfsm_cmdrespstatus [3:0]** - Command response status **sdhcregset_bootena_sdmmcclk** - Double synchronization of sdhcregset_bootena signal **sdhcregset_cmdexecute_sdmmcclk** - Double synchronization of sdhcregset_cmdexecute signal **cmdfsm_autocmd23** - It is set when AutoCMD 23 Qualified with CMD_Data Present **cmdfsm_autocmd12** - Auto CMD12 indication **cmdfsm_cmdissued** - CMD issued signal **cmdfsm_cmdcomplete** - Command complete bit **cmdfsm_cmdena** - CMD output enable **cmdfsm_cmdout** - CMD output **cmdfsm_state[3:0]** - Command state machine

57.3.2.42 Debug status 3 register (DBG_STA3)

This register provides 16bit wide TXD module control debug bus for software debugging.

Note: There is a delay from generating the status signals inside the SDMMC HC core to update of the related status register bits due to clock domain crossing.

Offset: 0x0228 Access: Read

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	TXDDEBUGBUS															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1872. Debug status 3 register (DBG_STA3)

Table 1859. DBG_STA3 field descriptions

Field	Description
16:31 TXDDEBUGBUS	TXD_CTRL debug bus **txdfsm_enatimeoutchk** - Enable data timeout check **txdfsm_stopsdmmccardclk** - Stop SDMMC card clock **txdfsm_xmitstatus[2:0]** - Transmit status {ENDBIT err, CRC error, timeout error} **txdfsm_xmitstsvld** - Transmit status valid indication **txdfsm_rcvcrcsts** - Receive CRC status indication to RXCRC state machine **txdfsm_readeob** - Read EOB **txdfsm_readbuffer** - Read buffer **txdfsm_sdmmcdataena** - SDMMC data enable **txdfsm_wrxferactive** - Wr transfer active indication **txdfsm_datalineactive** - Data line active indication **txdfsm_state[3:0]** - Transmit data state machine

57.3.2.43 Debug status 4 register (DBG_STA4)

This register provides 16bit wide RXD module control debug bus for software debugging.

Note: There is a delay from generating the status signals inside the SDMMC HC core to update of the related status register bits due to clock domain crossing.

Offset: 0x022C Access: Read

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	RXDDEBUGBUS0							
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1873. Debug status 4 register (DBG_STA4)

Table 1860. DBG_STA4 field descriptions

Field	Description
24:31 RXDDEBUGBUS0	RXD_CTRL debug bus **rxctrl_rcvstatus[2:0]** - Receive status {EndBit Err, CRC Error, timeout error} **rxctrl_rcvstsvld** - Receive status valid **rxctrl_stopafterblk** - Stop receiving after this block (Stop at block gap) **rxctrl_stopsdcardclk2** - Stop SDMMC clock indication (Stop at block gap) **rxctrl_stopsdcardclk1** - Stop SDMMC clock indication (Normal operation, Buffer full) **rxctrl_rcvdata** - Receive data indication

57.3.2.44 Debug status 5 register (DBG_STA5)

This register provides 16bit wide RXD module control debug bus on feedback clock for software debugging.

Note: There is a delay from generating the status signals inside the SDMMC HC core to update of the related status register bits due to clock domain crossing.

Offset: 0x0230 Access: Read

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	RXDDEBUGBUS1							
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1874. Debug status 5 register (DBG_STA5)

Table 1861. DBG_STA5 field descriptions

Field	Description
24:31 RXDDEBUGBUS1	RXD_CTRL debug bus (RX CLK) **rxdfsm_reachingeob** - Reaching End of block indication **rxdfsm_okstopclk** - OK to Stop the clock (End of block flow control) **rxdfsm_dataeob** - Data Byte/Word is End of block indication **rxdfsm_datawrite** - Data Byte/Word write **rxdfsm_wtforblk** - Wait for block indication **rxdfsm_state [2:0]** - Receive data state machine

57.4 Driver flow sequence

This section provides the details about various data transfer protocols for 3MCR host controller.

Note: FB_CLK_SEL.feedbackClk_sel[1:0] register field should be programmed for selection of feedback clock. Fore more detail refer to Section 57.2.3: Clocks.

57.4.1 Non-DMA transaction

The sequence for Not Using DMA [non - DMA] is shown in *Figure 1875* and *Table 1862*.

Figure 1875. Data transfer using DAT line sequence (not using DMA)




Table 1862. Non-DMA transaction

Step	Description
1	Set the value corresponding to the executed data byte length of one block to Block size register.
2	Set the value corresponding to the executed data block count to Block count register.
3	Set the value corresponding to the issued command to Argument register.
4	Set the value to Multi / Single Block Select and Block Count Enable. Set the value corresponding to the issued command to Data transfer direction, Auto CMD12 Enable and DMA Enable.
5	Set the value to Multi / Single Block Select and Block Count Enable. Set the value corresponding to the issued command to Data transfer direction, Auto CMD12 Enable and DMA Enable.
6	Wait for the Command Complete Interrupt
7	Write 1 to the Command Complete in the Normal interrupt status register for clearing this bit.
8	Read Response register and get necessary information in accordance with the issued command.
9	In the case where this sequence is for write to a card, go to step (10-W). In case of read from a card, go to step (10-R).
10-W	Wait for Buffer Write Ready interrupt. Non DMA Write transfer On receiving the Buffer Write Ready interrupt the system processor will act as a master and start transferring the data via Buffer data port register (FIFO_1). Transmitter starts sending the data in SDMMC bus when a block of data is ready in FIFO_1. While transmitting the data in SDMMC bus the Buffer Write Ready interrupt is sent to the system processor for the second block of data. The system processor will act as a master and start sending the second block of data via Buffer data port register to FIFO_2. Buffer Write Ready interrupt will be asserted only when a FIFO is empty to receive a block of data.
11-W	Write 1 to the Buffer Write Ready in the Normal interrupt status register for clearing this bit.
12-W	Write block data (in according to the number of bytes specified at the step (1)) to Buffer data port register.
13-W	Repeat until all blocks are sent and then go to step (14).
10-R	Non DMA Read transfer Buffer Read Ready interrupt is asserted whenever a block of data is ready in one of the FIFOs. On receiving the Buffer Read Ready interrupt the system processor will act as a master and start reading the data via Buffer data port register (FIFO_1). Receiver start reading the data from SDMMC bus only when a FIFO is empty to receive a block of data. When both the FIFOs are full the host controller will stop the data coming from the card through Read Wait mechanism (if card supports Read Wait) or through clock stopping. Wait for Buffer Read Ready interrupt
11-R	Write 1 to the Buffer Read Ready in the Normal interrupt status register for clearing this bit.
12-R	Read block data (in according to the number of bytes specified at the step (1)) from the Buffer data port register

Table 1862. Non-DMA transaction (continued)

Step	Description
13-R	Repeat until all blocks are received and then go to step (14).
14	If this sequence is for Single or Multiple block transfer, go to step (15). In case of Infinite block transfer, go to step (17).
15	Wait for Transfer Complete Interrupt.
16	Write 1 to the Transfer Complete in the Normal interrupt status register for clearing this bit.
17	Perform the sequence for Abort transaction.

Note: Step (1) and (2) can be executed at the same time. Step (4) and(5) can be executed at the same time.

57.4.2 DMA transaction

The burst types like 8-beat incrementing burst or 4-beat incrementing burst or single transfer is used to transfer or receive the data from the system memory mainly to avoid the hold of the Host/System bus by the master for a longer time.

The sequence for using DMA is shown in *Figure 1876* and *Table 1863*.

Note: For data read/write using SDMA, swapping of bytes is not required. Swapping of bytes should be disabled using EMMC_MSTR_EN_BYTE_SWAP (bit 27) of PCM REG3. This bit should be reset to 0. Reset value of this bit is 1. SDMMC driver should reset it.

Figure 1876. Data transfer using DAT line sequence (using DMA)




Table 1863. DMA transaction

Step	Description
1	Set the system address for DMA in the System address register.
2	Set the value corresponding to the executed data byte length of one block in the Block size register.
3	Set the value corresponding to the executed data block count in the Block count register.
4	Set the value corresponding to the issued command to Argument register.
5	Set the value to Multi / Single block select and Block count enable. Set the value corresponding to the issued command to Data transfer direction, Auto CMD12 Enable and DMA Enable.
6	Set the value corresponding to the issued command to Command register.
7	Wait for the Command Complete Interrupt.

Table 1863. DMA transaction (continued)

Step	Description
8	Write 1 to the Command Complete in the Normal interrupt status register for clearing this bit.
9	Read Response register and get necessary information in accordance with the issued command. DMA read transfer On receiving the response end bit from the card for the write command (data flowing from host to card) the host controller will act as the master and request the System/Host bus. After receiving the grant the host controller will start reading a block of data from the system memory and fills the first FIFO. Whenever a block of data is ready the transmitter will start sending the data in SDMMC bus. While transmitting the data in SDMMC bus the host controller requests the bus to fill the second block in second FIFO. Ping-pong FIFOs are used to increase the throughput. Similarly the host controller reads a block of data from the system memory whenever a FIFO is empty. This will continue till all the blocks are read from the system memory. Transfer Complete Interrupt will be set only after transferring all the blocks of data to the card. DMA write transfer The block of data received from the card (data flowing from card to host) is stored in first half of the FIFO. Whenever a block of data is ready the host controller will act as the master and request the System/Host bus. After receiving the grant the host controller will start writing a block of data into the system memory from the first FIFO. While transmitting the data into system memory the host controller will receive the second block of data and store in second FIFO. Similarly the host controller write a block of data into the system memory whenever data is ready. This will continue till all the blocks are transferred to the system memory. Transfer Complete Interrupt will be set only after transferring all the blocks of data to the system memory. **Note:** Host controller will receive a block of data from the card only when it has room to store a block of data in FIFO. When both the FIFOs are full the host controller will stop the data coming from the card through Read Wait mechanism (if card supports Read Wait) or through clock stopping.
10	Wait for the Transfer Complete Interrupt and DMA Interrupt.
11	If Transfer Complete is set 1, go to Step(4) else if DMA Interrupt is set to 1, go to Step(12). Transfer Complete is higher priority than DMA Interrupt.
12	Write 1 to the DMA Interrupt in the Normal interrupt status register to clear this bit.
13	Set the next system address of the next data position to the System address register and go to Step (10).
14	Write 1 to the Transfer Complete and DMA Interrupt in the Normal interrupt status register to clear this bit.

Note: Step (2) and Step (3) can be executed at the same time. Step (5) and Step (6) can also be executed at the same time.

For example, if the host wants to transfer 4KB of data to the card. Assume the maximum block size is 512 bytes.

Then the host driver will program the Block size register as 512 and Block count register with the value 8.

The AHB master and transmitter residing inside the 3MCR host controller will get the information (how much data to transfer) from these registers. Using the above information,

the AHB master will act as a master and initiate a data Read transaction to read a block of data (512 bytes) from the system memory. Whenever a block of data is ready in FIFO, the transmitter will start transmitting the block of data (512) on SDMMC bus. After transmitting the entire block of data to the card, the transmitter will wait for a status response from the card. Transmitter will send the next block of data only, when it receives a good status response from the card for the previous block of data otherwise the transaction will be aborted and the host will go for a fresh transaction.

57.4.3 ADMA transactions

Figure 1877 and *Table 1864* describe the ADMA transaction sequence.

Note: For data read/write using ADMA, swapping of bytes is not required. Swapping of bytes should be disabled using EMMC_MSTR_EN_BYTE_SWAP (bit 27) of PCM REG3. This bit should be reset to 0. Reset value of this bit is 1. SDMMC driver should reset it.

SD standard provides TCD value description in little endian format. To provide the correct value of TCD to HC these should be byte swapped in software before programming in SRAM memory.

Figure 1877. ADMA transaction flow




Table 1864. ADMA transaction flow

Step	Description
1	Create descriptor table for ADMA in the system memory.
2	Set the Descriptor address for ADMA in the ADMA System address register.
3	Set the value corresponding to the executed data byte length of one block in the Block size.

Table 1864. ADMA transaction flow (continued)

Step	Description
4	Set the value corresponding to the executed data block count in the Block count register. If the Block Count Enable in the Transfer mode register is set to 1, total data length can be designated by the Block count register and the Descriptor table. These two parameters indicate same data length. However, transfer length is limited by the 16-bit Block count register. If the Block Count Enable in the Transfer mode register is set to 0, total data length is designated by not Block count register but the Descriptor table. In this case, ADMA reads more data than length programmed in descriptor from SDMMC card. Too much read operation is aborted asynchronously and extra read data is discarded when the ADMA is completed
5	Set the argument value to the Argument register.
6	Set the value to the Transfer mode register. The host driver determines Multi / Single Block Select, Block Count Enable, Data Transfer Direction, Auto CMD12 Enable and DMA Enable.
7	Set the value to the Command register. When writing to the upper byte [3] of the Command register, the SDMMC command is issued and DMA is started.
8	Wait for the Command Complete Interrupt.
9	Write 1 to the Command Complete in the Normal interrupt status register to clear this bit.
10	Read Response register and get necessary information of the issued command.
11	Wait for the Transfer Complete Interrupt and ADMA Error Interrupt.
12	If Transfer Complete is set 1, go to Step (*13*) else if ADMA Error Interrupt is set to 1, go to Step (14).
13	Write 1 to the Transfer Complete Status in the Normal interrupt status register to clear this bit.
14	Write 1 to the ADMA Error interrupt status in the Error interrupt status register to clear this bit.
15	Abort ADMA operation. SDMMC card operation is stopped by issuing Abort command. If necessary, the host driver checks ADMA Error status register to detect why ADMA error is generated.

Note: Step (3) and Step (4) can be executed simultaneously. Step (6) and Step (7) can also be executed simultaneously.

57.4.4 Abort transaction (sync and async)

An Abort transaction is performed using CMD12 for a SDMMC memory card.

There are two cases where the HD needs to do an Abort transaction:

1. When the HD stops infinite block transfers.
2. When HD stops transfers while a multiple block transfer is exacting.

There are two ways to issue an Abort command. The first is an asynchronous Abort. The second is an synchronous Abort. In an asynchronous abort sequence, the HD can issue an Abort command at anytime unless command inhibit (CMD) in the Present state register is

set to 1. In a synchronous abort, the HD issues an Abort command after the data transfer stopped by using Stop at block gap request in the Block gap control register.

57.4.4.1 Synchronous abort

The flow for synchronous abort is shown in *Figure 1878* and *Table 1865*.

Figure 1878. Synchronous abort transaction




Table 1865. Abort transaction

Step	Description
1	Set the Stop at block gap request in the Block gap control register to 1 to stop SDMMC transactions.
2	Wait for Transfer Complete Interrupt.
3	Set the Transfer Complete to 1 in the Normal interrupt status register to clear this bit.
4	Issue Abort command.
5	Set both Software Reset for DAT Line and Software Reset for CMD Line to 1 in the Software reset register to do software reset.
6	Check Software Reset for DAT Line and Software Reset for CMD Line in the Software reset register. If both Software Reset for DAT Line and Software Reset for CMD Line are 0, go to “END”. If either Software Reset for DAT Line or Software Reset for CMD Line is 1, repeat step(6).

57.4.4.2 Asynchronous abort

The flow for asynchronous abort is shown in *Figure 1879* and *Table 1866*.

Figure 1879. Asynchronous abort




Table 1866. Asynchronous abort

Step	Description
1	Issue Abort command.
2	Set both Software Reset for DAT Line and Software Reset for CMD Line to 1 in the Software reset register to do software reset.
3	Check Software Reset for DAT Line and Software Reset for CMD Line in the Software reset register. If both Software Reset for DAT Line and Software Reset for CMD Line are 0, go to “End”. If either Software Reset for DAT Line or Software Reset for CMD Line is 1, go to step (3).

57.4.5 Boot operation (normal and alternate)

The boot operation is described below.

Note: SoC does not support Execute In Place from eMMC.

57.4.5.1 Normal boot operation

The host driver writes the boot timeout value into Boot timeout control register as per the eMMC4.3+ specification.

When the host driver sets the “boot_en” to 1 in Block gap control register and data_trans_direction bit to “1” in Transfer mode register, the host controller drives the cmd line to “0” for boot operation.

If the host controller is configured to wait for boot ack from the eMMC4.3+ device, the controller receives the boot acknowledgment and asserts the “boot_ack_rcv” interrupt to the driver.

If the host controller does not receive the boot acknowledgment from the device within the timeout value, the host controller will assert the data timeout error interrupt.

After servicing the boot acknowledge interrupt or data timeout error interrupt, the driver programs the Boot timeout control register with boot data timeout value.

The eMMC4.3+ device starts sending the boot data on the data line and host controller sends the same to system whenever a block of data is received from device.

The host controller terminates the boot operation when the programmed number of blocks is transferred to the system. The driver can write “boot_en” as “0” in Block gap control register and then driver waits for boot terminate interrupt. After the boot termination interrupt comes, the host driver issues soft reset for DATA line to the host controller to reset the data state machines to idle state.

The boot operation can also be terminated in between the boot transfer. Program the Stop at block gap request while transfer is going on and then wait for Transfer Complete Interrupt. Once the driver receives the Transfer Complete Interrupt the driver clears the boot enable and then the host driver issues soft reset for DATA line to the host controller to reset the data state machines to idle state.

There is no need to perform error recovery sequence in case data timeout interrupt occurs during boot operation (that is, ignore sending Abort command, soft reset and just clear the timeout interrupt and proceed with the boot flow).

If the device sends wrong acknowledgment to the host, the host controller will assert data_crc_err interrupt on the driver. In this case, the host driver has to stop the boot mode operation by setting boot_en as “0” in Block gap control register and write soft reset for cmd and data line.

If the device sends end bit as “0” in acknowledgment to the host, the host controller will assert data_end_bit_err interrupt on the driver.

The host driver stops the boot mode operation by setting boot_en as “0” in Block gap control register and write soft reset for cmd and data line.

Note: Enable the boot_ack_chk bit during boot operation. If failed, the controller will not wait for boot acknowledge from the card and send out data CRC error when the card sends boot ack first and followed by boot data.

57.4.5.2 Alternate boot operation

The host driver writes the boot timeout value as per the eMMC4.3+ spec into Boot timeout control register.

If the “alt_boot_en” and “boot_en” is set to 1 in Block gap control register and ”data_trans_direction” bit is set to 1 in Transfer mode register, the host controller drives the CMD0 (0xFFFFFFFA) on the CMD line.

The system waits for Command Complete Interrupt before “boot_ack_rcv” interrupt.

If the host controller is configured to wait for boot ack from the eMMC4.3+ device, the controller receives the boot acknowledgment and asserts the “boot_ack_rcv” interrupt to the driver.

The eMMC4.3+ device starts sending the boot data on the data line and host controller sends the same to system whenever a block of data is received from device.

The host controller terminates the boot operation when the programmed number of blocks are transferred to the system and the driver programs “boot_en” and alt_boot_en as “0” in Block gap control register and then wait for boot terminate interrupt. Once the driver receives the boot termination interrupt. The driver needs to send CMD0 to inform the device about the boot operation complete. The driver programs Command register with argument “0x00000000” for the cmd0 (CMDTYPE as Abort) and waits for Command Complete. After that the driver need to issues the soft reset for data to host controller to reset the data state machines to idle state.

The boot operation can be terminated at any time. Program the Stop at block gap request while transfer is going on and then wait for Transfer Complete Interrupt. Once the driver receives the Transfer Complete Interrupt the driver clears the boot_en and alt_boot_en and then the host driver needs to send CMD0 to inform the device about the boot operation complete. The host driver programs Command register with argument “0x00000000” for the cmd0 (CMDTYPE as Abort) and waits for Command Complete. After that the driver need to issues the soft reset for data to host controller to reset the data state machines to idle state.

If the host controller does not receive the acknowledgment from the device with in timeout value the host controller will assert the data timeout error interrupt.

The driver programs the Boot timeout control register with boot data timeout value.

There is no need to perform error recovery sequence in case of data timeout interrupt as mentioned above.

If the device sends wrong acknowledgment to the host, then host controller will assert data_crc_err interrupt to the driver. The host driver has to stop the boot mode operation by setting alt_boot_en and boot_en as “0” in Block gap control register and write soft reset for cmd and data line.


If the device sends end bit as “0” in acknowledgment to the host, the host controller asserts data_end_bit_err interrupt on the driver. The host driver stops the boot mode operation by setting alt_boot_en and boot_en as “0” in Block gap control register and write soft reset for cmd and data line.

Note: Enable the boot_ack_chk bit during boot operation. If failed, the controller will not wait for boot acknowledge from the card and send out data CRC error when the card sends boot ack first and followed by boot data.

57.4.5.3 Boot code chunk read operation

The following figure explains the boot code read done as chunks of data (that is the driver can read the boot data as 2 Kbytes, 4 Kbytes, 1 Kbytes and 8 Kbytes instead of 128 Kbytes at a time).

Figure 1880. Boot code access flow diagram



57.5 Timing

This section gives the details about various timing diagrams of MMC. Some text and figures are used from the MMC Specification version 4.51.

57.5.1 Timing diagram

Various timing diagrams are listed below.

Figure 1881. Multiple-block write timing




Figure 1882. Multiple block read




Figure 1883. Boot operation timing with termination between consecutive data blocks




Figure 1884. Boot operation timing with termination during transfer






Figure 1885. Alternative boot operation, termination between consecutive data blocks



Note: CMD0 with argument 0xFFFFFFFA

Figure 1886. Alternative boot operation, termination during transfer



Note: CMD0 with argument 0xFFFFFFFA

58 OctoSPI interface (OCTOSPI)

58.1 Introduction

The OCTOSPI is a specialized communication interface targeting single, dual, quad or octal SPI memories. It can operate in any of the three following modes:

- Indirect mode: all the operations are performed using the OCTOSPI registers.
- Status-polling mode: the external memory status register is periodically read and an interrupt can be generated in case of flag setting.
- Memory-mapped mode: the external memory is memory mapped and it is seen by the system as if it was an internal memory supporting both read and write operations.

The OCTOSPI supports two frame formats:

- The classical frame format with the command, address, alternate byte, dummy cycles and data phase
- The HyperBus™ frame format

58.2 OCTOSPI main features

- Three functional modes: indirect, status-polling, and memory-mapped
- Read and write support in memory-mapped mode
- Supports for single, dual, quad and octal communication
- Dual-quad mode, where 8 bits can be sent/received simultaneously by accessing two quad memories in parallel
- SDR and DTR support
- Data strobe support
- Fully programmable opcode
- Fully programmable frame format
- HyperBus™ support
- Integrated FIFO for reception and transmission
- 8, 16, and 32-bit data accesses are allowed
- DMA channel for indirect mode operations
- Interrupt generation on FIFO threshold, timeout, operation complete, and access error

58.3 OCTOSPI functional description

Figure 1887. OCTOSPI block diagram for octal communication




Figure 1888. OCTOSPI block diagram in quad mode





Figure 1889. QuadSPI block diagram when dual-Flash is enabled



The OCTOSPI can operate in two different operating modes:

- Regular-command mode
- HyperBus™ mode

In any of these two modes, the OCTOSPI uses from 6 to up to 11 signals to interface with a memory, depending on the functional mode:

- NCS: chip-select used in all modes
- CLK: communication clock used in all modes
- DQS: data strobe used mainly in octal mode
- IO[3:0]: data bus LSB used in all modes
- IO[7:4]: data bus MSB used in dual-quad and octal modes

58.3.1 OCTOSPI regular-command mode

When in regular-command mode, the OCTOSPI communicates with the external device using commands. Each command can include 5 phases:


- Instruction phase
- Address phase
- Alternate-byte phase
- Dummy phase
- Data phase

Any of these phases can be configured to be skipped, but at least one of the instruction, address, alternate byte, or data phases must be present.

The nCS falls before the start of each command and rises again after each command finishes.

In memory-mapped mode, both read and write operations are supported, as a consequence, some of the configuration registers are duplicated to specify write operations (read operations are configured using regular registers).

Figure 1890. SDR read command in octal mode example



The specific regular-command mode features are configured through the registers in the 0x0100-0x01FC offset range.

58.3.1.1 Instruction phase

During this phase, a 1 to 4 bytes instruction is sent to the external device specifying the type of operation to be performed. The size of the instruction to be sent is configured in the ISIZE[1:0] (OCTOSPI_CCR[5:4]) field and the instruction is programmed in the OCTOSPI_IR register's INSTRUCTION[31:0] field.

Though most devices can receive instructions only one bit at a time from the IO0/SO signal (single-SPI mode), the instruction phase can optionally send 2-bits at a time (over IO0/IO1 in dual-SPI mode), 4-bits at a time (over IO0 to IO3 in Quad-SPI mode) or 8-bits at a time (over IO0 to IO7 in octal SPI mode). This can be configured using the IMODE[2:0] (OCTOSPI_CCR[2:0]) field.

The instruction can be sent in DTR (double transfer rate) mode on each rising and falling edge of the clock by setting the IDTR (OCTOSPI_CCR[3]) bit.

When the IMODE=000, the instruction phase is skipped, and the command sequence starts with the address phase, if present.

When in memory-mapped mode, the instruction used for the write operation is specified in the OCTOSPI_WIR register and the instruction format is specified in the OCTOSPI_WCCR register. The instruction used for the read operation and the instruction format are specified in the regular register (OCTOSPI_IR and OCTOSPI_CCR).

58.3.1.2 Address phase

In the address phase, 1 to 4 bytes are sent to the external device to indicate the address of the operation. The number of the address bytes to be sent is configured in the ADSIZE[1:0] (OCTOSPI_CCR[13:12]) field.

In the indirect and automatic-polling modes, the address bytes to be sent are specified in the ADDRESS[31:0] (OCTOSPI_AR) field, while in the memory-mapped mode the address is given directly via the AHB (from the Core or from a DMA).

The address phase can send 1-bit at a time (over SO in single-SPI mode), 2-bits at a time (over IO0/IO1 in dual-SPI mode), 4-bits at a time (over IO0 to IO3 in Quad-SPI mode) or

8-bits at a time (over IO0 to IO7 in octal SPI mode). This can be configured using the ADMODE[2:0] (OCTOSPI_CCR[10:8]) field.

The address can be sent in DTR mode (on each rising and falling edge of the clock) setting the ADDTR (OCTOSPI_CCR[11]) bit.

When ADMODE=000, the address phase is skipped, and the command sequence proceeds directly to the next phase, if any.

When in memory-mapped mode, the address format for the write operation is specified in the OCTOSPI_WCCR register. The address format for the read operation is specified in the regular register (OCTOSPI_CCR).

58.3.1.3 Alternate-bytes phase

In the alternate-bytes phase, 1 to 4 bytes are sent to the external device, generally to control the mode of operation. The number of alternate bytes to be sent is configured in the ABSIZE[1:0] (OCTOSPI_CCR[21:20]) field. The bytes to be sent are specified in the OCTOSPI_ABR register.

The alternate-bytes phase can send 1-bit at a time (over SO in single-SPI mode), 2-bits at a time (over IO0 and IO1 in dual-SPI mode), 4-bits at a time (over IO0 to IO3 in Quad-SPI mode) or 8-bits at a time (over IO0 to IO7 in octal SPI mode). This can be configured using the ABMODE[2:0] (OCTOSPI_CCR[18:16]) field.

The alternate bytes can be sent in DTR mode (on each rising and falling edge of the clock) setting the ABDTR (OCTOSPI_CCR[19]) bit.

When ABMODE=000, the alternate-bytes phase is skipped, and the command sequence proceeds directly to the next phase, if any.

There may be times when only a single nibble needs to be sent during the alternate-byte phase rather than a full byte, such as when the dual-mode is used and only two cycles are used for the alternate bytes.

In this case, the firmware can use the Quad-SPI mode (ABMODE=011) and send a byte with bits 7 and 3 of ALTERNATE set to ‘1’ (keeping the IO3 line high), and bits 6 and 2 set to ‘0’ (keeping the IO2 line low).

In this case the upper two bits of the nibble to be sent are placed in bits 4:3 of ALTERNATE while the lower two bits are placed in bits 1 and 0. For example, if the nibble 2 (0010) is to be sent over IO0/IO1, then ALTERNATE should be set to 0x8A (1000_1010).

When in memory-mapped mode, the alternate bytes used for the write operation are specified in the OCTOSPI_WABR register and the alternate byte format is specified in the OCTOSPI_WCCR register. The alternate bytes used for read operation and the alternate byte format are specified in the regular register (OCTOSPI_ABR and OCTOSPI_CCR).

58.3.1.4 Dummy-cycles phase

In the dummy-cycles phase, 1 to 31 cycles are given without any data being sent or received, in order to give the external device the time to prepare for the data phase when the higher clock frequencies are used. The number of cycles given during this phase is specified in the DCYC[4:0] (OCTOSPI_TCR[4:0]) field. In both SDR and DTR modes, the duration is specified as a number of full CLK cycles.

When DCYC is zero, the dummy-cycles phase is skipped, and the command sequence proceeds directly to the data phase, if present.

In order to assure enough “turn-around” time for changing the data signals from the output mode to the input mode, there must be at least one dummy cycle when using the dual, the quad or the octal mode to receive data from the external device.

When in memory-mapped mode, the dummy cycles for the write operations are specified in the OCTOSPI_WTCR register. The dummy cycles for the read operation are specified in the regular register (OCTOSPI_TCR)

58.3.1.5 Data phase

During the data phase, any number of bytes can be sent to or received from the external device.

When in indirect mode, the number of bytes to be sent/received is specified in the OCTOSPI_DLR register.

When in indirect-write mode the data to be sent to the external device must be written to the OCTOSPI_DR register, while in indirect-read mode the data received from the external device is obtained by reading from the OCTOSPI_DR register.

In automatic-polling modes, the number of bytes to be received is specified in the OCTOSPI_DLR register and the data received from the external device can be obtained by reading from the OCTOSPI_DR register.

When in memory-mapped mode, the data which is read or written is sent or received directly over the AHB to the Core or to a DMA.

The data phase can send/receive 1-bit at a time (over SO/SI in single-SPI mode), 2-bits at a time (over IO0/IO1 in dual-SPI mode), 4-bits at a time (over IO0 to IO3 in Quad-SPI mode) or 8-bits at a time (over IO0 to IO7 in octal SPI mode). This can be configured using the DMODE[2:0] (OCTOSPI_CCR[26:24]) field.

The data can be sent or received in DTR mode (on each rising and falling edge of the clock) setting the DDTR (OCTOSPI_CCR[27]) bit.

When DMODE=000, the data phase is skipped, and the command sequence finishes immediately by raising the nCS. This configuration must be used only in indirect-write mode.


When in memory-mapped mode, the data format for the write operation is specified in the OCTOSPI_WCCR register. The data format for the read operation is specified in the regular register (OCTOSPI_CCR).

58.3.1.6 DQS usage

The DQS signal can be used for data strobing during the read transactions when the device is toggling the DQS aligned with the data.

The DQS management can be enabled setting the DQS enable (DQSE) bit of the OCTOSPI communication configuration register (OCTOSPI_CCR).

Figure 1891. DTR read in octal mode with DQS (Macronix mode) example



58.3.2 OCTOSPI regular-command mode signal interface

58.3.2.1 Single-SPI mode

The legacy SPI mode allows just a single bit to be sent/received serially. In this mode, the data is sent to the external device over the SO signal (whose I/O are shared with IO0). The data received from the external device arrives via SI (whose I/O are shared with IO1).

The different phases can each be configured separately to use this single-bit mode by setting the IMODE/ADMODE/ABMODE/DMODE fields to 001 (in OCTOSPI_CCR and OCTOSPI_WCCR).

In each phase configured in single-SPI mode:

- IO0 (SO) is in output mode
- IO1 (SI) is in input mode (high-impedance)
- IO2 is in output mode and forced to ‘0’ (to deactivate the “write protect” function)
- IO3 is in output mode and forced to ‘1’ (to deactivate the “hold” function)
- IO4/IO5/IO6/IO7 are in output mode and forced to ‘0’

This is the case even for the dummy phase if DMODE=001.

58.3.2.2 Dual-SPI mode

In dual-SPI mode, two bits are sent/received simultaneously over the IO0/IO1 signals.

The different phases can each be configured separately to use dual-SPI mode by setting the IMODE/ADMODE/ABMODE/DMODE fields to 010 (in OCTOSPI_CCR and OCTOSPI_WCCR).

In each phase which is configured in dual-SPI mode:

- IO0/IO1 are at high-impedance (input) during the data phase for the read operations, and outputs in all other cases
- IO2 is in output mode and forced to ‘0’
- IO3 is in output mode and forced to ‘1’
- IO4/IO5/IO6/IO7 are in output mode and forced to ‘0’

In the dummy phase when DMODE=01, IO0/IO1 are always high-impedance.

58.3.2.3 Quad-SPI mode

In Quad-SPI mode, four bits are sent/received simultaneously over the IO0/IO1/IO2/IO3 signals.

The different phases can each be configured separately to use the Quad-SPI mode by setting the IMODE/ADMODE/ABMODE/DMODE fields to 011 (in OCTOSPI_CCR and OCTOSPI_WCCR).

In each phase which is configured in Quad-SPI mode, IO0/IO1/IO2/IO3 are all are at high-impedance (input) during the data phase for the read operations, and outputs in all other cases. IO4/IO5/IO6/IO7 are in output mode and forced to ‘0’.

In the dummy phase when DMODE=011, IO0/IO1/IO2/IO3 are all high-impedance.

IO2 and IO3 are used only in Quad-SPI mode. If none of the phases are configured to use the Quad-SPI mode, then the pins corresponding to IO2 and IO3 can be used for other functions even while the OCTOSPI is active.

58.3.2.4 Octo-SPI mode

In regular Octo-SPI mode, the eight bits are sent/received simultaneously over the IO[0:7] signals.

The different phases can each be configured separately to use the Octo-SPI mode by setting the IMODE/ADMODE/ABMODE/DMODE fields to 100 (in OCTOSPI_CCR and OCTOSPI_WCCR).

In each phase that is configured in octal mode, IO[0:7] are all at high-impedance (input) during the data phase for read operations, and outputs in all other cases.

In the dummy phase when DMODE=100, IO[0:7] are all high-impedance.

IO[4:7] are used only in Octo-SPI mode. If none of the phases are configured to use Octo-SPI mode, then the pins corresponding to IO[4:7] can be used for other functions even while the OCTOSPI is active.


58.3.2.5 SDR mode

By default, all the phases operate in single data rate (SDR) mode.

In SDR mode, when the OCTOSPI is driving the IO0/SO, IO1, IO2, IO3, IO4, IO5, IO6 and IO7 signals, these signals transition only with the falling edge of CLK.

When receiving data in SDR mode, the OCTOSPI assumes that the external devices also send the data using CLK’s falling edge. By default (when SSHIFT=0), the signals are sampled using the following (rising) edge of CLK:

Figure 1892. SDR write command in Octo-SPI mode example



58.3.2.6 DTR mode

Each of the instruction/address/alternate/data phase can be configured to operate in double transfer rate (DTR) mode setting IDTR/ADDTR/ABDTR/DDTR bit in the OCTOSPI_CCR register.


While in memory-mapped mode, the DTR mode for each phase of the write operations is specified in the OCTOSPI_WCCR register. The DTR mode for each phase of the read operations is specified in the regular register (OCTOSPI_CCR).

In DTR mode, when the OCTOSPI is driving the IO0/SO, IO1, IO2, IO3, IO4, IO5, IO6 and IO7 signals in the instruction/address/alternate-byte/data phases, a bit is sent or received on each of the falling and rising edges of CLK.

When receiving data in DTR mode, the OCTOSPI assumes that the external device also send the data using both CLK's rising and falling edges. When DDTR=1, the firmware must clear SSHIFT (OCTOSPI_TCR[30]). Thus, the signals are sampled one half of a CLK cycle later (on the following, opposite edge).

Note: For operating in DTR mode, the generated serial clock should use prescaler of value 2 of the kernel clock and the OCTOSPI_TCR.DHQC should be set to 1 to delay the SPI output data by quarter cycle of serial clock for best valid data eye position for Flash.

Figure 1893. DTR write in octal mode (Macronix mode) example



58.3.2.7 Dual-quad mode

When the DQM (OCTOSPI_CR[6]) bit is 1, the OCTOSPI is in dual-quad mode, where two external Quad-SPI devices (device A and device B) are used in order to send/receive 8-bits (or 16-bits in DTR mode) every cycle, effectively doubling the throughput as well as the capacity.

Each of the devices uses the same CLK and nCS signals, but each has a separate IO0, IO1, IO2, and IO3 signals.

The dual-quad mode can be used in conjunction with the single-bit, dual-bit, and quad-bit modes, as well as with either the SDR or the DTR mode.

The device size, as specified in DEVSIZE[4:0] (OCTOSPI_DCR1[20:16]), should reflect the total external device's capacity, which is the double of the size of one individual component.

If address X is even, then the byte that the OCTOSPI gives for address X is the byte at the address X/2 of device A, and the byte which the OCTOSPI gives for address X+1 is the byte at the address X/2 of device B. In other words, the bytes at even addresses are all stored in device A and the bytes at odd addresses are all stored in device B.

When reading the devices' status registers in dual-quad mode, twice as many bytes should be read compared to doing the same read in regular mode. This means that if each device

gives eight valid bits after the instruction for fetching the status register, then the OCTOSPI must be configured with a data length of 2-bytes (16-bits), and the OCTOSPI will receive one byte from each device.

If each device gives a status of 16-bits, then the OCTOSPI must be configured to read four bytes to get all the status bits of both devices in dual-quad mode. The least-significant byte of the result (in the data register) is the least-significant byte of device A's status register, while the next byte is the least-significant byte of device B's status register. Then, the third byte of the data register is device A's second byte, while the forth byte is device B's second byte (in the case that the devices have 16-bit status registers).

An even number of bytes must always be accessed in dual-quad mode. For this reason, bit 0 of the data length field (OCTOSPI_DLR[0]) is stuck at 1 when DQM=1.

In dual-quad mode, the behavior of device A's interface signals is basically the same as in normal mode. Device B's interface signals have exactly the same waveforms as device A's during the instruction, address, alternate-byte, and dummy-cycles phases. In other words, each device always receives the same instruction and the same address. Then, during the data phase, the AIOx and the BIOx buses are both transferring data in parallel, but the data that is sent to (or received from) device A is distinct than the one from device B.

58.3.3 HyperBus™ mode

While in HyperBus™ mode, the OCTOSPI can communicate with the external device using the HyperBus™ protocol.

The HyperBus™ is using 11 pins:

- IO[7:0] as bidirectional data bus
- RWDS for read and write data strobe and latency insertion (mapped on DQS pin)
- NCS
- CLK


The HyperBus™ does not require any command specification nor any alternate bytes, as a consequence, a separated register set is used to define the timing of the transaction.

The HyperBus™ frame is composed of two phases:

- Command/address phase
- Data phase

The nCS falls before the start of a transaction and rises again after each transaction finishes.

Figure 1894. An example of a 1.8v HyperBus™ read operation



The specific HyperBus™ features are configured through the registers in the 0x0200-0x02FC offset range.

58.3.3.1 Command/address phase

During this initial phase, the OCTOSPI sends 48 bits over IO[7:0] to specify the operations to be performed with the external device.

Table 1867. Command/address phase description

CA bit	Bit Name	Description
47	R/W#	Identify the transaction as a read or a write
46	Address space	Indicates whatever the transaction is accessing the memory or the register space
45	Burst type	Indicates whatever the burst is linear or wrapped
44-16	Row & upper column address	Select the row and the upper column address
15-3	Reserved	-
2-0	Lower column address	Select the starting 16-bit word within the half page

The address space is configured through the memory type (MTYP) field of the OCTOSPI device configuration register (OCTOSPI_DCR1).

The total size of the device is configured in the device size (DEVSIZE) field of the OCTOSPI device configuration register (OCTOSPI_DCR1). In case of MCP, the device size is the sum of all the sizes of all the dies of the MCP.

58.3.3.2 Read and write operation with initial latency

The HyperBus™ read and write operations need to respect two timings:

- T_{RWR} as minimal read/write recovery time for the device
- T_{ACC} as access time for the device


The t_{RWR} is defined in the TRWR field of the OCTOSPI HyperBus™ latency configuration register (OCTOSPI_HLCR).

The t_{ACC} is defined in the TACC field of the OCTOSPI HyperBus™ latency configuration register (OCTOSPI_HLCR).

During the read operation the RWDS is used in two ways:

- By the device, during the command/address phase, to request an additional latency
- By the device, during the data phase, for data strobing


Figure 1895. HyperBus™ read operation with initial latency



During the write operation the RWDS is used:

- By the device, during the command/address phase, to request an additional latency
- By the OCTOSPI IP, during the data phase, for write data masking

Figure 1896. HyperBus™ write operation with initial latency



58.3.3.3 Read and write operation with additional latency

If the device needs an additional latency (during refresh period of a SDRAM for example), it must be tied to one of the RWDS signals during the command/address phase.

An additional t_{ACC} duration is added by the OCTOSPI IP to meet the device request.

Figure 1897. HyperBus™ read operation with additional latency





Figure 1898. HyperBus™ write operation with additional latency



58.3.3.4 Fixed latency mode

Some devices or some applications may not want to operate with a variable latency time as described above.

It is possible to force the latency to be fixed to 2 x t_{ACC} by setting the latency mode (LM) bit of the OCTOSPI HyperBus™ latency configuration register (OCTOSPI_HLCR).


In this fixed latency mode, the state of the RWDS signal is not taken into account by the OCTOSPI IP and an additional latency is always added leading to a fixed 2 x t_{ACC} latency time.

58.3.3.5 Write operation with no latency

Some devices can also require a zero latency for the write operations.

This zero write latency can be forced by setting the write zero latency (WZL) bit of the OCTOSPI HyperBus™ latency configuration register (OCTOSPI_HLCR).

Figure 1899. HyperBus™ write operation with no latency




58.3.3.6 Latency on page-crossing during the read operations

An additional latency can be needed by some devices for the read operation when crossing pages.

The initial latency must be respected for any page access, as a consequence, when the first access is close to the page boundary, a latency is automatically added at the page crossing to respect the t_{ACC} time.

Figure 1900. HyperBus™ read operation page crossing with latency



58.3.4 Common functionality between the regular-command mode and HyperBus™

The OCTOSPI supports some specific features common to both the regular-command mode and the HyperBus™ such as:

- Wrap support
- CS boundary and regulation

58.3.4.1 Wrap support

The OCTOSPI supports a hybrid wrap as defined by the HyperBus™ protocol. A hybrid wrap is also supported in the regular-command mode.

In hybrid wrap, the transaction can continue after the initial wrap with an incremental access.

The wrap size that is supported by the target memory is configured in the wrap size (WRAPSIZE) field of the OCTOSPI device configuration register 2 (OCTOSPI_DCR2).

If the target memory is not supporting the hybrid wrap, the WRAPSIZE field must be set to 0.

58.3.4.2 CS boundary and communication regulation features

Two processes can be activated to regulate the OCTOSPI transactions:

- CS Boundary
- Communication regulation

The CS boundary feature will limit a transaction to a boundary of aligned addresses. The size of the address to be aligned with is configured in the CS boundary (CSBOUND) field of the OCTOSPI device configuration register 3 (OCTOSPI_DCR3) and it is equal to $2^{CSBOUND}$.

As an example, if CSBOUND = 4, the boundary is set to 2^4 = 16 bytes, as a consequence, the nCS is released each time that the LSB address is equal to 0xF and each time that a new transaction is issued to address the next data.

If CSBOUND is zero, the feature is disabled.

The CSBOUND feature cannot be used for Flash memory devices in write mode since a command is necessary to program another page of the Flash.

The communication regulation feature limits the maximum length of a transaction to the value programmed in the maximum transfer (MAXTRAN) field of the OCTOSPI device configuration register 3 (OCTOSPI_DCR3).

Once the number of byte read or write reaches the MAXTRAN+1 value, and if the second OCTOSPI is requesting an access, the nCS is released and a new transaction is issued to address the next data.

If MAXTRAN is zero, no limitation occurs.

The MAXTRAN feature cannot be used for Flash memory devices in write mode since a command is necessary to program another page of the Flash memory.

If both CS boundary and communication regulation are enabled at the same time, the nCS is released on the first condition met.

58.4 OCTOSPI operating modes

The OCTOSPI has three operating modes regardless of the low-level protocol used (it can be either regular or HyperBus)

- Indirect mode (read or write)
- Status polling mode
- Memory-mapped mode

58.4.1 OCTOSPI indirect mode

When in indirect mode, the commands are started by writing to the OCTOSPI registers and the data is transferred by writing or reading the data register, in a similar way to other communication peripherals.

When FMODE=00 (OCTOSPI_CR[29:28]), the OCTOSPI is in indirect-write mode, where bytes are sent to the external device during the data phase. Data is provided by writing to the data register (OCTOSPI_DR).

When FMODE=01, the OCTOSPI is in indirect-read mode, where bytes are received from the external device during the data phase. Data is recovered by reading OCTOSPI_DR.

The number of bytes to be read/written is specified in the data length register (OCTOSPI_DLR). If OCTOSPI_DLR=0xFFFF_FFFF (all 1's), then the data length is considered undefined and the OCTOSPI simply continues to transfer data until it reaches the end of the external device (as defined by DEVSIZE). If no bytes are to be transferred, DMODE (OCTOSPI_CCR[26:24]) should be set to 00.

If OCTOSPI_DLR=0xFFFF_FFFF and DEVSIZE=0x1F (its maximum value indicating at 4 GB device), then in this special case the transfers continue indefinitely, stopping only after an abort request or after the OCTOSPI is disabled. After the last memory address is read (at address 0xFFFF_FFFF), reading continues with address=0x0000_0000.

When the programmed number of bytes to be transmitted or received is reached, TCF is set and an interrupt is generated if TCIE=1. In the case of an undefined number of data, the TCF is set when the limit of the external SPI memory is reached according to the device size that is defined in the OCTOSPI_DCR1 register.

58.4.1.1 Triggering the start of a transfer in regular-command mode

Depending on the OCTOSPI's configuration, there are three different ways to trigger the start of a transfer in indirect mode when using regular mode. In general, it is triggered as soon as the firmware gives the last information that is necessary for the command, and more specifically, a communication in indirect mode starts at the moment when:

- A write is performed to INSTRUCTION[31:0] (OCTOSPI_IR), if no address is necessary (when ADMODE=000) and if no data needs to be provided by the firmware (when FMODE=01 or DMODE=000)
- A write is performed to ADDRESS[31:0] (OCTOSPI_AR), if an address is necessary (when ADMODE!=000) and if no data needs to be provided by the firmware (when FMODE=01 or DMODE=000)
- A write is performed to DATA[31:0] (OCTOSPI_DR), if an address is necessary (when ADMODE!=000) and if no data needs to be provided by the firmware (when FMODE=00 and DMODE!=000)

A write to the alternate bytes register (OCTOSPI_ABR) never triggers the communication start. If alternate bytes are required, they must have been programmed before.

As soon as a command is started, the BUSY bit (OCTOSPI_SR[5]) is automatically set.

58.4.1.2 Triggering the start of a transfer in HyperBus™ mode

Depending on the OCTOSPI's configuration, there are three different ways to trigger the start of a command in indirect mode. In general, it is triggered as soon as the firmware gives the last information that is necessary for the command, and more specifically, a communication in indirect mode starts at the moment when:

- A write is performed to ADDRESS[31:0] (OCTOSPI_AR) in indirect-read mode (when FMODE=01)
- A write is performed to DATA[31:0] (OCTOSPI_DR) in indirect-write mode (when FMODE=00)

As soon as a transfer is started, the BUSY bit (OCTOSPI_SR[5]) is automatically set.

58.4.1.3 FIFO and data management

Data in indirect mode passes through a 32-byte FIFO which is internal to the OCTOSPI. FLEVEL[5:0] (OCTOSPI_SR[12:8]) indicates how many bytes are currently being held in the FIFO.

In indirect-write mode (FMODE=00), the firmware adds data to the FIFO when it writes in the OCTOSPI_DR. A word writes add 4 bytes to the FIFO, halfword writes add 2 bytes, and byte writes add only 1 byte. If the firmware adds too many bytes to the FIFO (more than is indicated at DL[31:0]), the extra bytes are flushed from the FIFO at the end of the write operation (when TCF is set).

The byte/halfword accesses to the OCTOSPI_DR must be done only to the least significant byte/halfword of the 32-bit register.

FTHRES[4:0] is used to define a FIFO threshold after which point the FIFO threshold flag, FTF, gets set. In indirect-read mode, the FTF is set when the number of valid bytes to be read from the FIFO is above the threshold. The FTF is also set if there is any data left in the FIFO after the last byte is read from the external device, regardless of the FTHRES setting. In indirect-write mode, the FTF is set when the number of empty bytes in the FIFO is above the threshold.

If FTIE=1, there is an interrupt when the FTF is set. If DMAEN=1, a DMA transfer is initiated when the FTF is set. The FTF is cleared by HW as soon as the threshold condition is no longer true (after enough data has been transferred by the CPU or DMA).

In indirect-read mode when the FIFO becomes full, the OCTOSPI temporarily stops reading bytes from the external device to avoid an overrun. Note that the reading of the external device does not restart until 4 bytes become vacant in the FIFO (when FLEVEL<=28). Thus, when FTHRES>=29, the application must be sure to read enough bytes to assure that the OCTOSPI starts retrieving data from the external device again. Otherwise, the FTF flag stays at '0' as long as FLEVEL<FTHRES.

58.4.2 OCTOSPI status flag polling mode

In automatic-polling mode, the OCTOSPI periodically starts a command to read a defined number of status bytes (up to 4). The received bytes can be masked to isolate some status bits and an interrupt can be generated when the selected bits have a defined value.

The accesses to the device begins in the same manner as in indirect-read mode. BUSY goes high at this point and stays high even between the periodic accesses.

The contents of MASK[31:0] (OCTOSPI_PSMAR) are used to mask the data from the external device in automatic-polling mode. If the MASK[n]=0, then bit n of the result is masked and not considered. If MASK[n]=1, and the content of bit[n] is the same as MATCH[n] (OCTOSPI_PSMAR) then there is a match for bit n.

If the polling-match mode bit (PMM, OCTOSPI_CR[23]) is 0, then “AND” match mode is activated. This means that only when there is a match on all of the unmasked bits, then the status match flag (SMF) is set.

If PMM=1, then “OR” match mode is activated, which means that the SMF gets set if there is a match on any of the unmasked bits.

An interrupt is called when the SMF is set if SMIE=1.

If the automatic-polling mode stop (APMS) bit is set, then the operation stops and BUSY goes to 0 as soon as a match is detected. Otherwise, BUSY stays at ‘1’ and the periodic accesses continue until there is an abort or until the OCTOSPI is disabled (EN=0).

The data register (OCTOSPI_DR) contains the latest received status bytes (the FIFO is deactivated). The contents of the data register are not affected by the masking used in the matching logic. The FTF status bit is set as soon as a new reading of the status is complete, and the FTF is cleared as soon as the data is read.

58.4.3 OCTOSPI memory-mapped mode

When configured in memory-mapped mode, the external SPI device is seen as an internal memory. Note that no more than 256 MB can be addressed even if the external device capacity is larger.

If an access is made to an address outside of the range defined by DEVSIZE but still within the 256 MB range, then an AHB error is given. The effect of this error depends on the AHB master that attempted the access:

- If it is the Core CPU, a hard fault interrupt is generated
- If it is a DMA, a DMA transfer error is generated and the corresponding DMA channel is automatically disabled

Byte, halfword, and word access types are all supported.

A support for execute in place (XIP) operation is implemented, where the OCTOSPI continues to load the bytes to the addresses following the most recent access. If subsequent accesses are continuous to the bytes that follow, then these operations ends up quickly since their results were prefetched.

By default, the OCTOSPI never stops its prefetch operation, it either keeps the previous read operation active with the nCS maintained low or it relaunches a new transfer, even if no access to the external device occurs for a long time.

Since external devices tend to consume more when the nCS is held low, the application might want to activate the timeout counter (TCEN=1, OCTOSPI_CR[3]) so that the nCS is released after a period of TIMEOUT[15:0] (OCTOSPI_LPTR), when x cycles have elapsed without an access since the moment that the FIFO becomes full with prefetch data.

BUSY goes high as soon as the first memory-mapped access occurs. Because of the prefetch operations, BUSY does not fall until there is a timeout, there is an abort, or the peripheral is disabled.

58.5 OCTOSPI configuration

The OCTOSPI configuration is done in three steps:

1. OCTOSPI IP configuration
2. OCTOSPI device configuration
3. OCTOSPI mode configuration

58.5.1 OCTOSPI IP configuration

The OCTOSPI IP is configured using the OCTOSPI_CR. The user must program:

- Functional mode (FMODE field)
- Polling mode behavior as needed (PMM and APMS bits)
- FIFO level for either DMA request generation or interrupt generation (FTHRES field)
- DMA usage (DMAEN bit)
- Timeout counter usage (TCEN bit)
- Dual-quad mode (DQM bit) if needed (only for Quad-SPI configuration)

In case of an interrupt usage, their respective enable bit can also be set during this phase.

If the timeout counter is used, the timeout value is programmed in the OCTOSPI_LPTR register.

The DMA channel must not be enabled during the IP configuration, it must be enabled only once the operation is fully configured to avoid any unexpected request generation.

58.5.2 OCTOSPI device configuration

The parameters related to the external device targeted are configured through the OCTOSPI_DCR1 and the OCTOSPI_DCR2 registers. The user must program:

- Memory type (MTYP field)
- Device size (DEVSIZE field)
- Chip-select minimum high time (CSHT field)
- Number of clock cycles after the nCS rising edge (CKCSHT field)
- Clock mode (FRCK and CKMODE bit)
- Supported wrap size (WRAPSIZE field)
- Device frequency (PRESCALER field)

The MTYP[2:0] field defines the type of memory to be used for 8-line modes:

- Micron mode with D0 / D1 ordering in 8-data-bit mode (DMODE = 100)
- Macronix mode with D1 / D0 ordering in 8-data-bit mode (DMODE = 100)
- HyperBus™ memory mode. Protocol follows the Cypress (Spansion) HyperBus™ specification, and an 8-data-bit DDR mode must be selected
- HyperBus™ register mode. Addressing register space, the memory-mapped accesses in this mode must be non-cacheable, or the indirect read/write modes must be used

The DEVSIZE[4:0] field defines the size of external memory using the following formula:

$$\text{Number of bytes in the device} = 2^{[\text{DEVSIZE}+1]}$$

DEVSIZE+1 is effectively the number of address bits required to address the external device. The external device capacity can go up to 4 GB (addressed using 32 bits) in indirect mode, but the addressable space in memory-mapped mode is limited to 256 MB.


If DQM=1, then DEVSIZE indicates the total capacity of the two devices together.

When the OCTOSPI executes two commands, one immediately after the other, it raises the chip-select signal (nCS) high between the two commands for only one CLK cycle by default.

If the external device requires more time between commands, the chip-select high time (CSHT) field can be used to specify the minimum number of CLK cycles (up to 8) for which the nCS must remain high.

The clock can be sent after the rising edge of the chip-select signal (nCS). The number of clock cycles to be sent on the CLK/nCLK pins can be programmed up to 7 using the clocked chip-select high time (CKCSHT) field.

Figure 1901. CS high time and clocked CS high timer



The clock mode (CKMODE) bit indicates the level that the CLK takes between commands (when nCS=1).

In HyperBus™ mode, the device timing (t_{ACC} and t_{RWR}) and the latency mode must be configured in the OCTOSPI HyperBus™ latency configuration register (OCTOSPI_HLCR).

58.5.3 OCTOSPI regular-command mode configuration

58.5.3.1 Indirect mode configuration

When FMODE is programmed to 00, the indirect-write mode is selected and the data can be sent to the external device. When FMODE=01, the indirect-read mode is selected where data can be read from the external device.

When the OCTOSPI is used in indirect mode, the frames are constructed in the following way:

1. Specify a number of data bytes to read or write in the OCTOSPI_DLR
2. Specify the frame timing in the OCTOSPI_TCR
3. Specify the frame format in the OCTOSPI_CCR
4. Specify the instruction in the OCTOSPI_IR
5. Specify the optional alternate byte to be sent right after the address phase in the OCTOSPI_ABR
6. Specify the targeted address in the OCTOSPI_AR
7. Unable the DMA channel if needed
8. Read/write the data from/to the FIFO through the OCTOSPI_DR (if no DMA usage)

If neither the address register (OCTOSPI_AR) nor the data register (OCTOSPI_DR) need to be updated for a particular command, then the command sequence starts as soon as the OCTOSPI_CCR is written. This is the case when both ADMODE and DMODE are 000, or if just ADMODE=000 when in indirect-read mode (FMODE=01).

When an address is required (ADMODE is not 000) and the data register does not need to be written (when FMODE=01 or DMODE=000), the command sequence starts as soon as the address is updated with a write to OCTOSPI_AR.

In case of data transmission (FMODE=00 and DMODE!=000), the communication start is triggered by a write in the FIFO through the OCTOSPI_DR.

58.5.3.2 Status flag polling mode configuration

The status flag polling mode is enabled by setting the FMODE field (OCTOSPI_CR[29:28]) to 10. In this mode, the programmed frame is sent and the data is retrieved periodically.

The maximum amount of data read in each frame is 4 bytes. If more data is requested in the OCTOSPI_DLR, it will be ignored and only 4 bytes will be read.

The periodicity is specified in the OCTOSPI_PIR register.

Once the status data has been retrieved, it can internally be processed to:

- Set the SMF (status match flag) and generate an interrupt if enabled
- Stop automatically the periodic retrieving of the status bytes

The received value can be masked with the value stored in the OCTOSPI_PSMKR and in ORed or ANDed with the value stored in the OCTOSPI_PSMAR.

In case of a match, the SMF is set and an interrupt is generated if enabled, and, the OCTOSPI can be automatically stopped if the AMPS bit is set. In any case, the latest retrieved value is available in the OCTOSPI_DR.

When the OCTOSPI is used in auto-polling mode, the frames are constructed in the following way:

1. Specify the input mask in the OCTOSPI_PSMKR
2. Specify the comparison value in the OCTOSPI_PSMAR
3. Specify the read period in the OCTOSPI_PIR
4. Specify a number of data bytes to read in the OCTOSPI_DLR
5. Specify the frame timing in the OCTOSPI_TCR
6. Specify the frame format in the OCTOSPI_CCR
7. Specify the instruction in the OCTOSPI_IR
8. Specify the optional alternate byte to be sent right after the address phase in the OCTOSPI_ABR
9. Specify the optional targeted address in the OCTOSPI_AR.

If the address register (OCTOSPI_AR) does not need to be updated for a particular command, then the command sequence starts as soon as the OCTOSPI_CCR is written. This is the case when ADMODE=000.

When an address is required (ADMODE is not 000), the command sequence starts as soon as the address is updated with a write to the OCTOSPI_AR.

58.5.3.3 Memory-mapped mode configuration

In memory-mapped mode, the external device is seen as an internal memory but with some latency during accesses. Read and write operations are allowed to the external device in this mode.

Memory-mapped mode is entered by setting the FMODE to 11 in the OCTOSPI_CR register.

The programmed instruction and frame are sent when an AHB master is accessing the memory mapped space.

The FIFO is used as a prefetch buffer to anticipate any linear reads. Any access to the OCTOSPI_DR in this mode returns zero.

The data length register (OCTOSPI_DLR) has no meaning in memory-mapped mode.

When the OCTOSPI is used in memory-mapped mode, the frames are constructed in the following way:

1. Specify the frame timing in the OCTOSPI_TCR for read operation
2. Specify the frame format in the OCTOSPI_CCR for read operation
3. Specify the instruction in the OCTOSPI_IR
4. Specify the optional alternate byte to be sent right after the address phase in the OCTOSPI_ABR for read operation
5. Specify the frame timing in the OCTOSPI_WTCR for write operation
6. Specify the frame format in the OCTOSPI_WCCR for write operation
7. Specify the instruction in the OCTOSPI_WIR
8. Specify the optional alternate byte to be sent right after the address phase in the OCTOSPI_WABR for read operation

All the configuration operations must be completed before the first access to the memory area. On the first access, the OCTOSPI becomes busy, and no further configuration is allowed.

58.5.3.4 OCTOSPI delayed data sampling

By default, when no DQS is used, the OCTOSPI samples the data driven by the external device one half of a CLK cycle after the external device drives the signal.

In case of any external signal delays, it may be useful to sample the data later. Using the SSHIFT (OCTOSPI_TCR[30]) bit, the sampling of the data can be shifted by half of a CLK cycles.

The firmware must clear the SSHIFT when the data phase is configured in DTR mode (DDTR=1).

58.5.3.5 Sending the instruction only once

A Flash memory (like Winbond) might provide a mode where an instruction must be sent only with the first command sequence, while subsequent commands start directly with the address. The user can take advantage of this type of features using the SIOO bit (OCTOSPI_CCR[31] and OCTOSPI_WCCR[31]).

The SIOO is valid for all functional modes (indirect, automatic polling, and memory-mapped). If the SIOO bit is set, the instruction is sent only for the first command following a write to OCTOSPI_CCR (or to OCTOSPI_WCCR for write operations in memory-mapped mode).

Subsequent command sequences skip the instruction phase, until there is a write to OCTOSPI_CCR (or OCTOSPI_WCCR for write operations in memory-mapped mode). The SIOO has no effect when IMODE=00 (no instruction).

58.5.4 OCTOSPI HyperBus™ mode configuration

58.5.4.1 Indirect mode configuration

When the FMODE is programmed to 00, the indirect-write mode is selected and data can be sent to the external device. When FMODE=01, the indirect-read mode is selected where data can be read from the external device.

When the OCTOSPI is used in indirect mode, the frames are constructed in the following way:

1. Specify a number of data bytes to read or write in the OCTOSPI_DLR
2. Specify the targeted address in the OCTOSPI_AR
3. Unable the DMA channel if needed
4. Read/write the data from/to the FIFO through the OCTOSPI_DR (if no DMA usage).

In indirect-read mode (when FMODE=01), the command sequence starts as soon as the address is updated with a write to OCTOSPI_AR.

In indirect-write mode (when FMODE=00), the communication start is triggered by a write in the FIFO through OCTOSPI_DR.

58.5.4.2 Status flag polling mode configuration

The status flag polling mode is enabled setting the FMODE field (OCTOSPI_CR[29:28]) to 10. In this mode, the programmed frame will be sent and the data is retrieved periodically.

The maximum amount of data read in each frame is 4 bytes. If more data is requested in the OCTOSPI_DLR, it is ignored and only 4 bytes are read. The periodicity is specified in the OCTOSPI_PIR register.

Once the status data has been retrieved, it can be internally processed to:

- Set the SMF and generate an interrupt if enabled
- Stop automatically the periodic retrieving of the status bytes

The received value can be masked with the value stored in the OCTOSPI_PSMKR and the ORed or ANDed with the value stored in the OCTOSPI_PSMAR.

In case of a match, the SMF is set and an interrupt is generated if enabled, and the OCTOSPI can be automatically stopped if the AMPS bit is set.

In any case, the latest retrieved value is available in the OCTOSPI_DR.

When the OCTOSPI is used in auto-polling mode, the frames are constructed in the following way:

1. Specify the input mask in the OCTOSPI_PSMKR
2. Specify the comparison value in the OCTOSPI_PSMAR
3. Specify the read period in the OCTOSPI_PIR
4. Specify a number of data bytes to read in the OCTOSPI_DLR
5. Specify the targeted address in the OCTOSPI_AR.

The command sequence starts as soon as the address is updated with a write to OCTOSPI_AR.

58.5.4.3 Memory-mapped mode configuration

In memory-mapped mode, the external device is seen as an internal memory but with some latency during the accesses. Read and write operations are allowed to the external device in this mode.

The memory-mapped mode is entered by setting the FMODE to 11 in the OCTOSPI_CR register. The programmed instruction and frame are sent when an AHB master is accessing the memory mapped space.

The FIFO is used as a prefetch buffer to anticipate any linear reads. Any access to the OCTOSPI_DR in this mode returns zero.

The data length register (OCTOSPI_DLR) has no meaning in memory-mapped mode.

All the configuration operations must be completed prior to the first access to the memory area. On the first access, the OCTOSPI becomes busy, and no configuration is allowed.

58.5.5 OCTOSPI error management

An error can be generated in the following cases:

- In indirect mode or status flag polling mode when a wrong address has been programmed in the OCTOSPI_AR (according to the device size defined by DEVSIZE[4:0] in the OCTOSPI_DCR1). This sets the TEF and an interrupt is generated if enabled.
- In indirect mode, if the address plus the data length exceed the device size, the TEF is set as soon as the access is triggered.
- In memory-mapped mode when an out of range access is done by an AHB master, it generates an AHB error as a response to the faulty AHB request.
- An access to the memory-mapped area when the memory-mapped mode is disabled, it generates an AHB error as a response to the faulty AHB request.

58.5.6 OCTOSPI busy bit and abort functionality

Once the OCTOSPI starts an operation with the external device, the BUSY bit is automatically set in the OCTOSPI_SR.

In indirect mode, the BUSY bit is reset once the OCTOSPI has completed the requested command sequence and the FIFO is empty.

In automatic-polling mode, BUSY goes low only after the last periodic access is complete, due to a match when APMS=1, or due to an abort.

After the first access in memory-mapped mode, BUSY goes low only on a timeout event or on an abort.

Any operation can be aborted by setting the ABORT bit in the OCTOSPI_CR. Once the abort is completed, the BUSY bit and the ABORT bit are automatically reset, and the FIFO is flushed.


Note that some devices might misbehave if a write operation to a status register is aborted.

58.5.7 NCS behavior

By default, the nCS is high, deselecting the external device. The nCS falls before an operation begins and rises as soon as it finishes.


When the CKMODE=0 (“mode0”, where CLK stays low when no operation is in progress), the nCS falls one CLK cycle before an operation’s first rising CLK edge, and the nCS rises one CLK cycle after the operation’s final rising CLK edge, as shown in *Figure 1902*.

Figure 1902. NCS when CKMODE=0 (T = CLK period)




When the CKMODE=1 (“mode3”, where CLK goes high when no operation is in progress) and when in SDR mode, the nCS falls one CLK cycle before an operation’s first rising CLK edge, and the nCS rises one CLK cycle after the operation’s final rising CLK edge, as shown in *Figure 1903*.

Figure 1903. NCS when CKMODE=1 in SDR mode (T = CLK period)




When the CKMODE=1 (“mode3”) and the DDTR=1 (data DTR mode), the nCS falls one CLK cycle before an operation’s first rising CLK edge, and the nCS rises one CLK cycle after the operation’s final active rising CLK edge, as shown in *Figure 1904*. Because the DDR operations must finish with a falling edge, the CLK is low when the nCS rises, and the CLK rises back up one half of a CLK cycle afterwards.

Figure 1904. NCS when CKMODE=1 in DTR mode (T = CLK period)



When the FIFO stays full during a read operation or if the FIFO stays empty during a write operation, the operation stalls and the CLK stays low until the firmware services the FIFO. If an abort occurs when an operation is stalled, the nCS rises just after the abort is requested and then the CLK rises one half of a CLK cycle later, as shown in *Figure 1905*.

Figure 1905. NCS when CKMODE=1 with an abort (T = CLK period)



When not in dual-quad mode (DQM=0), only device A is accessed and thus the BnCS stays high. In dual-quad mode, the BnCS behaves exactly the same as the AnCS. Thus, if there is a device B and if the application always stays in dual-quad mode, then the device B may use the AnCS and the pin outputting BnCS can be used for other functions.

58.6 OCTOSPI interrupts

An interrupt can be produced on the following events:

- Timeout
- Status match
- FIFO threshold
- Transfer complete
- Transfer error

Separate interrupt enable bits are available to provide more flexibility.

Table 1868. OCTOSPI interrupt requests

Interrupt event	Event flag	Enable control bit
Timeout	TOF	TOIE
Status match	SMF	SMIE
FIFO threshold	FTF	FTIE
Transfer complete	TCF	TCIE
Transfer error	TEF	TEIE

58.7 OCTOSPI memory map and registers

58.7.1 Memory map

Table 1869. OCTOSPI memory map

Address offset	Register	Location
0x0000	Control register (OCTOSPI_CR)	*Section 58.7.2.1*
0x0004	Reserved	
0x0008	Device configuration register 1 (OCTOSPI_DCR1)	*Section 58.7.2.2*

Table 1869. OCTOSPI memory map (continued)

Address offset	Register	Location
0x000C	Device configuration register 2 (OCTOSPI_DCR2)	*Section 58.7.2.3*
0x0010	Device configuration register 3 (OCTOSPI_DCR3)	*Section 58.7.2.4*
0x0014	Device configuration register 4 (OCTOSPI_DCR4)	*Section 58.7.2.5*
0x0018 – 0x001C	Reserved	
0x0020	Status register (OCTOSPI_SR)	*Section 58.7.2.6*
0x0024	Flag clear register (OCTOSPI_FCR)	*Section 58.7.2.7*
0x0028 – 0x003C	Reserved	
0x0040	Data length register (OCTOSPI_DLR)	*Section 58.7.2.8*
0x0044	Reserved	
0x0048	Address register (OCTOSPI_AR)	*Section 58.7.2.9*
0x004C	Reserved	
0x0050	Data register (OCTOSPI_DR)	*Section 58.7.2.10*
0x0054 – 0x007C	Reserved	
0x0080	Polling status mask register (OCTOSPI_PSMKR)	*Section 58.7.2.11*
0x0084	Reserved	
0x0088	Polling status match register (OCTOSPI_PSMAR)	*Section 58.7.2.12*
0x008C	Reserved	
0x0090	Polling interval register (OCTOSPI_PIR)	*Section 58.7.2.13*
0x0094 – 0x00FC	Reserved	
0x0100	Communication configuration register (OCTOSPI_CCR)	*Section 58.7.2.14*
0x0104	Reserved	
0x0108	Timing configuration register (OCTOSPI_TCR)	*Section 58.7.2.15*
0x010C	Reserved	
0x0110	Instruction register (OCTOSPI_IR)	*Section 58.7.2.16*
0x0114 – 0x011C	Reserved	
0x0120	Alternate bytes register (OCTOSPI_ABR)	*Section 58.7.2.17*
0x0124 – 0x012C	Reserved	
0x0130	Low-power timeout register (OCTOSPI_LPTR)	*Section 58.7.2.18*
0x0134 – 0x013C	Reserved	
0x0140	Wrap communication configuration register (OCTOSPI_WPCCR)	*Section 58.7.2.19*
0x0148	Wrap timing configuration register (OCTOSPI_WPTCR)	*Section 58.7.2.20*
0x0150	Wrap instruction register (OCTOSPI_WPIR)	*Section 58.7.2.21*
0x0160	Wrap alternate bytes register (OCTOSPI_WPABR)	*Section 58.7.2.22*
0x0164 – 0x017C	Reserved	

Table 1869. OCTOSPI memory map (continued)

Address offset	Register	Location
0x0180	Write communication configuration register (OCTOSPI_WCCR)	*Section 58.7.2.23*
0x0184	Reserved	
0x0188	Write timing configuration register (OCTOSPI_WTCR)	*Section 58.7.2.24*
0x018C	Reserved	
0x0190	Write instruction register (OCTOSPI_WIR)	*Section 58.7.2.25*
0x0194 – 0x019C	Reserved	
0x01A0	Write alternate bytes register (OCTOSPI_WABR)	*Section 58.7.2.26*
0x01A4 – 0x01FC	Reserved	
0x0200	HyperBus™ latency configuration register (OCTOSPI_HLCR)	*Section 58.7.2.27*
0x0204 – 0x03EC	Reserved	
0x03F0	HW configuration register (OCTOSPI_HWCFGR)	*Section 58.7.2.28*
0x03F4	Version register (OCTOSPI_VER)	*Section 58.7.2.29*
0x03F8	Identification register (OCTOSPI_ID)	*Section 58.7.2.30*
0x03FC	HW magic ID register (OCTOSPI_MID)	*Section 58.7.2.31*
0x0400	Delay control register (OCTOSPI_DELAY_CTRL)	*Section 58.7.2.32*
0x0404	Delay configuration and status register (OCTOSPI_DELAY_CFG)	*Section 58.7.2.33*

Note: The IP does not provide any error response in case of access to a reserved location within the IP address space and if the Write is performed on Read Only register or Read is performed on Write Only.

58.7.2 Registers definition

58.7.2.1 Control register (OCTOSPI_CR)

Offset: 0x0000 Access: Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	FMODE		0	0	0	0	PMM	APMS	0	TOIE	SMIE	FTIE	TCIE	TEIE
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	FTHRES					FSEL	DQM	0	0	TCEN	DMAEN	ABORT	EN
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1906. Control register (OCTOSPI_CR)

Table 1870. OCTOSPI_CR field descriptions

Field	Description
2:3 FMODE	Functional mode. This field defines the OCTOSPI's functional mode of operation 00 Indirect-write mode 01 Indirect-read mode 10 Automatic-polling mode 11 Memory-mapped mode If DMAEN=1 already, then the DMA controller for the corresponding channel must be disabled before changing the FMODE value This field can be written only when BUSY=0
8 PMM	Polling match mode This bit indicates which method should be used to determine a "match" during the automatic-polling mode. 0 AND match mode, SMF is set if all the unmasked bits received from the device match the corresponding bits in the match register 1 OR match mode, SMF is set if any of the unmasked bits received from the device matches its corresponding bit in the match register This bit can be modified only when BUSY=0
9 APMS	Automatic poll mode stop This bit determines if the automatic polling is stopped after a match 0 Automatic-polling mode is stopped only by abort or by disabling the OCTOSPI 1 Automatic-polling mode stops as soon as there is a match This bit can be modified only when BUSY=0
11 TOIE	Timeout interrupt enable This bit enables the timeout interrupt 0 Interrupt disable 1 Interrupt enabled
12 SMIE	Status match interrupt enable This bit enables the status match interrupt 0 Interrupt disabled 1 Interrupt enabled
13 FTIE	FIFO threshold interrupt enable This bit enables the FIFO threshold interrupt 0 Interrupt disabled 1 Interrupt enabled
14 TCIE	Transfer complete interrupt enable This bit enables the transfer complete interrupt 0 Interrupt disabled 1 Interrupt enabled
15 TEIE	Transfer error interrupt enable This bit enables the transfer error interrupt 0 Interrupt disabled 1 Interrupt enabled

Table 1870. OCTOSPI_CR field descriptions (continued)

Field	Description
19:23 FTHRES	FIFO threshold level Defines, in indirect mode, the threshold number of bytes in the FIFO which will cause the FIFO threshold flag (FTF, OCTOSPI_SR[2]) to be set In indirect-write mode (FMODE=00): 0 FTF is set if there are 1 or more free bytes available to be written to in the FIFO 1 FTF is set if there are 2 or more free bytes available to be written to in the FIFO ... 0x1F FTF is set if there are 32 free bytes available to be written to in the FIFO In indirect-read mode (FMODE=01): 0 FTF is set if there are 1 or more valid bytes can be read from the FIFO 1 FTF is set if there are 2 or more valid bytes can be read from the FIFO ... 0x1F FTF is set if there are 32 valid bytes can be read from the FIFO If DMAEN=1, then the DMA controller for the corresponding channel must be disabled before changing the FTHRES value
24 FSEL	Flash select This bit selects the Flash memory to be addressed in single/dual/quad mode in single-Flash mode (when DFM = 0) 0 FLASH 1 selected (data exchanged over IO[3:0]) 1 FLASH 2 selected (data exchanged over IO[3:0]) This bit is ignored when DFM = 1 or when octal mode is selected This bit can be modified only when BUSY=0
25 DQM	Dual-quad mode This bit activates the dual-quad mode, where two external devices are used simultaneously to double the throughput and the capacity 0 Dual-quad mode disabled 1 Dual-quad mode enabled This bit can be modified only when BUSY=0.

Table 1870. OCTOSPI_CR field descriptions (continued)

Field	Description
28 TCEN	Timeout counter enable This bit is valid only when the memory-mapped mode (FMODE=11) is selected. Activating this bit causes the chip select (nCS) to be released (and thus reduce the consumption) if there has not been an access after a certain amount of time (this time is defined by TIMEOUT[15:0] (OCTOSPI_LPTR) Enables the timeout counter By default, the OCTOSPI never stops its prefetch operation, keeping the previous read operation active with the nCS maintained low, even if no access to the external device occurs for a long time Since external devices tend to consume more when the nCS is held low, the application might want to activate the timeout counter (TCEN=1, OCTOSPI_CR[3]) so that the nCS is released after a period of TIMEOUT[15:0] (OCTOSPI_LPTR) cycles have elapsed without an access since the moment that the FIFO becomes full with prefetch data 0 Timeout counter is disabled, and thus the chip select (nCS) remains active indefinitely after an access in memory-mapped mode 1 Timeout counter is enabled, and thus the chip select is released in the memory-mapped mode after TIMEOUT[15:0] cycles of external device inactivity This bit can be modified only when BUSY=0
29 DMAEN	DMA enable In indirect mode, DMA can be used to input or output data via the OCTOSPI_DR register DMA transfers are initiated when the FIFO threshold flag (FTF) is set 0 DMA is disabled for indirect mode 1 DMA is enabled for indirect mode **Note:** This field is w1s
30 ABORT	Abort request This bit aborts the on-going command sequence. It is automatically reset once the abort is completed This bit stops the current transfer In polling mode or memory-mapped mode, this bit also resets the APM bit or the DM bit 0 No abort requested 1 Abort requested
31 EN	Enable Enables the OCTOSPI 0 OCTOSPI is disabled 1 OCTOSPI is enabled **Note:** This field is w1s

58.7.2.2 Device configuration register 1 (OCTOSPI_DCR1)

Offset: 0x0008 Access: Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	MTYP			0	0	0	DEVSIZE				
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	CSHT			0	CKCSHT			0	0	FRCK	CKMODE
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1907. Device configuration register 1 (OCTOSPI_DCR1)

Table 1871. OCTOSPI_DCR1 field descriptions

Field	Description
5:7 MTYP	Memory type These bits indicate the type of memory to be supported 000 Micron mode, D0/D1 ordering in DTR 8-data-bit mode. Regular SPI protocol in octal/quad/dual/single modes 001 Macronix mode, D1/D0 ordering in DTR 8-data-bit mode. Regular SPI protocol in octal/quad/dual/single modes 010-011 Reserved 010 Reserved 011 Macronix RAM mode, D1/D0 ordering in DTR 8-data-bit mode. Regular SPI protocol in octal/quad/dual/single modes with dedicated address mapping 100 HyperBus™ memory mode, the protocol follows the Cypress (Spansion) HyperBus™ specification. 8-data-bit DDR mode must be selected 101 HyperBus™ register mode, addressing register space. The memory-mapped accesses in this mode must be non-cacheable, or indirect read/write modes must be used 110-111 Reserved, must be kept at reset value
11:15 DEVSIZE	Device size This field defines the size of the external device using the following formula: Number of bytes in device = $2^{[DEVSIZE+1]}$ DEVSIZE+1 is effectively the number of address bits required to address the external device. The device capacity can be up to 4 GB (addressed using 32-bits) in indirect mode, but the addressable space in memory-mapped mode is limited to 256 MB In regular-command mode, if DQM=1, DEVSIZE indicates the total capacity of the two devices together

Table 1871. OCTOSPI_DCR1 field descriptions (continued)

Field	Description
21:23 CSHT	Chip-select high time CSHT+1 defines the minimum number of CLK cycles where the chip select (nCS) must remain high between commands issued to the external device 000 nCS stays high for at least 1 cycle between external device commands 001 nCS stays high for at least 2 cycles between external device commands ... 111 nCS stays high for at least 8 cycles between external device commands
25:27 CKCSHT	Clocked Chip-select high time CKCSHT+1 defines the number of CLK cycles provided on the CLK /nCLK pins when the chip select (nCS) is set to high at the end of a transaction 0 No clock cycles 1 1 clock cycle ... 7 7 clock cycles
30 FRCK	Free running clock This bit configures the free running clock 0 CLK is not free running 1 CLK is free running (always provided)
31 CKMODE	Mode 0 / mode 3 This bit indicates the level that the CLK takes between commands (when nCS=1) 0 CLK must stay low while nCS is high (chip select released). This is referred to as Mode 0 1 CLK must stay high while nCS is high (chip select released). This is referred to as Mode 3

58.7.2.3 Device configuration register 2 (OCTOSPI_DCR2)

Offset: 0x000C Access: Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	WRAPSIZE		
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	PRESCALER(1)							
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

1. This field should be programmed with a non-zero odd value to get even clock division factor for DTR mode.

Figure 1908. Device configuration register 2 (OCTOSPI_DCR2)

Table 1872. OCTOSPI_DCR2 field descriptions

Field	Description
13:15 WRAPSIZE	Wrap size This field indicates the wrap size to which the memory is configured. For memories which have a separate command for wrapped instructions, this field indicates the wrap-size associated with the command held in the OCTOSPI_WPIR register. 000 Wrapped reads are not supported by the memory 001 Reserved, must be kept at reset value 010 External memory supports wrap size of 16 bytes (important) 011 External memory supports wrap size of 32 bytes (most likely) 100 External memory supports wrap size of 64 bytes (L1 MPU) 101 External memory supports wrap size of 128 bytes 110-111 Reserved, must be kept at reset value
24:31 PRESCALER	Clock prescaler This field defines the scaler factor for generating the CLK based on the kernel clock (value+1) 0x0 $F_{CLK} = F_{KERNEL}$, AHB clock used directly as OCTOSPI's CLK (prescaler bypassed) 0x1 $F_{CLK} = F_{KERNEL}/2$ 0x2 $F_{CLK} = F_{KERNEL}/3$ ... 0xFF $F_{CLK} = F_{KERNEL}/256$ For odd clock division factors, the CLK's duty cycle is not 50%. The clock signal remains high one cycle longer than it stays low This field can be modified only when BUSY=0

58.7.2.4 Device configuration register 3 (OCTOSPI_DCR3)

Offset: 0x0010 Access: Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	CSBOUND				
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	MAXTRAN							
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1909. Device configuration register 3 (OCTOSPI_DCR3)

Table 1873. OCTOSPI_DCR3 field descriptions

Field	Description
11:15 CSBOUND	CS boundary These bits enable the transaction boundary feature The nCS is released on each boundary of $2^{CSBOUND}$ bytes 0 CS boundary disabled others CS boundary set to $2^{CSBOUND}$ bytes
24:31 MAXTRAN	Maximum transfer These bits enable the communication regulation feature The nCS is released every MAXTRAN+1 bytes when the other OCTOSPI request the access to the bus 0 Maximum communication disabled others Maximum communication is set to MAXTRAN+1 bytes

58.7.2.5 Device configuration register 4 (OCTOSPI_DCR4)

Offset: 0x0014 Access: Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	REFRESH															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1910. Device configuration register 4 (OCTOSPI_DCR4)

Table 1874. OCTOSPI_DCR4 field descriptions

Field	Description
16:31 REFRESH	Refresh rate These bits enable the refresh rate feature The nCS is released every REFRESH+1 clock cycles 0 Refresh disabled others Maximum communication length is set to REFRESH+1 clock cycles

58.7.2.6 Status register (OCTOSPI_SR)

Offset: 0x0020 Access: Read

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	FLEVEL						0	0	BUSY	TOF	SMF	FTF	TCF	TEF
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1911. Status register (OCTOSPI_SR)

Table 1875. OCTOSPI_SR field descriptions

Field	Description
18:23 FLEVEL	FIFO level This field gives the number of valid bytes that are being held in the FIFO. FLEVEL=0 when the FIFO is empty, and 32 when it is full In memory-mapped mode and in automatic status polling mode, FLEVEL is zero
26 BUSY	Busy This bit is set when an operation is ongoing This bit clears automatically when the operation with the external device is finished and the FIFO is empty
27 TOF	Timeout flag This bit is set when timeout occurs It is cleared by writing 1 to CTOF
28 SMF	Status match flag This bit is set in automatic-polling mode when the unmasked received data matches the corresponding bits in the match register (OCTOSPI_PSMAR) It is cleared by writing 1 to CSMF
29 FTF	FIFO threshold flag In indirect mode, this bit is set when the FIFO threshold has been reached, or if there is any data left in the FIFO after the reads from the external device are complete It is cleared automatically as soon as the threshold condition is no longer true In automatic-polling mode this bit is set every time the status register is read, and the bit is cleared when the data register is read

Table 1875. OCTOSPI_SR field descriptions (continued)

Field	Description
30 TCF	Transfer complete flag This bit is set in indirect mode when the programmed number of data has been transferred or in any mode when the transfer has been aborted It is cleared by writing 1 to CTCF
31 TEF	Transfer error flag This bit is set in indirect mode when an invalid address is being accessed in indirect mode It is cleared by writing 1 to CTEF

58.7.2.7 Flag clear register (OCTOSPI_FCR)

Offset: 0x0024 Access: Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	CTOF	CSMF	0	CTCF	CTEF
W												w1c	w1c		w1c	w1c
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1912. Flag clear register (OCTOSPI_FCR)

Table 1876. OCTOSPI_FCR field descriptions

Field	Description
27 CTOF	Clear timeout flag Writing 1 clears the TOF flag in the OCTOSPI_SR register
28 CSMF	Clear status match flag Writing 1 clears the SMF flag in the OCTOSPI_SR register
30 CTCF	Clear transfer complete flag Writing 1 clears the TCF flag in the OCTOSPI_SR register
31 CTEF	Clear transfer error flag Writing 1 clears the TEF flag in the OCTOSPI_SR register

58.7.2.8 Data length register (OCTOSPI_DLR)

Offset: 0x0040 Access: Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R/W	DL															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R/W	DL															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1913. Data length register (OCTOSPI_DLR)

Table 1877. OCTOSPI_DLR field descriptions

Field	Description
0:31 DL[31:0]	Data length Number of data to be retrieved (value+1) in indirect and status-polling modes. A value no greater than 3 (indicating 4 bytes) should be used for status-polling mode All 1s in indirect mode means undefined length, where OCTOSPI continues until the end of the memory, as defined by DEVSIZE 0x0000_0000 1 byte is to be transferred 0x0000_0001 2 bytes are to be transferred 0x0000_0002 3 bytes are to be transferred 0x0000_0003 4 bytes are to be transferred ... 0xFFFF_FFFD 4,294,967,294 (4G-2) bytes are to be transferred 0xFFFF_FFFE 4,294,967,295 (4G-1) bytes are to be transferred 0xFFFF_FFFF undefined length; all bytes, until the end of the external device, (as defined by DEVSIZE) are to be transferred. Continue reading indefinitely if DEVSIZE=0x1F DL[0] is stuck at '1' in dual-quad mode (DQM=1) even when '0' is written to this bit, thus assuring that each access transfers an even number of bytes This field has no effect when in memory-mapped mode (FMODE=10) This field can be written only when BUSY=0

58.7.2.9 Address register (OCTOSPI_AR)

Offset: 0x0048 Access: Read/Write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R/W	ADDRESS															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R/W	ADDRESS															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1914. Address register (OCTOSPI_AR)

Table 1878. OCTOSPI_AR field descriptions

Field	Description
0:31 ADDRESS[31:0]	Address Address to be sent to the external device In HyperFlash™ mode, this field must be even as this protocol is 16-bit word oriented Writes to this field are ignored when BUSY=0 or when FMODE=11 (memory-mapped mode)

58.7.2.10 Data register (OCTOSPI_DR)

Offset: 0x0050 Access: Read/Write

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R/W	DATA															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R/W	DATA															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1915. Data register (OCTOSPI_DR)

Table 1879. OCTOSPI_DR field descriptions

Field	Description
0:31 DATA[31:0]	Data Data to be sent/received to/from the external SPI device In indirect-write mode, data written to this register is stored on the FIFO before it is sent to the external device during the data phase. If the FIFO is too full, a write operation is stalled until the FIFO has enough space to accept the amount of data being written In indirect-read mode, reading this register gives (via the FIFO) the data which was received from the external device. If the FIFO does not have as many bytes as requested by the read operation and if BUSY=1, the read operation is stalled until enough data is present or until the transfer is complete, whichever happens first In automatic-polling mode, this register contains the last data read from the external device (without masking) Word, halfword, and byte accesses to this register are supported. In indirect-write mode, a byte write adds 1 byte to the FIFO, a halfword write 2, and a word write 4 Similarly, in indirect-read mode, a byte read removes 1 byte from the FIFO, a halfword read 2, and a word read 4. Accesses in indirect mode must be aligned to the bottom of this register: a byte read must read DATA[7:0] and a halfword read must read DATA[15:0]

58.7.2.11 Polling status mask register (OCTOSPI_PSMKR)

Offset: 0x0080 Access: Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	MASK															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	MASK															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1916. Polling status mask register (OCTOSPI_PSMKR)

Table 1880. OCTOSPI_PSMKR field descriptions

Field	Description
0:31 MASK[31:0]	Status mask Mask to be applied to the status bytes received in polling mode For bit n: 0 Bit n of the data received in automatic-polling mode is masked and its value is not considered in the matching logic 1 Bit n of the data received in automatic-polling mode is unmasked and its value is considered in the matching logic This field can be written only when BUSY=0

58.7.2.12 Polling status match register (OCTOSPI_PSMAR)

Offset: 0x0088 Access: Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	MATCH															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	MATCH															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1917. Polling status match register (OCTOSPI_PSMAR)

Table 1881. OCTOSPI_PSMAR field descriptions

Field	Description
0:31 MATCH[31:0]	Status match Value to be compared with the masked status register to get a match This field can be written only when BUSY=0

58.7.2.13 Polling interval register (OCTOSPI_PIR)

Offset: 0x0090 Access: Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	INTERVAL															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1918. Polling interval register (OCTOSPI_PIR)

Table 1882. OCTOSPI_PIR field descriptions

Field	Description
16:31 INTERVAL[15:0]	Polling interval Number of CLK cycles between a read during the automatic polling phases This field can be written only when BUSY=0

58.7.2.14 Communication configuration register (OCTOSPI_CCR)

Offset: 0x0100 Access: Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	SIOO	0	DQSE	0	DDTR	DMODE			0	0	ABSIZE		ABDTR	ABMODE		
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	ADSIZE		ADDTR	ADMODE			0	0	ISIZE		IDTR	IMODE		
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1919. Communication configuration register (OCTOSPI_CCR)

Table 1883. OCTOSPI_CCR field descriptions

Field	Description
0 SIOO	Send instruction only once mode Refer to *Section 58.5.3.5: Sending the instruction only once*. This bit has no effect when IMODE=00 0 Send instruction on every transaction 1 Send instruction only for the first command This field can be written only when BUSY=0
2 DQSE	DQS enable This bit enables the data strobe management 0 DQS disabled 1 DQS enabled
4 DDTR	Data double transfer rate This bit sets the DTR mode for the data phase: 0 DTR mode disabled for data phase 1 DTR mode enabled for data phase This field can be written only when BUSY=0
5:7 DMODE	Data mode This field defines the data phase's mode of operation: 000 No instruction 001 Data on a single line 010 Data on two lines 011 Data on four lines 100 Data on eight lines 101-111 Reserved, must be kept at reset value This field can be written only when BUSY=0

Table 1883. OCTOSPI_CCR field descriptions (continued)

Field	Description
10:11 ABSIZE	Alternate bytes size These bits define alternate bytes size: 00 8-bit alternate bytes 01 16-bit alternate bytes 10 24-bit alternate bytes 11 32-bit alternate bytes This field can be written only when BUSY=0
12 ABDTR	Alternate bytes double transfer rate This bit sets the DTR mode for the alternate bytes phase: 0 DTR mode disabled for alternate bytes phase 1 DTR mode enabled for alternate bytes phase This field can be written only when BUSY=0
13:15 ABMODE	Alternate bytes mode This field defines the alternate byte phase's mode of operation: 000 No instruction 001 Alternate bytes on a single line 010 Alternate bytes on two lines 011 Alternate bytes on four lines 100 Alternate bytes on eight lines 101-111 Reserved, must be kept at reset value This field can be written only when BUSY=0
18:19 ADSIZE	Address size These bits define address size: 00 8-bit address 01 16-bit address 10 24-bit address 11 32-bit address This field can be written only when BUSY=0
20 ADDTR	Address double transfer rate This bit sets the DTR mode for the address phase: 0 DTR mode disabled for address phase 1 DTR mode enabled for address phase This field can be written only when BUSY=0
21:23 ADMODE	Address mode This field defines the address phase's mode of operation: 000 No address 001 Address on a single line 010 Address on two lines 011 Address on four lines 100 Address on eight lines 101-111 Reserved, must be kept at reset value This field can be written only when BUSY=0.

Table 1883. OCTOSPI_CCR field descriptions (continued)

Field	Description
26:27 ISIZE	Instruction size These bits define instruction size: 00 8-bit instruction 01 16-bit instruction 10 24-bit instruction 11 32-bit instruction This field can be written only when BUSY=0
28 IDTR	Instruction double transfer rate This bit sets the DTR mode for the instruction phase: 0 DTR mode disabled for instruction phase 1 DTR mode enabled for instruction phase This field can be written only when BUSY=0
29:31 IMODE	Instruction mode This field defines the instruction phase's mode of operation: 000 No instruction 001 Instruction on a single line 010 Instruction on two lines 011 Instruction on four lines 100 Instruction on eight lines 101-111 Reserved, must be kept at reset value This field can be written only when BUSY=0

58.7.2.15 Timing configuration register (OCTOSPI_TCR)

Offset: 0x0108 Access: Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	SSHIFT	0	DHQC	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	DCYC				
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1920. Timing configuration register (OCTOSPI_TCR)

Table 1884. OCTOSPI_TCR field descriptions

Field	Description
1 SSHIFT	Sample shift By default, the OCTOSPI samples data 1/2 of a CLK cycle after the data is driven by the external device This bit allows the data to be sampled later in order to consider the external signal delays 0 No shift 1 1/2 cycle shift The firmware must assure that SSHIFT=0 when the data phase is configured in DTR mode (when DDTR=1) This field can be modified only when BUSY=0
3 DHQC	Delay hold quarter cycle
27:31 DCYC[4:0]	Number of dummy cycles This field defines the duration of the dummy phase In both SDR and DTR modes, it specifies a number of CLK cycles (0-31) This field can be written only when BUSY=0

58.7.2.16 Instruction register (OCTOSPI_IR)

Offset: 0x0110 Access: Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	INSTRUCTION															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	INSTRUCTION															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1921. Instruction register (OCTOSPI_IR)

Table 1885. OCTOSPI_IR field descriptions

Field	Description
0:31 INSTRUCTION[31:0]	Instruction Instruction to be sent to the external SPI device This field can be written only when BUSY=0

58.7.2.17 Alternate bytes register (OCTOSPI_ABR)

Offset: 0x0120 Access: Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R/W	ALTERNATE															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R/W	ALTERNATE															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1922. Alternate bytes register (OCTOSPI_ABR)

Table 1886. OCTOSPI_ABR field descriptions

Field	Description
0:31 ALTERNATE[31:0]	Alternate bytes Optional data to be sent to the external SPI device right after the address. This field can be written only when BUSY=0.

58.7.2.18 Low-power timeout register (OCTOSPI_LPTR)

Offset: 0x0130 Access: Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R/W	TIMEOUT															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1923. Low-power timeout register (OCTOSPI_LPTR)

Table 1887. OCTOSPI_LPTR field descriptions

Field	Description
16:31 TIMEOUT[15:0]	Timeout period After each access in memory-mapped mode, the OCTOSPI prefetches the subsequent bytes and hold them in the FIFO This field indicates how many CLK cycles the OCTOSPI waits after the FIFO becomes full and until it raises the nCS, putting the external device in a lower-consumption state This field can be written only when BUSY=0

58.7.2.19 Wrap communication configuration register (OCTOSPI_WPCCR)

Offset: 0x0140 Access: Read/Write




Figure 1924. Wrap communication configuration register (OCTOSPI_WPCCR)

Table 1888. OCTOSPI_WPCCR field descriptions

Field	Description
0 SIOO	Send instruction only once mode refer to *Section 58.5.3.5: Sending the instruction only once*. This bit has no effect when IMODE=00 0 Send instruction on every transaction 1 Send instruction only for the first command This field can be written only when BUSY=0
2 DQSE	DQS enable This bit enables the data strobe management 0 DQS disabled 1 DQS enabled
4 DDTR	Data double transfer rate This bit sets the DTR mode for the data phase: 0 DTR mode disabled for data phase 1 DTR mode enabled for data phase This field can be written only when BUSY=0
5:7 DMODE	Data mode This field defines the data phase's mode of operation: 000 No instruction 001 Data on a single line 010 Data on two lines 011 Data on four lines 100 Data on eight lines 101-111 Reserved, must be kept at reset value This field can be written only when BUSY=0

Table 1888. OCTOSPI_WPCCR field descriptions (continued)

Field	Description
10:11 ABSIZE	Alternate bytes size These bits define alternate bytes size: 00 8-bit alternate bytes 01 16-bit alternate bytes 10 24-bit alternate bytes 11 32-bit alternate bytes This field can be written only when BUSY=0
12 ABDTR	Alternate bytes double transfer rate This bit sets the DTR mode for the alternate bytes phase: 0 DTR mode disabled for alternate bytes phase 1 DTR mode enabled for alternate bytes phase This field can be written only when BUSY=0
13:15 ABMODE	Alternate bytes mode This field defines the alternate byte phase's mode of operation: 000 No instruction 001 Alternate bytes on a single line 010 Alternate bytes on two lines 011 Alternate bytes on four lines 100 Alternate bytes on eight lines 101-111 Reserved, must be kept at reset value This field can be written only when BUSY=0
18:19 ADSIZE	Address size These bits define address size: 00 8-bit address 01 16-bit address 10 24-bit address 11 32-bit address This field can be written only when BUSY=0
20 ADDTR	Address double transfer rate This bit sets the DTR mode for the address phase: 0 DTR mode disabled for address phase 1 DTR mode enabled for address phase This field can be written only when BUSY=0
21:23 ADMODE	Address mode This field defines the address phase's mode of operation: 000 No address 001 Address on a single line 010 Address on two lines 011 Address on four lines 100 Address on eight lines 101-111 Reserved, must be kept at reset value This field can be written only when BUSY=0.

Table 1888. OCTOSPI_WPCCR field descriptions (continued)

Field	Description
26:27 ISIZE	Instruction size This field defines instruction size: 00 8-bit instruction 01 16-bit instruction 10 24-bit instruction 11 32-bit instruction This field can be written only when BUSY=0
28 IDTR	Instruction double transfer rate This bit sets the DTR mode for the instruction phase: 0 DTR mode disabled for instruction phase 1 DTR mode enabled for instruction phase This field can be written only when BUSY=0
29:31 IMODE	Instruction mode This field defines the instruction phase's mode of operation: 000 No instruction 001 Instruction on a single line 010 Instruction on two lines 011 Instruction on four lines 100 Instruction on eight lines 101-111 Reserved, must be kept at reset value This field can be written only when BUSY=0

58.7.2.20 Wrap timing configuration register (OCTOSPI_WPTCR)

Offset: 0x0148 Access: Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	SSHIFT	0	DHQC	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	DCYC				
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1925. Wrap timing configuration register (OCTOSPI_WPTCR)

Table 1889. OCTOSPI_WPTCR field descriptions

Field	Description
1 SSHIFT	Sample shift By default, the OCTOSPI samples data 1/2 of a CLK cycle after the data is driven by the external device This bit allows the data to be sampled later in order to consider the external signal delays 0 No shift 1 1/2 cycle shift The firmware must assure that SSHIFT=0 when the data phase is configured in DTR mode (when DDTR=1) This field can be modified only when BUSY=0
3 DHQC	Delay hold quarter cycle
27:31 DCYC[4:0]	Number of dummy cycles This field defines the duration of the dummy phase In both SDR and DTR modes, it specifies a number of CLK cycles (0-31) This field can be written only when BUSY=0

58.7.2.21 Wrap instruction register (OCTOSPI_WPIR)

Offset: 0x0150 Access: Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	INSTRUCTION															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	INSTRUCTION															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1926. Wrap instruction register (OCTOSPI_WPIR)

Table 1890. OCTOSPI_WPIR field descriptions

Field	Description
0:31 INSTRUCTION[31:0]	Instruction Instruction to be sent to the external SPI device This field can be written only when BUSY=0

58.7.2.22 Wrap alternate bytes register (OCTOSPI_WPABR)

Offset: 0x0160 Access: Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R/W	ALTERNATE															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R/W	ALTERNATE															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1927. Wrap alternate bytes register (OCTOSPI_WPABR)

Table 1891. OCTOSPI_WPABR field descriptions

Field	Description
0:31 ALTERNATE[31:0]	Alternate bytes Optional data to be sent to the external SPI device right after the address This field can be written only when BUSY=0

58.7.2.23 Write communication configuration register (OCTOSPI_WCCR)

Offset: 0x0180 Access: Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	SIOO	0	DQSE	0	DDTR	DMODE			0	0	ABSIZE		ABDTR	ABMODE		
W	SIOO		DQSE		DDTR	DMODE					ABSIZE		ABDTR	ABMODE		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	ADSIZE		ADDTR	ADMODE			0	0	ISIZE		IDTR	IMODE		
W			ADSIZE		ADDTR	ADMODE					ISIZE		IDTR	IMODE		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1928. Write communication configuration register (OCTOSPI_WCCR)

Table 1892. OCTOSPI_WCCR field descriptions

Field	Description
0 SIOO	Send instruction only once mode Refer to *Section 58.5.3.5: Sending the instruction only once*. This bit has no effect when IMODE=00 0 Send instruction on every transaction 1 Send instruction only for the first command This field can be written only when BUSY=0
2 DQSE	DQS enable This bit enables the data strobe management 0 DQS disabled 1 DQS enabled
4 DDTR	Data double transfer rate This bit sets the DTR mode for the data phase: 0 DTR mode disabled for data phase 1 DTR mode enabled for data phase This field can be written only when BUSY=0
5:7 DMODE	Data mode This field defines the data phase's mode of operation: 000 No instruction 001 Data on a single line 010 Data on two lines 011 Data on four lines 100 Data on eight lines 101-111 Reserved, must be kept at reset value This field can be written only when BUSY=0
10:11 ABSIZE	Alternate bytes size These bits define alternate bytes size: 00 8-bit alternate bytes 01 16-bit alternate bytes 10 24-bit alternate bytes 11 32-bit alternate bytes This field can be written only when BUSY=0
12 ABDTR	Alternate bytes double transfer rate This bit sets the DTR mode for the alternate bytes phase: 0 DTR mode disabled for alternate bytes phase 1 DTR mode enabled for alternate bytes phase This field can be written only when BUSY=0
13:15 ABMODE	Alternate bytes mode This field defines the alternate byte phase's mode of operation: 000 No instruction 001 Alternate bytes on a single line 010 Alternate bytes on two lines 011 Alternate bytes on four lines 100 Alternate bytes on eight lines 101-111 Reserved, must be kept at reset value This field can be written only when BUSY=0

Table 1892. OCTOSPI_WCCR field descriptions (continued)

Field	Description
18:19 ADSIZE	Address size These bits define address size: 00 8-bit address 01 16-bit address 10 24-bit address 11 32-bit address This field can be written only when BUSY=0
20 ADDTR	Address double transfer rate This bit sets the DTR mode for the address phase: 0 DTR mode disabled for address phase 1 DTR mode enabled for address phase This field can be written only when BUSY=0
21:23 ADMODE	Address mode This field defines the address phase's mode of operation: 000 No address 001 Address on a single line 010 Address on two lines 011 Address on four lines 100 Address on eight lines 101-111 Reserved, must be kept at reset value This field can be written only when BUSY=0.
26:27 ISIZE	Instruction size These bits define instruction size: 00 8-bit instruction 01 16-bit instruction 10 24-bit instruction 11 32-bit instruction This field can be written only when BUSY=0
28 IDTR	Instruction double transfer rate This bit sets the DTR mode for the instruction phase: 0 DTR mode disabled for instruction phase 1 DTR mode enabled for instruction phase This field can be written only when BUSY=0
29:31 IMODE	Instruction mode This field defines the instruction phase's mode of operation: 000 No instruction 001 Instruction on a single line 010 Instruction on two lines 011 Instruction on four lines 100 Instruction on eight lines 101-111 Reserved, must be kept at reset value This field can be written only when BUSY=0

58.7.2.24 Write timing configuration register (OCTOSPI_WTCR)

Offset: 0x0188 Access: Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	DCYC				
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1929. Write timing configuration register (OCTOSPI_WTCR)

Table 1893. OCTOSPI_WTCR field descriptions

Field	Description
27:31 DCYC[4:0]	Number of dummy cycles This field defines the duration of the dummy phase In both SDR and DTR modes, it specifies a number of CLK cycles (0-31) This field can be written only when BUSY=0

58.7.2.25 Write instruction register (OCTOSPI_WIR)

Offset: 0x0190 Access: Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	INSTRUCTION															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	INSTRUCTION															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1930. Write instruction register (OCTOSPI_WIR)

Table 1894. OCTOSPI_WIR field descriptions

Field	Description
0:31 INSTRUCTION[31:0]	Instruction Instruction to be sent to the external SPI device This field can be written only when BUSY=0

58.7.2.26 Write alternate bytes register (OCTOSPI_WABR)

Offset: 0x01A0 Access: Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R/W	ALTERNATE															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R/W	ALTERNATE															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1931. Write alternate bytes register (OCTOSPI_WABR)

Table 1895. OCTOSPI_WABR field descriptions

Field	Description
0:31 ALTERNATE[31:0]	Alternate bytes Optional data to be sent to the external SPI device right after the address This field can be written only when BUSY=0

58.7.2.27 HyperBus latency configuration register (OCTOSPI_HLCR)

Offset: 0x0200 Access: Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	TRWR							
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	TACC								0	0	0	0	0	0	WZL	LM
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1932. HyperBus latency configuration register (OCTOSPI_HLCR)

Table 1896. OCTOSPI_HLCR field descriptions

Field	Description
8:15 TRWR[7:0]	Read write recovery time Device read write recovery time expressed in number of communication clock cycles
16:23 TACC[7:0]	Access time Device access time expressed in number of communication clock cycles

Table 1896. OCTOSPI_HLCR field descriptions (continued)

Field	Description
30 WZL	Write zero latency This bit enables zero latency on write operations 0 Latency on write accesses 1 No latency on write accesses
31 LM	Latency mode This bit selects the latency mode 0 Variable initial latency 1 Fixed latency **Note:** With LM = 0 minimum value of TACC should be programmed as 0x6.

58.7.2.28 HW configuration register (OCTOSPI_HWCFGR)

Offset: 0x03F0 Access: Read

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	MST				MMW				IDL				PRESC			
W																
Reset	0	0	0	1	0	0	0	1	0	0	1	1	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	PRESC				FIFO								AXI			
W																
Reset	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0

Figure 1933. HW configuration register (OCTOSPI_HWCFGR)

Table 1897. OCTOSPI_HWCFGR field descriptions

Field	Description
0:3 MST[3:0]	Master OCTOSPI master mode: 0 Slave mode 1 Master mode
4:7 MMW[3:0]	Memory map write OCTOSPI memory mapped write: 0 No memory mapped write 1 Memory mapped write present
8:11 IDL[3:0]	ID Length AXI ID Length
12:19 PRESC[7:0]	Prescaler Prescaler size

Table 1897. OCTOSPI_HWCFGR field descriptions (continued)

Field	Description
20:27 FIFO[7:0]	FIFO depth FIFO depth in bytes
28:31 AXI[3:0]	AXI interface OCTOSPI interface 0 AHB interface 1 AXI interface

58.7.2.29 Version register (OCTOSPI_VER)

Offset: 0x03F4 Access: Read

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	VER							
W																
Reset	0	0	0	0	0	0	0	0	0	0	1	0	0	0	1	0

Figure 1934. Version register (OCTOSPI_VER)

Table 1898. OCTOSPI_VER field descriptions

Field	Description
24:31 VER[7:0]	Version This field returns the IP version

58.7.2.30 Identification register (OCTOSPI_ID)

Offset: 0x03F8 Access: Read

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	ID															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	1	0	1	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	ID															
W																
Reset	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	1

Figure 1935. Identification register (OCTOSPI_ID)

Table 1899. OCTOSPI_ID field descriptions

Field	Description
0:31 ID[31:0]	Identification This field returns the identification of the OCTOSPI

58.7.2.31 HW magic ID register (OCTOSPI_MID)

Offset: 0x03FC Access: Read

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	MID															
W																
Reset	1	0	1	0	0	0	1	1	1	1	0	0	0	1	0	1

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	MID															
W																
Reset	1	1	0	1	1	1	0	1	0	0	0	0	0	0	0	1

Figure 1936. HW magic ID register (OCTOSPI_MID)

Table 1900. OCTOSPI_MID field descriptions

Field	Description
0:31 MID[31:0]	Magic ID This field returns the magic ID of the OCTOSPI

58.7.2.32 Delay control register (OCTOSPI_DELAY_CTRL)

Offset: 0x0400 Access: Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SE	DE
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1937. Delay control register (OCTOSPI_DELAY_CTRL)

Table 1901. OCTOSPI_DELAY_CTRL field descriptions

Field	Description
30 SE	Sample length enable 0 Sampler length and register access to DELAYUNIT and DELAYSEL disabled, output clock enabled 1 Sampler length and register access to DELAYUNIT and DELAYSEL enabled, output clock disabled
31 DE	Delay block enable 0 Delay block disabled 1 Delay block enabled

58.7.2.33 Delay configuration and status register (OCTOSPI_DELAY_CFG)

Offset: 0x0404 Access: Read/Write




Figure 1938. Delay configuration and status register (OCTOSPI_DELAY_CFG)

Table 1902. OCTOSPI_DELAY_CFG field descriptions

Field	Description
0 DELAYF	Length valid flag. Indicate when the delay line length value in DELAYLENGTH is valid after a change in DELAYUNIT 0 Length value in DELAYLENGTH is not valid 1 Length value in DELAYLENGTH is valid
4:15 DELAYLENGTH	Delay line length value Reflect the 12 unit delay values sampled at the rising edge of the input clock The value is only valid when DELAYF = 1
17:23 DELAYUNIT	Delay defines the delay of a unit delay cell Can only be written when SE = 1 The unit delay = initial delay + DELAYUNIT x delay step
28:31 DELAYSEL	Select the phase for the output clock Can only be written when SE = 1 Output clock phase = input clock + DELAYSEL x unit delay

59 Reset Generation Module (MC_RGM)

59.1 Introduction


This chapter describes the MC_RGM module.

59.1.1 Overview

The reset generation module (MC_RGM) centralizes the different reset sources and manages the reset sequence of the chip. It provides a register interface and the reset sequencer. Various registers are available to monitor and control the chip reset sequence. The reset sequencer is a state machine which controls the different phases (PHASE0, PHASE1, PHASE2, PHASE3, and IDLE) of the reset sequence and controls the reset signals generated in the system.

Figure 1939 shows the MC_RGM block diagram.

Figure 1939. MC_RGM block diagram



59.1.2 Features

The MC_RGM contains the functionality for the following features:

- 'destructive' resets management
- 'functional' resets management
- signalling of reset events after each reset sequence (reset status flags)
- conversion of reset events to SAFE mode or interrupt request events
- short reset sequence configuration
- bidirectional reset behavior configuration

59.1.3 Reset sources

The different reset sources are organized into two families: ‘destructive’ and ‘functional’.

- A ‘destructive’ reset source is associated with an event related to a critical (usually hardware) error or dysfunction. When a ‘destructive’ reset event occurs, the full reset sequence is applied to the chip starting from PHASE0. This resets the full chip ensuring a safe start-up state for both digital and analog modules, and the memory content must be considered to be unknown except in the software ‘destructive’ reset and external power-on reset cases, which do preserve the system memory content if the chip is not configured to execute a self-test on power-on, ‘destructive’, and external resets. ‘Destructive’ resets are:
  - Power On Reset
  - External Power On Reset
  - Software destructive reset
  - FCCU failure to react reset
  - STCU unrecoverable fault
  - Functional reset escalation
  - Flash memory initialization failure
  - JTAG destructive reset
  - SSCM destructive reset
  - HSM destructive reset
  - Temperature sensor destructive reset
  - Voltage out of range destructive reset
  - STDBY voltage out of range destructive reset
- A ‘functional’ reset source is associated with an event related to a less-critical (usually non-hardware) error or dysfunction. When a ‘functional’ reset event occurs, a partial reset sequence is applied to the chip starting from PHASE1. In this case, most digital modules are reset normally, while the state of analog modules or specific digital modules (for example, debug modules, flash modules) as well as the system memory content is preserved, except on an external reset in the case where the chip is configured to execute a self-test on power-on, ‘destructive’, and external resets. ‘Functional’ resets are:
  - ESR1 External reset
  - Self Test completed
  - Software functional reset
  - FCCU hard reaction reset
  - FCCU soft reaction reset
  - JTAG functional reset
  - HSM functional reset
  - Temperature sensor functional reset
  - Voltage out of range functional reset
  - STDBY voltage out of range functional reset

When a reset is triggered, the MC_RGM state machine is activated and proceeds through the different phases (that is PHASE*n* states). Each phase is associated with a particular chip reset being provided to the system. A phase is completed when all corresponding phase completion gates from either the system or internal to the MC_RGM are

acknowledged. The chip reset associated with the phase is then released, and the state machine proceeds to the next phase up to entering the IDLE phase. During this entire process, the MC_ME state machine is held in RESET mode. Only at the end of the reset sequence, when the IDLE phase is reached, does the MC_ME enter the DRUN mode.

Alternatively, it is possible for software to configure some reset source events to be converted from a reset to either a SAFE mode request issued to the MC_ME or to an interrupt issued to the core (refer to *Section 59.3.1.2: 'Destructive' Event Reset Disable Register (RGM_DERD)* and *Section 59.3.1.3: 'Destructive' Event Alternate Request Register (RGM_DEAR)* for 'destructive' resets and *Section 59.3.1.6: 'Functional' Event Reset Disable Register (RGM_FERD)* and *Section 59.3.1.7: 'Functional' Event Alternate Request Register (RGM_FEAR)* for 'functional' resets).

59.2 External signal description

The MC_RGM interfaces to the output reset pin ESR0.

59.3 Memory map and register definition

Table 1903. MC_RGM memory map

Address offset	Name	Description	Location
0x000	RGM_DES	'Destructive' Event Status	*Section 59.3.1.1*
0x004–0x00F	Reserved		
0x010	RGM_DERD	'Destructive' Event Reset Disable	*Section 59.3.1.2*
0x014–0x01F	Reserved		
0x020	RGM_DEAR	'Destructive' Event Alternate Request	*Section 59.3.1.3*
0x024–0x02F	Reserved		
0x030	RGM_DBRE	'Destructive' Reset Enable	*Section 59.3.1.4*
0x034–0x2FF	Reserved		
0x300	RGM_FES	'Functional' Event Status	*Section 59.3.1.5*
0x304–0x30F	Reserved		
0x310	RGM_FERD	'Functional' Event Reset Disable	*Section 59.3.1.6*
0x314–0x31F	Reserved		
0x320	RGM_FEAR	'Functional' Event Alternate Request	*Section 59.3.1.7*
0x324–0x32F	Reserved		
0x330	RGM_FBRE	'Functional' Reset Enable	*Section 59.3.1.8*
0x334–0x33F	Reserved		
0x340	RGM_FESS	'Functional' Event Short Sequence	*Section 59.3.1.9*
0x344–0x603	Reserved		
0x604	RGM_FRET	'Functional' Reset Threshold	*Section 59.3.1.10*

Table 1903. MC_RGM memory map (continued)

Address offset	Name	Description	Location
0x605–0x607	Reserved		
0x608	RGM_DRET	'Destructive' Reset Escalation Threshold Register	*Section 59.3.1.11*
0x609–0x60F	Reserved		
0x610	RGM_PRST0	Peripheral Reset 0	*Section 59.3.1.12*
0x614	RGM_PRST1	Peripheral Reset 1	*Section 59.3.1.13*
0x618	RGM_PRST2	Peripheral Reset 2	*Section 59.3.1.14*
0x61C	RGM_PRST3	Peripheral Reset 3	*Section 59.3.1.15*
0x620	RGM_PRST4	Peripheral Reset 4	*Section 59.3.1.16*
0x624	RGM_PRST5	Peripheral Reset 5	*Section 59.3.1.17*
0x628	RGM_PRST6	Peripheral Reset 6	*Section 59.3.1.18*
0x62C	RGM_PRST7	Peripheral Reset 7	*Section 59.3.1.19*
0x630	RGM_PSTAT0	Peripheral Reset Status 0	*Section 59.3.1.20*
0x634	RGM_PSTAT1	Peripheral Reset Status 1	*Section 59.3.1.21*
0x638	RGM_PSTAT2	Peripheral Reset Status 2	*Section 59.3.1.22*
0x63C	RGM_PSTAT3	Peripheral Reset Status 3	*Section 59.3.1.23*
0x640	RGM_PSTAT4	Peripheral Reset Status 4	*Section 59.3.1.24*
0x644	RGM_PSTAT5	Peripheral Reset Status 5	*Section 59.3.1.25*
0x648	RGM_PSTAT6	Peripheral Reset Status 6	*Section 59.3.1.26*
0x64C	RGM_PSTAT7	Peripheral Reset Status 7	*Section 59.3.1.27*

Note: Any access to unused registers as well as write accesses to read-only registers will:

- *not change register content*
- *cause a transfer error.*

59.3.1 Register descriptions

Unless otherwise noted, all registers may be accessed as 32-bit words, 16-bit half-words, or 8-bit bytes. The bytes are ordered according to big endian. For example, the RGM_DES[8:15] register bits may be accessed as a word at address offset 0x000, as a half-word at address offset 0x002, or as a byte at address offset 0x003.

Some fields may be read-only, and their reset value of '1' or '0' and the corresponding behavior cannot be changed.

59.3.1.1 'Destructive' Event Status Register (RGM_DES)

This register contains the status of the 'destructive' reset sources, including those configured not to generate a reset sequence. It can be accessed in read/write on either

supervisor mode or test mode. It can be accessed in read only in user mode. Register bits are cleared on writing ‘1’.

This register is reset only on power-on.

Address: 0x000 Access: User read, Supervisor read/write, Test read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	F_VOR_STDBY	F_VOR_DEST	F_TSR_DEST	0	0	0	0	0	0	0
W							w1c	w1c	w1c							
POR	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	F_HSM_DEST	F_SSCM_DEST	0	0	0	F_JTAG_DEST	F_FIF	F_EDR	0	0	F_SUF	F_FFRR	F_SOFT_DEST	0	F_PORST	F_POR
W	w1c	w1c				w1c	w1c	w1c			w1c	w1c	w1c		w1c	w1c
POR	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1

Figure 1940. ‘Destructive’ Event Status Register (RGM_DES)

Table 1904. RGM_DES field descriptions

Field	Description
6 F_VOR_STDBY	Flag for voltage out of range from LVDs or HVDs, or both, during standby mode ‘destructive’ reset 0 No voltage out of range ‘destructive’ reset event has occurred since the last clear 1 A voltage out of range ‘destructive’ reset event has occurred **Note:** for LVD100_SB it is not allowed to enable destructive reset, only functional reset is supported.
7 F_VOR_DEST	Flag for voltage out of range ‘destructive’ reset 0 No voltage out of range ‘destructive’ reset event has occurred since the last clear 1 A voltage out of range ‘destructive’ reset event has occurred
8 F_TSR_DEST	Flag for temperature sensor 'destructive' reset 0 No temperature sensor 'destructive' reset event has occurred since the last clear 1 A temperature sensor 'destructive' reset event has occurred
16 F_HSM_DEST	Flag for HSM 'destructive' reset request 0 No HSM 'destructive' reset request event has occurred since the last clear 1 A HSM 'destructive' reset request event has occurred

Table 1904. RGM_DES field descriptions (continued)

Field	Description
17 F_SSCM_DEST	Flag for SSCM 'destructive' reset request 0 No SSCM 'destructive' reset request event has occurred since the last clear 1 A SSCM 'destructive' reset request event has occurred
21 F_JTAG_DEST	Flag for JTAG 'destructive' reset request 0 No JTAG 'destructive' reset request event has occurred since the last clear 1 A JTAG 'destructive' reset request event has occurred
22 F_FIF	Flag for flash memory initialization failure 0 No flash memory initialization failure event has occurred since the last clear 1 A flash memory initialization failure event has occurred
23 F_EDR	Flag for ‘functional’ reset escalation 0 No ‘functional’ reset escalation event has occurred since the last clear 1 A ‘functional’ reset escalation event has occurred
26 F_SUF	Flag for STCU2 unrecoverable fault 0 No STCU2 unrecoverable fault event has occurred since the last clear 1 A STCU2 unrecoverable fault event has occurred
27 F_FFRR	Flag for FCCU failure to react reset 0 No FCCU failure to react reset event has occurred since the last clear 1 A FCCU failure to react reset event has occurred
28 F_SOFT_DEST	Flag for software ‘destructive’ reset 0 No software ‘destructive’ reset event has occurred since the last clear 1 A software ‘destructive’ reset event has occurred
30 F_PORST	Flag for external power-on reset 0 No external power-on reset has occurred since the last clear 1 A external power-on reset event has occurred **Note:** F_PORST will not be set if an external PORST is asserted during standby mode. Rather MC_RGM.FES.F_JTAG_FUNC will be set.
31 F_POR	Flag for Power-On reset 0 No power-on event has occurred since the last clear 1 A power-on event has occurred

59.3.1.2 ‘Destructive’ Event Reset Disable Register (RGM_DERD)

This register provides dedicated bits to disable particular ‘destructive’ reset sources. When a ‘destructive’ reset source is disabled, the associated ‘destructive’ event will trigger either a SAFE mode request or an interrupt request (refer to *Section 59.3.1.3: ‘Destructive’ Event Alternate Request Register (RGM_DEAR)*). It can be accessed in read/write in either supervisor mode or test mode. It can be accessed in read only in user mode. Each byte can be written only once after a ‘destructive’ or power-on reset.

This register is reset only on power-on.

Caution: It is important to clear the RGM_DES register before setting any of the bits in the RGM_DERD register to ‘1’. Otherwise a redundant SAFE mode request or interrupt request may occur.

Address: 0x010 Access: User read, Supervisor read/write, Test read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	D_VOR_STDBY	D_VOR_DEST	D_TSR_DEST	0	0	0	0	0	0	0
W																
POR	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	D_HSM_DEST	D_SSCM_DEST	0	0	0	D_JTAG_DEST	D_FIF	D_EDR	0	0	D_SUF	D_FFRR	D_SOFT_DEST	0	D_PORST	D_POR
W																
POR	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1941. 'Destructive' Event Reset Disable Register (RGM_DERD)

Table 1905. RGM_DERD field descriptions

Field	Description
6 D_VOR_STDBY	Disable voltage out of range from LVDs or HVDs, or both, during standby mode 'destructive' reset 0 A voltage out of range 'destructive' reset event triggers a reset sequence
7 D_VOR_DEST	Disable voltage out of range 'destructive' reset 0 A voltage out of range 'destructive' reset event triggers a reset sequence
8 D_TSR_DEST	Disable temperature sensor 'destructive' reset 0 A temperature sensor 'destructive' reset event triggers a reset sequence
16 D_HSM_DEST	Disable HSM 'destructive' reset request 0 A HSM 'destructive' reset request event triggers a reset sequence
17 D_SSCM_DEST	Disable SSCM 'destructive' reset request 0 A SSCM 'destructive' reset request event triggers a reset sequence
21 D_JTAG_DEST	Disable JTAG 'destructive' reset request 0 A JTAG 'destructive' reset request event triggers a reset sequence
22 D_FIF	Disable flash memory initialization failure 0 A flash memory initialization failure event triggers a reset sequence
23 D_EDR	Disable 'functional' reset escalation 0 A 'functional' reset escalation event triggers a reset sequence
26 D_SUF	Disable STCU2 unrecoverable fault 0 A STCU2 unrecoverable fault event triggers a reset sequence
27 D_FFRR	Disable FCCU failure to react reset 0 A FCCU failure to react reset event triggers a reset sequence

Table 1905. RGM_DERD field descriptions (continued)

Field	Description
28 D_SOFT_DEST	Disable software ‘destructive’ reset 0 A software ‘destructive’ reset triggers a reset sequence
30 D_PORST	Disable external power-on reset 0 An external power-on reset event triggers a reset sequence 1 An external power-on reset event generates either a SAFE mode or an interrupt request depending on the values in RGM_DEAR.AR_PORST
31 D_POR	Disable Power-On reset 0 A power-on event triggers a reset sequence

59.3.1.3 ‘Destructive’ Event Alternate Request Register (RGM_DEAR)

This register defines an alternate request to be generated when a reset on a ‘destructive’ event has been disabled. The alternate request can be either a SAFE mode request to MC_ME or an interrupt request to the system. It can be accessed in read/write in either supervisor mode or test mode. It can be accessed in read only in user mode.

This register is reset only on power-on.

Address: 0x020 Access: User read, Supervisor read/write, Test read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
POR	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	AR_PORST	0
W																
POR	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1942. ‘Destructive’ Event Alternate Request Register (RGM_DEAR)

Table 1906. RGM_DEAR field descriptions

Field	Description
30 AR_PORST	Alternate Request for external power-on reset 0 Generate a SAFE mode request on an external power-on reset event if the reset is disabled 1 Generate an interrupt request on an external power-on reset event if the reset is disabled

59.3.1.4 ‘Destructive’ Reset Enable Register (RGM_DBRE)

This register enables the generation of an external reset on ‘destructive’ reset. It can be accessed in read only in either supervisor mode or test mode. It can be accessed in read only in user mode.

This register is reset only on power-on.

Address: 0x030 Access: User read, Supervisor read, Test read

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	BE_VOR_STDBY	BE_VOR_DEST	BE_TSR_DEST	0	0	0	0	0	0	0
W																
POR	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	BE_HSM_DEST	BE_SSCM_DEST	0	0	0	BE_JTAG_DEST	BE_FIF	BE_EDR	0	0	BE_SUF	BE_FFRR	BE_SOFT_DEST	0	BE_PORST	BE_POR
W																
POR	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1943. 'Destructive' Reset Enable Register (RGM_DBRE)

Table 1907. RGM_DBRE field descriptions

Field	Description
6 BE_VOR_STDBY	Reset Enable for voltage out of range from LVDs or HVDs, or both, during standby mode 'destructive' reset 0 ESR0 is asserted on a voltage out of range 'destructive' reset event
7 BE_VOR_DEST	Reset Enable for voltage out of range 'destructive' reset 0 ESR0 is asserted on a voltage out of range 'destructive' reset event
8 BE_TSR_DEST	Reset Enable for temperature sensor 'destructive' reset 0 ESR0 is asserted on a temperature sensor 'destructive' reset event if the reset is enabled
16 BE_HSM_DEST	Reset Enable for HSM 'destructive' reset request 0 ESR0 is asserted on a HSM 'destructive' reset request event
17 BE_SSCM_DEST	Reset Enable for SSCM 'destructive' reset request 0 ESR0 is asserted on a SSCM 'destructive' reset request event
21 BE_JTAG_DEST	Reset Enable for JTAG 'destructive' reset request 0 ESR0 is asserted on a JTAG 'destructive' reset request event 1 ESR0 is not asserted on a JTAG 'destructive' reset request event
22 BE_FIF	Reset Enable for flash memory initialization failure 0 ESR0 is asserted on a flash memory initialization failure event
23 BE_EDR	Reset Enable for 'functional' reset escalation 0 ESR0 is asserted on a 'functional' reset escalation event

Table 1907. RGM_DBRE field descriptions (continued)

Field	Description
26 BE_SUF	Reset Enable for STCU2 unrecoverable fault 0 ESR0 is asserted on a STCU2 unrecoverable fault event
27 BE_FFRR	Reset Enable for FCCU failure to react reset 0 ESR0 is asserted on a FCCU failure to react reset event
28 BE_SOFT_DEST	Reset Enable for software ‘destructive’ reset 0 ESR0 is asserted on a software ‘destructive’ reset event
30 BE_PORST	Reset Enable for external power-on reset 0 ESR0 is asserted on an external power-on reset event if the reset is enabled
31 BE_POR	Reset Enable for power-on reset 0 ESR0 is asserted on a power-on reset event

Note: For more details about ESR0, refer to Section 59.4.3.2: ESR0 Output External reset.

59.3.1.5 ‘Functional’ Event Status Register (RGM_FES)

This register contains the status of the ‘functional’ reset sources, including those configured not to generate a reset sequence. It can be accessed in read/write on either supervisor mode or test mode. It can be accessed in read only in user mode. Register bits are cleared on writing ‘1’ if the triggering event has already been cleared at the source.

This register is reset only on power-on.

Note: If a ‘functional’ reset source is configured to generate a SAFE mode request or an interrupt request, software needs to clear the event in the source module at least three system clock cycles before it clears the associated RGM_FES status bit in order to avoid multiple SAFE mode requests or interrupts for the same event. In order to avoid having to count cycles, it is good practice for software to check whether the RGM_FES has been properly cleared, and if not, clear it again.

Address: 0x300 Access: User read, Supervisor read/write, Test read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	F_VOR_FUNC_STDBY	F_VOR_FUNC	F_TSR_FUNC	0	0	0	0	0	0	0
W							w1c	w1c	w1c							
POR	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	F_HSM_FUNC	0	0	0	0	F_JTAG_FUNC	0	0	0	F_FCCU_SOFT	F_FCCU_HARD	0	F_SOFT_FUNC	F_ST_DONE	F_ESR1	0
W	w1c					w1c				w1c	w1c		w1c	w1c	w1c	
POR	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1944. 'Functional' Event Status Register (RGM_FES)

Table 1908. RGM_FES field descriptions

Field	Description
6 F_VOR_FUNC_STDBY	Flag for voltage out of range from LVDs or HVDs, or both, during standby 'functional' reset 0 No voltage out of range 'functional' reset event has occurred since either the last clear or the last power-on reset assertion 1 A voltage out of range 'functional' reset event has occurred
7 F_VOR_FUNC	Flag for voltage out of range 'functional' reset 0 No voltage out of range 'functional' reset event has occurred since either the last clear or the last power-on reset assertion 1 A voltage out of range 'functional' reset event has occurred
8 F_TSR_FUNC	Flag for temperature sensor 'functional' reset 0 No temperature sensor 'functional' reset event has occurred since either the last clear or the last power-on reset assertion 1 A temperature sensor 'functional' reset event has occurred
16 F_HSM_FUNC	Flag for HSM 'functional' reset request 0 No HSM 'functional' reset request event has occurred since either the last clear or the last power-on reset assertion 1 A HSM 'functional' reset request event has occurred

Table 1908. RGM_FES field descriptions (continued)

Field	Description
21 F_JTAG_FUNC	Flag for JTAG 'functional' reset or stand-by exit 0 No JTAG 'functional' reset event has occurred since either the last clear or the last power-on reset assertion, or no exit from stand-by 1 A JTAG 'functional' reset event has occurred, or a PORST functional reset during the stand-by mode occurred
25 F_FCCU_SOFT	Flag for FCCU soft reaction 0 No FCCU soft reaction event has occurred since either the last clear or the last power-on reset assertion 1 A FCCU soft reaction event has occurred
26 F_FCCU_HARD	Flag for FCCU hard reaction reset 0 No FCCU hard reaction reset event has occurred since either the last clear or the last power-on reset assertion 1 A FCCU hard reaction reset event has occurred
28 F_SOFT_FUNC	Flag for software 'functional' reset 0 No software 'functional' reset event has occurred since either the last clear or the last power-on reset assertion 1 A software 'functional' reset event has occurred
29 F_ST_DONE	Flag for self test completed 0 No self test completed event has occurred since either the last clear or the last power-on reset assertion 1 A self test completed event has occurred
30 F_ESR1	Flag for ESR1 External Reset 0 No ESR1 external reset event has occurred since either the last clear or the last power-on reset assertion 1 An ESR1 external reset event has occurred

59.3.1.6 'Functional' Event Reset Disable Register (RGM_FERD)

This register provides dedicated bits to disable 'functional' reset sources. When a 'functional' reset source is disabled, the associated 'functional' event will trigger either a SAFE mode request or an interrupt request (refer to *Section 59.3.1.7: 'Functional' Event Alternate Request Register (RGM_FEAR)*). It can be accessed in read/write in either supervisor mode or test mode. It can be accessed in read only in user mode. Each byte can be written only once after power-on reset.

This register is reset only on power-on and any 'destructive' reset.

Caution: It is important to clear the RGM_FES register before setting any of the bits in the RGM_FERD register to '1'. Otherwise a redundant SAFE mode request or interrupt request may occur.

Address: 0x310 Access: User read, Supervisor read/write, Test read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	D_VOR_FUNC_STDBY	D_VOR_FUNC	D_TSR_FUNC	0	0	0	0	0	0	0
W																
'Dest' Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	D_HSM_FUNC	0	0	0	0	D_JTAG_FUNC	0	0	0	D_FCCU_SOFT	D_FCCU_HARD	0	D_SOFT_FUNC	D_ST_DONE	D_ESR1	0
W																
'Dest' Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1945. 'Functional' Event Reset Disable Register (RGM_FERD)

Table 1909. RGM_FERD field descriptions

Field	Description
6 D_VOR_FUNC_STDBY	Disable voltage out of range from LVDs or HVDs, or both, during standby 'functional' reset 0 A voltage out of range 'functional' reset event triggers a reset sequence 1 A voltage out of range 'functional' reset event generates either a SAFE mode or an interrupt request depending on the value of RGM_FEAR.AR_VOR_FUNC_STDBY
7 D_VOR_FUNC	Disable voltage out of range 'functional' reset 0 A voltage out of range 'functional' reset event triggers a reset sequence 1 A voltage out of range 'functional' reset event generates either a SAFE mode or an interrupt request depending on the value of RGM_FEAR.AR_VOR_FUNC
8 D_TSR_FUNC	Disable temperature sensor 'functional' reset 0 A temperature sensor 'functional' reset event triggers a reset sequence 1 A temperature sensor 'functional' reset event generates either a SAFE mode or an interrupt request depending on the value of RGM_FEAR.AR_TSR_FUNC
16 D_HSM_FUNC	Disable HSM 'functional' reset request 0 A HSM 'functional' reset request event triggers a reset sequence
21 D_JTAG_FUNC	Disable JTAG 'functional' reset 0 A JTAG 'functional' reset event triggers a reset sequence

Table 1909. RGM_FERD field descriptions (continued)

Field	Description
25 D_FCCU_SOFT	Disable FCCU soft reaction 0 A FCCU soft reaction event triggers a reset sequence
26 D_FCCU_HARD	Disable FCCU hard reaction reset 0 A FCCU hard reaction reset event triggers a reset sequence
28 D_SOFT_FUNC	Disable software ‘functional’ reset 0 A software ‘functional’ reset event triggers a reset sequence
29 D_ST_DONE	Disable self test completed 0 A self test completed event triggers a reset sequence
30 D_ESR1	Disable ESR1 External Reset 0 An ESR1 external reset event triggers a reset sequence 1 An ESR1 external reset event generates either a SAFE mode or an interrupt request depending on the values in RGM_FEAR.AR_ESR1

59.3.1.7 ‘Functional’ Event Alternate Request Register (RGM_FEAR)

This register defines an alternate request to be generated when a reset on a ‘functional’ event has been disabled. The alternate request can be either a SAFE mode request to MC_ME or an interrupt request to the system. It can be accessed in read/write in either supervisor mode or test mode. It can be accessed in read only in user mode.

This register is reset only on power-on and any ‘destructive’ reset.

Address: 0x320 Access: User read, Supervisor read/write, Test read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	AR_VOR_FUNC_STDBY	AR_VOR_FUNC	AR_TSR_FUNC	0	0	0	0	0	0	0
W																
‘Dest’ Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	AR_ESR1	0
W																
‘Dest’ Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1946. ‘Functional’ Event Alternate Request Register (RGM_FEAR)

Table 1910. RGM_FEAR field descriptions

Field	Description
6 AR_VOR_FUNC_STDBY	Alternate Request for LVDs or HVDs, or both, during standby voltage out of range ‘functional’ reset 0 Generate a SAFE mode request on a voltage out of range ‘functional’ reset event if the reset is disabled 1 Generate an interrupt request on a voltage out of range ‘functional’ reset event if the reset is disabled
7 AR_VOR_FUNC	Alternate Request for voltage out of range ‘functional’ reset 0 Generate a SAFE mode request on a voltage out of range ‘functional’ reset event if the reset is disabled 1 Generate an interrupt request on a voltage out of range ‘functional’ reset event if the reset is disabled
8 AR_TSR_FUNC	Alternate Request for temperature sensor 'functional' reset 0 Generate a SAFE mode request on a temperature sensor 'functional' reset event if the reset is disabled 1 Generate an interrupt request on a temperature sensor 'functional' reset event if the reset is disabled
30 AR_ESR1	Alternate Request for ESR1 External Reset 0 Generate a SAFE mode request on a ESR1 external reset event if the reset is disabled 1 Generate an interrupt request on a ESR1 external reset event if the reset is disabled

59.3.1.8 ‘Functional’ Reset Enable Register (RGM_FBRE)

This register enables the generation of an external reset on ‘functional’ reset. It can be accessed in read/write in either supervisor mode or test mode. It can be accessed in read in user mode.

This register is reset only on power-on and any ‘destructive’ reset.

Address: 0x330 Access: User read, Supervisor read/write, Test read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	BE_VOR_FUNC_STDBY	BE_VOR_FUNC	BE_TSR_FUNC	0	0	0	0	0	0	0
W																
'Dest' Reset	0	0	0	0	0	0	0	1	1	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	BE_HSM_FUNC	0	0	0	0	BE_JTAG_FUNC	0	0	0	BE_FCCU_SOFT	BE_FCCU_HARD	0	BE_SOFT_FUNC	BE_ST_DONE	BE_ESR1	0
W																
'Dest' Reset	1	0	0	0	0	1	0	0	0	1	1	0	1	0	1	0

Figure 1947. 'Functional' Reset Enable Register (RGM_FBRE)

Table 1911. RGM_FBRE field descriptions

Field	Description
6 BE_VOR_FUNC_STDBY	Reset Enable for LVDs or HVDs, or both, voltage out of range during standby 'functional' reset 0 ESR0 is asserted on a voltage out of range 'functional' reset event if the reset is enabled 1 ESR0 is not asserted on a voltage out of range 'functional' reset event
7 BE_VOR_FUNC	Reset Enable for voltage out of range 'functional' reset 0 ESR0 is asserted on a voltage out of range 'functional' reset event if the reset is enabled 1 ESR0 is not asserted on a voltage out of range 'functional' reset event
8 BE_TSR_FUNC	Reset Enable for temperature sensor 'functional' reset 0 ESR0 is asserted on a temperature sensor 'functional' reset event if the reset is enabled 1 ESR0 is not asserted on a temperature sensor 'functional' reset event
16 BE_HSM_FUNC	Reset Enable for HSM 'functional' reset request 0 ESR0 is asserted on a HSM 'functional' reset request event 1 ESR0 is not asserted on a HSM 'functional' reset request event
21 BE_JTAG_FUNC	Reset Enable for JTAG 'functional' reset 0 ESR0 is asserted on a JTAG 'functional' reset event if the reset is enabled 1 ESR0 is not asserted on a JTAG 'functional' reset event

Table 1911. RGM_FBRE field descriptions (continued)

Field	Description
25 BE_FCCU_SOFT	Reset Enable for FCCU soft reaction 0 ESR0 is asserted on a FCCU soft reaction event 1 ESR0 is not asserted on a FCCU soft reaction event
26 BE_FCCU_HARD	Reset Enable for a FCCU hard reaction 0 ESR0 is asserted on a FCCU hard reaction reset event 1 ESR0 is not asserted on a FCCU hard reaction reset event
28 BE_SOFT_FUNC	Reset Enable for software 'functional' reset 0 ESR0 is asserted on a software 'functional' reset event if the reset is enabled 1 ESR0 is not asserted on a software 'functional' reset event
29 BE_ST_DONE	Reset Enable for self test completed 0 ESR0 is asserted on a self test completed event
30 BE_ESR1	Reset Enable for ESR1 External Reset 0 ESR0 is asserted on an ESR1 external reset event if the reset is enabled 1 ESR0 is not asserted on an ESR1 external reset event

Note: For more details about ESR0, refer to Section 59.4.3.2: ESR0 Output External reset.

59.3.1.9 'Functional' Event Short Sequence Register (RGM_FESS)

This register defines which reset sequence will be done when a 'functional' reset sequence is triggered. The 'functional' reset sequence can either start from PHASE1 or from PHASE3, skipping PHASE1 and PHASE2.

Note: This could be useful for fast reset sequence, for example to skip flash memory reset.

It can be accessed in read/write in either supervisor mode or test mode. It can be accessed in read in user mode.

This register is reset only on power-on and any 'destructive' reset.

Address: 0x340 Access: User read, Supervisor read/write, Test read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	SS_VOR_FUNC_STDBY	SS_VOR_FUNC	SS_TSR_FUNC	0	0	0	0	0	0	0
W																
'Dest' Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	SS_HSM_FUNC	0	0	0	0	SS_JTAG_FUNC	0	0	0	SS_FCCU_SOFT	SS_FCCU_HARD	0	SS_SOFT_FUNC	SS_ST_DONE	SS_ESR1	0
W																
'Dest' Reset	1	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0

Figure 1948. 'Functional' Event Short Sequence Register (RGM_FESS)

Table 1912. RGM_FESS field descriptions

Field	Description
6 SS_VOR_FUNC_STDBY	Short Sequence for LVDs or HVDs, or both, voltage out of range during standby 'functional' reset 0 The reset sequence triggered by a voltage out of range 'functional' reset event will start from PHASE1 1 The reset sequence triggered by a voltage out of range 'functional' reset event will start from PHASE3
7 SS_VOR_FUNC	Short Sequence for voltage out of range 'functional' reset 0 The reset sequence triggered by a voltage out of range 'functional' reset event will start from PHASE1 1 The reset sequence triggered by a voltage out of range 'functional' reset event will start from PHASE3
8 SS_TSR_FUNC	Short Sequence for temperature sensor 'functional' reset 0 The reset sequence triggered by a temperature sensor 'functional' reset event will start from PHASE1 1 The reset sequence triggered by a temperature sensor 'functional' reset event will start from PHASE3
16 SS_HSM_FUNC	Short Sequence for HSM 'functional' reset request 1 The reset sequence triggered by a HSM 'functional' reset request event will start from PHASE3

Table 1912. RGM_FESS field descriptions (continued)

Field	Description
21 SS_JTAG_FUNC	Short Sequence for JTAG 'functional' reset 0 The reset sequence triggered by a JTAG 'functional' reset event will start from PHASE1 1 The reset sequence triggered by a JTAG 'functional' reset event will start from PHASE3
25 SS_FCCU_SOFT	Short Sequence for FCCU soft reaction 1 The reset sequence triggered by a FCCU soft reaction event will start from PHASE3
26 SS_FCCU_HARD	Short Sequence for a FCCU hard reaction 0 The reset sequence triggered by a FCCU hard reaction reset event will start from PHASE1
28 SS_SOFT_FUNC	Short Sequence for software 'functional' reset 0 The reset sequence triggered by a software 'functional' reset event will start from PHASE1 1 The reset sequence triggered by a software 'functional' reset event will start from PHASE3
29 SS_ST_DONE	Short Sequence for self test completed 0 The reset sequence triggered by a self test completed event will start from PHASE1
30 SS_ESR1	Short Sequence for ESR1 External Reset 0 The reset sequence triggered by an ESR1 external reset event will start from PHASE1 1 The reset sequence triggered by an ESR1 external reset event if the reset is enabled will start from PHASE3

59.3.1.10 'Functional' Reset Escalation Threshold Register (RGM_FRET)

This register sets the threshold for 'functional' reset escalation to a 'destructive' reset. It can be accessed in read/write in either supervisor mode or test mode. It can be accessed in read only in user mode.

Writing a non-zero value to the FRET field will enable the 'functional' reset escalation function. Writing any value to this register will reset the 'functional' reset counter. Refer to *Section 59.4.6: 'Functional' reset escalation* for details on the 'functional' reset escalation function.

This register is reset only on power-on and any 'destructive' reset.

Address: 0x604 Access: User read, Supervisor read/write, Test read/write

	0	1	2	3	4	5	6	7
R	0	0	0	0	FRET			
W								
'Dest' Reset	0	0	0	0	0	1	0	0

Figure 1949. 'Functional' Reset Escalation Threshold Register (RGM_FRET)

Table 1913. RGM_FRET field descriptions

Field	Description
4:7 FRET	‘Functional’ Reset Escalation Threshold 0000 ‘Functional’ reset escalation function disabled 0001 Number of ‘functional’ reset events before escalation to destructive reset … 1111 Number of ‘functional’ reset events before escalation to destructive reset

59.3.1.11 ‘Destructive’ Reset Escalation Threshold Register (RGM_DRET)

This register sets the threshold for ‘destructive’ reset escalation keeping the chip in the reset state until the next power-on reset triggers a new reset sequence. It can be accessed in read/write in either supervisor mode or test mode. It can be accessed in read only in user mode.

Writing a non-zero value to the DRET field will enable the ‘destructive’ reset software escalation function. Writing any value to this register will reset the ‘destructive’ reset counter. Refer to *Section 59.4.7: ‘Destructive’ reset escalation*, for details on the ‘destructive’ reset escalation function.

This register is reset only on power-on.

Address: 0x608 Access: User read, Supervisor read/write, Test read/write

	0	1	2	3	4	5	6	7
R	0	0	0	0	DRET			
W								
POR	0	0	0	0	1	0	0	0

Figure 1950. ‘Destructive’ Reset Escalation Threshold Register (RGM_DRET)

Table 1914. RGM_DRET field descriptions

Field	Description
4:7 DRET	‘Destructive’ Reset Escalation Threshold 0000 ‘Destructive’ reset escalation function disabled 0001 Number of ‘destructive’ reset events before chip enters permanent reset state … 1111 Number of ‘destructive’ reset events before chip enters permanent reset state

59.3.1.12 Peripheral Reset Register 0 (RGM_PRST0)

This register provides individual resets for various peripherals. It can be accessed in read/write in either supervisor mode or test mode. It can be accessed in read only in user mode. Refer to *Table 1915* for details.

Address: 0x610 Access: User read, Supervisor read/write, Test read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	PIT_0_RST	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	SIUL_RST	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1951. Peripheral Reset Register 0 (RGM_PRST0)

Table 1915. RGM_PRST0 register field descriptions

Field	Description
1 PIT_0_RST	PIT_0 reset Writing a ‘1’ to this bit resets the PIT_0 peripheral. Writing a ‘0’ to this bit releases the reset to the PIT_0 peripheral if the bit’s current value is ‘1’, otherwise it has no effect. 0 No forced reset of peripheral 1 Forced reset of peripheral
16 SIUL_RST	SIUL reset Writing a ‘1’ to this bit resets the SIUL peripheral. Writing a ‘0’ to this bit releases the reset to the SIUL peripheral if the bit’s current value is ‘1’, otherwise it has no effect. 0 No forced reset of peripheral 1 Forced reset of peripheral

59.3.1.13 Peripheral Reset Register 1 (RGM_PRST1)

This register provides individual resets for various peripherals. It can be accessed in read/write in either supervisor mode or test mode. It can be accessed in read only in user mode. Refer to *Table 1916* for details.

Address: 0x614 Access: User read, Supervisor read/write, Test read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	M_CAN_4_SUB_3_RST	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	CRC_0_RST	0	DMAMUX_2_0_RST	0	0	PSI5S_0_RST	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1952. Peripheral Reset Register 1 (RGM_PRST1)

Table 1916. RGM_PRST1 register field descriptions

Field	Description
0 M_CAN_4_ SUB_3_RST	M_CAN_4_SUB_3 reset Writing a ‘1’ to this bit resets the M_CAN_4_SUB_3 peripheral. Writing a ‘0’ to this bit releases the reset to the M_CAN_4_SUB_3 peripheral if the bit’s current value is ‘1’, otherwise it has no effect. 0 No forced reset of peripheral 1 Forced reset of peripheral
25 CRC_0_RST	CRC_0 reset Writing a ‘1’ to this bit resets the CRC_0 peripheral. Writing a ‘0’ to this bit releases the reset to the CRC_0 peripheral if the bit’s current value is ‘1’, otherwise it has no effect. 0 No forced reset of peripheral 1 Forced reset of peripheral
27 DMAMUX_2_0_RST	DMAMUX_2_0 reset Writing a ‘1’ to this bit resets the DMAMUX_2_0 peripheral. Writing a ‘0’ to this bit releases the reset to the DMAMUX_2_0 peripheral if the bit’s current value is ‘1’, otherwise it has no effect. 0 No forced reset of peripheral 1 Forced reset of peripheral
30 PSI5S_0_RST	PSI5S_0 reset Writing a ‘1’ to this bit resets the PSI5S_0 peripheral. Writing a ‘0’ to this bit releases the reset to the PSI5S_0 peripheral if the bit’s current value is ‘1’, otherwise it has no effect. 0 No forced reset of peripheral 1 Forced reset of peripheral

59.3.1.14 Peripheral Reset Register 2 (RGM_PRST2)

This register provides individual resets for various peripherals. It can be accessed in read/write in either supervisor mode or test mode. It can be accessed in read only in user mode. Refer to *Table 1917* for details.

Address: 0x618 Access: User read, Supervisor read/write, Test read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	DSPI_8_RST	0	0	LINFLEXD_0_RST	LINFLEXD_2_RST	LINFLEXD_4_RST	LINFLEXD_6_RST	LINFLEXD_8_RST	LINFLEXD_10_RST	LINFLEXD_12_RST	LINFLEXD_14_RST	LINFLEXD_16_RST	LINFLEXD_18_RST	LINFLEXD_20_RST	LINFLEXD_22_RST	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	OctalSPI_RST	eMMC_RST	0	CAN_RAM_SUB_0_CTR_RST	CAN_RAM_SUB_3_CTR_RST	M_CAN_0_SUB_0_RST	0	0	M_CAN_1_SUB_0_RST	M_CAN_2_SUB_0_RST	M_CAN_3_SUB_0_RST	M_CAN_1_SUB_3_RST	M_CAN_2_SUB_3_RST	M_CAN_3_SUB_3_RST
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1953. Peripheral Reset Register 2 (RGM_PRST2)

Table 1917. RGM_PRST2 register field descriptions

Field	Description
0 DSPI_8_RST	DSPI_8 reset Writing a ‘1’ to this bit resets the DSPI_8 peripheral. Writing a ‘0’ to this bit releases the reset to the DSPI_8 peripheral if the bit’s current value is ‘1’, otherwise it has no effect. 0 No forced reset of peripheral 1 Forced reset of peripheral
3 LINFLEXD_0_RST	LINFLEXD_0 reset Writing a ‘1’ to this bit resets the LINFLEXD_0 peripheral. Writing a ‘0’ to this bit releases the reset to the LINFLEXD_0 peripheral if the bit’s current value is ‘1’, otherwise it has no effect. 0 No forced reset of peripheral 1 Forced reset of peripheral
4 LINFLEXD_2_RST	LINFLEXD_2 reset Writing a ‘1’ to this bit resets the LINFLEXD_2 peripheral. Writing a ‘0’ to this bit releases the reset to the LINFLEXD_2 peripheral if the bit’s current value is ‘1’, otherwise it has no effect. 0 No forced reset of peripheral 1 Forced reset of peripheral

Table 1917. RGM_PRST2 register field descriptions (continued)

Field	Description
5 LINFLEXD_4_RST	LINFLEXD_4 reset Writing a ‘1’ to this bit resets the LINFLEXD_4 peripheral. Writing a ‘0’ to this bit releases the reset to the LINFLEXD_4 peripheral if the bit’s current value is ‘1’, otherwise it has no effect. 0 No forced reset of peripheral 1 Forced reset of peripheral
6 LINFLEXD_6_RST	LINFLEXD_6 reset Writing a ‘1’ to this bit resets the LINFLEXD_6 peripheral. Writing a ‘0’ to this bit releases the reset to the LINFLEXD_6 peripheral if the bit’s current value is ‘1’, otherwise it has no effect. 0 No forced reset of peripheral 1 Forced reset of peripheral
7 LINFLEXD_8_RST	LINFLEXD_8 reset Writing a ‘1’ to this bit resets the LINFLEXD_8 peripheral. Writing a ‘0’ to this bit releases the reset to the LINFLEXD_8 peripheral if the bit’s current value is ‘1’, otherwise it has no effect. 0 No forced reset of peripheral 1 Forced reset of peripheral
8 LINFLEXD_10_RST	LINFLEXD_10 reset Writing a ‘1’ to this bit resets the LINFLEXD_10 peripheral. Writing a ‘0’ to this bit releases the reset to the LINFLEXD_10 peripheral if the bit’s current value is ‘1’, otherwise it has no effect. 0 No forced reset of peripheral 1 Forced reset of peripheral
9 LINFLEXD_12_RST	LINFLEXD_12 reset Writing a ‘1’ to this bit resets the LINFLEXD_12 peripheral. Writing a ‘0’ to this bit releases the reset to the LINFLEXD_12 peripheral if the bit’s current value is ‘1’, otherwise it has no effect. 0 No forced reset of peripheral 1 Forced reset of peripheral
10 LINFLEXD_14_RST	LINFLEXD_14 reset Writing a ‘1’ to this bit resets the LINFLEXD_14 peripheral. Writing a ‘0’ to this bit releases the reset to the LINFLEXD_14 peripheral if the bit’s current value is ‘1’, otherwise it has no effect. 0 No forced reset of peripheral 1 Forced reset of peripheral
11 LINFLEXD_16_RST	LINFLEXD_16 reset Writing a ‘1’ to this bit resets the LINFLEXD_16 peripheral. Writing a ‘0’ to this bit releases the reset to the LINFLEXD_16 peripheral if the bit’s current value is ‘1’, otherwise it has no effect. 0 No forced reset of peripheral 1 Forced reset of peripheral

Table 1917. RGM_PRST2 register field descriptions (continued)

Field	Description
12 LINFLEXD_18_RST	LINFLEXD_18 reset Writing a ‘1’ to this bit resets the LINFLEXD_18 peripheral. Writing a ‘0’ to this bit releases the reset to the LINFLEXD_18 peripheral if the bit’s current value is ‘1’, otherwise it has no effect. 0 No forced reset of peripheral 1 Forced reset of peripheral
13 LINFLEXD_20_RST	LINFLEXD_20 reset Writing a ‘1’ to this bit resets the LINFLEXD_20 peripheral. Writing a ‘0’ to this bit releases the reset to the LINFLEXD_20 peripheral if the bit’s current value is ‘1’, otherwise it has no effect. 0 No forced reset of peripheral 1 Forced reset of peripheral
14 LINFLEXD_22_RST	LINFLEXD_22 reset Writing a ‘1’ to this bit resets the LINFLEXD_22 peripheral. Writing a ‘0’ to this bit releases the reset to the LINFLEXD_22 peripheral if the bit’s current value is ‘1’, otherwise it has no effect. 0 No forced reset of peripheral 1 Forced reset of peripheral
18 OctalSPI_RST	OctalSPI reset Writing a ‘1’ to this bit resets the OctalSPI peripheral. Writing a ‘0’ to this bit releases the reset to the OctalSPI peripheral if the bit’s current value is ‘1’, otherwise it has no effect. 0 No forced reset of peripheral 1 Forced reset of peripheral
19 eMMC_RST	SDMMC reset Writing a ‘1’ to this bit resets the SDMMC peripheral. Writing a ‘0’ to this bit releases the reset to the SDMMC peripheral if the bit’s current value is ‘1’, otherwise it has no effect. 0 No forced reset of peripheral 1 Forced reset of peripheral
21 CAN_RAM_SUB_0_ CTR_RST	CAN_RAM_SUB_0_CTR reset Writing a ‘1’ to this bit resets the CAN_RAM_SUB_0_CTR peripheral. Writing a ‘0’ to this bit releases the reset to the CAN_RAM_SUB_0_CTR peripheral if the bit’s current value is ‘1’, otherwise it has no effect. 0 No forced reset of peripheral 1 Forced reset of peripheral **Note:** RGM is able to reset CAN RAM controller and not CAN RAM content. In other words, it is not possible to access CAN RAM content if corresponding CAN RAM controller is kept under reset by CAN_RAM_SUB_0_CTR_RST bit.

Table 1917. RGM_PRST2 register field descriptions (continued)

Field	Description
22 CAN_RAM_SUB_3_CTR_RST	CAN_RAM_SUB_3_CTR reset Writing a ‘1’ to this bit resets the CAN_RAM_SUB_3_CTR peripheral. Writing a ‘0’ to this bit releases the reset to the CAN_RAM_SUB_3_CTR peripheral if the bit’s current value is ‘1’, otherwise it has no effect. 0 No forced reset of peripheral 1 Forced reset of peripheral **Note:** RGM is able to reset CAN RAM controller and not CAN RAM content. In other words, it is not possible to access CAN RAM content if corresponding CAN RAM controller is kept under reset by CAN_RAM_SUB_3_CTR_RST bit.
23 M_CAN_0_SUB_0_RST	M_CAN_0_SUB_0 reset Writing a ‘1’ to this bit resets the M_CAN_0_SUB_0 peripheral. Writing a ‘0’ to this bit releases the reset to the M_CAN_0_SUB_0 peripheral if the bit’s current value is ‘1’, otherwise it has no effect. 0 No forced reset of peripheral 1 Forced reset of peripheral
26 M_CAN_1_SUB_0_RST	M_CAN_1_SUB_0 reset Writing a ‘1’ to this bit resets the M_CAN_1_SUB_0 peripheral. Writing a ‘0’ to this bit releases the reset to the M_CAN_1_SUB_0 peripheral if the bit’s current value is ‘1’, otherwise it has no effect. 0 No forced reset of peripheral 1 Forced reset of peripheral
27 M_CAN_2_SUB_0_RST	M_CAN_2_SUB_0 reset Writing a ‘1’ to this bit resets the M_CAN_2_SUB_0 peripheral. Writing a ‘0’ to this bit releases the reset to the M_CAN_2_SUB_0 peripheral if the bit’s current value is ‘1’, otherwise it has no effect. 0 No forced reset of peripheral 1 Forced reset of peripheral
28 M_CAN_3_SUB_0_RST	M_CAN_3_SUB_0 reset Writing a ‘1’ to this bit resets the M_CAN_3_SUB_0 peripheral. Writing a ‘0’ to this bit releases the reset to the M_CAN_3_SUB_0 peripheral if the bit’s current value is ‘1’, otherwise it has no effect. 0 No forced reset of peripheral 1 Forced reset of peripheral
29 M_CAN_1_SUB_3_RST	M_CAN_1_SUB_3 reset Writing a ‘1’ to this bit resets the M_CAN_1_SUB_3 peripheral. Writing a ‘0’ to this bit releases the reset to the M_CAN_1_SUB_3 peripheral if the bit’s current value is ‘1’, otherwise it has no effect. 0 No forced reset of peripheral 1 Forced reset of peripheral

Table 1917. RGM_PRST2 register field descriptions (continued)

Field	Description
30 M_CAN_2_SUB_3_RST	M_CAN_2_SUB_3 reset Writing a '1' to this bit resets the M_CAN_2_SUB_3 peripheral. Writing a '0' to this bit releases the reset to the M_CAN_2_SUB_3 peripheral if the bit's current value is '1', otherwise it has no effect. 0 No forced reset of peripheral 1 Forced reset of peripheral
31 M_CAN_3_SUB_3_RST	M_CAN_3_SUB_3 reset Writing a '1' to this bit resets the M_CAN_3_SUB_3 peripheral. Writing a '0' to this bit releases the reset to the M_CAN_3_SUB_3 peripheral if the bit's current value is '1', otherwise it has no effect. 0 No forced reset of peripheral 1 Forced reset of peripheral

59.3.1.15 Peripheral Reset Register 3 (RGM_PRST3)

This register provides individual resets for various peripherals. It can be accessed in read/write in either supervisor mode or test mode. It can be accessed in read only in user mode. Refer to *Table 1918* for details.

Address: 0x61C Access: User read, Supervisor read/write, Test read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	SAR_ADC_12BIT_0_RST	SAR_ADC_12BIT_2_RST	0	0	0	0	0	0	0	0	0	0	0	SAR_ADC_10BIT_STDBY_RST	0	SAR_ADC_12BIT_B_RST
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	PSI5_0_RST	0	0	0	FLEXRAY_0_RST	0	0	DSPI_LP_RST	PCM_1_RST	0	IIC_0_RST	IIC_2_RST	DSPI_0_RST	DSPI_2_RST	DSPI_4_RST	DSPI_6_RST
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1954. Peripheral Reset Register 3 (RGM_PRST3)

Table 1918. RGM_PRST3 register field descriptions

Field	Description
0 SAR_ADC_12BIT_0_RST	SAR_ADC_12BIT_0 reset Writing a ‘1’ to this bit resets the SAR_ADC_12BIT_0 peripheral. Writing a ‘0’ to this bit releases the reset to the SAR_ADC_12BIT_0 peripheral if the bit’s current value is ‘1’, otherwise it has no effect. 0 No forced reset of peripheral 1 Forced reset of peripheral
1 SAR_ADC_12BIT_2_RST	SAR_ADC_12BIT_2 reset Writing a ‘1’ to this bit resets the SAR_ADC_12BIT_2 peripheral. Writing a ‘0’ to this bit releases the reset to the SAR_ADC_12BIT_2 peripheral if the bit’s current value is ‘1’, otherwise it has no effect. 0 No forced reset of peripheral 1 Forced reset of peripheral
13 SAR_ADC_10BIT_ STDBY_RST	SAR_ADC_10BIT_STDBY reset Writing a ‘1’ to this bit resets the SAR_ADC_10BIT_STDBY peripheral. Writing a ‘0’ to this bit releases the reset to the SAR_ADC_10BIT_STDBY peripheral if the bit’s current value is ‘1’, otherwise it has no effect. 0 No forced reset of peripheral 1 Forced reset of peripheral
15 SAR_ADC_12BIT_B_RST	SAR_ADC_12BIT_B reset Writing a ‘1’ to this bit resets the SAR_ADC_12BIT_B peripheral. Writing a ‘0’ to this bit releases the reset to the SAR_ADC_12BIT_B peripheral if the bit’s current value is ‘1’, otherwise it has no effect. 0 No forced reset of peripheral 1 Forced reset of peripheral **Note:** In case BCTU_0 is used to trigger SAR_ADC_12BIT_B conversions, force the reset of BCTU_0 before setting SAR_ADC_12BIT_B_RST to 1'b1 by RGM_PRST7[BODY_CTU_0_RST] bit. De-assert BCTU_0 reset (clearing BODY_CTU_0_RST to 1’b0) only after SAR_ADC_12BIT_B is out of reset (clearing SAR_ADC_12BIT_B_RST to 1'b0).
16 PSI5_0_RST	PSI5_0 reset Writing a ‘1’ to this bit resets the PSI5_0 peripheral. Writing a ‘0’ to this bit releases the reset to the PSI5_0 peripheral if the bit’s current value is ‘1’, otherwise it has no effect. 0 No forced reset of peripheral 1 Forced reset of peripheral
20 FLEXRAY_0_RST	FLEXRAY_0 reset Writing a ‘1’ to this bit resets the FLEXRAY_0 peripheral. Writing a ‘0’ to this bit releases the reset to the FLEXRAY_0 peripheral if the bit’s current value is ‘1’, otherwise it has no effect. 0 No forced reset of peripheral 1 Forced reset of peripheral

Table 1918. RGM_PRST3 register field descriptions (continued)

Field	Description
23 DSPI_LP_RST	DSPI_LP reset Writing a ‘1’ to this bit resets the DSPI_LP peripheral. Writing a ‘0’ to this bit releases the reset to the DSPI_LP peripheral if the bit’s current value is ‘1’, otherwise it has no effect. 0 No forced reset of peripheral 1 Forced reset of peripheral
24 PCM_1_RST	PCM_1 reset Writing a ‘1’ to this bit resets the PCM_1 peripheral. Writing a ‘0’ to this bit releases the reset to the PCM_1 peripheral if the bit’s current value is ‘1’, otherwise it has no effect. 0 No forced reset of peripheral 1 Forced reset of peripheral
26 IIC_0_RST	IIC_0 reset Writing a ‘1’ to this bit resets the IIC_0 peripheral. Writing a ‘0’ to this bit releases the reset to the IIC_0 peripheral if the bit’s current value is ‘1’, otherwise it has no effect. 0 No forced reset of peripheral 1 Forced reset of peripheral
27 IIC_2_RST	IIC_2 reset Writing a ‘1’ to this bit resets the IIC_2 peripheral. Writing a ‘0’ to this bit releases the reset to the IIC_2 peripheral if the bit’s current value is ‘1’, otherwise it has no effect. 0 No forced reset of peripheral 1 Forced reset of peripheral
28 DSPI_0_RST	DSPI_0 reset Writing a ‘1’ to this bit resets the DSPI_0 peripheral. Writing a ‘0’ to this bit releases the reset to the DSPI_0 peripheral if the bit’s current value is ‘1’, otherwise it has no effect. 0 No forced reset of peripheral 1 Forced reset of peripheral
29 DSPI_2_RST	DSPI_2 reset Writing a ‘1’ to this bit resets the DSPI_2 peripheral. Writing a ‘0’ to this bit releases the reset to the DSPI_2 peripheral if the bit’s current value is ‘1’, otherwise it has no effect. 0 No forced reset of peripheral 1 Forced reset of peripheral

Table 1918. RGM_PRST3 register field descriptions (continued)

Field	Description
30 DSPI_4_RST	DSPI_4 reset Writing a ‘1’ to this bit resets the DSPI_4 peripheral. Writing a ‘0’ to this bit releases the reset to the DSPI_4 peripheral if the bit’s current value is ‘1’, otherwise it has no effect. 0 No forced reset of peripheral 1 Forced reset of peripheral
31 DSPI_6_RST	DSPI_6 reset Writing a ‘1’ to this bit resets the DSPI_6 peripheral. Writing a ‘0’ to this bit releases the reset to the DSPI_6 peripheral if the bit’s current value is ‘1’, otherwise it has no effect. 0 No forced reset of peripheral 1 Forced reset of peripheral

59.3.1.16 Peripheral Reset Register 4 (RGM_PRST4)

This register provides individual resets for various peripherals. It can be accessed in read/write in either supervisor mode or test mode. It can be accessed in read only in user mode. Refer to *Table 1919* for details.

Address: 0x620 Access: User read, Supervisor read/write, Test read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	PIT_1_RST	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	SAR_ADC_12BIT_0_SEQ_RST	SAR_ADC_12BIT_2_SEQ_RST	SAR_ADC_12BIT_1_SEQ_RST	SAR_ADC_12BIT_3_SEQ_RST	0	0	0	0	0	0	0	0	0	SAR_ADC_10BIT_STDBY_SEQ_RST	SAR_ADC_12BIT_B_SEQ_RST	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1955. Peripheral Reset Register 4 (RGM_PRST4)

Table 1919. RGM_PRST4 register field descriptions

Field	Description
1 PIT_1_RST	PIT_1 reset Writing a ‘1’ to this bit resets the PIT_1 peripheral. Writing a ‘0’ to this bit releases the reset to the PIT_1 peripheral if the bit’s current value is ‘1’, otherwise it has no effect. 0 No forced reset of peripheral 1 Forced reset of peripheral
16 SAR_ADC_12BIT_0_SEQ_RST	SAR_ADC_12BIT_0_SEQ reset Writing a ‘1’ to this bit resets the SAR_ADC_12BIT_0_SEQ peripheral. Writing a ‘0’ to this bit releases the reset to the SAR_ADC_12BIT_0_SEQ peripheral if the bit’s current value is ‘1’, otherwise it has no effect. 0 No forced reset of peripheral 1 Forced reset of peripheral
17 SAR_ADC_12BIT_2_SEQ_RST	SAR_ADC_12BIT_2_SEQ reset Writing a ‘1’ to this bit resets the SAR_ADC_12BIT_2_SEQ peripheral. Writing a ‘0’ to this bit releases the reset to the SAR_ADC_12BIT_2_SEQ peripheral if the bit’s current value is ‘1’, otherwise it has no effect. 0 No forced reset of peripheral 1 Forced reset of peripheral
18 SAR_ADC_12BIT_1_SEQ_RST	SAR_ADC_12BIT_1_SEQ reset Writing a ‘1’ to this bit resets the SAR_ADC_12BIT_1_SEQ peripheral. Writing a ‘0’ to this bit releases the reset to the SAR_ADC_12BIT_1_SEQ peripheral if the bit’s current value is ‘1’, otherwise it has no effect. 0 No forced reset of peripheral 1 Forced reset of peripheral
19 SAR_ADC_12BIT_3_SEQ_RST	SAR_ADC_12BIT_3_SEQ reset Writing a ‘1’ to this bit resets the SAR_ADC_12BIT_3_SEQ peripheral. Writing a ‘0’ to this bit releases the reset to the SAR_ADC_12BIT_3_SEQ peripheral if the bit’s current value is ‘1’, otherwise it has no effect. 0 No forced reset of peripheral 1 Forced reset of peripheral

Table 1919. RGM_PRST4 register field descriptions (continued)

Field	Description
29 SAR_ADC_10BIT_STDBY_SEQ_RST	SAR_ADC_10BIT_STDBY_SEQ reset Writing a '1' to this bit resets the SAR_ADC_10BIT_STDBY_SEQ peripheral. Writing a '0' to this bit releases the reset to the SAR_ADC_10BIT_STDBY_SEQ peripheral if the bit's current value is '1', otherwise it has no effect. 0 No forced reset of peripheral 1 Forced reset of peripheral
30 SAR_ADC_12BIT_B_SEQ_RST	SAR_ADC_12BIT_B_SEQ reset Writing a '1' to this bit resets the SAR_ADC_12BIT_B_SEQ peripheral. Writing a '0' to this bit releases the reset to the SAR_ADC_12BIT_B_SEQ peripheral if the bit's current value is '1', otherwise it has no effect. 0 No forced reset of peripheral 1 Forced reset of peripheral

59.3.1.17 Peripheral Reset Register 5 (RGM_PRST5)

This register provides individual resets for various peripherals. It can be accessed in read/write in either supervisor mode or test mode. It can be accessed in read only in user mode. Refer to *Table 1920* for details.

Address: 0x624 Access: User read, Supervisor read/write, Test read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	M_CAN_1_SUB_2_RST	M_CAN_2_SUB_2_RST	M_CAN_3_SUB_2_RST	M_CAN_4_SUB_2_RST	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	GST_RST	0	FCCU_RST	0	0	CRC_1_RST	CRC_2_RST	DMAMUX_3_1_RST	DMAMUX_4_RST	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1956. Peripheral Reset Register 5 (RGM_PRST5)

Table 1920. RGM_PRST5 register field descriptions

Field	Description
3 M_CAN_1_SUB_2_RST	M_CAN_1_SUB_2 reset Writing a ‘1’ to this bit resets the M_CAN_1_SUB_2 peripheral. Writing a ‘0’ to this bit releases the reset to the M_CAN_1_SUB_2 peripheral if the bit’s current value is ‘1’, otherwise it has no effect. 0 No forced reset of peripheral 1 Forced reset of peripheral
4 M_CAN_2_SUB_2_RST	M_CAN_2_SUB_2 reset Writing a ‘1’ to this bit resets the M_CAN_2_SUB_2 peripheral. Writing a ‘0’ to this bit releases the reset to the M_CAN_2_SUB_2 peripheral if the bit’s current value is ‘1’, otherwise it has no effect. 0 No forced reset of peripheral 1 Forced reset of peripheral
5 M_CAN_3_SUB_2_RST	M_CAN_3_SUB_2 reset Writing a ‘1’ to this bit resets the M_CAN_3_SUB_2 peripheral. Writing a ‘0’ to this bit releases the reset to the M_CAN_3_SUB_2 peripheral if the bit’s current value is ‘1’, otherwise it has no effect. 0 No forced reset of peripheral 1 Forced reset of peripheral
6 M_CAN_4_SUB_2_RST	M_CAN_4_SUB_2 reset Writing a ‘1’ to this bit resets the M_CAN_4_SUB_2 peripheral. Writing a ‘0’ to this bit releases the reset to the M_CAN_4_SUB_2 peripheral if the bit’s current value is ‘1’, otherwise it has no effect. 0 No forced reset of peripheral 1 Forced reset of peripheral
20 GST_RST	GST reset Writing a ‘1’ to this bit resets the GST peripheral. Writing a ‘0’ to this bit releases the reset to the GST peripheral if the bit’s current value is ‘1’, otherwise it has no effect. 0 No forced reset of peripheral 1 Forced reset of peripheral
22 FCCU_RST	FCCU reset Writing a ‘1’ to this bit resets the FCCU peripheral. Writing a ‘0’ to this bit releases the reset to the FCCU peripheral if the bit’s current value is ‘1’, otherwise it has no effect. 0 No forced reset of peripheral 1 Forced reset of peripheral
25 CRC_1_RST	CRC_1 reset Writing a ‘1’ to this bit resets the CRC_1 peripheral. Writing a ‘0’ to this bit releases the reset to the CRC_1 peripheral if the bit’s current value is ‘1’, otherwise it has no effect. 0 No forced reset of peripheral 1 Forced reset of peripheral

Table 1920. RGM_PRST5 register field descriptions (continued)

Field	Description
26 CRC_2_RST	CRC_2 reset Writing a ‘1’ to this bit resets the CRC_2 peripheral. Writing a ‘0’ to this bit releases the reset to the CRC_2 peripheral if the bit’s current value is ‘1’, otherwise it has no effect. 0 No forced reset of peripheral 1 Forced reset of peripheral
27 DMAMUX_3_1_RST	DMAMUX_3_1 reset Writing a ‘1’ to this bit resets the DMAMUX_3_1 peripheral. Writing a ‘0’ to this bit releases the reset to the DMAMUX_3_1 peripheral if the bit’s current value is ‘1’, otherwise it has no effect. 0 No forced reset of peripheral 1 Forced reset of peripheral
28 DMAMUX_4_RST	DMAMUX_4 reset Writing a ‘1’ to this bit resets the DMAMUX_4 peripheral. Writing a ‘0’ to this bit releases the reset to the DMAMUX_4 peripheral if the bit’s current value is ‘1’, otherwise it has no effect. 0 No forced reset of peripheral 1 Forced reset of peripheral

59.3.1.18 Peripheral Reset Register 6 (RGM_PRST6)

This register provides individual resets for various peripherals. It can be accessed in read/write in either supervisor mode or test mode. It can be accessed in read only in user mode. Refer to *Table 1921* for details.

Address: 0x628 Access: User read, Supervisor read/write, Test read/write




Figure 1957. Peripheral Reset Register 6 (RGM_PRST6)

Table 1921. RGM_PRST6 register field descriptions

Field	Description
0 DSPI_9_RST	DSPI_9 reset Writing a ‘1’ to this bit resets the DSPI_9 peripheral. Writing a ‘0’ to this bit releases the reset to the DSPI_9 peripheral if the bit’s current value is ‘1’, otherwise it has no effect. 0 No forced reset of peripheral 1 Forced reset of peripheral
3 LINFLEXD_1_RST	LINFLEXD_1 reset Writing a ‘1’ to this bit resets the LINFLEXD_1 peripheral. Writing a ‘0’ to this bit releases the reset to the LINFLEXD_1 peripheral if the bit’s current value is ‘1’, otherwise it has no effect. 0 No forced reset of peripheral 1 Forced reset of peripheral
4 LINFLEXD_3_RST	LINFLEXD_3 reset Writing a ‘1’ to this bit resets the LINFLEXD_3 peripheral. Writing a ‘0’ to this bit releases the reset to the LINFLEXD_3 peripheral if the bit’s current value is ‘1’, otherwise it has no effect. 0 No forced reset of peripheral 1 Forced reset of peripheral

Table 1921. RGM_PRST6 register field descriptions (continued)

Field	Description
5 LINFLEXD_5_RST	LINFLEXD_5 reset Writing a ‘1’ to this bit resets the LINFLEXD_5 peripheral. Writing a ‘0’ to this bit releases the reset to the LINFLEXD_5 peripheral if the bit’s current value is ‘1’, otherwise it has no effect. 0 No forced reset of peripheral 1 Forced reset of peripheral
6 LINFLEXD_7_RST	LINFLEXD_7 reset Writing a ‘1’ to this bit resets the LINFLEXD_7 peripheral. Writing a ‘0’ to this bit releases the reset to the LINFLEXD_7 peripheral if the bit’s current value is ‘1’, otherwise it has no effect. 0 No forced reset of peripheral 1 Forced reset of peripheral
7 LINFLEXD_9_RST	LINFLEXD_9 reset Writing a ‘1’ to this bit resets the LINFLEXD_9 peripheral. Writing a ‘0’ to this bit releases the reset to the LINFLEXD_9 peripheral if the bit’s current value is ‘1’, otherwise it has no effect. 0 No forced reset of peripheral 1 Forced reset of peripheral
8 LINFLEXD_11_RST	LINFLEXD_11 reset Writing a ‘1’ to this bit resets the LINFLEXD_11 peripheral. Writing a ‘0’ to this bit releases the reset to the LINFLEXD_11 peripheral if the bit’s current value is ‘1’, otherwise it has no effect. 0 No forced reset of peripheral 1 Forced reset of peripheral
9 LINFLEXD_13_RST	LINFLEXD_13 reset Writing a ‘1’ to this bit resets the LINFLEXD_13 peripheral. Writing a ‘0’ to this bit releases the reset to the LINFLEXD_13 peripheral if the bit’s current value is ‘1’, otherwise it has no effect. 0 No forced reset of peripheral 1 Forced reset of peripheral
10 LINFLEXD_15_RST	LINFLEXD_15 reset Writing a ‘1’ to this bit resets the LINFLEXD_15 peripheral. Writing a ‘0’ to this bit releases the reset to the LINFLEXD_15 peripheral if the bit’s current value is ‘1’, otherwise it has no effect. 0 No forced reset of peripheral 1 Forced reset of peripheral
11 LINFLEXD_17_RST	LINFLEXD_17 reset Writing a ‘1’ to this bit resets the LINFLEXD_17 peripheral. Writing a ‘0’ to this bit releases the reset to the LINFLEXD_17 peripheral if the bit’s current value is ‘1’, otherwise it has no effect. 0 No forced reset of peripheral 1 Forced reset of peripheral

Table 1921. RGM_PRST6 register field descriptions (continued)

Field	Description
12 LINFLEXD_19_RST	LINFLEXD_19 reset Writing a ‘1’ to this bit resets the LINFLEXD_19 peripheral. Writing a ‘0’ to this bit releases the reset to the LINFLEXD_19 peripheral if the bit’s current value is ‘1’, otherwise it has no effect. 0 No forced reset of peripheral 1 Forced reset of peripheral
13 LINFLEXD_21_RST	LINFLEXD_21 reset Writing a ‘1’ to this bit resets the LINFLEXD_21 peripheral. Writing a ‘0’ to this bit releases the reset to the LINFLEXD_21 peripheral if the bit’s current value is ‘1’, otherwise it has no effect. 0 No forced reset of peripheral 1 Forced reset of peripheral
14 LINFLEXD_23_RST	LINFLEXD_23 reset Writing a ‘1’ to this bit resets the LINFLEXD_23 peripheral. Writing a ‘0’ to this bit releases the reset to the LINFLEXD_23 peripheral if the bit’s current value is ‘1’, otherwise it has no effect. 0 No forced reset of peripheral 1 Forced reset of peripheral
21 CAN_RAM_SUB_1_ CTR_RST	CAN_RAM_SUB_1_CTR reset Writing a ‘1’ to this bit resets the CAN_RAM_SUB_1_CTR peripheral. Writing a ‘0’ to this bit releases the reset to the CAN_RAM_SUB_1_CTR peripheral if the bit’s current value is ‘1’, otherwise it has no effect. 0 No forced reset of peripheral 1 Forced reset of peripheral **Note:** RGM is able to reset CAN RAM controller and not CAN RAM content. In other words, it is not possible to access CAN RAM content if corresponding CAN RAM controller is kept under reset by CAN_RAM_SUB_0_CTR_RST bit.
25 M_CAN_1_SUB_1_RST	M_CAN_1_SUB_1 reset Writing a ‘1’ to this bit resets the M_CAN_1_SUB_1 peripheral. Writing a ‘0’ to this bit releases the reset to the M_CAN_1_SUB_1 peripheral if the bit’s current value is ‘1’, otherwise it has no effect. 0 No forced reset of peripheral 1 Forced reset of peripheral
26 M_CAN_2_SUB_1_RST	M_CAN_2_SUB_1 reset Writing a ‘1’ to this bit resets the M_CAN_2_SUB_1 peripheral. Writing a ‘0’ to this bit releases the reset to the M_CAN_1_SUB_0 peripheral if the bit’s current value is ‘1’, otherwise it has no effect. 0 No forced reset of peripheral 1 Forced reset of peripheral
27 M_CAN_3_SUB_1_RST	M_CAN_3_SUB_1 reset Writing a ‘1’ to this bit resets the M_CAN_3_SUB_1 peripheral. Writing a ‘0’ to this bit releases the reset to the M_CAN_3_SUB_1 peripheral if the bit’s current value is ‘1’, otherwise it has no effect. 0 No forced reset of peripheral 1 Forced reset of peripheral

Table 1921. RGM_PRST6 register field descriptions (continued)

Field	Description
28 M_CAN_4_SUB_1_RST	M_CAN_4_SUB_1 reset Writing a '1' to this bit resets the M_CAN_4_SUB_1 peripheral. Writing a '0' to this bit releases the reset to the M_CAN_4_SUB_1 peripheral if the bit's current value is '1', otherwise it has no effect. 0 No forced reset of peripheral 1 Forced reset of peripheral
31 CAN_RAM_SUB_2_CTR_RST	CAN_RAM_SUB_2_CTR reset Writing a '1' to this bit resets the CAN_RAM_SUB_2_CTR peripheral. Writing a '0' to this bit releases the reset to the CAN_RAM_SUB_2_CTR peripheral if the bit's current value is '1', otherwise it has no effect. 0 No forced reset of peripheral 1 Forced reset of peripheral

59.3.1.19 Peripheral Reset Register 7 (RGM_PRST7)

This register provides individual resets for various peripherals. It can be accessed in read/write in either supervisor mode or test mode. It can be accessed in read only in user mode. Refer to *Table 1922* for details.

Address: 0x62C Access: User read, Supervisor read/write, Test read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	SAR_ADC_12BIT_1_RST	SAR_ADC_12BIT_3_RST	0	0	0	0	0	0	0	0	0	0	BODY_CTU_0_RST	STDBY_CTU_0_RST	EMIOS_0_RST	EMIOS_1_RST
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	PSI5_1_RST	EMIOS_2_RST	0	0	0	ETHERNET_0_RST	ETHERNET_1_RST	0	0	0	IIC_1_RST	IIC_3_RST	DSPI_1_RST	DSPI_3_RST	DSPI_5_RST	DSPI_7_RST
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1958. Peripheral Reset Register 7 (RGM_PRST7)

Table 1922. RGM_PRST7 register field descriptions

Field	Description
0 SAR_ADC_12BIT_1_RST	SAR_ADC_12BIT_1 reset Writing a ‘1’ to this bit resets the SAR_ADC_12BIT_1 peripheral. Writing a ‘0’ to this bit releases the reset to the SAR_ADC_12BIT_1 peripheral if the bit’s current value is ‘1’, otherwise it has no effect. 0 No forced reset of peripheral 1 Forced reset of peripheral
1 SAR_ADC_12BIT_3_RST	SAR_ADC_12BIT_3 reset Writing a ‘1’ to this bit resets the SAR_ADC_12BIT_3 peripheral. Writing a ‘0’ to this bit releases the reset to the SAR_ADC_12BIT_3 peripheral if the bit’s current value is ‘1’, otherwise it has no effect. 0 No forced reset of peripheral 1 Forced reset of peripheral
12 BODY_CTU_0_RST	BODY_CTU_0 reset Writing a ‘1’ to this bit resets the BODY_CTU_0 peripheral. Writing a ‘0’ to this bit releases the reset to the BODY_CTU_0 peripheral if the bit’s current value is ‘1’, otherwise it has no effect. 0 No forced reset of peripheral 1 Forced reset of peripheral
13 STDBY_CTU_0_RST	STDBY_CTU_0 reset Writing a ‘1’ to this bit resets the STDBY_CTU_0 peripheral. Writing a ‘0’ to this bit releases the reset to the STDBY_CTU_0 peripheral if the bit’s current value is ‘1’, otherwise it has no effect. 0 No forced reset of peripheral 1 Forced reset of peripheral
14 EMIOS_0_RST	EMIOS_0 reset Writing a ‘1’ to this bit resets the EMIOS_0 peripheral. Writing a ‘0’ to this bit releases the reset to the EMIOS_0 peripheral if the bit’s current value is ‘1’, otherwise it has no effect. 0 No forced reset of peripheral 1 Forced reset of peripheral
15 EMIOS_1_RST	EMIOS_1 reset Writing a ‘1’ to this bit resets the EMIOS_1 peripheral. Writing a ‘0’ to this bit releases the reset to the EMIOS_1 peripheral if the bit’s current value is ‘1’, otherwise it has no effect. 0 No forced reset of peripheral 1 Forced reset of peripheral

Table 1922. RGM_PRST7 register field descriptions (continued)

Field	Description
16 PSI5_1_RST	PSI5_1 reset Writing a ‘1’ to this bit resets the PSI5_1 peripheral. Writing a ‘0’ to this bit releases the reset to the PSI5_1 peripheral if the bit’s current value is ‘1’, otherwise it has no effect. 0 No forced reset of peripheral 1 Forced reset of peripheral
17 EMIOS_2_RST	EMIOS_2 reset Writing a ‘1’ to this bit resets the EMIOS_2 peripheral. Writing a ‘0’ to this bit releases the reset to the EMIOS_2 peripheral if the bit’s current value is ‘1’, otherwise it has no effect. 0 No forced reset of peripheral 1 Forced reset of peripheral
21 ETHERNET_0_RST	ETHERNET_0 reset Writing a ‘1’ to this bit resets the ETHERNET_0 peripheral. Writing a ‘0’ to this bit releases the reset to the ETHERNET_0 peripheral if the bit’s current value is ‘1’, otherwise it has no effect. 0 No forced reset of peripheral 1 Forced reset of peripheral
22 ETHERNET_1_RST	ETHERNET_1 reset Writing a ‘1’ to this bit resets the ETHERNET_1 peripheral. Writing a ‘0’ to this bit releases the reset to the ETHERNET_1 peripheral if the bit’s current value is ‘1’, otherwise it has no effect. 0 No forced reset of peripheral 1 Forced reset of peripheral
26 IIC_1_RST	IIC_1 reset Writing a ‘1’ to this bit resets the IIC_1 peripheral. Writing a ‘0’ to this bit releases the reset to the IIC_1 peripheral if the bit’s current value is ‘1’, otherwise it has no effect. 0 No forced reset of peripheral 1 Forced reset of peripheral
27 IIC_3_RST	IIC_3 reset Writing a ‘1’ to this bit resets the IIC_3 peripheral. Writing a ‘0’ to this bit releases the reset to the IIC_3 peripheral if the bit’s current value is ‘1’, otherwise it has no effect. 0 No forced reset of peripheral 1 Forced reset of peripheral
28 DSPI_1_RST	DSPI_1 reset Writing a ‘1’ to this bit resets the DSPI_1 peripheral. Writing a ‘0’ to this bit releases the reset to the DSPI_1 peripheral if the bit’s current value is ‘1’, otherwise it has no effect. 0 No forced reset of peripheral 1 Forced reset of peripheral

Table 1922. RGM_PRST7 register field descriptions (continued)

Field	Description
29 DSPI_3_RST	DSPI_3 reset Writing a ‘1’ to this bit resets the DSPI_3 peripheral. Writing a ‘0’ to this bit releases the reset to the DSPI_3 peripheral if the bit’s current value is ‘1’, otherwise it has no effect. 0 No forced reset of peripheral 1 Forced reset of peripheral
30 DSPI_5_RST	DSPI_5 reset Writing a ‘1’ to this bit resets the DSPI_5 peripheral. Writing a ‘0’ to this bit releases the reset to the DSPI_5 peripheral if the bit’s current value is ‘1’, otherwise it has no effect. 0 No forced reset of peripheral 1 Forced reset of peripheral
31 DSPI_7_RST	DSPI_7 reset Writing a ‘1’ to this bit resets the DSPI_7 peripheral. Writing a ‘0’ to this bit releases the reset to the DSPI_7 peripheral if the bit’s current value is ‘1’, otherwise it has no effect. 0 No forced reset of peripheral 1 Forced reset of peripheral

Caution: Use the RGM_PRST*n* registers with care. Refer to *Section 59.4.8: Individual peripheral resets* for the proper sequence to prevent unexpected chip behavior.

59.3.1.20 Peripheral Reset Status Register 0 (RGM_PSTAT0)

This register provides the current reset status for various peripherals. It can be accessed in read only in all modes. Refer to *Table 1923* for details.

Address: 0x630 Access: User read/write, Supervisor read, Test read

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	PIT_0_STAT	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	SIUL_STAT	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1959. Peripheral Reset Status Register 0 (RGM_PSTAT0)

Table 1923. RGM_PSTAT0 register field descriptions

Field	Description
1 PIT_0_STAT	PIT_0 reset status 0 peripheral is not in reset 1 peripheral is in reset
16 SIUL_STAT	SIUL reset status 0 peripheral is not in reset 1 peripheral is in reset

59.3.1.21 Peripheral Reset Status Register 1 (RGM_PSTAT1)

This register provides the current reset status for various peripherals. It can be accessed in read only in all modes. Refer to *Table 1924* for details.

Address: 0x634 Access: User read/write, Supervisor read, Test read

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	M_CAN_4_SUB_3_STA	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	CRC_0_STAT	0	DMAMUX_2_0_STAT	0	0	PSI5S_0_STAT	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1960. Peripheral Reset Status Register 1 (RGM_PSTAT1)

Table 1924. RGM_PSTAT1 register field descriptions

Field	Description
0 M_CAN_4_SUB_3_STAT	M_CAN_4_SUB_3 reset status 0 peripheral is not in reset 1 peripheral is in reset
25 CRC_0_STAT	CRC_0 reset status 0 peripheral is not in reset 1 peripheral is in reset

Table 1924. RGM_PSTAT1 register field descriptions (continued)

Field	Description
27 DMAMUX_2_0_STAT	DMAMUX_2_0 reset status 0 peripheral is not in reset 1 peripheral is in reset
30 PSI5S_0_STAT	PSI5S_0 reset status 0 peripheral is not in reset 1 peripheral is in reset

59.3.1.22 Peripheral Reset Status Register 2 (RGM_PSTAT2)

This register provides the current reset status for various peripherals. It can be accessed in read only in all modes. Refer to *Table 1925* for details.

Address: 0x638 Access: User read/write, Supervisor read, Test read

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	DSPI_8_STAT	0	0	LINFLEXD_0_STAT	LINFLEXD_2_STAT	LINFLEXD_4_STAT	LINFLEXD_6_STAT	LINFLEXD_8_STAT	LINFLEXD_10_STAT	LINFLEXD_12_STAT	LINFLEXD_14_STAT	LINFLEXD_16_STAT	LINFLEXD_18_STAT	LINFLEXD_20_STAT	LINFLEXD_22_STAT	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	OctalSPI_STAT	eMMC_STAT	0	CAN_RAM_SUB_0_CTR_STAT	CAN_RAM_SUB_3_CTR_STAT	M_CAN_0_SUB_0_STAT	0	0	M_CAN_1_SUB_0_STAT	M_CAN_2_SUB_0_STAT	M_CAN_3_SUB_0_STAT	M_CAN_1_SUB_3_STAT	M_CAN_2_SUB_3_STAT	M_CAN_3_SUB_3_STAT
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1961. Peripheral Reset Status Register 2 (RGM_PSTAT2)

Table 1925. RGM_PSTAT2 register field descriptions

Field	Description
0 DSPI_8_STAT	DSPI_8 reset status 0 peripheral is not in reset 1 peripheral is in reset
3 LINFLEXD_0_STAT	LINFLEXD_0 reset status 0 peripheral is not in reset 1 peripheral is in reset
4 LINFLEXD_2_STAT	LINFLEXD_2 reset status 0 peripheral is not in reset 1 peripheral is in reset
5 LINFLEXD_4_STAT	LINFLEXD_4 reset status 0 peripheral is not in reset 1 peripheral is in reset
6 LINFLEXD_6_STAT	LINFLEXD_6 reset status 0 peripheral is not in reset 1 peripheral is in reset
7 LINFLEXD_8_STAT	LINFLEXD_8 reset status 0 peripheral is not in reset 1 peripheral is in reset
8 LINFLEXD_10_STAT	LINFLEXD_10 reset status 0 peripheral is not in reset 1 peripheral is in reset
9 LINFLEXD_12_STAT	LINFLEXD_12 reset status 0 peripheral is not in reset 1 peripheral is in reset
10 LINFLEXD_14_STAT	LINFLEXD_14 reset status 0 peripheral is not in reset 1 peripheral is in reset
11 LINFLEXD_16_STAT	LINFLEXD_16 reset status 0 peripheral is not in reset 1 peripheral is in reset
12 LINFLEXD_18_STAT	LINFLEXD_18 reset status 0 peripheral is not in reset 1 peripheral is in reset
13 LINFLEXD_20_STAT	LINFLEXD_20 reset status 0 peripheral is not in reset 1 peripheral is in reset
14 LINFLEXD_22_STAT	LINFLEXD_22 reset status 0 peripheral is not in reset 1 peripheral is in reset
18 OctalSPI_STAT	OctalSPI reset status 0 peripheral is not in reset 1 peripheral is in reset

Table 1925. RGM_PSTAT2 register field descriptions (continued)

Field	Description
19 eMMC_STAT	SDMMC reset status 0 peripheral is not in reset 1 peripheral is in reset
21 CAN_RAM_SUB_0_ CTR_STAT	CAN_RAM_SUB_0_CTR reset status 0 peripheral is not in reset 1 peripheral is in reset
22 CAN_RAM_SUB_3_ CTR_STAT	CAN_RAM_SUB_3_CTR reset status 0 peripheral is not in reset 1 peripheral is in reset
23 M_CAN_0_SUB_0_STAT	M_CAN_0_SUB_0 reset status 0 peripheral is not in reset 1 peripheral is in reset
26 M_CAN_1_SUB_0_STAT	M_CAN_1_SUB_0 reset status 0 peripheral is not in reset 1 peripheral is in reset
27 M_CAN_2_SUB_0_STAT	M_CAN_2_SUB_0 reset status 0 peripheral is not in reset 1 peripheral is in reset
28 M_CAN_3_SUB_0_STAT	M_CAN_3_SUB_0 reset status 0 peripheral is not in reset 1 peripheral is in reset
29 M_CAN_1_SUB_3_STAT	M_CAN_1_SUB_3 reset status 0 peripheral is not in reset 1 peripheral is in reset
30 M_CAN_2_SUB_3_STAT	M_CAN_2_SUB_3 reset status 0 peripheral is not in reset 1 peripheral is in reset
31 M_CAN_3_SUB_3_STAT	M_CAN_3_SUB_3 reset status 0 peripheral is not in reset 1 peripheral is in reset

59.3.1.23 Peripheral Reset Status Register 3 (RGM_PSTAT3)

This register provides the current reset status for various peripherals. It can be accessed in read only in all modes. Refer to *Table 1926* for details.

Address: 0x63C Access: User read/write, Supervisor read, Test read

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	SAR_ADC_12BIT_0_STAT	SAR_ADC_12BIT_2_STAT	0	0	0	0	0	0	0	0	0	0	0	SAR_ADC_10BIT_STDBY_STAT	0	SAR_ADC_12BIT_B_STAT
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	PSI5_0_STAT	0	0	0	FLEXRAY_0_STAT	0	0	DSPI_LP_STAT	PCM_1_STAT	0	IIC_0_STAT	IIC_2_STAT	DSPI_0_STAT	DSPI_2_STAT	DSPI_4_STAT	DSPI_6_STAT
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1962. Peripheral Reset Status Register 3 (RGM_PSTAT3)

Table 1926. RGM_PSTAT3 register field descriptions

Field	Description
0 SAR_ADC_12BIT_0_STAT	SAR_ADC_12BIT_0 reset status 0 peripheral is not in reset 1 peripheral is in reset
1 SAR_ADC_12BIT_2_STAT	SAR_ADC_12BIT_2 reset status 0 peripheral is not in reset 1 peripheral is in reset
13 SAR_ADC_10BIT_STDBY_STAT	SAR_ADC_10BIT_STDBY reset status 0 peripheral is not in reset 1 peripheral is in reset
15 SAR_ADC_12BIT_B_STAT	SAR_ADC_12BIT_B reset status 0 peripheral is not in reset 1 peripheral is in reset
16 PSI5_0_STAT	PSI5_0 reset status 0 peripheral is not in reset 1 peripheral is in reset
20 FLEXRAY_0_STAT	FLEXRAY_0 reset status 0 peripheral is not in reset 1 peripheral is in reset
23 DSPI_LP_STAT	DSPI_LP reset status 0 peripheral is not in reset 1 peripheral is in reset

Table 1926. RGM_PSTAT3 register field descriptions (continued)

Field	Description
24 PCM_1_STAT	PCM_1 reset status 0 peripheral is not in reset 1 peripheral is in reset
26 IIC_0_STAT	IIC_0 reset status 0 peripheral is not in reset 1 peripheral is in reset
27 IIC_2_STAT	IIC_2 reset status 0 peripheral is not in reset 1 peripheral is in reset
28 DSPI_0_STAT	DSPI_0 reset status 0 peripheral is not in reset 1 peripheral is in reset
29 DSPI_2_STAT	DSPI_2 reset status 0 peripheral is not in reset 1 peripheral is in reset
30 DSPI_4_STAT	DSPI_4 reset status 0 peripheral is not in reset 1 peripheral is in reset
31 DSPI_6_STAT	DSPI_6 reset status 0 peripheral is not in reset 1 peripheral is in reset

59.3.1.24 Peripheral Reset Status Register 4 (RGM_PSTAT4)

This register provides the current reset status for various peripherals. It can be accessed in read only in all modes. Refer to *Table 1927* for details.

Address: 0x640 Access: User read/write, Supervisor read, Test read

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	PIT_1_STAT	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	SAR_ADC_12BIT_0_SEQ_STAT	SAR_ADC_12BIT_2_SEQ_STAT	SAR_ADC_12BIT_1_SEQ_STAT	SAR_ADC_12BIT_3_SEQ_STAT	0	0	0	0	0	0	0	0	0	SAR_ADC_10BIT_STDBY_SEQ_STAT	SAR_ADC_12BIT_B_SEQ_STAT	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1963. Peripheral Reset Status Register 4 (RGM_PSTAT4)

Table 1927. RGM_PSTAT4 register field descriptions

Field	Description
1 PIT_1_STAT	PIT_1 reset status 0 peripheral is not in reset 1 peripheral is in reset
16 SAR_ADC_12BIT_0_SEQ_STAT	SAR_ADC_12BIT_0_SEQ reset status 0 peripheral is not in reset 1 peripheral is in reset
17 SAR_ADC_12BIT_2_SEQ_STAT	SAR_ADC_12BIT_2_SEQ reset status 0 peripheral is not in reset 1 peripheral is in reset
18 SAR_ADC_12BIT_1_SEQ_STAT	SAR_ADC_12BIT_1_SEQ reset status 0 peripheral is not in reset 1 peripheral is in reset
19 SAR_ADC_12BIT_3_SEQ_STAT	SAR_ADC_12BIT_3_SEQ reset status 0 peripheral is not in reset 1 peripheral is in reset

Table 1927. RGM_PSTAT4 register field descriptions (continued)

Field	Description
29 SAR_ADC_10BIT_STDBY_SEQ_STAT	SAR_ADC_10BIT_STDBY_SEQ reset status 0 peripheral is not in reset 1 peripheral is in reset
30 SAR_ADC_12BIT_B_SEQ_STAT	SAR_ADC_12BIT_B_SEQ reset status 0 peripheral is not in reset 1 peripheral is in reset

59.3.1.25 Peripheral Reset Status Register 5 (RGM_PSTAT5)

This register provides the current reset status for various peripherals. It can be accessed in read only in all modes. Refer to *Table 1928* for details.

Address: 0x644 Access: User read/write, Supervisor read, Test read

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	M_CAN_1_SUB_2_STAT	M_CAN_2_SUB_2_STAT	M_CAN_3_SUB_2_STAT	M_CAN_4_SUB_2_STAT	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	GST_STAT	0	FCCU_STAT	0	0	CRC_1_STAT	CRC_2_STAT	DMAMUX_3_1_STAT	DMAMUX_4_STAT	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1964. Peripheral Reset Status Register 5 (RGM_PSTAT5)

Table 1928. RGM_PSTAT5 register field descriptions

Field	Description
3 M_CAN_1_SUB_2_STAT	M_CAN_1_SUB_2 reset status 0 peripheral is not in reset 1 peripheral is in reset
4 M_CAN_2_SUB_2_STAT	M_CAN_2_SUB_2 reset status 0 peripheral is not in reset 1 peripheral is in reset

Table 1928. RGM_PSTAT5 register field descriptions (continued)

Field	Description
5 M_CAN_3_SUB_2_STAT	M_CAN_3_SUB_2 reset status 0 peripheral is not in reset 1 peripheral is in reset
6 M_CAN_4_SUB_2_STAT	M_CAN_4_SUB_2 reset status 0 peripheral is not in reset 1 peripheral is in reset
20 GST_STAT	GST reset status 0 peripheral is not in reset 1 peripheral is in reset
22 FCCU_STAT	FCCU reset status 0 peripheral is not in reset 1 peripheral is in reset
25 CRC_1_STAT	CRC_1 reset status 0 peripheral is not in reset 1 peripheral is in reset
26 CRC_2_STAT	CRC_2 reset status 0 peripheral is not in reset 1 peripheral is in reset
27 DMAMUX_3_1_STAT	DMAMUX_3_1 reset status 0 peripheral is not in reset 1 peripheral is in reset
28 DMAMUX_4_STAT	DMAMUX_4 reset status 0 peripheral is not in reset 1 peripheral is in reset

59.3.1.26 Peripheral Reset Status Register 6 (RGM_PSTAT6)

This register provides the current reset status for various peripherals. It can be accessed in read only in all modes. Refer to *Table 1929* for details.

Address: 0x648 Access: User read/write, Supervisor read, Test read

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	DSPI_9_STAT	0	0	LINFLEXD_1_STAT	LINFLEXD_3_STAT	LINFLEXD_5_STAT	LINFLEXD_7_STAT	LINFLEXD_9_STAT	LINFLEXD_11_STAT	LINFLEXD_13_STAT	LINFLEXD_15_STAT	LINFLEXD_17_STAT	LINFLEXD_19_STAT	LINFLEXD_21_STAT	LINFLEXD_23_STAT	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	CAN_RAM_SUB_1_CTR_STAT	0	0	0	M_CAN_1_SUB_1_STAT	M_CAN_2_SUB_1_STAT	M_CAN_3_SUB_1_STAT	M_CAN_4_SUB_1_STAT	0	0	CAN_RAM_SUB_2_CTR_STAT
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1965. Peripheral Reset Status Register 6 (RGM_PSTAT6)

Table 1929. RGM_PSTAT6 register field descriptions

Field	Description
0 DSPI_9_STAT	DSPI_9 reset status 0 peripheral is not in reset 1 peripheral is in reset
3 LINFLEXD_1_STAT	LINFLEXD_1 reset status 0 peripheral is not in reset 1 peripheral is in reset
4 LINFLEXD_3_STAT	LINFLEXD_3 reset status 0 peripheral is not in reset 1 peripheral is in reset
5 LINFLEXD_5_STAT	LINFLEXD_5 reset status 0 peripheral is not in reset 1 peripheral is in reset
6 LINFLEXD_7_STAT	LINFLEXD_7 reset status 0 peripheral is not in reset 1 peripheral is in reset
7 LINFLEXD_9_STAT	LINFLEXD_9 reset status 0 peripheral is not in reset 1 peripheral is in reset

Table 1929. RGM_PSTAT6 register field descriptions (continued)

Field	Description
8 LINFLEXD_11_STAT	LINFLEXD_11 reset status 0 peripheral is not in reset 1 peripheral is in reset
9 LINFLEXD_13_STAT	LINFLEXD_13 reset status 0 peripheral is not in reset 1 peripheral is in reset
10 LINFLEXD_15_STAT	LINFLEXD_15 reset status 0 peripheral is not in reset 1 peripheral is in reset
11 LINFLEXD_17_STAT	LINFLEXD_17 reset status 0 peripheral is not in reset 1 peripheral is in reset
12 LINFLEXD_19_STAT	LINFLEXD_19 reset status 0 peripheral is not in reset 1 peripheral is in reset
13 LINFLEXD_21_STAT	LINFLEXD_21 reset status 0 peripheral is not in reset 1 peripheral is in reset
14 LINFLEXD_23_STAT	LINFLEXD_23 reset status 0 peripheral is not in reset 1 peripheral is in reset
21 CAN_RAM_SUB_1_ CTR_STAT	CAN_RAM_SUB_1_CTR reset status 0 peripheral is not in reset 1 peripheral is in reset
25 M_CAN_1_SUB_1_STAT	M_CAN_1_SUB_1 reset status 0 peripheral is not in reset 1 peripheral is in reset
26 M_CAN_2_SUB_1_STAT	M_CAN_2_SUB_1 reset status 0 peripheral is not in reset 1 peripheral is in reset
27 M_CAN_3_SUB_1_STAT	M_CAN_3_SUB_1 reset status 0 peripheral is not in reset 1 peripheral is in reset
28 M_CAN_4_SUB_1_STAT	M_CAN_4_SUB_1 reset status 0 peripheral is not in reset 1 peripheral is in reset
31 CAN_RAM_SUB_2 _CTR_STAT	CAN_RAM_SUB_2_CTR reset status 0 peripheral is not in reset 1 peripheral is in reset

59.3.1.27 Peripheral Reset Status Register 7 (RGM_PSTAT7)

This register provides the current reset status for various peripherals. It can be accessed in read only in all modes. Refer to *Table 1930* for details.

Address: 0x64C Access: User read/write, Supervisor read, Test read

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	SAR_ADC_12BIT_1_STAT	SAR_ADC_12BIT_3_STAT	0	0	0	0	0	0	0	0	0	0	BODY_CTU_0_STAT	STDBY_CTU_0_STAT	EMIOS_0_STAT	EMIOS_1_STAT
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	PSI5_1_STAT	EMIOS_2_STAT	0	0	0	ETHERNET_0_STAT	ETHERNET_1_STAT	0	0	0	IIC_1_STAT	IIC_3_STAT	DSPI_1_STAT	DSPI_3_STAT	DSPI_5_STAT	DSPI_7_STAT
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1966. Peripheral Reset Status Register 7 (RGM_PSTAT7)

Table 1930. RGM_PSTAT7 register field descriptions

Field	Description
0 SAR_ADC_12BIT_1_STAT	SAR_ADC_12BIT_1 reset status 0 peripheral is not in reset 1 peripheral is in reset
1 SAR_ADC_12BIT_3_STAT	SAR_ADC_12BIT_3 reset status 0 peripheral is not in reset 1 peripheral is in reset
12 BODY_CTU_0_STAT	BODY_CTU_0 reset status 0 peripheral is not in reset 1 peripheral is in reset
13 STDBY_CTU_0_STAT	STDBY_CTU_0 reset status 0 peripheral is not in reset 1 peripheral is in reset
14 EMIOS_0_STAT	EMIOS_0 reset status 0 peripheral is not in reset 1 peripheral is in reset
15 EMIOS_1_STAT	EMIOS_1 reset status 0 peripheral is not in reset 1 peripheral is in reset

Table 1930. RGM_PSTAT7 register field descriptions (continued)

Field	Description
16 PSI5_1_STAT	PSI5_1 reset status 0 peripheral is not in reset 1 peripheral is in reset
17 EMIOS_2_STAT	EMIOS_2 reset status 0 peripheral is not in reset 1 peripheral is in reset
21 ETHERNET_0_STAT	ETHERNET_0 reset status 0 peripheral is not in reset 1 peripheral is in reset
22 ETHERNET_1_STAT	ETHERNET_1 reset status 0 peripheral is not in reset 1 peripheral is in reset
26 IIC_1_STAT	IIC_1 reset status 0 peripheral is not in reset 1 peripheral is in reset
27 IIC_3_STAT	IIC_3 reset status 0 peripheral is not in reset 1 peripheral is in reset
28 DSPI_1_STAT	DSPI_1 reset status 0 peripheral is not in reset 1 peripheral is in reset
29 DSPI_3_STAT	DSPI_3 reset status 0 peripheral is not in reset 1 peripheral is in reset
30 DSPI_5_STAT	DSPI_5 reset status 0 peripheral is not in reset 1 peripheral is in reset
31 DSPI_7_STAT	DSPI_7 reset status 0 peripheral is not in reset 1 peripheral is in reset

59.4 Functional description

59.4.1 Reset state machine

The main role of the MC_RGM is the generation of the reset sequence which ensures that the correct parts of the chip are reset based on the reset source event. This is summarized in *Table 1931*.

Table 1931. MC_RGM reset implications

Source	What Gets Reset	External Reset Assertion(1)
power-on reset	all executes a start-up self test if enabled	yes
'destructive' resets	all except some clock/reset management executes a start-up self test if enabled	yes
long external reset	all except some clock/reset management and debug executes a start-up self test if enabled	programmable(2)
long external and long 'functional' resets	all except some clock/reset management, STCU, FCCU, and debug	programmable(2)
shortened 'functional' resets(3)	flip-flops except some clock/reset management, STCU, FCCU, and debug	programmable(2)


1. 'external reset assertion' means that the ESR0 pin is asserted by the MC_RGM from the start of the reset sequence until the end of reset PHASE3.
2. the assertion of the external reset is controlled via the RGM_FBRE register.
3. the short sequence is enabled via the RGM_FESS register.

Note: JTAG logic has its own independent reset control and is not controlled by the MC_RGM in any way.

The reset sequence is comprised of five phases managed by a state machine, which ensures that all phases are correctly processed through waiting for a minimum duration and until all processes that need to occur during that phase have been completed before proceeding to the next phase.

The state machine used to produce the reset sequence is shown in *Figure 1967*.

Figure 1967. MC_RGM state machine



59.4.1.1 PHASE0 Phase

This phase is entered immediately from any phase on a power-on or enabled ‘destructive’ reset event. The reset state machine exits PHASE0 and enters PHASE1 on verification of the following:

- all enabled ‘destructive’ resets have been processed
- all processes that need to be done in PHASE0 are completed
  - PMC and 16 MHz internal RC oscillator stabilization
- a minimum of three 16 MHz internal RC oscillator clock cycles have elapsed since power-up completion and the last enabled ‘destructive’ reset event
- the ‘destructive’ reset escalator counter has not reached the value in the RGM_DRET[DRET] field

59.4.1.2 PHASE1 phase

This phase is entered either on exit from PHASE0 or immediately from PHASE2, PHASE3, or IDLE on a non-masked external or ‘functional’ reset event if it has not been configured to trigger a ‘short’ sequence. The reset state machine exits PHASE1 and enters PHASE2 on verification of the following:

- all enabled, non-shortened ‘functional’ resets have been processed
- a minimum of three hundred and fifty 16 MHz internal RC oscillator clock cycles have elapsed since the last enabled external or non-shortened ‘functional’ reset event

59.4.1.3 PHASE2 phase

This phase is entered on exit from PHASE1. The reset state machine exits PHASE2 and enters PHASE3 on verification of the following:

- all processes that need to be done in PHASE2 are completed
  - flash initialization
- a minimum of eight 16 MHz internal RC oscillator clock cycles have elapsed since entering PHASE2

59.4.1.4 PHASE3 phase

This phase is entered either on exit from PHASE2 or immediately from IDLE on an enabled, shortened ‘functional’ reset event. The reset state machine exits PHASE3 and enters IDLE on verification of the following:

- all processes that need to be done in PHASE3 are completed
  - trimming, start-up self test configuration, and FCCU initialization
- a minimum of forty 16 MHz internal RC oscillator clock cycles have elapsed since the last enabled, shortened ‘functional’ reset event
- PORST is not asserted, except if a start-up self test is to be executed on exit of the current reset sequence

59.4.1.5 IDLE phase

This is the final phase and is entered on exit from PHASE3. When this phase is reached, the MC_RGM releases control of the system to the platform and waits for new reset events that can trigger a reset sequence.

59.4.2 ‘Destructive’ resets

A ‘destructive’ reset indicates that an event has occurred after which critical register or memory content can no longer be guaranteed. Exceptions to the latter are the software ‘destructive’ reset and the external power-on reset which do allow the memory content to be preserved if the chip is configured to not execute a self-test on power-on, ‘destructive’, and external resets.

The status flag associated with a given ‘destructive’ reset event (RGM_DES.F_<destructive reset> bit) is set when the ‘destructive’ reset is asserted and the power-on reset is not asserted. It is possible for multiple status bits to be set simultaneously, and it is software’s responsibility to determine which reset source is the most critical for the application.

A given ‘destructive’ reset can be optionally disabled by writing bit RGM_DERD.D_<destructive reset>.

Note: The RGM_DERD register can be written only once between two ‘destructive’ reset events.

The chip’s low-voltage detector threshold ensures that, when 'destructive' voltage out of range (LVD or HVD, or both) is enabled, the supply is sufficient to have the ‘destructive’ event correctly propagated through the digital logic. Therefore, if a given ‘destructive’ reset is enabled, the MC_RGM ensures that the associated reset event will be correctly triggered to the full system. However, if the given ‘destructive’ reset is disabled and the voltage goes below the digital functional threshold, functionality can no longer be ensured, and the reset may or may not be asserted.

An enabled ‘destructive’ reset will trigger a reset sequence starting from the beginning of PHASE0.

59.4.2.1 External power-on reset: PORST

The bidirectional external power-on reset pin PORST is a special case ‘destructive’ reset.

The detection of a falling edge on PORST will start the reset sequence.

The chip asserts PORST if the reset sequence was triggered by one of the following:

- a power-on reset
- a ‘destructive’ reset event

In this case, PORST is asserted until the end of PHASE0.

The PORST input is disabled immediately as of the PORST output being asserted in order to prevent a falling edge from being detected while the pin is being driven from the chip. The input is then re-enabled 4 us after the PORST output stops being driven by the chip in order to allow the pull-up on the pin to take effect.

In addition, the reset sequence is not exited into application until PORST is no longer driven low from off-chip. In the case the chip is configured to execute a self-test on power-on, ‘destructive’, and external resets, this is the exit of PHASE3 after self test execution has completed.

59.4.3 External reset

59.4.3.1 ESR1 Input External reset

PA[4] can be configured as ESR1 input external reset through WKPU registers (refer to *Figure 24: NMI block diagram SPC58xHx*).

The status flag associated with the external reset falling edge event (RGM_FES.F_ESR1 bit) is set when the external reset is asserted and the power-on reset is not asserted.

Note: The RGM_FERD register can be written only once between two 'destructive' reset events.

Reset Generation Module (MC_RGM): An enabled external reset will normally trigger a reset sequence starting from the beginning of PHASE1. Nevertheless, the RGM_FESS register enables the further configuring of the reset sequence triggered by the external reset. When RGM_FESS.SS_ESR1 is set, the external reset will trigger a reset sequence starting directly from the beginning of PHASE3, skipping PHASE1 and PHASE2. This can be useful especially when an external reset should not reset the Flash memory.

59.4.3.2 ESR0 Output External reset

PC[1] can be configured as ESR0 output external reset by programming the DCF Record ESR0_CONFIG.

The MC_RGM may assert the external reset ESR0 if the reset sequence was triggered by one of the following:

- a power-on reset
- a 'destructive' reset event
- an ESR1 external reset event if configured via the RGM_FBRE register to assert the external reset ESR0
- a 'functional' reset event configured via the RGM_FBRE register to assert the external reset ESR0

In this case, ESR0 is asserted until all conditions for exiting PHASE3 have been met.

59.4.4 ‘Functional’ resets

A ‘functional’ reset indicates that an event has occurred after which it can be guaranteed that critical register and memory content are still intact.

The status flag associated with a given ‘functional’ reset event (RGM_FES.F_<functional reset> bit) is set when the ‘functional’ reset is asserted and the power-on reset is not asserted. It is possible for multiple status bits to be set simultaneously, and it is software’s responsibility to determine which reset source is the most critical for the application.

A given ‘functional’ reset can be optionally disabled by software writing bit RGM_FERD.D_<functional reset>.

Note: The RGM_FERD register can be written only once between two power-on reset events.

An enabled ‘functional’ reset will normally trigger a reset sequence starting from the beginning of PHASE1. Nevertheless, the RGM_FESS register enables the further configuring of the reset sequence triggered by a ‘functional’ reset. When RGM_FESS.SS_<functional reset> is set, the associated ‘functional’ reset will trigger a reset sequence starting directly from the beginning of PHASE3, skipping PHASE1 and

PHASE2. This can be useful especially in case a ‘functional’ reset should not reset the flash memory module.

Refer to *Chapter 64: Mode Entry Module (MC_ME)*, for details on the STANDBY0 and DRUN modes.

59.4.5 Alternate event generation

The MC_RGM provides alternative events to be generated on reset source assertion. When a reset source is asserted, the MC_RGM normally enters the reset sequence. Alternatively, it is possible for some reset source events to be converted from a reset to either a SAFE mode request issued to the MC_ME or to an interrupt request issued to the core.

Alternate event selection for a given reset source is made via the RGM_DERD/FERD and RGM_DEAR/FEAR registers as shown in *Table 1932*.

Table 1932. MC_RGM alternate event selection

RGM_DERD/FERD bit value	RGM_DEAR/FEAR bit value	Generated event
0	X	reset
1	0	SAFE mode request
1	1	interrupt request

The alternate event is cleared by deasserting the source of the request (that is at the reset source that caused the alternate request) and also clearing the appropriate RGM_DES/FES status bit.

Note: SAFE mode requests are generated regardless of whether the system clock is running. Interrupt requests are generated with the system clock, and therefore, if the system clock was disabled at the time of the event, the interrupt request is not asserted until the system clock is re-enabled.

If a masked ‘destructive’ reset event which is configured to generate a SAFE mode/interrupt request occurs during PHASE0, it is ignored, and the MC_RGM will not send any safe mode/interrupt request to the MC_ME.

If a masked ‘functional’ reset event which is configured to generate a SAFE mode/interrupt request occurs during PHASE1, it is ignored, and the MC_RGM will not send any safe mode/interrupt request to the MC_ME.

59.4.6 ‘Functional’ reset escalation

‘Functional’ reset escalation can be used to generate a ‘destructive’ reset if a number of ‘functional’ or external resets has occurred between software writes to the RGM_FRET register. This function is enabled by writing a non-zero value to the FRET field of this register.

Once ‘functional’ reset escalation has been enabled, the MC_RGM increases a counter on each ‘functional’ or external reset which causes a reset sequence to be initiated (that is entrance into PHASE1 or PHASE3 from the IDLE phase). This counter is cleared on a write of any value to the RGM_FRET register and on any power-on or ‘destructive’ reset. If the counter reaches the value in the RGM_FRET register’s FRET field, the MC_RGM starts a reset sequence at PHASE0 and asserts the F_EDR bit in the RGM_DES register.

59.4.7 'Destructive' reset escalation

'Destructive' reset escalation can be used to keep the chip in the reset state until a new power-on triggers a reset sequence if a number of 'destructive' resets has occurred between software writes to the RGM_DRET register. This function is enabled by writing a non-zero value to the DRET field of this register.

Once 'destructive' reset escalation has been enabled, the MC_RGM increases a counter on each 'destructive' reset[z] which causes a reset sequence to be initiated (that is entrance into PHASE0 from the IDLE phase) or an ongoing reset sequence to restart (that is entrance into PHASE0 from PHASE1, PHASE2, or PHASE3). This counter is cleared on a write of any value to the RGM_DRET register and on any power-on reset. If the counter reaches the value in the RGM_DRET register's DRET field, the MC_RGM enters reset PHASE0 and stays there until the next power-on reset occurs.

59.4.8 Individual peripheral resets

A peripheral may be reset individually without resetting the rest of the chip by setting the appropriate bit in the RGM_PRST*n* registers. However, in order to prevent unexpected behavior by the chip, the following sequence must be observed by software.

1. Disable the peripheral that is to be reset via the MC_ME (Refer to the MC_ME chapter for details).
2. Wait for the mode change to complete.
3. Set the bit corresponding to the peripheral in the RGM_PRST*n* registers.
4. Wait until the bit corresponding to the peripheral in the RGM_PSTAT*n* registers is set.
5. Clear the bit corresponding to the peripheral in the RGM_PRST*n* registers.
6. Wait until the bit corresponding to the peripheral in the RGM_PSTAT*n* registers is cleared.

The peripheral can be kept in reset indefinitely by not executing steps *5* and *6*. After the completion of step *6*, the peripheral can be enabled again via the MC_ME.

z. Only exception is the external power-on reset pin PORST that does not affect the increase of counter.

60 Boot Assist Flash (BAF)

60.1 Introduction

The BAF code is programmed by ST. The two main tasks of BAF are to provide a serial bootloader feature and to search for the application entry point.
For details regarding how the BAF code is executed, refer to *Chapter 8: Reset and Boot*.

The BAF is executed via the IRCOSC as clock source.

The MCU is booted through a collaboration of several blocks, hardware and firmware. The first boot phases are performed by a state machine inside the System Status and Configuration Module (SSCM). Once completed, the SSCM sends a reset vector to the HW boot core of the device pointing into the Boot Assist Flash (BAF).

The BAF code then checks the life cycle of the device. When the Life Cycle is set to FAIL_ANALYSIS, the BAF code shall check the UOPS[BAF_FA] bit inside SSCM as described in *Chapter 61: System Status and Configuration Module (SSCM)*. This bit mirrors the bit 31 of the UTEST_Miscellaneous_2 DCF. It tells whether the BAF shall stay in an endless loop or not when the Life Cycle is set to FAIL_ANALYSIS. In case the DCF is not programmed, the bit shall be 0 (refer to *Figure 1968*). Otherwise, it searches for a boot header and boots the application code in internal flash memory.

If no boot header is found in internal flash memory, it downloads application code serially using the LINFlexD module or the M_CAN module. The package pins used by LINFlexDs are the same pins used by the M_CAN modules. Hence, the external PHY can be either LIN or CAN (refer to *Section 60.3.9* for configuration details).

60.2 Memory map

For the BAF location in flash, refer to the Embedded memories chapter. The BAF block base address is 0x0040_4000. It is one time programmable (OTP) and is programmed during factory test. The address space and memory used by the BAF code are shown in *Table 1933*.

Note: The BAF Flash block is assigned as OTP and it is protected from programming by a bit in the PASS LOCK0 registers; but the BAF Flash block can further be protected from programming by an external hardware pin. If the Hardware Interlock feature is enabled, while this pin is logic '0' the BAF Flash block can not be programmed.

Table 1933. BAF memory organization

BAF Component	Address
BAF image header	0x0040_4000
BAF code entry point	0x0040_4100
BAF data area and stack	0x5280_0000–0x5280_0603

60.2.1 BAF image header

BAF image contains a 256-byte header starting from address 0x0040_4000. The BAF header is explained in *Table 1934*.

Table 1934. BAF image header

Address offset	Size (bits)	Field description
0x0000	32	SSCM boot record tag
0x0004	32	BAF start address
0x0008	32	BAF version number
0x000C–0x000F	Reserved	
0x0010	32	Part Clock Jitter Activation Constant
0x0014	32	Clock Jitter Activation Constant
0x0018–0x00FF	Reserved	

60.2.1.1 BAF image version

The BAF version is a 32-bit field in the image header starting at address 0x0040_4000. The 32-bit field is explained in *Table 1935*.

Table 1935. BAF image version

Field	Description
0:7	Major Number: This field contains the major version number for the BAF image
8:15	Minor Number: This field contains the minor version number for the BAF image
16:31	Reserved

60.2.1.2 Clock Jitter Activation constant

The Clock Jitter Activation constant is a 32-bit flag, but the smallest element in flash that can be programmed is 64 bits, so the first 32 bits are reserved to allow programming of this constant. This 32-bit flag can be programmed by the customer and is used to activate the Clock Jitter feature that adds clock edge jitter to the baud rate clocks of several communications modules.As part of the BAF startup procedure, BAF copies this constant from flash to the PASS Clock Jitter Enable Register.

Table 1936. BAF Clock Jitter Activation Constant

Field	Description
0:31	Clock Jitter Activation Constant. The initial state of production disable flag is erased - 0xFFFF_FFFF. This equates to NO clock jitter.

60.3 Functional description

A functional description of the BAF modes is contained in the following sections.

60.3.1 Boot modes

Depending on the state and the content of its flash memory, the device can enter one of these different boot modes.

- Application code execution

  If the internal flash contains application code with a valid boot header, the application is executed.

- Serial boot

  If no valid boot header is found and the current life cycle phase of the device is less than Infield, an attempt is made to download the application by a serial protocol using the LINFlexD modules or M_CAN modules. The downloaded code is then executed by the boot CPU.

- Static mode

  The device enters power safe mode and waits for an external reset.

60.3.2 Device initialization


The BAF performs a minimal initialization of core registers and clocks required to enter the above described boot modes, then attempts to interact with the Hardware Security Module (HSM) in the following way:

- HSM: If the HSM is enabled and the “wait for HSM” flag is present, then the boot core waits for the HSM to become ready.
- BAF sets up the exception vector table to catch machine check exceptions, which may occur if there are any uncorrectable ECC errors. In the event of an uncorrectable ECC error, the BAF issues a destructive reset from the machine check exception handler if the exception is due to the reading of instructions from the BAF region. If an exception occurs during reading of the Boot header, the BAF ignores the ECC error and jumps to next boot header. If an ECC error occurs during reading of D-MEM, the BAF will still issue a destructive reset. BAF programs the Mode Entry module’s MC_ME_MCTL[TARGET_MODE] to issue a destructive reset.
- BAF uses DMEM memory area of the boot CPU as in *Table 1933: BAF memory organization* for its stack, data and any code that executes from volatile memory. During the BAF start-up procedure, it initializes this section of memory so that there is no ECC error when BAF accesses this memory area.
- The memory area of the BAF is protected from execution for functional safety considerations. This is achieved by disabling BAF execution in PFLASH control register3 (PFLASHC_PFCR3[BAF_DIS]). Finally a mode change (from DRUN to DRUN again) is requested from Mode Entry module to activate the new core configuration. At this point the BAF has finished its operation.

60.3.3 Flow of control

Figure 1968 shows the overall flow of control in the BAF. The individual steps are explained in the following sections.

Figure 1968. Flow of control



60.3.4 Optionally wait for HSM

If the HSM is enabled (SSCM_UOPS[HSE] = 1), the boot core will need to wait for the HSM to become ready (SSCM_UOPS[HSB = 1]). The core then polls the HSM until a ready flag is set. Both SSCM registers can be set by a DCF record. The boot core polls the HSM to HOST FLAGS register (HSM_HSM2HTF) until its least significant bit is set. The boot core also services the watchdog while polling the HSM_HSM2HTF register. This is just in case the HSM is not ready in 16 ms, servicing the watchdog prevents the system going to reset.

60.3.5 Initialization of BAF DCF clients

60.3.5.1 ‘Soft’ DCF clients

DCF clients are 32-bit hardware registers that are written by the SSCM during reset with data that is stored in DCF record format in UTEST region of flash memory. These DCF records are used to configure module registers, and select device operating modes.

The BAF extends the DCF record concept by implementing soft DCF clients. The 64-bit DCF records include:

- 32 bits of data
- 15-bit chip select field (selects the module which implements the DCF clients)
- 15-bit address field (selects a specific DCF client within the selected module)
- Parity bit (not used with UTEST DCF records)
- Stop bit (to indicate the end of DCF record has been reached)

As part of its execution flow, BAF searches through the list of DCF records in UTEST flash to determine if any of the records are to be processed by BAF.

The search starts at one of two addresses: either the start address of DCF records in UTEST (DCF Start Record), or the address specified in UTEST (Soft DCF Record Start Address). If either of the two least significant bits of the 32-bit address stored at the Soft DCF Record Start Address is set, the default start address at the DCF Start Record is used. If the two least significant bits are clear, this 32-bit value is assumed to be the start address of the search.

The default setting of the two least significant bits is 11b (erased value of flash memory is 0xFFFF_FFFF). A user may intentionally program a dummy address with the least two significant bits set in order to disable the search for an alternate address (as the UTEST block is OTP). Valid search start address must start on a 4-byte boundary.

The DCF record search finishes when a DCF record is read with a STOP bit set. The STOP bit may be set because that memory location is not programmed yet (so the list can be added to) or it can be intentionally programmed STOP record to indicate that no more records are added to the list. BAF does not execute the DCF record with STOP bit set. BAF parses the STOP bit before parsing the rest of the records.

BAF uses Chip Select 14 (CS14) for BAF DCF clients. For records with CS14 asserted, the BAF uses the address field (address[14:0]) in DCF records to determine how to process the 32-bits of data. The soft DCF clients programmed by BAF is listed in *Table 1937*.

The DCF clients which are used for initialization of security watchdog are explained in *Section 60.3.5.2: Security watchdog configuration*.

A group of four Soft DCF clients is used to provide a mechanism to write configuration information to address locations. The first DCF client receive 32-bit address information. The next three DCF Clients receive the data that is to be written to the address contained in the first client. The three data clients allow 32-, 16- and 8-bit data to be written to the address in the first client. These four clients can be accessed repeatedly to write whole string of data to memory.

Another soft DCF client as stated in *Table 1937* provides a simple callback feature. The soft DCF record data contains the start address of a subroutine that the BAF calls before it starts searching for the host boot header and exits to customer application code. The callback routine can reside within the BAF or UTEST blocks only. The callback DCF client can be accessed repeatedly in order to execute a callback sequence.

The serial boot DCF client provides a mechanism using which application can inform BAF to perform serial boot or boot from internal flash. Details can be viewed in *Section 60.3.5.6: SER_BOOT_CBACK – BAF serial boot DCF client*.

Table 1937. BAF DCF client list

Address (hex)	Name	Label	Description
0x0000	Security Watchdog Control Register	SEC_SWT_CR	Data to write to SWT Control Register
0x0001	Security watchdog Time out register	SEC_SWT_TO	Security watchdog counter value
0x0002	Security watchdog service address	SEC_IAC8	Instruction Address compare register value - Code present at this address services the watchdog.
0x0003	Security watchdog CPU select	SEC_SWT_CPU	Determines which CPU is to use the security watchdog
0x0004–0x01FF	Reserved		
0x0200	Address	ADDR	The address to which DATAX is written
0x0201	32-bit Data	DATA32	The 32-bit data that is written to ADDR
0x0202	16-bit Data	DATA16	The 16-bit data that is written to ADDR
0x0203	8-bit Data	DATA8	The 8-bit data that is written to ADDR
0x0204–0x020F	Reserved		
0x0210	Callback Address	CALLBACK	The address of a callback function
0x0211	Serial boot Callback Address	SER_BOOT_CBACK	The address of serial boot callback function
0x0212–0x0213	Reserved		Reserved for future use.
0x0214	Reserved		Reserved for future use.
0x0215–0x7FFF	Reserved		Reserved for future use.

Note: BAF boots with a watchdog timeout window set to 16ms. Parsing more and more DCF Records may increase boot time. But it should be taken care that number of DCF records should not be very high as it can cause watchdog window timeout.

60.3.5.2 Security watchdog configuration

BAF initializes the security watchdog before it jumps to the HOST CPU application. BAF implements four DCF clients for security watchdog initialization. BAF parses the DCF records and looks for configuration data to be used to program the security watchdog registers. BAF first collects all information required to program the security watchdog from DCF records and then program the security watchdog registers. BAF configures only SWT2 as security watchdog for the CPU2 core. Configuration of the Security watchdog for other cores has to be performed by the application running on that core as BAF cannot program other core's IAC8 register. Security watchdog detailed configuration steps are explained in the section below.

60.3.5.2.1 Security Watchdog Control Register (SEC_SWT_CR)

BAF parses the DCF records. If BAF finds a record with CS14 set and address field as 0x0000 while parsing, BAF programs the DCF client "Security watchdog control register"

with the 32-bit value present in the DATA section of the DCF records. Once written, any subsequent writes to this DCF Client are ignored by BAF.

60.3.5.2.2 Security Watchdog TImeout (SEC_SWT_TO)

The BAF parses the DCF records. While parsing, if the BAF finds a DCF record with CS14 set and address field as 0001h, the BAF programs the security watchdog timeout DCF Clients. This is the security watchdog timeout register. The BAF checks the value obtained from DCF records. If the value yields a timeout greater than 30 seconds, then the BAF changes this value to 30 seconds. Once written, any subsequent writes to this DCF client are ignored.

60.3.5.2.3 Security Watchdog Service Address (SEC_IAC8)

BAF configures the security watchdog in ‘fixed address execution service mode’. In this mode, the watchdog is serviced by executing code at the address loaded into the designated IAC8 (Instruction Address Compare) register. If BAF finds a DCF record with CS14 set and address field as 0x0002 while parsing the DCF records, BAF programs the DCF clients for SEC_IAC8. This DCF client can only be written once. Subsequent writes are ignored.

Note: To program the core IAC8 special purpose register, the ownership of this register should be with software. If hardware has its ownership software will not be able to write to it using mtspr instruction.

60.3.5.2.4 Security Watchdog CPU select (SEC_SWT_CPU)

This DCF client indicates to BAF which CPU will use the security watchdog. BAF parses the DCF record and if it finds a record with CS14 set and address field set as 0003h, BAF programs this DCF client. This means that BAF uses the two least significant bits out of the 32-bit data in the DCF record to find the CPU number which will use the security watchdog. *Figure 1969* and *Table 1938* indicate the data layout for this client in the DCF record. This client is written once during reset. Subsequent writes are ignored.

Writing this client causes the BAF to configure the security watchdog based on data written to the three previous DCF clients. If any of the three previous DCF clients are not written, data is configured erroneously.

During normal BAF operation, SWT2 is configured to perform a conventional task watchdog function (cause reset if not regularly serviced). If the security watchdog is assigned to CPU2 (IOP), first SWT3 is configured to perform the watchdog function task. The timeout value, configuration, and current time is read from SWT2 and copied to SWT3. Then SWT2 is unlocked with current sequence and enabled as security watchdog.

DCF Client Address 0x0003




Figure 1969. SEC_SWT_CPU bit configuration

Table 1938. SEC_SWT_CPU field description

Field	Description
30:31 SC	These two bits select the CPU which will use the security watchdog. 00 Reserved 01 Reserved 10 CPU2 (IOP) 11 Reserved

Note: BAF programs FCCU for enabling SWT2 and SWT3 as fault source and makes them hardware recoverable. This is done to ensure that fault latched in FCCU get cleared on reset and on next SWT timeout FCCU can again trigger reset. BAF does not clear the faults latched in FCCU as they can be of interest for application.

60.3.5.3 BAF DCF client - ADDRESS

BAF parses the DCF records. If BAF finds a DCF record with CS14 set and Address field as 0x0200 while parsing, BAF programs this DCF client. This client is written with a 32-bit address from the Data section of DCF record. This 32-bit address is used in conjunction with any one of the DATA32, DATA16 or DATA8 DCF Data clients. BAF does not immediately use the ADDRESS information, but it is stored and used later in conjunction with a DATAX DCF client (DATA32, DATA16 or DATA8). Then BAF writes the data to the address in memory specified by this ADDRESS DCF client.

The user can create a series of data writes to memory by programming a series of DCF records consisting of pairs of records. The first DCF record of the pair writes to ADDR to provide the address. The second DCF record of the pair writes to the DATA client (DATAX) to provide the data. Subsequent pairs of DCF records can be programmed to write to more memory locations. The number of pairs of DCF records that can be programmed is only limited by the amount UTEST space set aside for DCF records.




Figure 1970. BAF DCF ADDR client configuration

Table 1939. BAF DCF ADDR client description

Field	Description
0:31 ADDR	32-Bit Address DCF client This ADDRESS value is used in conjunction with a DATAX value. The BAF writes DATAX value to ADDRESS value in the memory space of the MCU.

60.3.5.4 BAF DCF client - DATAX

Caution: While using DATAX DCF records, it should be taken in account that BAF does not take care of ECC scheme and can generate ECC, if write is performed in memory locations which are protected by ECC and are not pre-initialized as required.

60.3.5.4.1 DATA32 – 32-bit data DCF client

BAF parses the DCF records. If BAF finds a record with CS14 set and address field set as 0x0201 while parsing, BAF programs this 32-bit DCF client. BAF takes the memory address provided by the ADDR client, masks the least significant 2 bits to ‘0’ (Only 32-bit aligned writes are supported) and writes this 32-bit data to the address.




Figure 1971. DATA32 DCF client configuration

Table 1940. DATA32 DCF client configuration

Field	Description
0:31 DATA	32-Bit DCF data

60.3.5.4.2 DATA16 – 16-bit data DCF client

BAF parses the DCF records. If BAF finds a record with CS14 set and address field set as 0x0202 while parsing, BAF programs this 16-bit DCF client. BAF takes the memory address provided by the ADDR client, masks the least significant bits to ‘0’ (Only 16-bit aligned writes are supported) and writes least significant 16-bit data to the address. Data in the 16 most significant bits are ignored.




Figure 1972. DATA16 DCF Client Configuration

Table 1941. DATA16 DCF client configuration

Field	Description
16:31 DATA	16-Bit DCF data

60.3.5.4.3 DATA8 – 8-bit DCF client

BAF parses the DCF records. If BAF finds a record with CS14 set and address field set as 0x0203 while parsing, BAF programs this 8-bit DCF client. BAF takes the memory address provided by the ADDR client, and writes least significant 8-bit data to the address. Data in the 24 most significant bits are ignored.




Figure 1973. DATA8 DCF Client Configuration

Table 1942. DATA8 DCF client configuration

Field	Description
24:31 DATA	8-Bit DCF data

60.3.5.5 CALLBACK – BAF callback DCF client

BAF parses the DCF records. If BAF finds a record with CS14 set and address field as 0x0210 while parsing, BAF programs this callback DCF client. This client is written with a 32-bit start address of a function which is invoked by BAF. The BAF code checks the start address is within the UTEST or within the BAF flash memory blocks, and then passes program flow to this address. If the address is found to be outside the UTEST and BAF flash memory blocks, no function call is executed. The callback is aborted and BAF moves on to the next DCF records. The function that is called is expected to comply with Embedded Application Binary Interface (EABI) for PowerPC found in Power Architecture web site and to terminate in an orderly manner. An incorrectly written function causes unpredictable operations in BAF. No parameters are passed to this function and no return value is expected.

Caution: Excessively long callback functions could cause the watchdog timer to time-out and cause a reset.

BAF executes the callback function as the DCF records are parsed. Therefore, several callback functions maybe executed by writing several DCF records that write to the callback DCF clients. The callback functions are executed in the same order as the DCF records.

60.3.5.6 SER_BOOT_CBACK – BAF serial boot DCF client

BAF parses the DCF records. If BAF finds a record with CS14 set and address field as 0x0211 while parsing, BAF programs this serial boot DCF client. This DCF client is written with a 32-bit start address of function which is invoked by BAF. The BAF code checks the start address is within UTEST or within the BAF flash memory block, and then passes program flow to this address. If the address is found to be outside the UTEST and BAF flash memory block, no function call is executed. The DCF client execution is aborted and BAF moves on to the next DCF record. The function that is called is expected to comply with Embedded Application Binary Interface (EABI) for PowerPC found in over Architecture web

site and to terminate in orderly manner. An incorrectly written function causes unpredictable operations in BAF. No parameters are passed to this function.

Warning: No parameters are passed to the function invoked by the BAF.Excessively long callback functions could cause the watchdog timer to time-out and cause a reset.

The serial boot callback function returns a char value. The returned value informs BAF if serial boot or normal internal flash boot should be executed (refer to *Table 1943* for details regarding return value).

Table 1943. Serial boot callback function return value definition

Return values	Description
0x00	Boot from internal flash using standard search for boot record (refer to 'Search boot header and boot options' in *Chapter 7: Device configuration*).
0x01	Serial boot using both M_CAN and LINFlexD (in UART mode) (refer to 'Search boot header and boot options' in *Chapter 7: Device configuration*). **Note:** Serial boot is conditioned by life cycle as described in *Figure 1968*

60.3.6 Production disable activation protocol and implementation

Module failure analysis is a standard requirement. But some OEMs have an additional requirement that upon entering failure analysis mode, the MCU operation is modified in such a way that the MCU can never be used in production ECU. The chosen operational modification for production disable is to apply clock jitters to can modules so that it prevents active communications with another can device on a can network. For detail regarding production disable refer to the PASS chapter.

The BAF maintains a 64-bit flag in BAF code flash region as explained in *Section 60.2.1.2: Clock Jitter Activation constant*. On every POR BAF copies the clock jitter activation constant from this flag to clock jitter enable register in PASS module to enable jitters on can baud clock. Default value of this flag is shown in *Section 60.2.1.2: Clock Jitter Activation constant*. Hence, jitter on the MCAN baud clock is disabled if the default value is used. To enable jitter on can clock the value of this flag should be modified to 0xFFFF_FFFE.

The BAF flash memory is write protected and locked. To enable modification of this flag and activate production disable feature, BAF implements production disable activation protocol as explained in *Table 1945*. BAF implements this protocol in a power.ORG EABI compliant callback routine. This callback routine can be invoked by programming a callback based soft DCF client as explained in *Section 60.3.5.5: CALLBACK – BAF callback DCF client*. The callback function address is shown in *Table 1944*.


Table 1944. Production Disable Callback routine entry point

Description	Address
Production disable protocol callback function address	0x0040_40E0

Table 1945. Production Disable protocol description

Step	Description	Tool Action/Response	MCU Action/Response
1	After power-on tool holds the MCU in reset and writes the activation code to JDC via JTAG interface. The tool pulls hardware interlock pin high, then releases reset.	Assert hardware interlock pin Write 0xF5A0_AA55 to JDC	Starts production disable activation
2	The MCU responds by writing to the JDC an acknowledgment code and which of the 4 PASS passwords are required to unlock the BAF flash block		Write 0xFA50_000*n* to JDC if password for pass group n is required to unlock the BAF flash block. (n is either 0,1,2 or 3)
3	The tool reads the acknowledge from JDC module and writes the relevant password to the JDC module. MCU performs password comparison and writes error code to JDC module password provided by tool was incorrect.	Read JDC Write 256 bit password for pass group n to JDC in eight 32-bit words. (n is 0,1,2 or 3)	Write 0xFA50_F00*n* if password does NOT match. Once the status has been read by the tool then cause reset. (n is either 0,1,2 or 3)
4	If more than one password is required to unlock the BAF flash block step 2 and step 3 are repeated until all relevant password has been supplied.		If password matches step 2 and step 3 are repeated for the next pass group until all pass group that lock BAF flash has been processed.
5	The MCU then attempts to program the can jitter activation constant within the BAF flash block. The can jitter activation constant flag is a write once flag. Once written it cannot be re-programed as BAF flash block is OTP. MCU write a code to JDC to signal success or failure of flash programming operation and issue reset.		Program can jitter activation constant in BAF flash block. If successful write 0xFA51_0000 to JDC. If unsuccessful write 0xFA51_F000 to JDC Issue reset.

Figure 1974. Production Disable callback function flow chart



60.3.7 TDM Diary Operation


On every reset, BAF copies the first four bytes of last record of every Tamper Detect Region to corresponding Software Tamper Override Key Region Registers in TDM. BAF reads the base address of TDM Diary from DBA register in TDM. For more details on TDM refer to the corresponding section. This is done as a part of TDM Diary Override enhancement.

60.3.8 Optionally perform a serial boot

If no boot header is found in one of the locations mentioned above, then BAF determines the Life Cycle status of the device. If the Life Cycle is lower than In Field, it attempts a serial boot. Otherwise, the boot has failed and the BAF issues a destructive reset.

If the customer selects serial boot using serial boot using serial boot DCF client, then BAF determines the Life Cycle status of the device. If the Life Cycle is lower than Failure Analysis, it attempts a serial boot.

Figure 1975. Flow of control during serial boot



The clock source in the MC_CGM is configured (with IRCOSC for LINFlexD and with XOSC for CAN) and the PADs are set up for two LINFlexDs and two M_CANs signals, then the code is downloaded using LINFlexD or M_CAN in Serial Boot mode. In the absence of errors causing the device to be placed in Static mode, the device state is restored to resemble the out-of-reset state and the downloaded code is executed.

Serial boot allows the download of application to internal SRAM via LINFlexD or M_CAN interface. After downloading the application image to SRAM, the BAF jumps to the start address provided as part of download protocol mentioned below and executes the downloaded application.

At start of serial boot sequence the Rx-channels of all two serial interfaces shall be enabled and the BAF code shall take care for polling all two Rx-channels for detecting the valid serial boot message. After a successful detection of the active Rx-channel the corresponding Tx-channel shall be enabled and the inactive Rx-channel shall be disabled.

At the start of the process both LINFlexDs and M_CANs are configured in passive listening mode, connected to the same pair of pads. As soon as either interface receives a valid message, the receiving interface is configured in full Tx and Rx mode. The non receiving interface is switched back to reset state and does not participate further in serial boot.

If a CAN message of 8 bytes with ID 0x11 is received on the M_CAN controller first, the BAF program

- Disables LINFlexD.
- Configures LINFlexD RXD input mux back to reset state.
- Transitions to CAN serial download protocol routine.

If a CAN message not containing 8 bytes or NOT with ID 0x11 is received by M_CAN controller or a M_CAN controller generates a CAN error, it is probable that the tool is sending a LINFlexD frame. Under such circumstances BAF program

- Ignores the CAN message, if a message arrived.
- Clear any pending CAN error.
- Continue monitoring for valid CAN messages.

If any byte from LINFlexD is received first, the BAF program:

- Checks if the first byte is 0xFE of the password. If not continue polling. The data may be a valid CAN message.
- If it is first byte of the password (0xFE) then disable the M_CAN controller and restore to its reset state.
- Configures the M_CAN pads to their reset state.
- Transition to LINFlexD serial boot (UART mode).

60.3.8.1 Serial boot mode protocol

From a high-level perspective, the download protocol over M_CAN and LIN interfaces follows the steps below:

1. Host transmits the 64-bit password to MCU.
2. Host transmits start address, size of downloaded code in bytes, NO_ECHO bit and VLE bit to MCU.

   NO_ECHO bit signifies if actual download data to be echoed or not. If NO_ECHO bit is set, then data will not be echoed otherwise if NO_ECHO bit is clear, then data will be echoed.

Note: Since this device supports only VLE code and no Book E code, the VLE bit is used only for backward compatibility.

3. Host transmits a sequence of data bytes that are to be executed.
4. The boot CPU executes code from start address provided in step 2.

Each step must be completed before the next step starts.

The exact protocol between LINFlexD and M_CAN are slightly different.

60.3.8.2 LINFlexD download protocol

The communication is performed in half-duplex mode, any transmission from the host is followed by the MCU transmission.

1. The host sends data to the MCU and starts waiting.
2. The MCU echoes the received 8-byte of password, 4-byte of load address and 4-byte of VLE-bit, NO_ECHO bit and 30-bit of download size to the host. The MCU echoes actual download data depending upon NO_ECHO bit.
3. The host verifies whether the echo is correct.
   – If the data is correct, the host can send the next byte of data.
   – If data is not correct, it is assumed the MCU has not correctly received the data and the only practical option is for the Host to reset the MCU and start again.

A more detailed description of these steps follows.

All multi-byte data structures are sent with MSB first.

The tool sends data in the following order:

1. 8 bytes that represent the password.
2. 4 bytes that represent the start address where the code is to be downloaded.
3. 4 bytes that represent the number of bytes to be downloaded, NO_ECHO bit and the VLE bit.
4. *x* bytes of code that is downloaded to SRAM and executed (*x* must match the value specified in step *3.*).

60.3.8.3 M_CAN download protocol

The M_CAN download protocol uses very similar structure to the LINFlexD protocol, but it makes use of the message ID's provided by M_CAN.

The tool sends data packed into standard CAN message in the following manner:

1. A message with 0x11 as the ID and an 8-byte length to send the password. The MCU transmits the same message, but with an ID of 0x1.
2. A message with 0x12 as the ID and 8-byte length to send the start address, size of the code and VLE mode bit. The MCU transmits back the same data but with an ID of 0x2.
3. A message with 0x13 as the ID is used to send data that is to be downloaded to SRAM. The MCU transmit the same data with an ID of 0x3.

60.3.8.4 Download 64-bit password and password check

The first 64 bits received represent the password. The MCU only supports public passwords. The received password is always compared with the public password 0xFEED_FACE_CAFE_BEEF.

- If the correct password is received, BAF continues its task.
- If an incorrect password is supplied, BAF puts the device into static mode (low power safe mode).
- If 64 bits of password data is not received after approximately 30s, BAF causes a destructive reset of the MCU.

60.3.8.5 Download start address, VLE bit, NO_ECHO bit and code size

After the password, the next 8 bytes received by the MCU contains a 32-bit start address, the VLE mode bit, NO_ECHO bit and 30-bit code length as shown in *Figure 1976* and *Figure 1977*.

The VLE bit (Variable Length Encoding) is used to indicate for which instruction set the downloaded code is compiled. The UART serial boot protocol supports download of VLE Code (VLE = 1) and Book E Code (VLE = 0).

The MCU only supports VLE code. If the BAF detects that the host is sending Book E code, the BAF puts the device into static mode.

The NO_ECHO bit is used to indicate if download data should be echoed by the MCU. If the NO_ECHO bit is set (for example, NO_ECHO = 1), then only 8 bytes of password, 4 bytes of download address, and 4 bytes of download size are echoed, but download data is not echoed. If the NO_ECHO bit is clear, then every byte sent to the MCU must be echoed.

The start address defines where the received data is stored and where the MCU branches after the download is finished. The three LSB bits of the start address are ignored by BAF, such that the load address is 64-bit double-word aligned.

The length determines how many data bytes has to be loaded.




Figure 1976. Start address




Figure 1977. VLE bit, NO_ECHO bit and code size

60.3.8.6 Download data

Each byte of data received is downloaded into device SRAM starting from the address specified in the previous protocol step. It is not verified whether the provided address is a valid address in SRAM or is writable.

The address increments until a number of bytes of data received matches the code length specified in the previous protocol step.

Since the SRAM is protected by 64-bit wide Error Correction Code (ECC), BAF always writes to SRAM grouped in 64-bit double-words. If the last byte does not fall into a 64-Bit bounder, the BAF fills it with zero's and renders the data aligned on a 64-bit bounder. After the last data is written to SRAM, the BAF writes a dummy double-word (0x0000_0000_0000_0000) to the next address location. This is written to avoid possible ECC error during core prefetch.

60.3.8.7 Execute code

The BAF program waits for the last echo message transmission to be completed. Then it restores the initial MCU configuration and jumps to the loaded code at Start Address which was received in step 2 of the protocol. At this point the BAF has finished its tasks and the MCU is controlled by new code executing from SRAM.

60.3.9 Serial boot configuration

60.3.9.1 LINFlexD configuration

Boot using UART protocol is implemented by LINFlexD module.


Note: Refer to the pin configuration table in Chapter 7: Device configuration for pins used by the LINFlexD module.

When Serial Boot mode is started the LINFlexD_Rx is configured as an input and multiplexed to the LINFlexD module. The LINFlexD_Tx remains in a passive input state until the first byte of protocol is received. It is then configured as an output and multiplexed to LINFlexD module. The application may not be using the Serial Boot Mode function, and may be using the pin used by LINFlexD_Tx as an input, which may have some external hardware driving the pin. Inadvertently driving this pin as an output would cause contention and possible damage.

The LINFlexD module operates in half-duplex mode. The interface is either transmitting a byte or receiving a byte, but never both at the same time. It is expected that LINFlexD pins are connected to a physical layer bus driver/receiver (PHY). Many PHYs enforce half-duplex mode by using a single data channel for both transmitting and receiving data. The side effect of this is that all data transmitted on Tx pin is also received on Rx pin. To prevent the LINFlexD module receiving its own transmission, the Rx pin is blocked during Tx pin transmission.

The LINFlexD controller is configured to operate with an 8-bit data frame without parity bit and 1 stop bit.

Figure 1978. LINFlexD bit timing in UART mode




60.3.9.2 M_CAN configuration

The M_CAN controller is configured to operate at a baud rate equal to crystal frequency divided by 40, using the standard 11-bit identifier format detailed in CAN 2.0A specification (refer to *Table 1946* for baud rates).

The Bit timing is configured as shown in *Figure 1979*

Figure 1979. M_CAN Bit Timing



60.3.9.3 Baud rates

The LINFlexD baud rate is set at 250kbaud. *Table 1946* below shows some possible baud rates.

The M_CAN baud rate is set by the frequency of the external crystal/40.

Table 1946. M_CAN baud rates

Frequency	M_CAN baud rate
8 MHz	200 Kbaud
12 MHz	300 Kbaud
16 MHz	400 Kbaud
20 MHz	500 Kbaud
40 MHz	1000 Kbaud

60.3.9.4 LINFlexD and M_CAN pin configuration

Refer to *Chapter 7: Device configuration* for pin details.

60.3.9.5 Protocol summary

Table 1947 summarizes the LINFlexD protocol and BAF action during this boot mode.

Table 1947. LINFlexD serial boot mode download protocol

Protocol steps	Host message sent	BAF response message	Action
1	64-bit password (MSB first)	64-bit password (MSB first)	Password checked for validity and compared with stored password.
2	32-bit store address	32-bit store address	Load address is stored for future use.
3	VLE bit + NO_ECHO bit + 30 bits of download data size in bytes (MSB first)	VLE bit + NO_ECHO bit + 30 bits of download data size in bytes (MSB first)	Size of download is stored for future use. Verify VLE bit.
4	8 bits of raw binary data	If NO_ECHO bit is set, data is not echoed, otherwise data is echoed.	8 x 8 bits of data are packed into 64-bit double-words. These double-words are stored in SRAM starting from the Load address. The Load address increments until the number of data received and stored matches the size as specified in the previous steps.
5	None	None	Branch to downloaded code

Table 1948 shows the M_CAN serial boot protocol.

Table 1948. M_CAN serial boot mode download protocol

Protocol steps	Host message sent	BAF response message	Action
1	CAN ID 0x011 + 64-bit password	CAN ID 0x001 + 64-bit password	Password checked against fixed password (0xFEED_FACE_CAFE_BEEF). Watchdog timer is refreshed if the password check is successful.
2	CAN ID 0x012 + 32-bit store address + 32-bit (1 VLE bit, 1 NO_ECHO bit and 30 of download data size in bytes)	CAN ID 0x002 + 32-bit store address + 32-bit (1 VLE bit, 1 NO_ECHO bit and 30 of download data size in bytes)	Load address and size of download are stored for future use.
3	CAN ID 0x013 + 8 to 64-bits of raw binary data	VLE bit + 31 bit number of bytes (MSB first)	Each byte of data received is store in MCU memory, starting at the address specified in the previous step and incrementing until the amount of data received and stored, matched the size as specified in the previous step.
4	None	None	The BAF returns IO pins and CAN module to their reset state, then branches to the first address the data was stored to (As specified in step 2)
5	None	None	Branch to downloaded code

60.4 Resources accessed by BAF code execution

The BAF code execution uses several IPs to achieve the main functions.

- Magic carpet (clocks)

Several clock configurations are made depending on the boot mode of the BAF. All settings are restored before execution of the application code (in flash memory or received via serial download).

- LINFlexD and M_CAN

The LINFlexD module is only used if normal boot header search fails and a serial download boot is attempted, or from the SER_BOOT_CBACK callback function. All settings are restored before the application code in system RAM is executed.

- PFLASH

PFLASH module is used to disable BAF execution. Remapping of the external overlay memory is configured automatically under certain conditions. The two PFLASH are used.

- Interrupts

No interrupts/exceptions are used or enabled, except the Machine Check exception, to handle ECC errors.

- Security watchdog

When SWT2 is chosen as security watchdog, SWT3 is used for task monitoring purpose.

- FCCU

FCCU is used to configure Fault Reaction of SWT2 and SWT3.

- TDM

TDM for implementing TDM Diary enhancements.

- SSCM

Used to read some register bits (mirrors of DCF)

- PASS

Used for clock jitter enabling


61 System Status and Configuration Module (SSCM)

61.1 Introduction

61.1.1 Overview

The System Status and Configuration Module (SSCM) is aimed at reading the system configuration from the Flash and distributing to various clients inside the micro-controller, pictured in *Figure 1980*.

Figure 1980. SSCM overview



61.1.2 Features

The SSCM includes these distinct features:

- System Configuration and Status
  - Device Mode and System Status
  - Determine primary boot vector
  - Determine HSM boot vector
  - Decodes the Device Life Cycle

61.1.3 Modes of operation

The SSCM operates identically in all system modes.

61.2 Memory map and register definition

This section provides a detailed description of all memory-mapped registers in the SSCM.

Table 1949 shows the memory map for the SSCM. Note that all addresses are offsets; the absolute address may be calculated by adding the specified offset to the base address of the SSCM.

Note: All registers are accessible via 8-bit, 16-bit or 32-bit accesses. However, 16-bit accesses must be aligned to 16-bit boundaries, and 32-bit accesses must be aligned to 32-bit

boundaries. As an example, the STATUS register is accessible by a 16-bit READ/WRITE to address Base + 0x0002, but performing a 16-bit access to Base + 0x0003 is illegal.

Table 1949. SSCM memory map

Address offset	Register	Access	Reset value	Section
0x0000	SSCM System Status (STATUS)	R/W	0xyyy0(1)	*Section 61.2.1.1*
0x0002	SSCM System Memory and ID Register (MEMCONFIG)	R	0xyyyy(1)	*Section 61.2.1.2*
0x0004	Status Register (SR)	R	0xyyyy(1)	*Section 61.2.1.3*
0x0006	SSCM Error Configuration Register (ERROR)	R/W	0x0000	*Section 61.2.1.4*
0x0008–0x0009	Reserved(2)			
0x000A–0x001C	Reserved			
0x0020	SSCM HSM and User Option Status Register (UOPS)	R	0xyyyy_yyyy(1)	*Section 61.2.1.5*
0x0024–0x0027	Reserved			
0x0028	Processor Start Address Register (PSA)	R	0xyyyy_yyyy(1)	*Section 61.2.1.6*
0x002C–0x002F	Reserved			
0x0030	SSCM HSM Start Address Register (HSA)	R	0xyyyy_yyyy(1)	*Section 61.2.1.7*
0x0034	Life Cycle Status Register (LCSTAT)	R	0x0000_0y0y(1)	*Section 61.2.1.8*
0x0038	OTA Signature Address Location register (OSAL)	R	0xyyyy_yyyy(1)	*Section 61.2.1.9*
0x003C–0x0048	Reserved			
0x004C	Non Active Context Logical Address register (NACLA)	R	0xyyyy_yyyy(1)	*Section 61.2.1.10*

1. Refer to register description for reset value details.
2. No register abort on this location.

61.2.1 Register descriptions

The following registers are available in the SSCM. Those bits that are shaded out are reserved for future use. To optimize future compatibility, these bits should be masked out during any read/write operations to avoid conflict with future revisions.

61.2.1.1 System Status Register (STATUS)

The System Status register reflects the current state of the system.

Offset: 0x0000 Access: Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	CER	0	NXEN1	NXEN	1	0	0	BMODE			VLE	0	0	0	0
W		w1c														
Reset	0	0	0	-(2)	-(2)	1	0	0	-(2)			-(1)	0	0	0	0

1. Reset value depends on the associated option bits in flash memory.
2. Reset value depends on the device status after leaving reset.

Figure 1981. System Status Register (STATUS)

Table 1950. STATUS field descriptions

Field	Description
1 CER	Configuration Error This field indicates that the SSCM has detected a configuration error while loading DCF clients (with PARITY Enabled). This error may have been detected during the reset sequence. 0 No configuration problem detected by the SSCM 1 Device configuration is not correct If a non-permanent (transient) error is detected, this bit can be cleared by writing a 1. If the error is permanent, the bit will reappear immediately.
3 NXEN1	Processor 1 Nexus enable status 0 Processor 1 Nexus disabled. 1 Processor 1 Nexus enabled
4 NXEN	Processor 0 Nexus enable status. 0 Processor 0 Nexus disabled. 1 Processor 0 Nexus enabled
8:10 BMODE	Device Boot Mode 000 Reserved 001 Reserved 010 Reserved 011 User Code Boot (BAF not executed) 100 Reserved 101 BAF Code Boot (BAF executed) 110 Reserved 111 Reserved This field is only updated during reset. If the device goes into standby mode and wakes up from it again, the bits retain their original value.
11 VLE	Variable Length Instruction Mode When booting in User Code Boot mode, this field indicates that the code stored in the flash memory is using the VLE instruction set. The value of this field is determined by the RCHW field of the flash memory boot sector. 0 User Code Boot Location contains standard PPC code 1 User Code Boot Location contains VLE code

61.2.1.2 System Memory and ID Register (MEMCONFIG)

The System Memory and ID register is a read-only register which reflects the memory configuration of the system. It also contains the JTAG ID.

Offset: 0x0002 Access: Read Only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	JPIN										1	MREV				0
W																
Reset	0/1(1)	0/1(1)	0/1(1)	0/1(1)	0/1(1)	0/1(1)	0/1(1)	0/1(1)	0/1(1)	0/1(1)	1	0/1(1)	0/1(1)	0/1(1)	0/1(1)	0

1. Reset value reflects the JTAG ID of the device.

Figure 1982. System memory and ID register (MEMCONFIG)

Table 1951. MEMCONFIG field descriptions

Field	Description
0:9 JPIN	JTAG Part ID Number
11:14 MREV	Minor Mask Revision

61.2.1.3 Status register (SR)

Offset: 0x0004 Access: Read Only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	OTA_SIG_BLOCK_DCF	
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0/1(1)	0/1(1)

1. Reset value depends on the DCF value.

Figure 1983. Status register (SR)

Table 1952. SR field descriptions

Field	Description
14:15 OTA_SIG_BLOCK_DCF	These 2 bits mirror the OTA signature block 2 bit DCF value. These bits are only meaningful if OTA is enabled. Note the DCF configuration is one time programmable so it is not possible to update it successively.

61.2.1.4 Error Configuration Register (ERROR)

The Error Configuration register is a read-write register that controls the error handling of the system.

Offset: 0x0006 Access: Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	OTA_ER	PAE	RAE
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1984. Error Configuration Register (ERROR)

Table 1953. ERROR field descriptions

Field	Description
13 OTA_ER	This bit captures the error scenario if during the functional reset phase (or when BIST is disabled) the SSCM OTA reading of the signature slot and slot next to signature slot are inconsistent with what is read during the destructive reset phase. This bit is only valid for software when OTA is enabled. This bit is cleared by functional reset.
14 PAE	Peripheral Bus Abort Enable This bit enables bus aborts on: – any access to a peripheral slot that is not used on the device. – illegal accesses to off-platform peripherals. On platform peripherals cannot be controlled by SSCM peripheral abort. 0 Illegal accesses to non-existing peripherals do not produce a Prefetch or Data Abort exception 1 Illegal accesses to non-existing peripherals produce a Prefetch or Data Abort exception
15 RAE	Register Bus Abort Enable This bit enables bus aborts on illegal accesses to off-platform peripherals. Illegal accesses are defined as reads or writes to reserved addresses within the address space for a particular peripheral. 0 Illegal accesses to peripherals do not produce a Prefetch or Data Abort exception 1 Illegal accesses to peripherals produce a Prefetch or Data Abort exception **Note:** Transfers to peripheral bus resources may be aborted even before they reach the peripheral bus (in example, at the PBRIDGE level). In this case, the PAE and RAE register bits have no effect on the abort.

61.2.1.5 HSM and User Option Status Register (UOPS)

Offset: 0x0020 Access: Read Only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	BAF_FA	FL_STDBY	FL_RUN	0	0	0	0	0	0	0	0	0	HSB			HSE
W																
Reset	0/1(1)	0	0	0	0	0	0	0	0	0	0	0	0/1(1)	0/1(1)	0/1(1)	0/1(1)

1. Values are determined by DCF record and life cycle - default is 0.

Figure 1985. HSM and User Option Status Register (UOPS)

Table 1954. UOPS field descriptions

Field	Description
16 BAF_FA	BAF execution mode when bypass mode DCF is zero and lifecycle is FA 0 BAF enters an infinite loop 1 BAF executes as normal **Note:** This bit is mirrored from bit 31 of the UTEST_Miscellaneous_2 DCF client.
17 FL_STDBY	Code flash on after standby mode, despite MC_ME programming 0 Code Flash can be switched off when exiting from STANDBY mode, if programmed in MC_ME.MC_DRUN.CFLAON 1 Code Flash cannot be switched off when exiting from STANDBY mode, even if programmed in MC_ME.MC_DRUN.CFLAON **Note:** This bit is mirrored from bit 30 of UTEST_Miscellaneous_2 DCF client. When this bit is set, writing on MC_ME.MC_DRUN.CFLAON has no effect.
18 FL_RUN	Code flash on during RUNx mode, despite MC_ME programming 0 Code Flash can be switched off in RUNx mode, if programmed in MC_ME.MC_DRUx.CFLAON 1 Code Flash can be switched off in RUNx mode, even if programmed in MC_ME.MC_RUNx.CFLAON **Note:** This bit is mirrored from bit 29 of UTEST_Miscellaneous_2 DCF client. When this bit is set, writing on MC_ME.MC_RUNx.CFLAON has no effect.
28:30 HSB	HSM Boot Configuration 001 When the device is in BAF Code Boot mode, BAF waits for HSM ready flag before allowing application code to start. In User Code Boot mode the SSCM waits for HSM ready flag before allowing application code to start. Others: When the device is in BAF Code Boot mode, BAF will not wait for HSM ready flag before allowing application code to start. In User Code Boot mode the SSCM will not wait for HSM ready flag before allowing application code to start. This field can be set via DCF record (refer to the SPC58xHx Microcontroller Security Reference Manual for the HSM details).
31 HSE	HSM Enabled This bit is set to 1 if HSM is enabled via DCF record.

61.2.1.6 Processor Start Address Register (PSA)

Offset 0x0028 Access: Read Only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	SADR(1)															
W																
Reset	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	SADR(1)															
W																
Reset	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1

1. Reset value is the start address.

Figure 1986. Processor Start Address Register (PSA)

Table 1955. PSA field descriptions

Field	Description
0:31 SADR	Start Address The boot processor will start executing application code from this address. In User Code Boot mode this indicates the location determined by the RCHW search. In BAF Code Boot mode this will show the start address of the BAF code. In the case of a serial download, this register will point to the BAM start location.

61.2.1.7 HSM Start Address Register (HSA)

Offset 0x0030 Access: Read Only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	HADR															
W																
Reset	0/1(1)	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	HADR															
W																
Reset	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1

1. Reset value is the start address.

Figure 1987. HSM Start Address Register (HSA)

Table 1956. HSA field descriptions

Field	Description
0:31 HADR	HSM Start Address HSM will start executing application code from this address. The value of this register is determined by the HSM boot header search.

61.2.1.8 Life Cycle Status Register (LCSTAT)

Offset 0x0034 Access: Read Only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	LC		
W																
Reset	0	0	0	0	0	0	0/1(1)	0/1(1)	0	0	0	0	0	0/1(2)	0/1(2)	0/1(2)

1. Reset value reflects the Test Life Cycle of the device.
2. Reset value is the Life Cycle of the device.

Figure 1988. Life Cycle Status Register (LCSTAT)

Table 1957. LCSTAT field descriptions

Field	Description
29:31 LC	Life Cycle As determined by the SSCM by reading the LC slots. The encoding is: 000 FAIL_ANALYSIS 001 Reserved 010 PROD_OEM 011 CUST_DELIV 100 Reserved 101 Reserved 110 ST_PROD 111 IN_FIELD

61.2.1.9 OTA Signature Address Location register (OSAL)

This register holds the address of the empty slot in OTA signature block.

Note: The content of the OTA_SIG_ADD register has to be manipulated to have the address of the empty slot in one of the four signature blocks. The user can calculate the address of the empty slot of the signature block, Empty_Slot_Of_SignatureBlock using the following formula:

Empty_Slot_Of_SignatureBlock = (OTA_SIG_ADD x 4) + 0X00FC0000

The software should write the new signature in this slot once the OTA flash update is completed. When the OTA block is full the OTA_ISG_ADDR = 0x3FFFFFFF.

These bits are only meaningful if OTA is enabled.

Offset 0x0038 Access: Read Only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	OTA_SIG_ADDR															
W																
Reset	0/1(1)	0/1(1)	0/1(1)	0/1(1)	0/1(1)	0/1(1)	0/1(1)	0/1(1)	0/1(1)	0/1(1)	0/1(1)	0/1(1)	0/1(1)	0/1(1)	0/1(1)	0/1(1)

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	OTA_SIG_ADDR														0	0
W																
Reset	0/1(1)	0/1(1)	0/1(1)	0/1(1)	0/1(1)	0/1(1)	0/1(1)	0/1(1)	0/1(1)	0/1(1)	0/1(1)	0/1(1)	0/1(1)	0/1(1)	0	0

1. Reset value depends on the DCF value.

Figure 1989. OTA Signature Address Location register (OSAL)

Table 1958. OSAL field descriptions

Field	Description
0:29 OTA_SIG_ADDR	This field represents the OTA signature block address pointer to update with a signature. The pointer value is 0x00FC0000 + 4 x OTA_SIG_ADDR. If the block signature is full, OTA_SIG_ADDR = 0x3FFFFFFF.

61.2.1.10 Non Active Context Logical Address register (NACLA)

The register reflects the logical address of Non active context. The address of this register is only useful for software when the OTA is enabled by DCF.

Offset 0x004C Access: Read Only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	NON_ACTIVE_LOGICAL_ADDR															
W																
Reset	0/1(1)	0/1(1)	0/1(1)	0/1(1)	0/1(1)	0/1(1)	0/1(1)	0/1(1)	0/1(1)	0/1(1)	0/1(1)	0/1(1)	0/1(1)	0/1(1)	0/1(1)	0/1(1)

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	NON_ACTIVE_LOGICAL_ADDR															
W																
Reset	0/1(1)	0/1(1)	0/1(1)	0/1(1)	0/1(1)	0/1(1)	0/1(1)	0/1(1)	0/1(1)	0/1(1)	0/1(1)	0/1(1)	0/1(1)	0/1(1)	0/1(1)	0/1(1)

1. Reset value is device specific.

Figure 1990. Non Active Context Logical Address register (NACLA)

Table 1959. NACLA field descriptions

Field	Description
0:31 NON_ACTIVE_ LOGICAL_ADDR	Non active logical address which has to be used for firmware update location.

61.3 Functional description

The primary purpose of the SSCM is to provide information about the current state and configuration of the system that may be useful for configuring application software and for debug of the system.


61.3.1 DCF mechanism

The DCF mechanism has been developed to handle settings of device parameters via OTP flash memory.

Starting at location UTEST_OFFSET the user can store a series of DCF records - the device will process these records during the system reset sequence before the CPU leaves reset. The first record needs to be a start record followed by an application-specific number of data records as required, and finally a stop record.


Each record is 64 bits in length. *Figure 1991* shows the DCF start record. The start record must be placed at UTEST_OFFSET to indicate to the device that the following data records should be processed.

Figure 1991. DCF start record




The data records are structured similar to a CPU write instruction - 15 bits of client select, 15 bits of address, 32 bits of payload data plus a STOP bit - refer to *Figure 1992*. In a data record the STOP bit must always be programmed to 0. Some clients support a parity bit.

Figure 1992. Format of a DCF data record



The stop record indicates that processing should stop. The general format of the stop record is shown in *Figure 1993*. Only the STOP bit needs to be 1 in order to form a stop record – All other bits are ignored. An unprogrammed location in UTEST flash will be interpreted as a stop record.

Figure 1993. DCF stop record




If *n* data records are to be stored in UTEST, the data structure must be as shown in *Table 1960*.

Table 1960. Series of DCF records in UTEST

ADDR offset	DATA			
0x00	0x05AA_55AF			
0x04	0x0000_0000			STOP=0
0x08	WDATA[31:0]			
0x0C	CS[14:0]	ADDR[16:2]	PRTY	STOP=0
0x10	WDATA[31:0]			
0x14	CS[14:0]	ADDR[16:2]	PRTY	STOP=0
...	...			
8n - 1 + 0x0	Reserved			
8n - 1 + 0x4	Reserved			1
8n + 0x0				
8n + 0x4				

There must never be an unprogrammed record in the data structure, as that would be interpreted as a stop record, so subsequent records would be ignored. This allows programming the records in several sessions, each time appending new records at the end of the list, as shown in *Figure 1994*.

Figure 1994. Appending DCF records



In this case, a record may overwrite a client's value which was already set by a previous record. However whether such an operation is allowed depends on the rules given for the client - some clients are write-once, only allow setting bits but not clearing, and so on.

The parity bit (PRTY) is required for some DCF records. The parity scheme used is even parity, so the number of 1s in the WDATA and PRTY fields needs to be even. (For example, if the WDATA field has the value 0x0000_0001 then the PRTY field needs to be set to '1', so that the total number of 1s is even).

61.3.2 ECC error monitoring

During flash memory scanning (such as Life Cycle or DCF records), the SSCM will monitor the flash memory status signals for ECC and other unexpected access errors. If such an error occurs the SSCM will request a destructive reset.

61.3.3 Boot mode functionality

The device supports the following boot modes for the main boot core:

- User Code Boot mode (SSCM): the device will boot from the first bootable section of the flash memory main array (BOOT_ID = 0x5A).
- BAF Code Boot: the device will boot from UTest NVM Flash Block, (interface with the HSM if available) and perform device setup (BOOT_ID = 0xA5).
- Standby-Boot : after waking up from Standby Mode, the processor will execute from the Standby RAM. The flash memory will not be accessible in this mode.

If booting is not possible with the selected configuration (for example, no Boot ID is found in the selected boot location for SSCM and BAF, that is 0x5A and 0xA5 respectively) then the device will enter serial boot mode.

If the HSM is enabled via DCF record, the HSM will boot from the location found via the HSM boot header search. Refer to *Section 61.3.6: HSM boot header search* for details.

61.3.4 BAF configuration

In BAF Code Boot mode the boot core will start to execute the BAF code at the location provided in the "Embedded Flash Memory" chapter (TestFlash block memory map). The BMODE field in the SSCM status register will be set to the value 0b101. Details of the BAF operation are described in the BAF chapter.


61.3.5 User code boot sector search

61.3.5.1 Potential boot sectors

As shown in *Figure 1995* in User Code Boot mode, several locations are searched for a valid boot ID. The lowest sector which starts with a valid boot ID will be used to boot the device.

The flash memory locations that are searched for boot information are shown in the “Reset and Boot” chapter (section “HW boot record search (SSCM search)”).

Figure 1995. Flash memory partitioning and RCHW search



61.3.5.2 Reset Configuration Half-Word

For each boot sector in the flash memory, SSCM checks the content of the Reset Configuration Half-Word (RCHW) at offset 0x00. If the RCHW field BOOT_ID holds the value 0x5A then the sector is considered bootable. In addition, there is a flag which indicates that the code is VLE code. (If a device only supports VLE code for future compatibility the flag must always be set to ‘1’.) All other bits are reserved.

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	VLE	BOOT_ID							
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

= Reserved

Figure 1996. Reset Configuration Half-Word

Once the device detects that it needs to boot from flash memory, and finds a valid BOOT_ID, it will boot from the application start address at offset 0x04 within the boot sector.

61.3.5.3 Standby Boot mode

In Standby Boot mode, the MCU can be configured to boot from internal flash memory (User Code Boot mode) or from Standby RAM. If the MCU boots from Standby RAM the reset sequence can be abridged - in this case the flash memory will not be available (refer to RGM block guide for mode selection).

The device security status will be stored in the SSCM Standby area, so debugging will be possible if the device is unsecured.

To enter Standby Boot mode (SBM) first the RGM needs to be configured appropriately, then low power standby mode must be entered and subsequently a wakeup interrupt must be received.

The intent of SBM is to allow quick wakeup from low power standby mode. Upon wakeup application code could perform a quick check whether the device is needed, perform a short task, then return to standby again and conserve power.

To further aid this, the device allows to boot without activating the flash memory - which significantly reduces the length of the wakeup sequence (refer to the MC_RGM chapter).

In Standby Boot mode the device will boot from Standby RAM offset 0x00. The application needs to load code to this location before going into low power standby mode. In some cases the entire code will be located here, but it is also possible to merely place a jump command at offset 0x00 and continue execution from another location (for example, the flash memory if it is activated or from the external bus).

If the device boots without enabling the flash memory, it is not possible to determine the security status again. Hence the security status is stored in the SSCM standby area, and the device will therefore have the same access restrictions as were in place before entering low power standby mode. For example, if the device was secure before entering low power standby mode, then debug will not be possible in Standby Boot mode.

Sometimes it is desirable to activate the flash memory even though it was initially bypassed in Standby Boot mode. To do this the application needs to select a run mode which enables the flash memory - the device will transition into that run mode once the flash memory reset sequence is complete.

61.3.6 HSM boot header search

The SSCM searches the code flash memory of the HSM module for a valid boot header (refer to the SSCM section of the “Device Configuration” chapter for address(es)) and provides the boot vector to the CPU of the HSM module.

The HSM Boot Header has the format as described in *Figure 1997*.

Figure 1997. Boot header structure

0x00	Boot Header ID	
0x08	Reserved	Start Address
10x0	Reserved for Configuration Bits	

A valid Boot Header ID has the value 0xFFFF_0000_FFFF_0000.

The first valid Boot Header found is the one which is passed to the HSM CPU. In order to switch from one Boot Header to a Boot Header at a higher address, the Boot Header at the lower address must be invalidated. This can be achieved by over-programming the Boot Header ID location with 0x0000_0000_0000_0000. Since this value results in the same ECC encoding it will still be possible to read the location without causing an ECC error.

61.3.7 Life Cycle

The SSCM will determine the Life Cycle of the device by reading the Life Cycle slots from UTEST flash memory area. The read operation is done during the reset phase with normal timings and it is protected by both operating monitors and ECC check. In addition a set of sanity checks executed over the LC read data guarantee the integrity of the final LC value.

At the end of the reset phase, the LC can have one of the following values:

- ST Production
- Customer Delivery
- OEM Production
- In Field
- FA

The LC is written into 5 slots, 256 bits each, at fixed locations in UTEST flash memory block. Each LC slot is read in one single atomic operation and it is organized into two fields:

- The valid field
- The invalid field

Depending on the possible combination of the data programmed into these fields, each LC slot can have one of the possible 4 status:

Table 1961. Life Cycle slots

Use case	Offset	LC slot	Valid field (128 bits)		Invalid field (128 bits)		LC slot status
1	0x00-0x10	1	Erased	Erased	Erased	Erased	Erased
2	0x00-0x10	1	Marked	Erased	Marked	Erased	Inactive
3	0x00-0x10	1	Marked	Erased	Erased	Erased	Active
4	0x00-0x10	1	Any other value				Illegal

“Marked” in this case means that the value has been programmed with the bit pattern 0x55AA_50AF_55AA_50AF, “Erased” is detected by the bit pattern 0xFFFF_FFFF_FFFF_FFFF.

Table 1962 shows how the slots are arranged in memory.

Table 1962. Life Cycle Slots in Memory

Offset	LC Slot word
0x00 - 0x07	Valid[63:0]
0x08 - 0x0F	Don't care

The Life Cycle is determined as shown in *Table 1963*. The priority of the entries is from top to bottom, so the first row which applies determines the resulting Life Cycle.

Table 1963. Resulting Life Cycle

LC Slot 0 ST_PROD(1)	LC Slot 1 CUST_DEL(1)	LC Slot 2 OEM_PROD(1)	LC Slot 3 IN_FIELD(1)	LC Slot 4 FA(1)	Resulting LifeCycle
Active	Erased	Erased	Erased	Erased	ST Production
Inactive	**Active**	Erased	Erased	Erased	Customer Delivery
Inactive	*Inactive*	**Active**	Erased	Erased	OEM Production
Inactive	*Inactive*	*Inactive*	**Active**	Erased	In Field
Inactive	*Inactive*	*Inactive*	*Inactive*	**Active**	FA
Any other combination				Erased	In Field
Any other combination					System Reset

1. Erased = all slot bits at ‘1’

61.4 Initialization and application information

61.4.1 Reset

The reset state of each individual bit is shown within the Register Description section (refer to *Section 61.2.1: Register descriptions*).

61.5 Additional safety measures

61.5.1 Spurious reset protection

The SSCM implements protection against spurious module resets (for example, resets which only effect the SSCM but not other modules) by gating the state machines with the expected status of the MC_RGM. In case of a spurious reset the SSCM will not interfere with the flash memory bus or overwrite configuration registers. Status internal to the SSCM will be lost, however.

62 Power management controller digital interface (PMC_Dig)

62.1 Introduction

The Control PMU manages the PMU at reset, standby entry, standby exit and during run. It checks the LVD or HVD accuracy.

The PMC analog block interfaces the digital part of the device by the PMC_Dig block.

This chapter describes the digital block of the PMU.

The PMC_Dig contains all of the registers and digital logic to generate all of the enable signals, two stage trim control bits, power on reset (POR) generation, standby entry/exit sequence and test mode logic for the analog block. The PMU digital logic also contains the controls for PMU analog outputs to be sensed with the ADC module.


In addition, the PMU digital logic contains the enable signals, trim bits and other registers for the temperature sensor for SOC and a dedicated temperature sensor for RC regulator.

There are also several custom interfaces to various other blocks: the Reset Generation Module (MC_RGM) block receives the LVD values during POR to use for phase transition conditions and reset generation of fuse_wrapper.

There are two custom interfaces, one to Flash memory via the SSCM (and DCF client blocks) that is used to load the trim values during initial POR. The other to the fuse block via fuse_wrapper that is responsible for first stage trimming, that is to say, bandgap trimming of both regulator and monitor.

The PMU digital block generates a transfer error event to the system if the selected address is out of range of PMU digital memory map. A transfer error is not generated if an unused address within the PMU digital memory space is accessed. *Figure 1998* shows the top level block diagram of the digital PMU and its interfaces to the device modules.

Figure 1998. Digital PMU block diagram



62.2 Main features

- PMU management at a main reset
- Resets signal generation

62.2.1 Standard features

- IPS bus interface

62.3 IPS bus interface

The IPS bus interface is a slave bus used for configuration purposes via CPU. The following bus operations (contiguous byte enables) are supported:

- word (32 bits) data write/read operations to any registers
- low and high half-words (16 bits, data[31:16] or data[15:0]) data write/read operations to any registers
- byte(8 bits, data[31:24] or data[23:16] or data[15:8] or data[7:0]) data write/read operations to any registers
- any other operation (free byte enables or other operations) must be avoided

The PMC_Dig block generates a transfer error in the following cases:

- The PMU digital block generates a transfer error event to the system if the selected address is out of range of PMU digital memory map. A transfer error is not generated if an unused address within the PMU digital memory space is accessed
- any write/read operation different from byte/hword/word (free byte enables or other operations) on each register

The registers of the PMC_Dig block are accessible (read/write) in each access mode: user, supervisor or test.

About the Reset used among the registers:

- The POR reset is used on EPR_LVx, EPR_HVx, REE_LVx, REE_HVx, RES_LVx and RES_HVx registers
- The destructive reset is used on REE_TD, RES_TD, FEE_LVx, FEE_HVx and FEE_TD registers
- The functional reset is used on IE_HVx, IE_LVx, IE_G, CTL_TD registers

62.4 Memory map/register definition

Table 1964 shows the PMU memory map. The PMU includes many registers for configuring and monitoring LVD monitors and some other control registers.

Table 1964. Power Management Controller Memory Map

Offset	Register name	Location
0x0000	Event Pending Register LV0 (EPR_LV0)	*Section 62.5.1*
0x0004	Reset Event Enable LV0 (REE_LV0)	*Section 62.5.2*

Table 1964. Power Management Controller Memory Map (continued)

Offset	Register name	Location
0x0008	Reset Event Select LV0 (RES_LV0)	*Section 62.5.3*
0x000C	Interrupt Enable LV0 (IE_LV0)	*Section 62.5.4*
0x0010	FCCU Event Enable LV0 (FEE_LV0)	*Section 62.5.5*
0x0014–0x001F	***Reserved***	
0x0020	Event Pending Register LV1 (EPR_LV1)	*Section 62.5.6*
0x0024	Reset Event Enable LV1 (REE_LV1)	*Section 62.5.7*
0x0028	Reset Event Select LV1 (RES_LV1)	*Section 62.5.8*
0x002C	Interrupt Enable LV1 (IE_LV1)	*Section 62.5.9*
0x0030	FCCU Event Enable LV1 (FEE_LV1)	*Section 62.5.10*
0x0034–0x003F	***Reserved***	
0x0040	Event Pending Register HV0 (EPR_HV0)	*Section 62.5.11*
0x0044	Reset Event Enable HV0 (REE_HV0)	*Section 62.5.12*
0x0048	Reset Event Selection HV0 (RES_HV0)	*Section 62.5.13*
0x004C	Interrupt Enable HV0 (IE_HV0)	*Section 62.5.14*
0x0050	FCCU Event Enable HV0 (FEE_HV0)	*Section 62.5.15*
0x0054–0x005F	***Reserved***	
0x0060	Event Pending Register HV1 (EPR_HV1)	*Section 62.5.16*
0x0064	Reset Event Enable HV1 (REE_HV1)	*Section 62.5.17*
0x0068	Reset Event Selection HV1 (RES_HV1)	*Section 62.5.18*
0x006C	Interrupt Enable HV1 (IE_HV1)	*Section 62.5.19*
0x0070	FCCU Event Enable HV1 (FEE_HV1)	*Section 62.5.20*
0x0074–0x007F	***Reserved***	
0x0080	Supply Gauge Status Register (GR_S)	*Section 62.5.21*
0x0084	Pending Gauge Status Register (GR_P)	*Section 62.5.22*
0x0088	Global Interrupt Enable Register (IE_G)	*Section 62.5.23*
0x008C–0x0103	***Reserved***	
0x0104	Voltage selection of IO (VSIO)	*Section 62.5.24*
0x0108–0x023F	***Reserved***	
0x0240	PMOS/NMOS Regulator Status Register (PNREG_S)	*Section 62.5.25*
0x0244	HPREG Sel Status Register (HPREG_SEL_S)	*Section 62.5.26*
0x0248	Miscellaneous Ctrl Register (MISC_CTRL_REG)	*Section 62.5.27*
0x024C	SSWU Ctrl Register (SSWU_CTRL_REG)	*Section 62.5.28*
0x0250 - 0x02FF	***Reserved***	

Table 1964. Power Management Controller Memory Map (continued)

Offset	Register name	Location
0x0300	Temperature Event Pending register (EPR_TD)	*Section 62.5.29*
0x0304	Temperature Reset Event Enable register (REE_TD)	*Section 62.5.30*
0x0308	Temperature Reset Event Selection register (RES_TD)	*Section 62.5.31*
0x030C	Temperature sensor configuration register (CTL_TD)	*Section 62.5.32*
0x0310–0x0317	***Reserved***	
0x0318	Temperature FCCU Event Enable register (FEE_TD)	*Section 62.5.33*
0x031C–0x0323	***Reserved***	
0x0324	ESR0 Configuration Register (ESR0_CFG)	*Section 62.5.34*
0x0328–0x03C7	***Reserved***	
0x03C8	BIST Mask Status register (BIST_MASK_STATUS)	*Section 62.5.35*
0x03CC	User BIST Flags register phase1(BIST_FLAGS_PHASE1)	*Section 62.5.36*
0x03D0	User BIST Flags register phase2(BIST_FLAGS_PHASE2)	*Section 62.5.37*
0x03D4	User BIST Control register (BIST_CTRL)	*Section 62.5.38*
0x03D8	User BIST Time1 and Time0 register (BIST_TIME10)	*Section 62.5.39*
0x03DC	User BIST Time3 and Time2 register (BIST_TIME32)	*Section 62.5.40*
0x03E0	User BIST Time6 and Time5 register (BIST_TIME65)	*Section 62.5.41*
0x03E4	User BIST VD Under Test Monitor Register (BIST_DEBUG)	*Section 62.5.42*

Table 1965 shows how the 32-bit registers for LV0, LV1, HV0, and HV1 are organized.

Table 1965. 32-bit registers LV0, LV1, HV0, HV1 arrangement table

Register class	BYTE 3[1] (bits [0:7])	BYTE 2[1] (bits [8:15])	BYTE 1[1] (bits [16:23])	BYTE 0[1] (bits [24-31])
LV0	VD3 = LVD100_FL_C_SB	VD2 = Reserved	VD1 = MVD082T_C	VD0 = Reserved
LV1	VD7 = Reserved	VD6 = HVD134_C	VD5 = Not implemented	VD4 = Not implemented
HV0	VD11 = LVD290_EMMC_AS LVD290_FL_C_ETH 0_ETH1	VD10 = Reserved	VD9 = Not implemented	VD8 = Reserved
HV1	VD15 = Reserved	VD14 = LVD400_EMMC_AS LVD400_ETH0_ETH 1_IM	VD13 = HVD400_C_ETH0_ ETH1	VD12 = Not implemented

1. Refer to *Section 62.5: Registers description*.

Table 1966 shows the correspondence between VD number and VD name, where HV means a 3.3 V/5.0 V supply and LV means a 1.2 V supply.

Table 1966. VD number versus VD name table

VD Number	VD Name	VD Meaning
VD0	POR031_C	LV detector asserts when PMU supply < 0.31 V
VD1	MVD082T_C	LV detector asserts when PMU supply < 0.82 V
VD2	MVD094_C	LV detector asserts when PMU supply < 0.94 V
VD2	MVD094_FA/FB	LV detector asserts when Flash supply < 0.94 V
VD3	LVD100_C	LV detector asserts when PMU supply < 1.0 V
VD3	LVD100_FL	LV detector asserts when Flash supply < 1.0 V
VD3	LVD100_SB	LV detector asserts when standby supply < 1.0 V
VD6	HVD134_C	LV detector asserts when PMU supply > 1.34 V
VD7	UVD140_C	LV detector asserts when PMU supply > 1.40 V
VD7	UVD140_FL	LV detector asserts when Flash supply > 1.40 V
VD8	POR200_C	HV detector asserts when PMU supply < 2.00 V
VD10	MVD270_C	HV detector asserts when PMU supply < 2.70 V
VD10	MVD270_FL	HV detector asserts when Flash supply < 2.70 V
VD10	MVD270_SB	HV detector asserts when standby supply < 2.70 V
VD11	LVD290_EMMC	HV detector asserts when IO SDMMC supply < 2.90 V
VD11	LVD290_AS	HV detector asserts when SAR ADC supply < 2.90 V
VD11	LVD290_C	HV detector asserts when PMU supply < 2.90 V
VD11	LVD290_FL	HV detector asserts when Flash supply < 2.90 V

Table 1966. VD number versus VD name table (continued)

VD Number	VD Name	VD Meaning
VD11	LVD290_ETH0	HV detector asserts when IO ETH0 supply < 2.90 V
VD11	LVD290_ETH1	HV detector asserts when IO ETH1 supply < 2.90 V
VD13	HVD400_C	HV detector asserts when PMU supply > 4.00 V
VD13	HVD400_ETH0	HV detector asserts when IO ETH0 supply > 4.00 V
VD13	HVD400_ETH1	HV detector asserts when IO ETH1 supply > 4.00 V
VD14	LVD400_EMMC	HV detector asserts when IO SDMMC supply < 4.00 V
VD14	LVD400_AS	HV detector asserts when SAR ADC supply < 4.00 V
VD14	LVD400_ETH0	HV detector asserts when IO ETH0 supply < 4.00 V
VD14	LVD400_ETH1	HV detector asserts when IO ETH1 supply < 4.00 V
VD14	LVD400_IM	HV detector asserts when IO MAINS supply < 4.00 V
VD15	UVD600_C	HV detector asserts when PMU supply > 6.00 V
VD15	UVD600_FL	HV detector asserts when Flash supply > 6.00 V
VD15	UVD600_ETH0	HV detector asserts when IO ETH0 supply > 6.00 V
VD15	UVD600_ETH1	HV detector asserts when IO ETH1 supply > 6.00 V

62.5 Registers description

62.5.1 Event Pending Register (EPR_LV0)

This Event Pending Register indicates the present and past state of the voltage detect signals in LOW VOLTAGE 0 range. If the voltage detect event has ever passed the trigger event since the last clearing event, the flag bit is set. In order to clear the flag, a one must be written to the flag bit that needs to be cleared.

Offset: 0x0000 Access: User read/write, Supervisor read/write, Test read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	LVD3_SB	0	LVD3_FL	0	LVD3_C	0	0	0	0	0	0	0	0
W				w1c		w1c		w1c								
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 1999. Event Pending Register (EPR_LV0)

Table 1967. EPR_LV0 field descriptions

Field	Description
3 LVD3_SB	LVD3_SB flag This bit is the low-voltage status flag associated with LVD100_SB VD, the voltage level detect for the low voltage of 1.00 V supply always on IO ring. It is asserted when the supply falls below its corresponding Voltage Detector 3 threshold, and clears when the supply rises above its corresponding LVD3 threshold and a '1' is written to this bit location. 0 Currently no occurrence 1 VD occurrence detected on the low voltage 1.00 V point supply
5 LVD3_FL	LVD3_FL flag. This bit is the low-voltage status flag associated with LVD100_FL VD, the voltage level detect for the low voltage Flash 1.00 V supply. It is asserted when the supply falls below its corresponding Voltage Detector 3 threshold, and clears when the supply rises above its corresponding LVD3 threshold and a '1' is written to this bit location. 0 Currently no occurrence 1 VD occurrence detected on the low voltage 1.00 V point supply
7 LVD3_C	LVD3_C flag This bit is the low-voltage status flag associated with LVD100_C VD, the voltage level detect for the low voltage CORE 1.00 V supply. It is asserted when the supply falls below its corresponding Voltage Detector 3 threshold, and clears when the supply rises above its corresponding LVD3 threshold and a '1' is written to this bit location. 0 Currently no occurrence 1 VD occurrence detected on the low voltage 1.00 V point supply

62.5.2 Reset Event Enable Register (REE_LV0)

This Reset Event Enable Register controls whether the voltage detect signal event causes a reset. If the desired flag bit is enabled, the voltage detect event causes a reset to be generated when the selected voltage passes the trigger event. These bits are loaded from the Flash during the boot sequence. If the Flash loaded bits are programmed to be enabled (set), these bits cannot be disabled (cleared).

Offset: 0x0004 Access: User read/write, Supervisor read/write, Test read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	REE3_SB	0	REE3_FL	0	REE3_C	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2000. Reset Event Enable Register (REE_LV0)

Table 1968. REE_LV0 field descriptions

Field	Description
3 REE3_SB	REE3_SB reset enable This bit defines whether LVD100_SB VD, the voltage level detect for the low voltage of 1.00 V always on IO ring supply, generates a system reset. The RES3_SB bit determines whether the reset is functional or destructive. 0 Disabled. LVD assertion on the supply of the cold point does not cause system reset. 1 Enabled. LVD assertion on the supply of the cold point causes system reset.
5 REE3_FL	REE3_FL reset enable This bit defines whether LVD100_FL VD, the voltage level detect for the low voltage of 1.00 V on Flash supply, generates a system reset. The RES3_FL bit determines whether the reset is functional or destructive. 0 Disabled. LVD assertion on the supply of the cold point does not cause system reset. 1 Enabled. LVD assertion on the supply of the cold point causes system reset.
7 REE3_C	REE3_C reset enable This bit defines whether LVD100_C VD, the voltage level detect for the low voltage Core 1.00 V supply, generates a system reset. The RES3_C bit determines whether the reset is functional or destructive. 0 Disabled. LVD assertion on the supply of the cold point does not cause system reset. 1 Enabled. LVD assertion on the supply of the cold point causes system reset.

62.5.3 Reset Event Select Register (RES_LV0)

This Reset Event Select Register controls, in LOW VOLTAGE 0 range, whether the voltage detect signal event causes a destructive or functional reset. If the desired flag bit is enabled, the voltage detect event causes either a destructive or functional reset to be generated when the selected voltage passes the trigger event. These bits are loaded from the Flash during the boot sequence.

Offset: 0x0008 Access: User read/write, Supervisor read/write, Test read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	RES3_SB	0	RES3_FL	0	RES3_C	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2001. Reset Event Select Register (RES_LV0)

Table 1969. RES_LV0 field descriptions

Field	Description
3 RES3_SB	RES3_SB reset event select This bit defines whether LVD100_SB VD, the voltage level detect for the low voltage of 1.00 V always on IO ring supply of the cold point, generates a destructive reset or a functional reset. The REE3_SB bit determines whether the reset event is enabled. 0 Destructive Reset Generated. LVD assertion on the supply of the cold point causes a destructive system reset. 1 Functional Reset Generated. LVD assertion on the supply of the cold point causes a functional system reset. For LVD100_SB it is not allowed to enable destructive reset, only functional reset is supported.
5 RES3_FL	RES3_FL reset event select This bit defines whether LVD100_FL VD, the voltage level detect for the low voltage Flash 1.00 V supply of the cold point, generates a destructive reset or a functional reset. The REE3_FL bit determines whether the reset event is enabled. 0 Destructive Reset Generated. LVD assertion on the supply of the cold point causes a destructive system reset. 1 Functional Reset Generated. LVD assertion on the supply of the cold point causes a functional system reset.
7 RES3_C	RES3_C reset event select This bit defines whether LVD100_C VD, the voltage level detect for the low voltage Core 1.00 V supply of the cold point, generates a destructive reset or a functional reset. The REE3_C bit determines whether the reset event is enabled. 0 Destructive Reset Generated. LVD assertion on the supply of the cold point causes a destructive system reset. 1 Functional Reset Generated. LVD assertion on the supply of the cold point causes a functional system reset.

62.5.4 Interrupt Enable (IE_LV0)

This configuration register contains a set of LV0 interrupt Enable bits that correspond to each of the LV0 Event Pending Registers (EPR_LV0). These bits indicate whether an interrupt is enabled waiting for a potential voltage event. A ‘0’ indicates that no interrupt is enabled, and a ‘1’ indicates that an interrupt is enabled. These bits are replicated as a read-only monitor in the register (IE_G) at address 0x0088. The IE_LV0 bits can be read or written at any time.

Offset: 0x000C Access: User read/write, Supervisor read/write, Test read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	VD3IE_SB	0	VD3IE_FL	0	VD3IE_C	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2002. Interrupt Enable Register (IE_LV0)

Table 1970. IE_LV0 field descriptions

Field	Description
3 VD3IE_SB	VD3IE_SB Interrupt Enable This bit determines whether an interrupt is enabled or disabled for the LVD100_SB VD, the voltage level detect for the low voltage of 1.00 V always on IO ring supply event. 0 Interrupt disabled 1 Interrupt enabled Interrupt occurrence in case of LVD happens only in normal mode (interrupt being not powered in standby mode).
5 VD3IE_FL	VD3IE_FL Interrupt Enable This bit determines whether an interrupt is enabled or disabled for the LVD100_FL VD, the voltage level detect for the low voltage Flash 1.00 V supply event. 0 Interrupt disabled 1 Interrupt enabled
7 VD3IE_C	VD3IE_C Interrupt Enable This bit determines whether an interrupt is enabled or disabled for the LVD100_C VD, the voltage level detect for the low voltage Core 1.00 V supply event. 0 Interrupt disabled 1 Interrupt enabled

62.5.5 FCCU Event Enable Register (FEE_LV0)

This FCCU Event Enable Register LV0 controls whether the voltage detect signal events cause an event signal to be sent to the FCCU (Fault Collection and Control Unit). If the desired flag bit is enabled, the voltage detect event causes an FCCU event to be generated when the selected voltage passes the trigger event.

Offset: 0x0010 Access: User read/write, Supervisor read/write, Test read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	FEE3_SB	0	FEE3_FL	0	FEE3_C	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2003. FCCU Event Enable Register (FEE_LV0)

Table 1971. FEE_LV0 field descriptions

Field	Description
3 FEE3_SB	FEE3_SB FCCU event enable This bit defines whether a VD assertion of LVD100_SB VD, the voltage level detect for the low voltage of 1.00 V always on IO ring supply, generates an FCCU event. 0 Disabled. A VD assertion of LV0 on the supply of the always on IO ring does not cause an FCCU event. 1 Enabled. A VD assertion of LV0 on the supply of the always on IO ring causes an FCCU event. FCCU event in case of LVD happens only in normal mode (FCCU being not powered in standby mode).
5 FEE3_FL	FEE3_FL FCCU event enable This bit defines whether a VD assertion of LVD100_FL VD, the voltage level detect for the low voltage Flash 1.00 V supply, generates an FCCU event. 0 Disabled. A VD assertion of LV0 on the supply of the Flash does not cause an FCCU event. 1 Enabled. A VD assertion of LV0 on the supply of the Flash causes an FCCU event.
7 FEE3_C	FEE3_C FCCU event enable This bit defines whether a VD assertion of LVD100_C VD, the voltage level detect for the low voltage Core 1.00 V supply, generates an FCCU event. 0 Disabled. A VD assertion of LV0 on the supply of the Core does not cause an FCCU event. 1 Enabled. A VD assertion of LV0 on the supply of the Core causes an FCCU event.

62.5.6 Event Pending Register (EPR_LV1)

This Event Pending Register indicates the present and past state of the voltage detect signals in LOW VOLTAGE 1 range. If the voltage detect event has ever passed the trigger event since the last clearing event, the flag bit is set. In order to clear the flag, a ‘1’ must be written to the flag bit that needs to be cleared.

Offset: 0x0020 Access: User read/write, Supervisor read/write, Test read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	HVD6_C
W																w1c
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2004. Event Pending Register (EPR_LV1)

Table 1972. EPR_LV1 field descriptions

Field	Description
15 HVD6_C	HVD6_C flag This bit is the low-voltage status flag associated with HVD134_C VD, the voltage level detect for the low voltage Core 1.34 V supply. It is asserted when the supply falls below its corresponding Voltage Detector 6 threshold, and clears when the supply rises above its corresponding HVD6 threshold and a '1' is written to this bit location. 0 Currently no occurrence 1 VD occurrence detected on the low voltage 1.34 V point supply

62.5.7 Reset Event Enable Register (REE_LV1)

This Reset Event Enable Register controls, in LOW VOLTAGE 1 range, whether the voltage detect signal event causes a reset. If the desired flag bit is enabled, the voltage detect event causes a reset to be generated when the selected voltage passes the trigger event. These bits are loaded from the Flash during the boot sequence. If the Flash loaded bits are programmed to be enabled (set), these bits cannot be disabled (cleared).

Offset: 0x0024 Access: User read/write, Supervisor read/write, Test read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	REE6_C
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2005. Reset Event Enable Register (REE_LV1)

Table 1973. REE_LV1 field descriptions

Field	Description
15 REE6_C	REE6_C reset enable This bit defines whether a HVD134_C VD, the voltage level detect for the low voltage Core 1.34 V supply of the cold point, generates a system reset. RES_LV1[RES6_C] determines whether the reset is functional or destructive. 0 Disabled. HVD assertion on the supply of the cold point does not cause system reset. 1 Enabled. HVD assertion on the supply of the cold point causes system reset.

62.5.8 Reset Event Select Register (RES_LV1)

This Reset Event Select Register controls, in LOW VOLTAGE 1 range, whether the voltage detect signal event causes a destructive or functional reset. If the desired flag bit is enabled, the voltage detect event causes either a destructive or functional reset to be generated when the selected voltage passes the trigger event. These bits are loaded from the Flash during the boot sequence.

Offset: 0x0028 Access: User read/write, Supervisor read/write, Test read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	RES6_C
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2006. Reset Event Select Register (RES_LV1)

Table 1974. RES_LV1 field descriptions

Field	Description
15 RES6_C	RES6_C event select This bit defines whether a HVD134_C VD, the voltage level detect for the low voltage Core 1.34 V supply of the cold point, generates a destructive reset or a functional reset. REE_LV1[REE6_C] bit determines whether the reset event is enabled. 0 Destructive Reset Generated. LVD assertion on the supply of the cold point causes a destructive system reset. 1 Functional Reset Generated. LVD assertion on the supply of the cold point causes a functional system reset.

62.5.9 Interrupt Enable (IE_LV1)

This configuration register contains a set of LV1 interrupt Enable bits that correspond to each of the LV1 Event Pending Registers (EPR_LV1). These bits indicate whether an interrupt is enabled waiting for a potential voltage event. A ‘0’ indicates that no interrupt is enabled, and a ‘1’ indicates that an interrupt is enabled. These bits are replicated as a read-

only monitor in the register (IE_G) at address 0x0088. The IE_LV1 bits can be read or written at any time.

Offset: 0x002C Access: User read/write, Supervisor read/write, Test read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	HVD6IE_C
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2007. Interrupt Enable Register (IE_LV1)

Table 1975. IE_LV1 field descriptions

Field	Description
15 HVD6IE_C	HVD6IE_C Interrupt Enable This bit determines whether an interrupt is enabled or disabled for the HVD134_C VD, the voltage level detect for the low voltage Core 1.34 V supply the voltage event occurs. 0 Interrupt disabled 1 Interrupt enabled

62.5.10 FCCU Event Enable Register (FEE_LV1)

This FCCU Event Enable Register LV1 controls whether the voltage detect signal events cause an event signal to be sent to the FCCU (Fault Collection and Control Unit). If the desired flag bit is enabled, the voltage detect event causes an FCCU event to be generated when the selected voltage passes the trigger event.

Offset: 0x0030 Access: User read/write, Supervisor read/write, Test read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	FEE6_C
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2008. FCCU Event Enable Register (FEE_LV1)

Table 1976. FEE_LV1 field descriptions

Field	Description
15 FEE6_C	FEE6_C FCCU event enable This bit defines whether a HVD134_C VD assertion of Core 1.34 V supply generates an FCCU event. 0 Disabled. A VD assertion of LV1 on the supply of the Core does not cause an FCCU event. 1 Enabled. A VD assertion of LV1 on the supply of the Core causes an FCCU event.

62.5.11 Event Pending Register (EPR_HV0)

This Event Pending Register indicates the present and past state of the voltage detect signals in HIGH VOLTAGE 0 range. If the voltage detect event has ever passed the trigger event since the last clearing event, the flag bit is set. In order to clear the flag, a '1' must be written to the flag bit that needs to be cleared.

Offset: 0x0040 Access: User read/write, Supervisor read/write, Test read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	LVD11_EMMC	LVD11_AS	LVD11_ETH0	LVD11_ETH1	0	LVD11_FL	LVD11_C	0	0	0	0	0	0	0	0
W		w1c	w1c	w1c	w1c		w1c	w1c								
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2009. Event Pending Register (EPR_HV0)

Table 1977. EPR_HV0 field descriptions

Field	Description
1 LVD11_EMMC	LVD11_EMMC flag This bit is the high-voltage status flag associated with LVD290_EMMC, the voltage level detect for the low voltage IO SDMMC 2.90 V supply. It is asserted when the supply falls below its corresponding Voltage Detector 11 threshold, and clears when the supply rises above its corresponding LVD11 threshold and a ‘1’ is written to this bit location. 0 Currently no occurrence 1 VD occurrence detected on the low voltage 2.90 V point supply
2 LVD11_AS	LVD11_AS flag This bit is the high-voltage status flag associated with LVD290_AS, the voltage level detect for the low voltage SAR ADC 2.90 V supply. It is asserted when the supply falls below its corresponding Voltage Detector 11 threshold, and clears when the supply rises above its corresponding LVD11 threshold and a ‘1’ is written to this bit location. 0 Currently no occurrence 1 VD occurrence detected on the low voltage 2.90 V point supply
3 LVD11_ETH0	LVD11_ETH0 flag This bit is the high-voltage status flag associated with LVD290_ETH0, the voltage level detect for the low voltage IO ETH0 2.90 V supply. It is asserted when the supply falls below its corresponding Voltage Detector 11 threshold, and clears when the supply rises above its corresponding LVD11 threshold and a ‘1’ is written to this bit location. 0 Currently no occurrence 1 VD occurrence detected on the low voltage 2.90 V point supply
4 LVD11_ETH1	LVD11_ETH1 flag This bit is the high-voltage status flag associated with LVD290_ETH1, the voltage level detect for the low voltage IO ETH1 2.90 V supply. It is asserted when the supply falls below its corresponding Voltage Detector 11 threshold, and clears when the supply rises above its corresponding LVD11 threshold and a ‘1’ is written to this bit location. 0 Currently no occurrence 1 VD occurrence detected on the low voltage 2.90 V point supply
6 LVD11_FL	LVD11_FL flag This bit is the high-voltage status flag associated with LVD290_FL VD, the voltage level detect for the high voltage assertion on the Flash 2.90 V supply. It is asserted when the supply falls below its corresponding Voltage Detector 11 threshold, and clears when the supply rises above its corresponding LVD11 threshold and a ‘1’ is written to this bit location. 0 Currently no occurrence 1 VD occurrence detected on the low voltage 2.90 V point supply
7 LVD11_C	LVD11_C flag This bit is the high-voltage status flag associated with LVD290_C VD, the voltage level detect for the high voltage Core 2.90 V supply. It is asserted when the supply falls below its corresponding Voltage Detector 11 threshold, and clears when the supply rises above its corresponding LVD11 threshold and a ‘1’ is written to this bit location. 0 Currently no occurrence 1 VD occurrence detected on the low voltage 2.90 V point supply

62.5.12 Reset Event Enable Register (REE_HV0)

This Reset Event Enable Register controls whether the voltage detect signal event causes a reset. If the desired flag bit is enabled, the voltage detect event causes a reset to be generated when the selected voltage passes the trigger event. These bits are loaded from the Flash during the boot sequence. If the Flash loaded bits are programmed to be enabled (set), these bits cannot be disabled (cleared).

Offset: 0x0044 Access: User read/write, Supervisor read/write, Test read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	REE11_EMMC	REE11_AS	REE11_ETH0	REE11_ETH1	0	REE11_FL	REE11_C	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2010. Reset Event Enable Register (REE_HV0)

Table 1978. REE_HV0 field descriptions

Field	Description
1 REE11_EMMC	LVD11_EMMC reset enable This bit defines whether LVD290_EMMC VD, the voltage level detect for the high voltage assertion on the IO SDMMC 2.90 V supply generates a system reset. The RES11_EMMC bit determines whether a system reset is enabled or not. 0 Disabled. VD assertion on the supply of the cold point does not cause system reset. 1 Enabled. VD assertion on the supply of the cold point causes system reset.
2 REE11_AS	LVD11_AS reset enable This bit defines whether LVD290_AS VD, the voltage level detect for the high voltage assertion on the SAR ADC 2.90 V supply generates a system reset. The RES11_AS bit determines whether a system reset is enabled or not. 0 Disabled. VD assertion on the supply of the cold point does not cause system reset. 1 Enabled. VD assertion on the supply of the cold point causes system reset.
3 REE11_ETH0	LVD11_ETH0 reset enable This bit defines whether LVD290_ETH0 VD, the voltage level detect for the high voltage assertion on the IO ETH0 2.90 V supply generates a system reset. The RES11_ETH0 bit determines whether a system reset is enabled or not. 0 Disabled. VD assertion on the supply of the cold point does not cause system reset. 1 Enabled. VD assertion on the supply of the cold point causes system reset.

Table 1978. REE_HV0 field descriptions (continued)

Field	Description
4 REE11_ETH1	LVD11_ETH1 reset enable This bit defines whether LVD290_ETH1 VD, the voltage level detect for the high voltage assertion on the IO ETH1 2.90 V supply generates a system reset. The RES11_ETH1 bit determines whether a system reset is enabled or not. 0 Disabled. VD assertion on the supply of the cold point does not cause system reset. 1 Enabled. VD assertion on the supply of the cold point causes system reset.
6 REE11_FL	LVD11_FL reset enable This bit defines whether LVD290_FL VD, the voltage level detect for the high voltage assertion on the Flash 2.90 V supply of the cold point generates a system reset. The RES11_FL bit determines whether a system reset is enabled or not. 0 Disabled. LVD assertion on the supply of the cold point does not cause system reset. 1 Enabled. LVD assertion on the supply of the cold point causes system reset.
7 REE11_C	LVD11_C reset enable This bit defines whether LVD290_C VD, the voltage level detect for the high voltage Core 2.90 V supply, of the cold point generates a system reset. The RES11_C bit determines whether a system reset is enabled or not. 0 Disabled. HVD assertion on the supply of the cold point does not cause system reset. 1 Enabled. HVD assertion on the supply of the cold point causes system reset.

62.5.13 Reset Event Select Register (RES_HV0)

This Reset Event Select Register controls, in HIGH VOLTAGE 0 range, whether the voltage detect signal event causes a destructive or functional reset. If the desired flag bit is enabled, the voltage detect event causes either a destructive or functional reset to be generated when the selected voltage passes the trigger event. These bits are loaded from the Flash during the boot sequence.

Offset: 0x0048 Access: User read/write, Supervisor read/write, Test read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	RES11_EMMC	RES11_AS	RES11_ETH0	RES11_ETH1	0	RES11_FL	RES11_C	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2011. Reset Event Select Register (RES_HV0)

Table 1979. RES_HV0 field descriptions

Field	Description
1 RES11_EMMC	RES11_EMMC reset event select This bit defines whether an LVD assertion on the IO SDMMC 2.90 V supply of the cold point generates a destructive reset or a functional reset. The REE11_ad bit determines whether the reset event is enabled. 0 Destructive Reset Generated. LVD assertion on the supply of the cold point causes a destructive system reset. 1 Functional Reset Generated. LVD assertion on the supply of the cold point causes a functional system reset.
2 RES11_AS	RES11_AS reset event select This bit defines whether an LVD assertion on the SAR ADC 2.90 V supply of the cold point generates a destructive reset or a functional reset. The REE11_AS bit determines whether the reset event is enabled. 0 Destructive Reset Generated. LVD assertion on the supply of the cold point causes a destructive system reset. 1 Functional Reset Generated. LVD assertion on the supply of the cold point causes a functional system reset.
3 RES11_ETH0	RES11_ETH0 reset event select This bit defines whether an LVD assertion on the IO ETH0 2.90 V supply of the cold point generates a destructive reset or a functional reset. The REE11_ETH0 bit determines whether the reset event is enabled. 0 Destructive Reset Generated. LVD assertion on the supply of the cold point causes a destructive system reset. 1 Functional Reset Generated. LVD assertion on the supply of the cold point causes a functional system reset.
4 RES11_ETH1	RES11_ETH1 reset event select This bit defines whether an LVD assertion on the IO ETH1 2.90 V supply of the cold point generates a destructive reset or a functional reset. The REE11_ETH1 bit determines whether the reset event is enabled. 0 Destructive Reset Generated. LVD assertion on the supply of the cold point causes a destructive system reset. 1 Functional Reset Generated. LVD assertion on the supply of the cold point causes a functional system reset.
6 RES11_FL	RES11_FL reset event select This bit defines whether an LVD assertion on the Flash 2.90 V supply of the cold point generates a destructive reset or a functional reset. The REE11_FL bit determines whether the reset event is enabled. 0 Destructive Reset Generated. LVD assertion on the supply of the cold point causes a destructive system reset. 1 Functional Reset Generated. LVD assertion on the supply of the cold point causes a functional system reset.
7 RES11_C	RES11_C reset event select This bit defines whether an LVD assertion on the Core 2.90 V supply of the cold point generates a destructive reset or a functional reset. The REE11_C bit determines whether the reset event is enabled. 0 Destructive Reset Generated. LVD assertion on the supply of the cold point causes a destructive system reset. 1 Functional Reset Generated. LVD assertion on the supply of the cold point causes a functional system reset.

62.5.14 Interrupt Enable (IE_HV0)

This configuration register contains a set of HV0 interrupt Enable bits that correspond to each of the HV0 Event Pending Registers (EPR_HV0). These bits indicate whether an interrupt enabled waiting for a potential voltage event. A ‘0’ indicates that no interrupt is enabled, and a ‘1’ indicates that an interrupt is enabled. These bits are replicated as a read-only monitor in the register (IE_G) at address 0x0088. The IE_HV0 bits can be read or written at any time.

Offset: 0x004C Access: User read/write, Supervisor read/write, Test read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
	0	LVD11IE_EMMC	LVD11IE_AS	LVD11IE_ETH0	LVD11IE_ETH1	0	LVD11IE_FL	LVD11IE_C	0	0	0	0	0	0	0	0
R																
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2012. Interrupt Enable Register (IE_HV0)

Table 1980. IE_HV0 field descriptions

Field	Description
1 LVD11IE_EMMC	LVD11IE_EMMC Interrupt Enable This bit determines whether an interrupt is enabled or disabled for the LVD290_EMMC VD, the voltage level detect for the high voltage assertion on the IO SDMMC 2.90 V supply event occurs. 0 Interrupt disabled 1 Interrupt enabled
2 LVD11IE_AS	LVD11IE_AS Interrupt Enable This bit determines whether an interrupt is enabled or disabled for the LVD290_AS VD, the voltage level detect for the high voltage assertion on the SAR ADC 2.90 V supply event occurs. 0Interrupt disabled 1 Interrupt enabled
3 LVD11IE_ETH0	LVD11IE_ETH0 Interrupt Enable This bit determines whether an interrupt is enabled or disabled for the LVD290_ETH0 VD, the voltage level detect for the high voltage assertion on the IO ETH0 2.90 V supply event occurs. 0 Interrupt disabled 1 Interrupt enabled

Table 1980. IE_HV0 field descriptions (continued)

Field	Description
4 LVD11IE_ETH1	LVD11IE_ETH1 Interrupt Enable This bit determines whether an interrupt is enabled or disabled for the LVD290_ETH1 VD, the voltage level detect for the high voltage assertion on the IO ETH1 2.90 V supply event occurs. 0 Interrupt disabled 1 Interrupt enabled
6 LVD11IE_FL	LVD11IE_FL Interrupt Enable This bit determines whether an interrupt is enabled or disabled for the LVD290_FL VD, the voltage level detect for the high voltage assertion on the Flash 2.90 V supply event occurs. 0 Interrupt disabled 1 Interrupt enabled
7 LVD11IE_C	LVD11IE_C Interrupt Enable This bit determines whether an interrupt is enabled or disabled for the IVD290_C VD, the voltage level detect for the high voltage Core 2.90 V supply event occurs. 0 Interrupt disabled 1 Interrupt enabled

62.5.15 FCCU Event Enable Register (FEE_HV0)

This FCCU Event Enable Register HV0 controls whether the voltage detect signal events cause an event signal to be sent to the FCCU (Fault Collection and Control Unit). If the desired flag bit is enabled, the voltage detect event causes an FCCU event to be generated when the selected voltage passes the trigger event.

Offset: 0x0050 Access: User read/write, Supervisor read/write, Test read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	FEE11_EMMC	FEE11_AS	FEE11_ETH0	FEE11_ETH1	0	FEE11_FL	FEE11_C	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2013. FCCU Event Enable Register (FEE_HV0)

Table 1981. FEE_HV0 field descriptions

Field	Description
1 FEE11_EMMC	FEE11_EMMC FCCU event enable This bit defines whether a LVD290_EMMC VD, the voltage level detect for the high voltage assertion on the IO SDMMC 2.90 V supply assertion generates an FCCU event. 0 Disabled. A VD assertion of HV0 on the supply of the ADC does not cause an FCCU event. 1 Enabled. A VD assertion of HV0 on the supply of the ADC causes an FCCU event.
2 FEE11_AS	FEE11_AS FCCU event enable This bit defines whether a LVD290_AS VD, the voltage level detect for the high voltage assertion on the SAR ADC 2.90 V supply assertion generates an FCCU event. 0 Disabled. A VD assertion of HV0 on the supply of the ADC does not cause an FCCU event. 1 Enabled. A VD assertion of HV0 on the supply of the ADC causes an FCCU event.
3 FEE11_ETH0	FEE11_ETH0 FCCU event enable This bit defines whether a LVD290_ETH0 VD, the voltage level detect for the high voltage assertion on the IO ETH0 2.90 V supply assertion generates an FCCU event. 0 Disabled. A VD assertion of HV0 on the supply of the IO ETH0 does not cause an FCCU event. 1 Enabled. A VD assertion of HV0 on the supply of the IO ETH0 causes an FCCU event.
4 FEE11_ETH1	FEE11_ETH1 FCCU event enable This bit defines whether a LVD290_ETH1 VD, the voltage level detect for the high voltage assertion on the IO ETH1 2.90 V supply assertion generates an FCCU event. 0 Disabled. A VD assertion of HV0 on the supply of the IO ETH1 does not cause an FCCU event. 1 Enabled. A VD assertion of HV0 on the supply of the IO ETH1 causes an FCCU event.
6 FEE11_FL	FEE11_FL FCCU event enable This bit defines whether a LVD290_FL VD, the voltage level detect for the high voltage assertion on the Flash 2.90 V supply assertion generates an FCCU event. 0 Disabled. A VD assertion of HV0 on the supply of the Flash does not cause an FCCU event. 1 Enabled. A VD assertion of HV0 on the supply of the Flash causes an FCCU event.
7 FEE11_C	FEE11_C FCCU event enable This bit defines whether a LVD290_C VD, the voltage level detect for the high voltage assertion on the Core 2.90 V supply assertion generates an FCCU event. 0 Disabled. A VD assertion of HV0 on the supply of the Core does not cause an FCCU event. 1 Enabled. A VD assertion of HV0 on the supply of the Core causes an FCCU event.

62.5.16 Event Pending Register (EPR_HV1)

This Event Pending Register indicates the present and past state of the voltage detect signals in HIGH VOLTAGE 1 range. If the voltage detect event has ever passed the trigger event since the last clearing event, the flag bit is set. In order to clear the flag, a one must be written to the flag bit that needs to be cleared.

Offset: 0x0060 Access: User read/write, Supervisor read/write, Test read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	LVD14_EMMC	LVD14_AS	0	LVD14_ETH0	LVD14_ETH1	LVD14_IM	0
W										w1c	w1c		w1c	w1c	w1c	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	HVD13_ETH0	HVD13_ETH1	HVD13_C	0	0	0	0	0	0	0	0
W						w1c	w1c	w1c								
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2014. Event Pending Register (EPR_HV1)

Table 1982. EPR_HV1 field descriptions

Field	Description
9 LVD14_EMMC	LVD14_EMMC flag This bit is the High voltage status flag associated with LVD400_EMMC VD, the VD for the high voltage IO SDMMC 4.00 V supply. It is asserted when the supply falls below its corresponding Voltage Detector 14 threshold, and clears when the supply rises under its corresponding LVD14_EMMC threshold and a ‘1’ is written to this bit location. 0 Currently no occurrence. 1 VD occurrence detected on the high voltage 4.00 V point supply.
10 LVD14_AS	LVD14_AS flag This bit is the High voltage status flag associated with LVD400_AS VD, the VD for the high voltage SAR ADC 4.00 V supply. It is asserted when the supply falls below its corresponding Voltage Detector 14 threshold, and clears when the supply rises under its corresponding LVD14_AS threshold and a ‘1’ is written to this bit location. 0 Currently no occurrence. 1 VD occurrence detected on the high voltage 4.00 V point supply.

Table 1982. EPR_HV1 field descriptions (continued)

Field	Description
12 LVD14_ETH0	LVD14_ETH0 flag This bit is the High voltage status flag associated with LVD400_ETH0 VD, the VD for the high voltage IO ETH0 4.00 V supply. It is asserted when the supply falls below its corresponding Voltage Detector 14 threshold, and clears when the supply rises under its corresponding LVD14_ETH0 threshold and a ‘1’ is written to this bit location. 0 Currently no occurrence. 1 VD occurrence detected on the high voltage 4.00 V point supply.
13 LVD14_ETH1	LVD14_ETH1 flag This bit is the High voltage status flag associated with LVD400_ETH1 VD, the VD for the high voltage IO ETH1 4.00 V supply. It is asserted when the supply falls below its corresponding Voltage Detector 14 threshold, and clears when the supply rises under its corresponding LVD14_ETH1 threshold and a ‘1’ is written to this bit location. 0 Currently no occurrence. 1 VD occurrence detected on the high voltage 4.00 V point supply.
14 LVD14_IM	LVD14_IM flag This bit is the High voltage status flag associated with LVD400_IM VD, the VD for the high voltage IO main 4.00 V supply. It is asserted when the supply falls below its corresponding Voltage Detector 14 threshold, and clears when the supply rises under its corresponding LVD14_IM threshold and a ‘1’ is written to this bit location. 0 Currently no occurrence. 1 VD occurrence detected on the high voltage 4.00 V point supply.
21 HVD13_ETH0	HVD13_ETH0 flag This bit is the High Voltage status flag associated with HVD400_ETH0 VD, the VD for the high voltage IO ETH0 4.00 V supply. It is asserted when the supply is above its corresponding Voltage Detector 13 threshold, and clears when the supply falls below its corresponding HVD13_ETH0 threshold and a ‘1’ is written to this bit location. 0 Currently no occurrence. 1 VD occurrence detected on the high voltage 4.00 V point supply.
22 HVD13_ETH1	HVD13_ETH1 flag This bit is the High Voltage status flag associated with HVD400_ETH1 VD, the VD for the high voltage IO ETH1 4.00 V supply. It is asserted when the supply is above its corresponding Voltage Detector 13 threshold, and clears when the supply falls below its corresponding HVD13_ETH1 threshold and a ‘1’ is written to this bit location. 0 Currently no occurrence. 1 VD occurrence detected on the high voltage 4.00 V point supply.
23 HVD13_C	HVD13_C flag This bit is the High Voltage status flag associated with HVD400_C VD, the VD for the high voltage Core 4.00 V supply. It is asserted when the supply is above its corresponding Voltage Detector 13 threshold, and clears when the supply below its corresponding HVD13_C threshold and a ‘1’ is written to this bit location. 0 Currently no occurrence. 1 VD occurrence detected on the high voltage 4.00 V point supply.

62.5.17 Reset Event Enable Register (REE_HV1)

This Reset Event Enable Register controls, in HIGH VOLTAGE 1 range, whether the voltage detect signal event causes a reset. If the desired flag bit is enabled, the voltage detect event causes a reset to be generated when the selected voltage passes the trigger event. These bits are loaded from the Flash during the boot sequence. If the Flash loaded bits are programmed to be enabled (set), these bits cannot be disabled (cleared).

Offset: 0x0064 Access: User read/write, Supervisor read/write, Test read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	REE14_EMMC	REE14_AS	0	REE14_ETH0	REE14_ETH1	REE14_IM	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	REE13_ETH0	REE13_ETH1	REE13_C	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2015. Reset Event Enable Register (REE_HV1)

Table 1983. REE_HV1 field descriptions

Field	Description
9 REE14_EMMC	REE14_EMMC reset enable This bit defines whether an LVD assertion on the high voltage supply of the cold point generates a system reset. The RES14_EMMC bit determines whether the reset is functional or destructive. 0 Disabled. LVD assertion on the supply of the cold point does not cause system reset. 1 Enabled. LVD assertion on the supply of the cold point causes system reset.
10 REE14_AS	REE14_AS reset enable This bit defines whether an LVD assertion on the high voltage supply of the cold point generates a system reset. The RES14_AS bit determines whether the reset is functional or destructive. 0 Disabled. LVD assertion on the supply of the cold point does not cause system reset. 1 Enabled. LVD assertion on the supply of the cold point causes system reset.

Table 1983. REE_HV1 field descriptions (continued)

Field	Description
12 REE14_ETH0	REE14_ETH0 reset enable This bit defines whether an LVD assertion on the high voltage supply of the cold point generates a system reset. The RES14_ETH0 bit determines whether the reset is functional or destructive. 0 Disabled. LVD assertion on the supply of the cold point does not cause system reset. 1 Enabled. LVD assertion on the supply of the cold point causes system reset.
13 REE14_ETH1	REE14_ETH1 reset enable This bit defines whether an LVD assertion on the high voltage supply of the cold point generates a system reset. The RES14_ETH1 bit determines whether the reset is functional or destructive. 0 Disabled. LVD assertion on the supply of the cold point does not cause system reset. 1 Enabled. LVD assertion on the supply of the cold point causes system reset.
14 REE14_IM	REE14_IM reset enable This bit defines whether an LVD assertion on the high voltage supply of the cold point generates a system reset. The RES14_IM bit determines whether the reset is functional or destructive. 0 Disabled. LVD assertion on the supply of the cold point does not cause system reset. 1 Enabled. LVD assertion on the supply of the cold point causes system reset.
21 REE13_ETH0	REE13_ETH0 reset enable This bit defines whether HVD400_ETH0 VD, the VD for the high voltage IO ETH0 4.00 V supply generates a system reset. The RES13_ETH0 bit determines whether the reset is functional or destructive. 0 Disabled. HVD assertion on the supply of the cold point does not cause system reset. 1 Enabled. HVD assertion on the supply of the cold point causes system reset.
22 REE13_ETH1	REE13_ETH1 reset enable This bit defines whether HVD400_ETH1 VD, the VD for the high voltage IO ETH1 4.00 V supply generates a system reset. The RES13_ETH1 bit determines whether the reset is functional or destructive. 0 Disabled. HVD assertion on the supply of the cold point does not cause system reset. 1 Enabled. HVD assertion on the supply of the cold point causes system reset.
23 REE13_C	REE13_C reset enable This bit defines whether HVD400_C VD, the VD for the high voltage Core 4.00 V supply generates a system reset. The RES13_C bit determines whether the reset is functional or destructive. 0 Disabled. HVD assertion on the supply of the cold point does not cause system reset. 1 Enabled. HVD assertion on the supply of the cold point causes system reset.

62.5.18 Reset Event Select Register (RES_HV1)

This Reset Event Select Register controls, in HIGH VOLTAGE 1 range, whether the voltage detect signal event causes a destructive or functional reset. If the desired flag bit is enabled, the voltage detect event causes either a destructive or functional reset to be generated

when the selected voltage passes the trigger event. These bits are loaded from the Flash during the boot sequence.

Offset: 0x0068 Access: User read/write, Supervisor read/write, Test read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	RES14_EMMC	RES14_AS	0	RES14_ETH0	RES14_ETH1	RES14_IM	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	RES13_ETH0	RES13_ETH1	RES13_C	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2016. Reset Event Select Register (RES_HV1)

Table 1984. RES_HV1 field descriptions

Field	Description
9 RES14_EMMC	RES14_EMMC reset event select This bit defines whether a LVD400_EMMC VD, the VD for the high voltage IO SDMMC 4.00 V supply generates a destructive reset or a functional reset by LVD14_EMMC bit. 0 Destructive Reset Generated. LVD assertion on the supply of the cold point causes a destructive system reset. 1 Functional Reset Generated. LVD assertion on the supply of the cold point causes a functional system reset.
10 RES14_AS	RES14_AS reset event select This bit defines whether a LVD400_AS VD, the VD for the high voltage SAR ADC 4.00 V supply generates a destructive reset or a functional reset by LVD14_AS bit. 0 Destructive Reset Generated. LVD assertion on the supply of the cold point causes a destructive system reset. 1 Functional Reset Generated. LVD assertion on the supply of the cold point causes a functional system reset.
12 RES14_ETH0	RES14_ETH0 reset event select This bit defines whether a LVD400_ETH0 VD, the VD for the high voltage IO ETH0 4.00 V supply generates a destructive reset or a functional reset by LVD14_ETH0 bit. 0 Destructive Reset Generated. LVD assertion on the supply of the cold point causes a destructive system reset. 1 Functional Reset Generated. LVD assertion on the supply of the cold point causes a functional system reset.

Table 1984. RES_HV1 field descriptions (continued)

Field	Description
13 RES14_ETH1	RES14_ETH1 reset event select This bit defines whether a LVD400_ETH1 VD, the VD for the high voltage IO ETH1 4.00 V supply generates a destructive reset or a functional reset by LVD14_ETH1 bit. 0 Destructive Reset Generated. LVD assertion on the supply of the cold point causes a destructive system reset. 1 Functional Reset Generated. LVD assertion on the supply of the cold point causes a functional system reset.
14 RES14_IM	RES14_IM reset event select This bit defines whether a LVD400_IM VD, the VD for the high voltage IO mains 4.00 V supply generates a destructive reset or a functional reset by LVD14_IM bit. 0 Destructive Reset Generated. LVD assertion on the supply of the cold point causes a destructive system reset. 1 Functional Reset Generated. LVD assertion on the supply of the cold point causes a functional system reset.
21 RES13_ETH0	RES13_ETH0 reset event select This bit defines whether a HVD400_ETH0 VD, the VD for the high voltage IO ETH0 4.00 V supply generates a destructive reset or a functional reset by HVD13_ETH0 bit. 0 Destructive Reset Generated. HVD assertion on the supply of the cold point causes a destructive system reset. 1 Functional Reset Generated. HVD assertion on the supply of the cold point causes a functional system reset.
22 RES13_ETH1	RES13_ETH1 reset event select This bit defines whether a HVD400_ETH1 VD, the VD for the high voltage IO ETH1 4.00 V supply generates a destructive reset or a functional reset by HVD13_ETH1 bit. 0 Destructive Reset Generated. HVD assertion on the supply of the cold point causes a destructive system reset. 1 Functional Reset Generated. HVD assertion on the supply of the cold point causes a functional system reset.
23 RES13_C	RES13_C reset event select This bit defines whether a HVD400_C VD, the VD for the high voltage Core 4.00 V supply generates a destructive reset or a functional reset by HVD13_C bit. 0 Destructive Reset Generated. HVD assertion on the supply of the cold point causes a destructive system reset. 1 Functional Reset Generated. HVD assertion on the supply of the cold point causes a functional system reset.

62.5.19 Interrupt Enable Register (IE_HV1)

This configuration register contains a set of HV1 interrupt Enable bits that correspond to each of the HV1 Event Pending Registers (EPR_HV1). These bits indicate whether an interrupt is enabled waiting for a potential voltage event. A ‘0’ indicates that no interrupt is enabled, and a ‘1’ indicates that an interrupt is enabled. These bits are replicated as a read-only monitor in the register (IE_G) at address 0x0088. The IE_HV1 bits can be read or written at any time.

Offset: 0x006C Access: User read/write, Supervisor read/write, Test read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	LVDIE14_EMMC	LVDIE14_AS	0	LVDIE14_ETH0	LVDIE14_ETH1	LVDIE14_IM	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	HVDIE13_ETH0	HVDIE13_ETH1	HVDIE13_C	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2017. Interrupt Enable Register (IE_HV1)

Table 1985. IE_HV1 field descriptions

Field	Description
9 LVDIE14_EMMC	LVDIE14_EMMC Interrupt Enable This bit determines whether an interrupt is enabled or disabled for the LVD400_EMMC VD, the VD for the high voltage IO SDMMC 4.00 V supply event occurs. 0 Interrupt disabled. 1 Interrupt enabled.
10 LVDIE14_AS	LVDIE14_AS Interrupt Enable This bit determines whether an interrupt is enabled or disabled for the LVD400_AS VD, the VD for the high voltage SAR ADC 4.00 V supply event occurs. 0 Interrupt disabled. 1 Interrupt enabled.
12 LVDIE14_ETH0	LVDIE14_ETH0 Interrupt Enable This bit determines whether an interrupt is enabled or disabled for the LVD400_ETH0 VD, the VD for the high voltage IO ETH0 4.00 V supply event occurs. 0 Interrupt disabled. 1 Interrupt enabled.
13 LVDIE14_ETH1	LVDIE14_ETH1 Interrupt Enable This bit determines whether an interrupt is enabled or disabled for the LVD400_ETH1 VD, the VD for the high voltage IO ETH1 4.00 V supply event occurs. 0 Interrupt disabled. 1 Interrupt enabled.

Table 1985. IE_HV1 field descriptions (continued)

Field	Description
14 LVDIE14_IM	LVDIE14_IM Interrupt Enable. This bit determines whether an interrupt is enabled or disabled for the LVD400_IM VD, the VD for the high voltage IO main 4.00 V supply event occurs. 0 Interrupt disabled. 1 Interrupt enabled.
21 HVDIE13_ETH0	HVDIE13_ETH0 Interrupt Enable This bit determines whether an interrupt is enabled or disabled for the HVD400_ETH0 VD, the VD for the high voltage IO ETH0 4.00 V supply event occurs. 0 Interrupt disabled. 1 Interrupt enabled.
22 HVDIE13_ETH1	HVDIE13_ETH1 Interrupt Enable This bit determines whether an interrupt is enabled or disabled for the HVD400_ETH1 VD, the VD for the high voltage IO ETH1 4.00 V supply event occurs. 0 Interrupt disabled. 1 Interrupt enabled.
23 HVDIE13_C	HVDIE13_C Interrupt Enable This bit determines whether an interrupt is enabled or disabled for the HVD400_C VD, the VD for the high voltage Core 4.00 V supply event occurs. 0 Interrupt disabled. 1 Interrupt enabled.

62.5.20 FCCU Event Enable Register (FEE_HV1)

This FCCU Event Enable Register HV1 controls whether the voltage detect signal events cause an event signal to be sent to the FCCU (Fault Collection and Control Unit). If the desired flag bit is enabled, the voltage detect event causes an FCCU event to be generated when the selected voltage passes the trigger event.

Offset: 0x0070 Access: User read/write, Supervisor read/write, Test read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	FEE14_EMMC	FEE14_AS	0	FEE14_ETH0	FEE14_ETH1	FEE14_IM	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	FEE13_ETH0	FEE13_ETH1	FEE13_C	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2018. FCCU Event Enable Register (FEE_HV1)

Table 1986. FEE_HV1 field descriptions

Field	Description
9 FEE14_EMMC	FEE14_EMMC FCCU event enable This bit defines whether a VD assertion of LV14 on LVD400_EMMC for the supply of the IO SDMMC generates an FCCU event. 0 Disabled. A VD assertion of LV14 does not cause an FCCU event. 1 Enabled. A VD assertion of LV14 causes an FCCU event.
10 FEE14_AS	FEE14_AS FCCU event enable This bit defines whether a VD assertion of LV14 on LVD400_AS for the supply of the SAR ADC generates an FCCU event. 0 Disabled. A VD assertion of LV14 does not cause an FCCU event. 1 Enabled. A VD assertion of LV14 causes an FCCU event.
12 FEE14_ETH0	FEE14_ETH0 FCCU event enable This bit defines whether a VD assertion of LV14 on LVD400_ETH0 for the supply of the IO ETH0 generates an FCCU event. 0 Disabled. A VD assertion of LV14 does not cause an FCCU event. 1 Enabled. A VD assertion of LV14 causes an FCCU event.
13 FEE14_ETH1	FEE14_ETH1 FCCU event enable This bit defines whether a VD assertion of LV14 on LVD400_ETH1 for the supply of the IO ETH1 generates an FCCU event. 0 Disabled. A VD assertion of LV14 does not cause an FCCU event. 1 Enabled. A VD assertion of LV14 causes an FCCU event.
14 FEE14_IM	FEE14_IM FCCU event enable This bit defines whether a VD assertion of LV14 on LVD400_IM for the supply of the IO main generates an FCCU event. 0 Disabled. A VD assertion of LV14 does not cause an FCCU event. 1 Enabled. A VD assertion of LV14 causes an FCCU event.

Table 1986. FEE_HV1 field descriptions (continued)

Field	Description
21 FEE13_ETH0	FEE13_ETH0 FCCU event enable This bit defines whether a VD assertion of HV14 on HVD400_ETH0 for the supply of the IO ETH0 generates an FCCU event. 0 Disabled. A VD assertion of HV14 does not cause an FCCU event. 1 Enabled. A VD assertion of HV14 causes an FCCU event.
22 FEE13_ETH1	FEE13_ETH1 FCCU event enable This bit defines whether a VD assertion of HV14 on HVD400_ETH1 for the supply of the IO ETH1 generates an FCCU event. 0 Disabled. A VD assertion of HV14 does not cause an FCCU event. 1 Enabled. A VD assertion of HV14 causes an FCCU event.
23 FEE13_C	FEE13_C FCCU event enable This bit defines whether a VD assertion of HV14 on HVD400_C for the supply of the Core generates an FCCU event. 0 Disabled. A VD assertion of HV14 does not cause an FCCU event. 1 Enabled. A VD assertion of HV14 causes an FCCU event.

62.5.21 Supply Gauge Status Register (GR_S)

This status register contains the gauge of the indicated supply. This indicates the present state of the voltage detect events for each of the supplies. Each of the voltage detect signals for a given voltage are combined to form a single bit, refer to *Table 1987*.

Offset: 0x0080 Access: User read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	TEMP_2	TEMP_1	TEMP_0	0	0	0	VD14_EMMC	VD14_AS	VD14_ETH0	VD14_ETH1	VD14_IM	0	VD13_ETH0	VD13_ETH1	VD13_C
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	VD11_EMMC	VD11_AS	VD11_ETH0	VD11_ETH1	VD11_FL	VD11_C	0	VD6_C	0	VD3_SB	VD3_FL	VD3_C
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2019. Supply Gauge Status Register (GR_S)

Table 1987. GR_S field descriptions

Field	Description
1 TEMP_2	TEMP_2 flag This bit is the temperature status flag associated with the temperature for the temperature sensor point (165 °C). It is asserted when the temperature exceeds its corresponding threshold, and clears when the temperature falls below its corresponding threshold. 0 Currently no occurrence 1 Temperature occurrence detected
2 TEMP_1	TEMP_1 flag This bit is the temperature status flag associated with the temperature for the temperature sensor point (150 °C). It is asserted when the temperature exceeds its corresponding threshold, and clears when the temperature falls below its corresponding threshold. 0 Currently no occurrence 1 Temperature occurrence detected
3 TEMP_0	TEMP_0 flag This bit is the temperature status flag associated with the temperature for the temperature sensor point (-40 °C). It is asserted when the temperature falls below its corresponding threshold, and clears when the temperature is above its corresponding threshold. 0 Currently no occurrence 1 Temperature occurrence detected
7 VD14_EMMC	VD14_EMMC low-voltage detect flag This read-only bit is the low-voltage status flag associated with the voltage level detect LVD400_EMMC for the high voltage 4.00 V IO SDMMC supply. It is asserted when any of the SDMMC supplies falls below the corresponding LVD threshold, and clears when all the SDMMC supplies are above the corresponding LVD threshold. All the 4.00 V LVDs are combined to form this bit. 0 Currently no occurrence 1 LVD occurrence detected on the high voltage 4.00 V supplies
8 VD14_AS	VD14_AS low-voltage detect flag This read-only bit is the low-voltage status flag associated with the voltage level detect LVD400_AS for the high voltage 4.00 V SAR ADC supply. It is asserted when any of the ADC supplies falls below the corresponding LVD threshold, and clears when all the ADC supplies are above the corresponding LVD threshold. All the 4.00 V LVDs are combined to form this bit. 0 Currently no occurrence 1 LVD occurrence detected on the high voltage 4.00 V supplies
9 VD14_ETH0	VD14_ETH0 low-voltage detect flag This read-only bit is the low-voltage status flag associated with the voltage level detect LVD400_ETH0 for the high voltage 4.00 V IO ETH0 supply. It is asserted when the IO supplies falls below the corresponding LVD threshold, and clears when all the IO supplies are above the corresponding LVD threshold. All the 4.00 V LVDs are combined to form this bit. 0 Currently no occurrence 1 LVD occurrence detected on the high voltage 4.00 V supplies

Table 1987. GR_S field descriptions (continued)

Field	Description
10 VD14_ETH1	VD14_ETH1 low-voltage detect flag This read-only bit is the low-voltage status flag associated with the voltage level detect LVD400_ETH1 for the high voltage 4.00 V IO ETH1 supply. It is asserted when the IO supplies falls below the corresponding LVD threshold, and clears when all the IO supplies are above the corresponding LVD threshold. All the 4.00 V LVDs are combined to form this bit. 0 Currently no occurrence 1 LVD occurrence detected on the high voltage 4.00 V supplies
11 VD14_IM	VD14_IM low-voltage detect flag This read-only bit is the low-voltage status flag associated with the voltage level detect LVD400_ETH1 for the high voltage 4.00 V IO main supply. It is asserted when the IO supplies falls below the corresponding LVD threshold, and clears when all the IO supplies fall below the corresponding LVD threshold. All the 4.00 V LVDs are combined to form this bit. 0 Currently no occurrence 1 LVD occurrence detected on the high voltage 4.00 V supplies
13 VD13_ETH0	VD13_ETH0 high-voltage detect flag This read-only bit is the high-voltage status flag associated with the voltage level detect HVD400_ETH0 for the high voltage 4.00 V IO ETH0 supply. It is asserted when the IO supply rises above its corresponding HVD threshold, and clears when the supply rises above its corresponding HVD threshold. 0 Currently no occurrence 1 HVD occurrence detected on the high voltage 4.00 V supply
14 VD13_ETH1	VD13_ETH1 high-voltage detect flag This read-only bit is the high-voltage status flag associated with the voltage level detect HVD400_ETH1 for the high voltage 4.00 V IO ETH1 supply. It is asserted when the IO supply rises above its corresponding HVD threshold, and clears when the supply rises above its corresponding HVD threshold. 0 Currently no occurrence 1 HVD occurrence detected on the high voltage 4.00 V supply
15 VD13_C	VD13_C high-voltage detect flag This read-only bit is the high-voltage status flag associated with the voltage level detect HVD400_C for the high voltage 4.00 V Core supply. It is asserted when the Core supply rises above its corresponding HVD threshold, and clears when the supply falls its corresponding HVD threshold. 0 Currently no occurrence 1 HVD occurrence detected on the high voltage 4.00 V supply
20 VD11_EMMC	VD11_EMMC low-voltage detect flag This read-only bit is the low-voltage status flag associated with the voltage level detect LVD290_EMMC for the high voltage 2.90 V IO SDMMC supplies. It is asserted when any of the SDMMC supplies falls below the corresponding LVD threshold, and clears when all the SDMMC supplies rise above the corresponding LVD threshold. All of the 2.90 V LVDs are combined to form this bit. 0 Currently no occurrence 1 LVD occurrence detected on the high voltage 2.90 V supplies

Table 1987. GR_S field descriptions (continued)

Field	Description
21 VD11_AS	VD11_AS low-voltage detect flag This read-only bit is the low-voltage status flag associated with the voltage level detect LVD290_EMMC for the high voltage 2.90 V SAR ADC supplies. It is asserted when any of the ADC supplies falls below the corresponding LVD threshold, and clears when all the ADC supplies rise above the corresponding LVD threshold. All of the 2.90 V LVDs are combined to form this bit. 0 Currently no occurrence 1 LVD occurrence detected on the high voltage 2.90 V supplies
22 VD11_ETH0	VD11_ETH0 low-voltage detect flag This read-only bit is the low-voltage status flag associated with the voltage level detect LVD290_ETH0 for the high voltage 2.90 V IO ETH0 supplies. It is asserted when any of the IO supplies falls below the corresponding LVD threshold, and clears when all the IO supplies rise above the corresponding LVD threshold. All of the 2.90 V LVDs are combined to form this bit. 0 Currently no occurrence 1 LVD occurrence detected on the high voltage 2.90 V supplies
23 VD11_ETH1	VD11_ETH1 low-voltage detect flag This read-only bit is the low-voltage status flag associated with the voltage level detect LVD290_ETH1 for the high voltage 2.90 V IO ETH1 supplies. It is asserted when any of the IO supplies falls below the corresponding LVD threshold, and clears when all the IO supplies rise above the corresponding LVD threshold. All of the 2.90 V LVDs are combined to form this bit. 0 Currently no occurrence 1 LVD occurrence detected on the high voltage 2.90 V supplies
24 VD11_FL	VD11_FL low-voltage detect flag This read-only bit is the low-voltage status flag associated with the voltage level detect LVD290_FL for the high voltage 2.90 V Flash supplies. It is asserted when any of the Flash supplies falls below the corresponding LVD threshold, and clears when all the Flash supplies rise above the corresponding LVD threshold. All of the 2.90 V LVDs are combined to form this bit. 0 Currently no occurrence 1 LVD occurrence detected on the high voltage 2.90 V supplies
25 VD11_C	VD11_C low-voltage detect flag This read-only bit is the low-voltage status flag associated with the voltage level detect LVD290_C for the high voltage 2.90 V Core supplies. It is asserted when any of the Core supplies falls below the corresponding LVD threshold, and clears when all the Core supplies rise above the corresponding LVD threshold. All of the 2.90 V LVDs are combined to form this bit. 0 Currently no occurrence 1 LVD occurrence detected on the high voltage 2.90 V supplies
27 VD6_C	VD6_C high-voltage detect flag This read-only bit is the high-voltage status flag associated with the voltage level detect HVD134_C for the high voltage 1.34 V Core supplies. It is asserted when any of the Core supplies rises above the corresponding HVD threshold, and clears when all the Core supplies fall below the corresponding HVD threshold. All the 1.34 V HVDs are combined to form this bit. 0 Currently no occurrence 1 HVD occurrence detected on the high voltage 1.34 V supply

Table 1987. GR_S field descriptions (continued)

Field	Description
29 VD3_SB	VD3_SB low-voltage detect flag This read-only bit is the low-voltage status flag associated with the voltage level detect LVD100_SB for the low voltage 1.00 V always on supplies. It is asserted when any of the always on ring supplies falls below the corresponding LVD threshold, and clears when the always on supply rises above the corresponding LVD threshold. 0 Currently no occurrence 1 LVD occurrence detected on the high voltage 1.00 V supplies
30 VD3_FL	VD3_FL low-voltage detect flag This read-only bit is the low-voltage status flag associated with the voltage level detect LVD100_FL for the high voltage 1.00 V Flash supplies. It is asserted when any of the Flash supplies falls below the corresponding LVD threshold, and clears when all the Flash supplies rise above the corresponding LVD threshold. 0 Currently no occurrence 1 LVD occurrence detected on the high voltage 1.00 V supplies
31 VD3_C	VD3_C low-voltage detect flag This read-only bit is the low-voltage status flag associated with the voltage level detect LVD100_C for the low voltage 1.00 V Core supplies. It is asserted when any of the Core supplies falls below the corresponding LVD threshold, and clears when all the Core supplies rise above the corresponding LVD threshold. 0 Currently no occurrence 1 LVD occurrence detected on the high voltage 1.00 V supplies

62.5.22 Pending Gauge Status Register (GR_P)

This configuration register contains a mirror of the contents of the Event Pending Registers, but in a format that includes one bit for each voltage detect signal. These bits indicate the state of the voltage detect events including whether a voltage level event has occurred at any time in the past but has not been cleared (via the EPR register). These bits are read only, and they are cleared by writing a one to the corresponding EPR register.

The Pending registers are only set on an active edge of an event, so a transition must be seen before they will become set.

The raw analog block voltage detect signals are also synchronized to the bus clock before being used for the pending registers.

Offset: 0x0084 Access: User read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	VD14_EMMC	VD14_AS	VD14_ETH0	VD14_ETH1	VD14_IM	0	VD13_ETH0	VD13_ETH1	VD13_C
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	VD11_EMMC	VD11_AS	VD11_ETH0	VD11_ETH1	VD11_FL	VD11_C	0	VD6_C	0	VD3_SB	VD3_FL	VD3_C	0	IRQ_ST	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2020. Pending Gauge Status Register (GR_P)

Table 1988. GR_P field descriptions

Field	Description
7 VD14_EMMC	VD14_EMMC Pending Monitor. Read-only register.
8 VD14_AS	VD14_AS Pending Monitor. Read-only register.
9 VD14_ETH0	VD14_ETH0 Pending Monitor. Read-only register.
10 VD14_ETH1	VD14_ETH1 Pending Monitor. Read-only register.
11 VD14_IM	VD14_IM Pending Monitor. Read-only register.
13 VD13_ETH0	VD13_ETH0 Pending Monitor. Read-only register.
14 VD13_ETH1	VD13_ETH1 Pending Monitor. Read-only register.
15 VD13_C	VD13_C Pending Monitor. Read-only register.
17 VD11_EMMC	VD11_EMMC Pending Monitor. Read-only register.
18 VD11_AS	VD11_AS Pending Monitor. Read-only register.
19 VD11_ETH0	VD11_ETH0 Pending Monitor. Read-only register.

Table 1988. GR_P field descriptions (continued)

Field	Description
20 VD11_ETH1	VD11_ETH1 Pending Monitor. Read-only register.
21 VD11_FL	VD11_FL Pending Monitor. Read-only register.
22 VD11_C	VD11_C Pending Monitor. Read-only register.
24 VD6_C	VD6_C Pending Monitor. Read-only register.
26 VD3_SB	VD3_SB Pending Monitor. Read-only register.
27 VD3_FL	VD3_FL Pending Monitor. Read-only register.
28 VD3_C	VD3_C Pending Monitor. Read-only register.
30 IRQ_ST	IRQ_ST user BIST Pending Monitor. Read-only register.

62.5.23 Global Interrupt Enable Register (IE_G)

This configuration register contains a set of Interrupt Enable bits that correspond to each of the Event Pending Registers (EPR_XX), but in a format similar to the Pending Gauge Status register (GR_P). These bits indicate whether an interrupt is enabled. A ‘0’ indicates that no interrupt is enabled, and a ‘1’ indicates that an interrupt is enabled. These bits are enabled via a write of ‘1’ to the MSB of this register (IE_EN). After this, these bits can be read or written at any time.

Offset: 0x0088 Access: User read/write, Supervisor read/write, Test read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	IE_EN	0	0	0	0	0	0	VD14IE_EMMC	VD14IE_AS	VD14IE_ETH0	VD14IE_ETH1	VD14IE_IM	0	VD13IE_ETH0	VD13IE_ETH1	VD13IE_C
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	VD11IE_EMMC	VD11IE_AS	VD11IE_ETH0	VD11IE_ETH1	VD11IE_FL	VD11IE_C	0	VD6IE_C	0	VD3IE_SB	VD3IE_FL	VD3IE_C	0	IRQ_EN	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2021. Global Interrupt Enable Register (IE_G)

Table 1989. IE_G field descriptions

Field	Description
0 IE_EN	IE_EN. Interrupt Enable. This bit permits Interrupt Enable bit to be written. 0 No interrupt enables can be written. 1 Any interrupt enable can be written.
7 VD14IE_EMMC	VDIE14_EMMC enable interrupt monitor. Read-only register.
8 VD14IE_AS	VDIE14_AS enable interrupt monitor. Read-only register.
9 VD14IE_ETH0	VDIE14_ETH0 enable interrupt monitor. Read-only register.
10 VD14IE_ETH1	VDIE14_ETH1 enable interrupt monitor. Read-only register.
11 VD14IE_IM	VDIE14_IM enable interrupt monitor. Read-only register.
13 VD13IE_ETH0	VDIE13_ETH0 enable interrupt monitor. Read-only register.
14 VD13IE_ETH1	VDIE13_ETH1 enable interrupt monitor. Read-only register.
15 VD13IE_C	VDIE13_C enable interrupt monitor. Read-only register.
17 VD11IE_EMMC	VDIE11_EMMC enable interrupt monitor. Read-only register.
18 VD11IE_AS	VDIE11_AS enable interrupt monitor. Read-only register.
19 VD11IE_ETH0	VDIE11_ETH0 enable interrupt monitor. Read-only register.
20 VD11IE_ETH1	VDIE11_ETH1 enable interrupt monitor. Read-only register.
21 VD11IE_FL	VDIE11_FL enable interrupt monitor. Read-only register.
22 VD11IE_C	VDIE11_C enable interrupt monitor. Read-only register.
24 VD6IE_C	VDIE6_C enable interrupt monitor. Read-only register.
26 VD3IE_SB	VDIE3_SB enable interrupt monitor. Read-only register.
27 VD3IE_FL	VDIE3_FL enable interrupt monitor. Read-only register.

Table 1989. IE_G field descriptions (continued)

Field	Description
28 VD3IE_C	VDIE3_C enable interrupt monitor. Read-only register.
30 IRQ_EN	IRQ_EN user BIST enable interrupt monitor. Read-only register.

62.5.24 Voltage selection of IO (VSIO)

This register controls the pad operation in the different I/O supply segments. The configuration bits have to be set according to the supply voltage applied to the I/O segments in order to get the correct behavior of the input and output buffers.

Offset: 0x0104 Access: User read/write, Supervisor read/write, Test read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0				
W													VSIO_EMMC	VSIO_IM0_IM1	VSIO_ETH0	VSIO_ETH1
Reset	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1

Figure 2022. Voltage selection of IO Register (VSIO)

Table 1990. VSIO field description

Field	Description
28 VSIO_EMMC	Selects between 3.3/5 V for SDMMC ring. 0 Ring will operate at 3.3 V. 1 Ring will operate at 5 V.
29 VSIO_IM0_IM1	Selects between 3.3/5 V for IM0 and IM1 IO ring. 0 Ring will operate at 3.3 V. 1 Ring will operate at 5 V.
30 VSIO_ETH0	Selects between 3.3/5 V for IO ETH0 ring. 0 Ring will operate at 3.3 V. 1 Ring will operate at 5 V.
31 VSIO_ETH1	Selects between 3.3/5 V for IO ETH1 ring. 0 Ring will operate at 3.3 V. 1 Ring will operate at 5 V.

62.5.25 PMOS/NMOS Regulator Status Register (PNREG_S)

This register shows the status of PMOS regulator and NMOS regulator. It also indicates internal or external regulator mode.

Offset: 0x0240 Access: User read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	REG_MODE	0	FORCEON_PNMOS	PREG_ENB	NREG_ENB
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2023. PMOS/NMOS Regulator Status Register (PNREG_S)

Table 1991. PNREG_S field descriptions

Field	Description
27 REG_MODE	This bit indicates internal or external regulator mode. 0 Internal regulator mode 1 External regulator mode
29 FORCEON_PNMOS	This bit is used for the enabling of PMOS and NMOS regulator. 0 Both PMOS and NMOS regulator are off. There is no affect of PREG_ENB and NREG_ENB. 1 Both can be switched on depending on the enabling of PMOS and NMOS.
30 PREG_ENB	This bit is used to enable/disable PREG. 0 PREG is enabled (depending on FORCEON_PMOS_NMOS value). 1 PREG is off.
31 NREG_ENB	This bit is used to enable/disable NREG. 0 NREG is enabled (depending on FORCEON_PMOS_NMOS value). 1 NREG regulator is off.

62.5.26 HPREG SELECT STATUS (HPREG_SEL_S)

This register shows the enabled/disabled status of HPREG.

Offset: 0x0244 Access: User read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	HPREG_ENB	Reserved
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1

Figure 2024. HPREG SELECT STATUS register (HPREG_SEL_S)

Table 1992. HPREG_SEL_S field descriptions

Field	Description
30 HPREG_ENB	HPREG enable/disable status 0 HPREG enabled if EXTREG_SEL pin connected to 0 1 HPREG disabled

62.5.27 Miscellaneous CTRL REG (MISC_CTRL_REG)

This register provides the controlling of both LPRC regulator and oscillator.

Offset: 0x0248 Access: User read/write, Supervisor read/write, Test read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	RESERVED	RESERVED	0	RESERVED(1)
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

1. Software must keep this bit to 0.

Figure 2025. Miscellaneous CTRL REG (MISC_CTRL_REG)

62.5.28 SSWU CTRL Register (SSWU_CTRL_REG)

This register provides the controlling of SSWU enable and its prescaler programming value.

Offset: 0x024C Access: User read/write, Supervisor read/write, Test read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	Reserved	0	SSWU_PRESCALER						
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2026. SSWU CTRL Register (SSWU_CTRL_REG)

Table 1994. SSWU_CTRL_REG field descriptions

Field	Description
25:31 SSWU_PRESCALER	Prescaler Value for SSWU The resultant TU prescaler is SSWU_PRESCALER + 1.

62.5.29 Event Pending Register (EPR_TD)

This Event Pending Register indicates the present and past state of the temperature sensor signals. If the temperature event has ever passed the trigger event since the last clearing event, the flag bit is set. In order to clear the flag, a ‘1’ must be written to the flag bit that needs to be cleared.

Offset: 0x0300 Access: User read/write, Supervisor read/write, Test read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	TEMP_2	TEMP_1	TEMP_0
W														w1c	w1c	w1c
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2027. Event Pending Register (EPR_TD)

Table 1995. EPR_TD field descriptions

Field	Description
29 TEMP_2	TEMP_2 flag. This bit is the temperature status flag associated with the temperature for the temperature sensor point (165 °C). It is asserted when the temperature exceeds its corresponding threshold, and clears when the temperature falls below its corresponding threshold and a '1' is written to this bit location. *If the IETD_2 bit is also asserted, an interrupt is sent to the CPU*. If REE_TD[TEMP_2] is also asserted, a system reset is generated, *which clears IETD_2 and negate the interrupt request*. If REE_TD[TEMP_2] is asserted and a destructive reset is selected (via RES_TD[TEMP_2] being 0), then a destructive reset is generated. If RES_TD[TEMP_2] is set, then a functional reset is generated. 0 Currently no occurrence 1 Temperature occurrence detected
30 TEMP_1	TEMP_1 flag. This bit is the temperature status flag associated with the temperature for the temperature sensor point (150 °C). It is asserted when the temperature exceeds its corresponding threshold, and clears when the temperature falls below its corresponding threshold and a '1' is written to this bit location. *If the IETD_1 bit is also asserted, an interrupt is sent to the CPU*. If REE_TD[TEMP_1] is also asserted, a system reset is generated, *which clears IETD_1 and negate the interrupt request*. If REE_TD[TEMP_1] is asserted and a destructive reset is selected (via RES_TD[TEMP_1] being 0), then a destructive reset is generated. If RES_TD[TEMP_1] is set, then a functional reset is generated. 0 Currently no occurrence 1 Temperature occurrence detected
31 TEMP_0	TEMP_0 flag. This bit is the temperature status flag associated with the temperature for the *cold* temperature sensor point. It is asserted when the temperature exceeds its corresponding threshold, and clears when the temperature falls below its corresponding threshold and a '1' is written to this bit location. *If the IETD_0 bit is also asserted, an interrupt is sent to the CPU*. If REE_TD[TEMP_0] is also asserted, a system reset is generated, *which clears IETD_0 and negate the interrupt request*. If REE_TD[TEMP_0] is asserted and a destructive reset is selected (via RES_TD[TEMP_0] being 0), then a destructive reset is generated. If RES_TD[TEMP_0] is set, then a functional reset is generated. 0 Currently no occurrence 1 Temperature occurrence detected

62.5.30 Reset Event Enable Register (REE_TD)

This Reset Event Enable Register controls whether the temperature detect signal event causes a reset. If the desired flag bit is enabled, the temperature detect event causes a reset to be generated when the selected temperature passes the trigger event.

If the Temperature Sensor REE and RES bits are set to cause a destructive reset, then during that process the TS REE and RES bits will also get cleared by the destructive reset.

Offset: 0x0304 Access: User read/write, Supervisor read/write, Test read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	TEMP_2	TEMP_1	TEMP_0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2028. Reset Event Enable Register (REE_TD)

Table 1996. REE_TD field descriptions

Field	Description
29 TEMP_2	TEMP_2 reset enable. This bit defines whether a temperature detect assertion generates a system reset. The RES_TD[TEMP_2] bit determines whether the reset is functional or destructive. 0 Disabled. Temperature Sensor detect does not cause system reset. 1 Enabled. Temperature Sensor detect causes system reset.
30 TEMP_1	TEMP_1 reset enable. This bit defines whether a temperature detect assertion generates a system reset. The RES_TD[TEMP_1] bit determines whether the reset is functional or destructive. 0 Disabled. Temperature Sensor detect does not cause system reset. 1 Enabled. Temperature Sensor detect causes system reset.
31 TEMP_0	TEMP_0 reset enable. This bit defines whether a temperature detect assertion generates a system reset. The RES_TD[TEMP_0] bit determines whether the reset is functional or destructive. 0 Disabled. Temperature Sensor detect does not cause system reset. 1 Enabled. Temperature Sensor detect causes system reset.

62.5.31 Reset Event Select Register (RES_TD)

This Reset Event Select Register controls whether the temperature sensor detect signal event causes a destructive or functional reset. If the desired flag bit is enabled, the temperature sensor event causes either a destructive or functional reset to be generated when the selected temperature passes the trigger event.

If the Temperature Sensor REE and RES bits are set to cause a destructive reset, then during that process the TS REE and RES bits will also get cleared by the destructive reset.

Offset: 0x0308 Access: User read/write, Supervisor read/write, Test read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	TEMP_2	TEMP_1	TEMP_0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2029. Reset Event Select Register (RES_TD)

Table 1997. RES_TD field descriptions

Field	Description
29 TEMP_2	TEMP_2 reset event select. This bit defines whether a temperature detect assertion generates a destructive reset or a functional reset. The REE_TD[TEMP_2] bit determines whether the reset event is enabled. 0 Destructive Reset Generated. Temperature Sensor assertion causes a destructive system reset. 1 Functional Reset Generated. Temperature Sensor assertion causes a functional system reset.
30 TEMP_1	TEMP_1 reset event select. This bit defines whether a temperature detect assertion generates a destructive reset or a functional reset. The REE_TD[TEMP_1] bit determines whether the reset event is enabled. 0 Destructive Reset Generated. Temperature Sensor assertion causes a destructive system reset. 1 Functional Reset Generated. Temperature Sensor assertion causes a functional system reset.
31 TEMP_0	TEMP_0 reset event select. This bit defines whether an temperature detect assertion generates a destructive reset or a functional reset. The REE_TD[TEMP_0] bit determines whether the reset event is enabled. 0 Destructive Reset Generated. Temperature Sensor assertion causes a destructive system reset. 1 Functional Reset Generated. Temperature Sensor assertion causes a functional system reset.

62.5.32 Temperature Sensor Configuration Register (CTL_TD)

The Temperature Sensor Configuration Registers (CTL_TD) contains two enables that must both be enabled in order for the Temperature Sensor to be operable. It also includes two 5-bit signed trim adjustment register fields that are used to modify both TS trim values (one bus for over temperature and one bus for under temperature).

Offset: 0x030C Access: User read/write, Supervisor read/write, Test read/write




Figure 2030. Temperature Sensor Configuration Register (CTL_TD)

Table 1998. CTL_TD field descriptions

Field	Description
11 PMC_AOUT_EN	PMC_AOUT_EN. Temperature Sensor Enable for PMU. Refer to the Temperature Sensor chapter for details.
12:15 TRIM_ADJ_OVER1	TRIM_ADJ_OVER1[3:0]. Customer adjustable over trim register for PMU. These bits are a signed binary number that is added to the over temperature trim (NT_TD1) value. The TRIM value is protected from overflows and underflows due to this addition. Here MSB bit is sign bit and third bit is tied to zero, the actual trim values are on 2:0 bits. Refer to the Temperature Sensor chapter for details.
16 TS2IE	TS2IE Temperature Sensor input 2 Interrupt Enable. This bit determines whether an interrupt is seen by the system when the voltage detect event occurs. The MSB in IE_G must be set to access this bit. 0 No interrupt occurs. 1 An interrupt occurs.
17 TS1IE	TS1IE Temperature Sensor input 1 Interrupt Enable. This bit determines whether an interrupt is seen by the system when the voltage detect event occurs. The MSB in IE_G must be set to access this bit. 0 No interrupt occurs 1 An interrupt occurs
18 TS0IE	TS0IE Temperature Sensor input 0 Interrupt Enable. This bit determines whether an interrupt is seen by the system when the voltage detect event occurs. The MSB in IE_G must be set to access this bit. 0 No interrupt occurs 1 An interrupt occurs

Table 1998. CTL_TD field descriptions (continued)

Field	Description
20:23 TRIM_ADJ_OVER	TRIM_ADJ_OVER[3:0]. Customer adjustable over trim register for ADC. These bits are a signed binary number that is added to the over temperature trim (NT_TD2) value. The TRIM value is protected from overflows and underflows due to this addition. Here MSB bit is sign bit and third bit is tied to zero, the actual trim values are on 2:0 bits. Refer to the Temperature Sensor chapter for details.
26:29 TRIM_ADJ_UNDER	TRIM_ADJ_UNDER[3:0]. Customer adjustable under trim register. These bits are a signed binary number that is added to the Under temperature trim value (NT_TD0). The TRIM value is protected from overflows and underflows due to this addition. Here MSB bit is sign bit and third bit is tied to zero, the actual trim values are on 2:0 bits. Refer to the Temperature Sensor chapter for details.
30 AMUX_CTAT_TS_CTRL	AMUX_CTAT_TS_CTRL. Analog mux enable. Refer to the Temperature Sensor chapter for details.
31 ADC_AOUT_EN	ADC_AOUT_EN. Temperature Sensor Enable for ADC. Refer to the Temperature Sensor chapter for details.

62.5.33 Temperature Sensor FCCU Event Enable Register (FEE_TD)

This Temperature Sensor FCCU Event Enable Register controls whether the temperature sensor detect signal event causes an event signal to be sent to the FCCU (Fault Collection and Control Unit). If the desired flag bit (EPR_TD) is enabled, the temperature sensor detect assertion causes an FCCU event to be generated when the selected temperature exceeds the desired value.

Offset: 0x0318 Access: User read/write, Supervisor read/write, Test read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	FEE_TS2	FEE_TS1	FEE_TS0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1

Figure 2031. Temperature Sensor FCCU Event Enable Register (FEE_TD)

Table 1999. Temperature Sensor FEE_TD field descriptions

Field	Description
29 FEE_TS2	FEE_TS2 Temp Sensor FCCU event enable. This bit defines whether a temperature detect assertion generates an FCCU event. 0 Disabled. Temp Sensor detect does not cause an FCCU event. 1 Enabled. Temp Sensor detect causes an FCCU event.

Table 1999. Temperature Sensor FEE_TD field descriptions (continued)

Field	Description
30 FEE_TS1	FEE_TS1 Temp Sensor FCCU event enable. This bit defines whether a temperature detect assertion generates an FCCU event. 0 Disabled. Temp Sensor detect does not cause an FCCU event. 1 Enabled. Temp Sensor detect causes an FCCU event.
31 FEE_TS0	FEE_TS0 Temp Sensor FCCU event enable. This bit defines whether a temperature detect assertion generates an FCCU event. 0 Disabled. Temp Sensor detect does not cause an FCCU event. 1 Enabled. Temp Sensor detect causes an FCCU event.

62.5.34 ESR0 Configuration Register (ESR0_CFG)

The ESR0 Configuration Register (ESR0_CFG) is used to map device reset status on an external Pad. The register reset is ipg_hard_async_reset_por_b.

Offset: 0x0324 Access: User read/write, Supervisor read/write, Test read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	ESR0_CFG
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2032. ESR0 Configuration Register (ESR0_CFG)

Table 2000. ESR0_CFG field description

Field	Description
31 ESR0_CFG	The ESR0_CFG register is a read only register by IPS bus, and read-write register through DCF bus. 0 means the device reset status is not available on an external pad 1 means the device reset status is available on an external pad

62.5.35 BIST Mask Status register (BIST_MASK_STATUS)

This status register contains a monitor of the BIST MASK signal.

Offset: 0x03C8 Access: User read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	BIST_MASK														
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	BIST_MASK															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2033. BIST Mask Status register (BIST_MASK_STATUS)

Table 2001. BIST_MASK_STATUS field descriptions

Field	Description
1:31 BIST_MASK	BIST mask status Bit 1: lvd100b_sb_1p2d_mask status Bit 2: mvd094b_fa_1p2d_mask status Bit 3: mvd094b_fb_1p2d_mask status Bit 4: mvd094b_c_1p2d_mask status Bit 5: lvd100b_c_1p2d_mask status Bit 6: lvd100b_fl_1p2d_mask status Bit 7: mvd270b_fl_1p2d_mask status Bit 8: mvd270b_c_main_1p2d_mask status Bit 9: mvd270b_c_stby_1p2d_mask status Bit 10: lvd290b_eth0_1p2d_mask status Bit 11: lvd290b_eth1_1p2d_mask status Bit 12: lvd290b_fl_1p2d_mask status Bit 13: lvd290b_emmc_1p2d_mask status Bit 14: lvd290b_as_1p2d_mask status Bit 15: lvd290b_c_1p2d_mask status Bit 16: lvd400b_eth0_1p2d_mask status Bit 17: lvd400b_eth1_1p2d_mask status Bit 18: lvd400b_im_1p2d_mask status Bit 19: lvd400b_emmc_1p2d_mask status Bit 20: lvd400b_as_1p2d_mask status Bit 21: mvd082b_b_1p2d_mask status Bit 22: hvd134b_c_1p2d_mask status Bit 23: hvd400b_c_1p2d_mask status Bit 24: hvd400b_eth0_1p2d_mask status Bit 25: hvd400b_eth1_1p2d_mask status Bit 26: uvd140b_c_1p2d_mask status Bit 27: uvd140b_fl_1p2d_mask status Bit 28: uvd600b_c_1p2d_mask status Bit 29: uvd600b_fl_1p2d_mask status Bit 30: uvd600b_eth0_1p2d_mask status Bit 31: uvd600b_eth1_1p2d_mask status

62.5.36 User BIST Flags Phase1 register (BIST_FLAGS_PHASE1)

This configuration register contains a monitor of the flags phase1 coming from the User BIST sub-block.

Offset: 0x03CC Access: User read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	FLAGS_P1														
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	FLAGS_P1															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2034. User BIST Flags Phase1 register (BIST_FLAGS_PHASE1)

Table 2002. BIST_FLAGS_PHASE1 field descriptions

Field	Description
1:31 FLAGS_P1	The 31 bits of field FLAGS_P1 are the phase one flags of the User BIST that indicate the status of monitor when it is tripped: Bit 1 - UVD600B_ETH0 Bit 2 - UVD600B_ETH1 Bit 3 - UVD600B_FL Bit 4 - UVD600B_C Bit 5 - HVD400B_ETH0 Bit 6 - HVD400B_ETH1 Bit 7 - HVD400B_C Bit 8 - UVD140B_FL Bit 9 - UVD140B_C Bit 10 - HVD134B_C Bit 11 - MVD082B_B Bit 12 -LVD400B_ETH0 Bit 13 - LVD400B_ETH1 Bit 14 -LVD400B_IM Bit 15 - LVD400B_AS Bit 16 - LVD400B_EMMC Bit 17 - LVD290B_ETH0 Bit 18 - LVD290B_ETH1 Bit 19 - LVD290B_AS Bit 20 - LVD290B_EMMC Bit 21 - LVD290B_FL Bit 22 - LVD290B_C Bit 23 - MVD270B_FL Bit 24 - MVD270B_MAIN_C Bit 25 - MVD270B_C_SB Bit 26 - LVD100B_FL Bit 27 - LVD100B_C Bit 28 - MVD094B_FB Bit 29 - MVD094B_FA Bit 30 - MVD094B_C Bit 31 - LVD100B_SB

62.5.37 User BIST Flags Phase2 register (BIST_FLAGS_PHASE2)

This configuration register contains a monitor of the flags phase2 coming from the User BIST sub-block.

Offset: 0x03D0 Access: User read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	FLAGS_P2														
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	FLAGS_P2															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2035. User BIST Flags Phase2 register (BIST_FLAGS_PHASE2)

Table 2003. BIST_FLAGS_PHASE2 field descriptions

Field	Description
1:31 FLAGS_P2	The 31 bits of field FLAGS_P2 are the phase two flags of the User BIST that indicate the status of monitor when it is lifted: Bit 1 - UVD600B_ETH0 Bit 2 - UVD600B_ETH1 Bit 3 - UVD600B_FL Bit 4 - UVD600B_C Bit 5 - HVD400B_ETH0 Bit 6 - HVD400B_ETH1 Bit 7 - HVD400B_C Bit 8 - UVD140B_FL Bit 9 - UVD140B_C Bit 10 - HVD134B_C Bit 11 - MVD082B_B Bit 12 -LVD400B_ETH0 Bit 13 - LVD400B_ETH1 Bit 14 -LVD400B_IM Bit 15 - LVD400B_AS Bit 16 - LVD400B_EMMC Bit 17 - LVD290B_ETH0 Bit 18 - LVD290B_ETH1 Bit 19 - LVD290B_AS Bit 20 - LVD290B_EMMC Bit 21 - LVD290B_FL Bit 22 - LVD290B_C Bit 23 - MVD270B_FL Bit 24 - MVD270B_MAIN_C Bit 25 - MVD270B_C_SB Bit 26 - LVD100B_FL Bit 27 - LVD100B_C Bit 28 - MVD094B_FB Bit 29 - MVD094B_FA Bit 30 - MVD094B_C Bit 31 - LVD100B_SB

62.5.38 User BIST Control register (BIST_CTRL)

The User BIST Control register (BIST_CTRL) contains both control bits and status bits to manage the User BIST.

Offset: 0x03D4 Access: User read/write, Supervisor read/write, Test read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	IRQST	0	0	0	IRQEN
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	NCFST				NCFEN	0	STATUS			0	0	0	START
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2036. User BIST Control register (BIST_CTRL)

Table 2004. BIST_CTRL field descriptions

Field	Description
11 IRQST	IRQST is the interrupt request pending status bit to generate a User BIST Interrupt. It is a R/W0 register. That means Set by HW and Cleared by SW. The destructive reset resets this bit. 0 No interrupt occured 1 An interrupt occured
15 IRQEN	IRQEN is the interrupt request enable bit to permit a User BIST Interrupt. It is a R/W register. The destructive reset resets this bit. 0 Interrupt is disabled 1 Interrupt enabled
19 NCFST	NCFST is the Not Critical Fault bit. The assertion of this bit will generate FCCU event once user BIST fails. It is set by HW and Cleared by SW. The destructive reset resets this bit. 0 No User BIST NCF occured 1 A User BIST NCF occured
23 NCFEN	NCFEN is the Not Critical Fault enable bit to permit a User BIST Not Critical Fault and Fault indication is sent to FCCU. It is a R/W register. The destructive reset resets these bits. 0 No User BIST NCF enabled 1 A User BIST NCF enabled

Table 2004. BIST_CTRL field descriptions (continued)

Field	Description
25:27 STATUS	STATUS register consists of 3 read-only bits, that according to the value has its own meaning. 000 BIST_IDLE 001 BIST_RUN 010 BIST_PASSED 011 BIST_FAILED 100 BIST_ABORT 101 Reserved 110 Reserved 111 Reserved
31 START	START User BIST bit. If set by SW a 1 is present in the START bit for a System clock cycle only, then the START bit register is clear by HW. The destructive reset resets this bit. 0 No start pulse. 1 A start pulse occurs of a 1 System clock cycle duration

62.5.39 User BIST Time1 and Time0 register (BIST_TIME10)

The User BIST Time1 and Time0 Register (BIST_TIME10) contains two time numbers Time1 and Time0 giving the System clock cycles number required by the User BIST timer1 and timer0 (refer to *Section 62.10* for more information regarding the User BIST timer registers).

Offset: 0x03D8 Access: User read/write, Supervisor read/write, Test read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	TIME_1											
W																
Reset	0	0	0	0	0	0	1	1	1	1	1	0	0	1	1	1

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	TIME_0											
W																
Reset	0	0	0	0	0	0	0	1	1	1	1	1	0	0	1	1

Figure 2037. User BIST Time1 and Time0 register (BIST_TIME10)

Table 2005. BIST_TIME10 field descriptions

Field	Description
4:15 TIME_1	TIME_1 is the system clock cycles number required by the TIMER 1 in the User BIST management. The destructive reset resets these bits.
20:31 TIME_0	TIME_0 is the system clock cycles number required by the TIMER 0 in the User BIST management. The destructive reset resets these bits.

62.5.40 User BIST Time3 and Time2 register (BIST_TIME32)

The User BIST Time3 and Time2 Register (BIST_TIME32) contains two time numbers Time3 and Time2 giving the system clock cycles number required by the User BIST timer3 and timer2 (refer to *Section 62.10* for more information regarding the User BIST timer registers).

Offset: 0x03DC Access: User read/write, Supervisor read/write, Test read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	TIME_3											
W																
Reset	0	0	0	0	0	0	1	1	1	1	1	0	0	1	1	1

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	TIME_2											
W																
Reset	0	0	0	0	0	0	1	1	1	1	1	0	0	1	1	1

Figure 2038. User BIST Time3 and Time2 register (BIST_TIME32)

Table 2006. BIST_TIME32 field descriptions

Field	Description
4:15 TIME_3	TIME_3 is the system clock cycles number required by the TIMER 3 in the User BIST management. The destructive reset resets these bits.
20:31 TIME_2	TIME_2 is the system clock cycles number required by the TIMER 2 in the User BIST management. The destructive reset resets these bits.

62.5.41 User BIST Time6 and Time5 register (BIST_TIME65)

The User BIST Time6 and Time5 Register (BIST_TIME65) contains two time numbers Time6 and Time5 giving the system clock cycles number required by the User BIST timer6 and timer5 (refer to *Section 62.10* for more information regarding the User BIST timer registers).

Offset: 0x03E0 Access: User read/write, Supervisor read/write, Test read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	TIME_6											
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	1

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	TIME_5											
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	1

Figure 2039. User BIST Time6 and Time5 register (BIST_TIME65)

Table 2007. BIST_TIME65 field descriptions

Field	Description
4:15 TIME_6	TIME_6 is the system clock cycles number required by the TIMER 6 in the User BIST management. The destructive reset resets these bits.
20:31 TIME_5	TIME_5 is the system clock cycles number required by the TIMER 5 in the User BIST management. The destructive reset resets these bits.

62.5.42 User BIST VD Under Test Monitor register (BIST_DEBUG)

This VD Under Test Monitor register contains a monitor of the Voltage Detector Under Test of the USER BIST sub-block.

Note: The BIST_DEBUG register can only be read while BIST is running. Once BIST is finished the status can be obtained by checking the BIST_FLAGS_PHASE1 and BIST_FLAGS_PHASE2 registers.

Offset: 0x03E4 Access: User read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	VD_MON					
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2040. User BIST VD Under Test Monitor register (BIST_DEBUG)

Table 2008. BIST_DEBUG field description

Field	Description
26:31 VD_MON	The six read only bits of field VD_MON give the current VD Under Test of the User BIST unit, among 31 VDs available, according to the following values: 0x1F: LVD100_SB 0x1E: MVD094_C 0x1D: MVD094_FA 0x1C: MVD094_FB 0x1B: LVD100_C 0x1A: LVD100_FL 0x16: MVD270_C_STBY 0x15: MVD270_C 0x14: MVD270_FL 0x13: LVD290_C 0x12: LVD290_FL 0x11: LVD290_EMMC 0x10: LVD290_AS 0x0F: LVD290_ETH1 0x0E: LVD290_ETH0 0x0A: LVD400_EMMC 0x09: LVD400_AS 0x08: LVD400_IM 0x07: LVD400_ETH1 0x06: LVD400_ETH0 0x01: MVD082_B 0x19: HVD134_C 0x18: UVD140_C 0x17: UVD140_FL 0x0D: HVD400_C 0x0C: HVD400_ETH1 0x0B: HVD400_ETH0 0x05: UVD600_C 0x04: UVD600_FL 0x03: UVD600_ETH1 0x02: UVD600_ETH0 0x00: No VD under Test

62.6 Standby entry/exit

Standby entry is an application initiated mode. The standby entry process starts once the application configures [MC_ME_MCTL] register for target mode as standby. For detailed description of entry/exit, refer to MC_PCU.

62.7 Temperature Sensor Interface Logic

The Temperature Sensor interface consists of an analog enable, a set of mode registers, and an overtemp threshold select control.

For more information regarding the Temperature Sensor function, refer to the *Chapter 41: Temperature Sensor*.

62.8 Power On Reset (MC_RGM Phase Gates)

The PMU digital logic interfaces to the Reset Generation Module in order to indicate the type and conditions of the resets from the PMU and Temperature Sensor Analog blocks.

There are two signals for both the PMU and Temp Sensor blocks; one is used to indicate a destructive reset, and one is used to indicate a functional reset.

The PMU digital logic also indicates when the RGM allows transition to the next POR phase.

The digital PMU also uses signals from the RGM to indicate when some of the reset signals should be masked during the POR sequence.

During the POR phase 3 exit, the PMU digital logic uses all the enabled Voltage Detects to determine if it is correct to exit from Phase 3. Once all the enabled LVDs and HVDs have become deasserted and the time from the LVD circuits to adjust to new trim values has elapsed, then the signal is sent to the RGM that the correct voltage levels have been achieved to exit from Phase 3.

62.9 Flash interface (DCF client usage)

The PMU digital is updated during POR from the Flash block via a DCF client. This load is used for several pieces of data, but most of the data is trim values being used for analog modules (PMU, Temperature Sensor, and ADC Bandgap).

These trim bits that are loaded from the Flash are not readable via the IP bus. These trim values loaded via the DCF client are not compacted (they are written individually, and not several at a time).

A DCF client is used to interface to the Flash for these early data accesses. This client also performs triple voting to keep the data safe from stray bit flips.

Another set of data that is loaded during the DCF single read process are updated values for the REE and RES bits. Refer to *Section 62.5.30: Reset Event Enable Register (REE_TD)* for more information regarding the REE/RES bits load from Flash.

If the REE bit is loaded via the DCF as set (enabled), then it is not possible to clear this REE bit. The reset value of the REE DCF bits are all low (thus to allow the bits to be rewriteable) and same is the reset value of the REE register.

The monitors for which reactions are enabled will be programmed in the corresponding bit flag of Reset Event Enable (REE_XX) register as “1” (reset enabled) and in the Reset Event Select (RES_XX) register as “0” (destructive reset selected).

The monitors for which reactions are not enabled will be programmed in the corresponding bit flag of Reset Event Enable (REE_XX) register as “0” (reset disabled) and in the Reset Event Select (RES_XX) register as “1” (functional reset selected).

The REE DCF bits loaded are compacted into a single DCF write (they do not match the IPS Bus register bit locations). The REE DCF loaded bits do not have the same limitation that they can only be written once and any further writes must be to the same value. The REE DCF bits can be rewritten to a new value during a new reset event.

When the REE DCF bits are updated, the REE and RES register bits are updated at the same time to the new value.

All of the DCF clients are reset via the POR reset signal.

For more information regarding the DCF records, refer to the DCF Records chapter.

The trim data is read out of the Flash's differential read space (slower access, but less issues with voltage variances). Once the differential reads are completed, the Flash indicates this to the PMU digital via the SSCM module.

Once the PMU trim values have been read, the analog circuit has been given time to update to the new trim values, and the LVDs have all deasserted, a signal is asserted to the Flash to indicate that the voltage is high enough for faster single access reads.

All of the LVD signals must indicate that a valid voltage has been reached before the voltage indication is sent to the Flash.

62.10 Voltage monitor BIST programming

The application has to program the BIST_TIMExx registers according to the following timings, respect to the configured PBRIDGE_CLK:

- BIST_TIME10[Time_0] = 40 µs.
- BIST_TIME10[Time_1] = 50 µs.
- BIST_TIME32[Time_2] = 50 µs.
- BIST_TIME32[Time_3] = 50 µs.
- BIST_TIME65[Time_5] = 200 ns.
- BIST_TIME65[Time_6] = 200 ns.

In case that aforementioned timings are not applied, some voltage monitor BIST could trigger fake faults.

The user can run a BIST mode by setting the BIST_CTRL[START] register bit. The following voltage detectors are then serially tested:

- LVD100_SB
- MVD094_C
- MVD094_FA
- MVD094_FB
- LVD100_C
- LVD100_FL
- MVD270B_SB
- MVD270_C
- MVD270_FL
- LVD290_C
- LVD290_FL
- LVD290_EMMC
- LVD290_AS
- LVD290_ETH1
- LVD290_ETH0
- LVD400_EMMC
- LVD400_AS
- LVD400_IM
- LVD400_ETH1
- LVD400_ETH0
- MVD082_B
- HVD134_C
- UVD140_C
- UVD140_FL
- HVD400_C
- HVD400_ETH1
- HVD400_ETH0
- UVD600_C
- UVD600_FL
- UVD600_ETH1
- UVD600_ETH0

Interrupt can be enabled by programming BIST_CTRL[IRQEN] and interrupt status is checked with BIST_CTRL[IRQST] on completion of BIST sequence.

FCCU event can be enabled by programming BIST_CTRL[NCFEN]. The BIST_CTRL[NCFST] status indicates BIST Fail on completion of BIST sequence.

BIST_DEBUG[VD_MON] register bits allow to know which voltage detector is under test.

The overall status of BIST is provided by the BIST_CTRL[STATUS] register bits.

The status of individual monitors is checked in flag registers BIST_FLAGS_PHASE1 (pass is all zero) and BIST_FLAGS_PHASE2 (pass is all one).

Note: When the SOC supply is 3.3 V, the LVD400_xx monitors are not lifted but when we run BIST all the monitors are masked (during this time the event is seen in PMC_DIG_EPR_HV1 register). When the SOC supply is 5 V, the HVD400_xx monitors are not lifted but when we run BIST, the event is seen in PMC_DIG_EPR_HV1 register.

63 Power Control Unit (MC_PCU)

63.1 Introduction

63.1.1 Overview

The power control unit (MC_PCU) is used to control the overall microcontroller power consumption. There are 4 power domains controlled by the MC_PCU which physically disconnects power to the domains when the specific operating mode allows this.


When a power domain is disconnected from the supply, the power consumption is reduced to zero in that domain. Any status information of such a power domain is lost. When re-connecting a power domain to the supply voltage, the domain draws an increased current until the power domain reaches its operational voltage.

For each mode, software can configure whether a power domain is connected to the supply voltage (power-up state) or disconnected (power-down state). Maximum power saving is reached by entering the STANDBY mode.

On each mode change request, the MC_PCU evaluates the power domain settings in the power domain configuration registers and initiates a power-down or a power-up sequence for each individual power domain. The power-up/down sequences are handled by finite state machines to ensure a smooth and safe transition from one power state to the other.

Figure 2041 depicts the MC_PCU block diagram.

Figure 2041. MC_PCU block diagram



63.1.2 Features

The MC_PCU includes:

- Support for 4 power domains
- Support for chip modes RESET, DRUN, SAFE, TEST, RUN0…3, HALT, STOP and STANDBY (for further mode details, refer to the MC_ME chapter)
- Power states updating on each mode change and on system wakeup
- A handshake mechanism for power state changes thus guaranteeing operable voltage

63.2 External Signal Description

The MC_PCU has no connections to any external pins.

63.3 Memory Map and Register Definition

63.3.1 Memory Map

Table 2009. MC_PCU Register Description

Address offset	Register name	Location
0x0000	Power Domain #0 Configuration (PCU_PCONF0)	*Section 63.3.2.1*
0x0004	Power Domain #1 Configuration (PCU_PCONF1)	*Section 63.3.2.2*
0x0008	Power Domain #2 Configuration (PCU_PCONF2)	*Section 63.3.2.3*
0x000C	Power Domain #3 Configuration (PCU_PCONF3)	*Section 63.3.2.4*
0x0010–0x003F	Reserved	
0x0040	Power Domain Status Register (PCU_PSTAT)	*Section 63.3.2.5*

Note: Any access to unused registers as well as write accesses to read-only registers will not change register content and will cause a transfer error

63.3.2 Register descriptions

All registers may be accessed as 32-bit words, 16-bit half-words, or 8-bit bytes. The bytes are ordered according to big endian. For example, the PD0 field of the PCU_PSTAT register may be accessed as a word at address offset 0x0040, as a half-word at address offset 0x0042, or as a byte at address offset 0x0043.

63.3.2.1 Power Domain #0 Configuration Register (PCU_PCONF0)

Offset: 0x0000 Access: User read, Supervisor read, Test read

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	STBY0	0	0	STOP	0	HALT	RUN3	RUN2	RUN1	RUN0	DRUN	SAFE	TEST	RST
W																
Reset	0	0	1	0	0	1	0	1	1	1	1	1	1	1	1	1

Figure 2042. Power Domain #0 Configuration Register (PCU_PCONF0)

This register defines for power domain #0 whether it is on or off in each chip mode. As power domain #0 is the always-on power domain (and includes the MC_PCU), none of its bits are programmable. This register is available for completeness reasons.

Table 2010. PCU_PCONF0 register field descriptions

Field	Description
31 RST	Power domain control during RESET mode 0 Power domain off 1 Power domain on
30 TEST	Power domain control during TEST mode 0 Power domain off 1 Power domain on
29 SAFE	Power domain control during SAFE mode 0 Power domain off 1 Power domain on
28 DRUN	Power domain control during DRUN mode 0 Power domain off 1 Power domain on
27 RUN0	Power domain control during RUN0 mode 0 Power domain off 1 Power domain on
26 RUN1	Power domain control during RUN1 mode 0 Power domain off 1 Power domain on
25 RUN2	Power domain control during RUN2 mode 0 Power domain off 1 Power domain on
24 RUN3	Power domain control during RUN3 mode 0 Power domain off 1 Power domain on
23 HALT	Power domain control during HALT mode 0 Power domain off 1 Power domain on
21 STOP	Power domain control during STOP mode 0 Power domain off 1 Power domain on
18 STBY0	Power domain control during STANDBY mode 0 Power domain off 1 Power domain on

63.3.2.2 Power Domain #1 Configuration Register (PCU_PCONF1)

Offset: 0x0004 Access: User read, Supervisor read, Test read

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	STBY0	0	0	STOP	0	HALT	RUN3	RUN2	RUN1	RUN0	DRUN	SAFE	TEST	RST
W																
Reset	0	0	0	0	0	1	0	1	1	1	1	1	1	1	1	1

Figure 2043. Power Domain #1 Configuration Register (PCU_PCONF1)

This register defines for power domain #1 whether it is on or off in each chip mode. The bit field description is the same as in *Table 2010*. As the platform, clock generation, and mode control reside in power domain #1, this power domain is only powered down during the STANDBY mode. Therefore, none of the bits are programmable. This register is available for completeness reasons.

The difference between PCU_PCONF0 and PCU_PCONF1 is the reset value of the STBY0 bit: during the STANDBY mode, power domain #1 is disconnected from the power supply, and therefore PCU_PCONF1.STBY0 is always ‘0’. Power domain #0 is always on, and therefore PCU_PCONF0.STBY0 is ‘1’.

For further details about STANDBY mode, refer to *Section 63.4.4.1: STANDBY Mode transition*. NO_FEATURE

63.3.2.3 Power Domain #2 Configuration Register (PCU_PCONF2)

Offset: 0x0008 Access: User read, Supervisor read, Test read

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	STBY0	0	0	STOP	0	HALT	RUN3	RUN2	RUN1	RUN0	DRUN	SAFE	TEST	RST
W																
Reset	0	0	0	0	0	1	0	1	1	1	1	1	1	1	1	1

Figure 2044. Power Domain #2 Configuration Register (PCU_PCONF2)

This register defines for power domain #2 whether it is on or off in each chip mode. The bit field description is the same as in *Table 2010*. This register controls the 120KB Standby RAM.

63.3.2.4 Power Domain #3 Configuration Register (PCU_PCONF3)

Offset: 0x000C Access: User read, Supervisor read, Test read

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	STBY0	0	0	STOP	0	HALT	RUN3	RUN2	RUN1	RUN0	DRUN	SAFE	TEST	RST
W																
Reset	0	0	0	0	0	1	0	1	1	1	1	1	1	1	1	1

Figure 2045. Power Domain #3 Configuration Register (PCU_PCONF3)

This register defines for power domain #3 whether it is on or off in each chip mode. The bit field description is the same as in *Table 2010*. This register controls the 128KB Standby RAM.

63.3.2.5 Power Domain Status Register (PCU_PSTAT)

Offset: 0x0040 Access: User read, Supervisor read, Test read

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	PD3	PD2	PD1	PD0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1

Figure 2046. Power Domain Status Register (PCU_PSTAT)

This register reflects the power status of all available power domains.

Table 2011. PCU_PSTAT field descriptions

Field	Description
28 PD3	Power status for power domain #3 0 Power domain is inoperable. 1 Power domain is operable.
29 PD2	Power status for power domain #2 0 Power domain is inoperable. 1 Power domain is operable.

Table 2011. PCU_PSTAT field descriptions (continued)

Field	Description
30 PD1	Power status for power domain #1 0 Power domain is inoperable. 1 Power domain is operable.
31 PD0	Power status for power domain #0 0 Power domain is inoperable. 1 Power domain is operable.

63.4 Functional description

63.4.1 General

The MC_PCU controls all available power domains on a chip mode basis. The PCU_PCONF*n* registers specify during which system/user modes a power domain is powered up. The power state for each individual power domain is reflected by the bits in the PCU_PSTAT register.

On a mode change, the MC_PCU evaluates which power domain(s) must change power state. The power state is controlled by a state machine (FSM) for each individual power domain which ensures a clean and safe state transition.

63.4.2 Reset / Power-On Reset

After any reset, the chip will transition to the RESET mode during which all power domains are powered up (refer to the MC_ME chapter). Once the reset sequence has been completed, the DRUN mode is entered and software can begin the MC_PCU configuration.

63.4.3 MC_PCU configuration

By default, all power domains are powered in all modes other than STANDBY. Software can change the configuration for each power domain on a mode basis by programming the PCU_PCONF*n* registers.

Each power domain which is powered down is held in a reset state. Read/write accesses to peripherals in those power domains will result in a transfer error.

63.4.4 Mode transitions

On a mode change requested by the MC_ME, the MC_PCU evaluates the power configurations for all power domains. It compares the settings in the PCU_PCONF*n* registers for the new mode with the settings for the current mode. If the configuration for a power domain differs between the modes, a power state change request is generated. These requests are handled by a finite state machine to ensure a smooth and safe transition from one power state to another.

63.4.4.1 STANDBY Mode transition

STANDBY offers the maximum power saving. The level of power saving is software-controllable via the settings in the PCU_PCONF*n* registers for power domain #2 onwards. Power domain #0 stays connected to the power supply while power domain #1 is


disconnected from the power supply. Amongst others power domain #1 contains the platform and the MC_ME. Therefore this mode differs from all other user/system modes.

Once STANDBY is entered it can only be left via a system wakeup. On exiting the STANDBY mode, all power domains are powered up according to the settings in the PCU_PCONF*n* registers, and the DRUN mode is entered. In DRUN mode, both domains #0 and #1 are powered.

Figure 2047 shows an example for a mode transition from RUN0 to STANDBY to DRUN. All power domains which have PCU_PCONF*n*.STBY cleared will enter power-down phase. In this example power domain #1 will be disabled during STANDBY mode.

When the MC_PCU receives the mode change request to STANDBY mode it starts the power down phase for power domain #1. During the power down phase, clocks are disabled and reset is asserted resulting in a loss of all information for this power domain. Then the power domain is disconnected from the power supply (power-down state).

Figure 2047. MC_PCU Events During Power Sequences (STANDBY mode)



Notes:

Not drawn to scale; PCONF1.RUN0 = 1; PCONF1.STBY0 = 0

When the MC_PCU receives a system wakeup request, it starts the power-up phase. The power domain is re-connected to the power supply and the voltage in power domain #1 will increase slowly. Once the voltage is in an operable range, clocks are enabled and the reset is be deasserted (power-up state).

Prior to standby entry, PCTL for WKPU should be disabled.

Note: It is possible that due to a wakeup request, power-up is requested before a power domain completed its power-down sequence. In this case, the information in that power domain is lost.

Exiting the STANDBY mode can only be done via a system wakeup event from:

- API/SSWU module (mapped on WKUP0 line),
- RTC timer (mapped on WKUP1 line),
- external wakeup pads (WKUPx line, where x>1).

Refer to the wakeup vector mapping table in the Device Configuration chapter for complete wakeup lines list and to SPC58xHx IO_Definition document for pad/wakeup lines mapping.

63.4.4.2 Power Saving for Memories During STANDBY Mode

All memories which are not powered down during STANDBY mode automatically enter a power saving state. No software configuration is required to enable this power saving state. While a memory is residing in this state an increased power saving is achieved. Data in the memories is retained.

63.5 Application information

63.5.1 STANDBY mode considerations

STANDBY offers maximum power saving possibility. But power is only saved during the time a power domain is disconnected from the supply. Increased power is required when a power domain is re-connected to the power supply. Additional power is required during restoring the information (for example in the platform). Care should be taken that the time during which the chip is operating in STANDBY mode is significantly longer than the required time for restoring the information.

64 Mode Entry Module (MC_ME)


64.1 Introduction

64.1.1 Overview

The MC_ME controls the chip mode and mode transition sequences in all functional states. It also contains configuration, control and status registers accessible for the application.

Figure 2048 shows the MC_ME block diagram.

Figure 2048. MC_ME block diagram



64.1.2 Features

The MC_ME includes the following features:

- control of the available modes by the ME_ME register
- definition of various chip mode configurations by the ME_<mode>_MC registers
- control of the actual chip mode by the ME_MCTL register
- capture of the current mode and various resource status within the contents of the ME_GS register
- optional generation of various mode transition interrupts
- status bits for each cause of invalid mode transitions
- peripheral clock gating control based on the ME_RUN_PC0–7, ME_LP_PC0–7, and ME_PCTL*n* registers
- additional core clock gating and boot address control based on the ME_CCTL*n* and ME_CADDR*n* registers
- capture of current peripheral and additional core clock gated/enabled status
- progressive system clock switching when transitioning from a lower power consumption mode to a higher power consumption mode, and vice versa

64.1.3 Modes of operation

The MC_ME is based on several chip modes corresponding to different usage models of the chip. Each mode is configurable and can define a policy for energy and processing power management to fit particular system requirements. An application can easily switch from one mode to another depending on the current needs of the system. The operating modes controlled by the MC_ME are divided into system and user modes. The system modes are modes such as: RESET, DRUN, SAFE, and TEST. These modes aim to ease the configuration and monitoring of the system. The user modes are modes such as: RUN0–3, HALT0, STOP0, and STANDBY0 which can be configured to meet the application requirements in terms of energy management and available processing power. The modes DRUN, SAFE, TEST, and RUN0–3 are the chip software running modes.

Table 2012 describes the MC_ME modes.

Table 2012. MC_ME mode descriptions

Name	Description	Entry	Exit
RESET	This is a chip-wide virtual mode during which the application is not active. The system remains in this mode until all resources are available for the embedded software to take control of the chip. It manages hardware initialization of chip configuration, voltage regulators, clock sources, and Flash modules.	system reset assertion from MC_RGM	system reset deassertion from MC_RGM
DRUN	This is the entry mode for the embedded software. It provides full accessibility to the system and enables the configuration of the system at startup. It provides the unique gate to enter user modes. BAF, when present, is executed in DRUN mode.	system reset deassertion from MC_RGM, software request from SAFE, TEST and RUN0–3, wakeup request from STANDBY0	system reset assertion, RUN0–3, TEST, STANDBY0 via software, SAFE via software or hardware failure.

Table 2012. MC_ME mode descriptions (continued)

Name	Description	Entry	Exit
SAFE	This is a chip-wide service mode which may be entered on the detection of a recoverable error. It forces the system into a pre-defined safe configuration from which the system may try to recover.	hardware failure, software request from DRUN, TEST, and RUN0–3	system reset assertion, DRUN via software
TEST	This is a chip-wide service mode which is intended to provide a control environment for chip software testing.	software request from DRUN	system reset assertion, DRUN via software
RUN0–3	These are software running modes where most processing activity is done. These various run modes allow to enable different clock & power configurations of the system with respect to each other.	software request from DRUN or other RUN0–3, interrupt event from HALT0, interrupt or wakeup event from STOP0	system reset assertion, SAFE via software or hardware failure, other RUN0–3 modes, HALT0, STOP0, STANDBY0 via software
HALT0	This is a reduced-activity low-power mode during which the clock to the core is disabled. It can be configured to switch off analog peripherals such as: clock sources, Flash, main regulator, for efficient power management at the cost of higher wakeup latency.	software request from RUN0–3	system reset assertion, SAFE on hardware failure, RUN0–3 on interrupt event
STOP0	This is an advanced low-power mode during which the clock to the core is disabled. It may be configured to switch off most of the peripherals including clock sources for efficient power management at the cost of higher wakeup latency.	software request from RUN0–3	system reset assertion, SAFE on hardware failure, RUN0–3 on interrupt event or wakeup event
STANDBY0	This is a reduced-leakage low-power mode during which power supply is cut off from most of the chip. Wakeup from this mode takes a relatively long time, and content is lost or must be restored from backup.	software request from RUN0–3, DRUN modes	system reset assertion, DRUN on wakeup event

64.2 External signal description

The MC_ME has no connections to any external pins.

64.3 Memory map and register definition

The MC_ME contains registers for:

- mode selection and status reporting
- mode configuration
- mode transition interrupts status and mask control
- scalable number of peripheral sub-mode selection and status reporting
- scalable number of additional core enabling and disabling control and status reporting

64.3.1 Memory map

Table 2013. MC_ME register description

Address offset	Name	Description	Location
Mode registers			
0x000	ME_GS	Global Status	*Section 64.3.2.1*
0x004	ME_MCTL	Mode Control	*Section 64.3.2.2*
0x008	ME_ME	Mode Enable	*Section 64.3.2.3*
0x00C	ME_IS	Interrupt Status	*Section 64.3.2.4*
0x010	ME_IM	Interrupt Mask	*Section 64.3.2.5*
0x014	ME_IMTS	Invalid Mode Transition Status	*Section 64.3.2.6*
0x018	ME_DMTS	Debug Mode Transition Status	*Section 64.3.2.7*
0x01C–0x1F	Reserved		
0x020	ME_RESET_MC	RESET Mode Configuration	*Section 64.3.2.8*
0x024	ME_TEST_MC	TEST Mode Configuration	*Section 64.3.2.9*
0x028	ME_SAFE_MC	SAFE Mode Configuration	*Section 64.3.2.10*
0x02C	ME_DRUN_MC	DRUN Mode Configuration	*Section 64.3.2.11*
0x030	ME_RUN0_MC	RUN0 Mode Configuration	*Section 64.3.2.12*
0x034	ME_RUN1_MC	RUN1 Mode Configuration	*Section 64.3.2.12*
0x038	ME_RUN2_MC	RUN2 Mode Configuration	*Section 64.3.2.12*
0x03C	ME_RUN3_MC	RUN3 Mode Configuration	*Section 64.3.2.12*
0x040	ME_HALT0_MC	HALT0 Mode Configuration	*Section 64.3.2.13*
0x044–0x47	Reserved		
0x048	ME_STOP0_MC	STOP0 Mode Configuration	*Section 64.3.2.14*
0x04C–0x53	Reserved		
0x054	ME_STANDBY0_MC	STANDBY0 Mode Configuration	*Section 64.3.2.15*
0x058–0x5F	Reserved		
Peripheral registers			
0x060	ME_PS0	Peripheral Status 0	*Section 64.3.2.16*
0x064	ME_PS1	Peripheral Status 1	*Section 64.3.2.17*
0x068	ME_PS2	Peripheral Status 2	*Section 64.3.2.18*
0x06C	ME_PS3	Peripheral Status 3	*Section 64.3.2.19*
0x070	ME_PS4	Peripheral Status 4	*Section 64.3.2.20*
0x074	ME_PS5	Peripheral Status 5	*Section 64.3.2.21*
0x078	ME_PS6	Peripheral Status 6	*Section 64.3.2.22*
0x07C	ME_PS7	Peripheral Status 7	*Section 64.3.2.23*
0x080 + n*0x4	ME_RUN_PC*n*	Run Peripheral Configuration *n* (n=0 to 7)	*Section 64.3.2.24*

Table 2013. MC_ME register description (continued)

Address offset	Name	Description	Location
0x0A0 + n*0x4	ME_LP_PC*n*	Low-Power Peripheral Configuration *n* (n=0 to 7)	*Section 64.3.2.25*
0x0C0–0x0CE	ME_PCTL0–ME_PCTL14	Reserved	
0x0CF	ME_PCTL15	S_SIUL2 Control	*Section 64.3.2.26*
0x0D0–0x0DD	ME_PCTL16–ME_PCTL29	Reserved	
0x0DE	ME_PCTL30	S_PIT_0 Control	*Section 64.3.2.26*
0x0DF–0x0E0	ME_PCTL31–ME_PCTL32	Reserved	
0x0E1	ME_PCTL33	S_PSI5S_0 Control	*Section 64.3.2.26*
0x0E2–0x0E3	ME_PCTL34–ME_PCTL35	Reserved	
0x0E4	ME_PCTL36	S_DMAMUX_0_2 Control	*Section 64.3.2.26*
0x0E5	ME_PCTL37	Reserved	
0x0E6	ME_PCTL38	S_CRC_0 Control	*Section 64.3.2.26*
0x0E7–0x0FE	ME_PCTL39–ME_PCTL62	Reserved	
0x0FF	ME_PCTL63	S_CAN_SUB_3_MCAN_4 Control	*Section 64.3.2.26*
0x100	ME_PCTL64	S_CAN_SUB_3_MCAN_3 Control	*Section 64.3.2.26*
0x101	ME_PCTL65	S_CAN_SUB_3_MCAN_2 Control	*Section 64.3.2.26*
0x102	ME_PCTL66	S_CAN_SUB_3_MCAN_1 Control	*Section 64.3.2.26*
0x103	ME_PCTL67	S_CAN_SUB_0_MCAN_3 Control	*Section 64.3.2.26*
0x104	ME_PCTL68	S_CAN_SUB_0_MCAN_2 Control	*Section 64.3.2.26*
0x105	ME_PCTL69	S_CAN_SUB_0_MCAN_1 Control	*Section 64.3.2.26*
0x106–0x107	ME_PCTL70–ME_PCTL71	Reserved	
0x108	ME_PCTL72	S_CAN_SUB_0_MCAN_0 Control	*Section 64.3.2.26*
0x109	ME_PCTL73	S_CAN_SUB_3_MESSAGE_RAM Control	*Section 64.3.2.26*
0x10A	ME_PCTL74	S_CAN_SUB_0_MESSAGE_RAM Control	*Section 64.3.2.26*
0x10B–0x10C	ME_PCTL75–ME_PCTL76	Reserved	
0x10D	ME_PCTL77	S_OctalSPI Control	*Section 64.3.2.26*
0x10E–0x110	ME_PCTL78–ME_PCTL80	Reserved	
0x111	ME_PCTL81	S_LINFlexD_22 Control	*Section 64.3.2.26*
0x112	ME_PCTL82	S_LINFlexD_20 Control	*Section 64.3.2.26*
0x113	ME_PCTL83	S_LINFlexD_18 Control	*Section 64.3.2.26*
0x114	ME_PCTL84	S_LINFlexD_16 Control	*Section 64.3.2.26*
0x115	ME_PCTL85	S_LINFlexD_14 Control	*Section 64.3.2.26*
0x116	ME_PCTL86	S_LINFlexD_12 Control	*Section 64.3.2.26*
0x117	ME_PCTL87	S_LINFlexD_10 Control	*Section 64.3.2.26*
0x118	ME_PCTL88	S_LINFlexD_8 Control	*Section 64.3.2.26*

Table 2013. MC_ME register description (continued)

Address offset	Name	Description	Location
0x119	ME_PCTL89	S_LINFlexD_6 Control	Section 64.3.2.26
0x11A	ME_PCTL90	S_LINFlexD_4 Control	Section 64.3.2.26
0x11B	ME_PCTL91	S_LINFlexD_2 Control	Section 64.3.2.26
0x11C	ME_PCTL92	S_LINFlexD_0 Control	Section 64.3.2.26
0x11D–0x11E	ME_PCTL93–ME_PCTL94	Reserved	
0x11F	ME_PCTL95	S_DSPI_8 Control	Section 64.3.2.26
0x120	ME_PCTL96	S_DSPI_6 Control	Section 64.3.2.26
0x121	ME_PCTL97	S_DSPI_4 Control	Section 64.3.2.26
0x122	ME_PCTL98	S_DSPI_2 Control	Section 64.3.2.26
0x123	ME_PCTL99	S_DSPI_0 Control	Section 64.3.2.26
0x124	ME_PCTL100	S_IIC_2 Control	Section 64.3.2.26
0x125	ME_PCTL101	S_IIC_0 Control	Section 64.3.2.26
0x126	ME_PCTL102	Reserved	
0x127	ME_PCTL103	PCM_1	Section 64.3.2.26
0x128	ME_PCTL104	DSPI_LP	Section 64.3.2.26
0x129–0x12A	ME_PCTL105–ME_PCTL106	Reserved	
0x12B	ME_PCTL107	S_FlexRay_0 Control	Section 64.3.2.26
0x12C–0x12E	ME_PCTL108–ME_PCTL110	Reserved	
0x12F	ME_PCTL111	S_PSI5_0 Control	Section 64.3.2.26
0x130	ME_PCTL112	S_SAR_ADC_B Control (SAR_ADC_12bit_SUPERVISOR)	Section 64.3.2.26
0x131	ME_PCTL113	Reserved	
0x132	ME_PCTL114	S_SAR_ADC_10bit_STDBY Control	Section 64.3.2.26
0x133–0x13D	ME_PCTL115–ME_PCTL125	Reserved	
0x13E	ME_PCTL126	S_SAR_ADC_12bit_2 Control	Section 64.3.2.26
0x13F	ME_PCTL127	S_SAR_ADC_12bit_0 Control	Section 64.3.2.26
0x140	ME_PCTL128	Reserved	
0x141	ME_PCTL129	S_SAR_ADC_B Control (SAR_ADC_12bit_SUPERVISOR_SEQ)	Section 64.3.2.26
0x142	ME_PCTL130	S_SAR_ADC_10bit_STDBY_SEQ Control	Section 64.3.2.26
0x143–0x14B	ME_PCTL131–ME_PCTL139	Reserved	
0x14C	ME_PCTL140	S_SAR_ADC_12bit_3_SEQ Control	Section 64.3.2.26
0x14D	ME_PCTL141	S_SAR_ADC_12bit_1_SEQ Control	Section 64.3.2.26
0x14E	ME_PCTL142	S_SAR_ADC_12bit_2_SEQ Control	Section 64.3.2.26
0x14F	ME_PCTL143	S_SAR_ADC_12bit_0_SEQ Control	Section 64.3.2.26

Table 2013. MC_ME register description (continued)

Address offset	Name	Description	Location
0x150–0x15D	ME_PCTL144–ME_PCTL157	Reserved	
0x15E	ME_PCTL158	S_PIT_1 Control	*Section 64.3.2.26*
0x15F–0x162	ME_PCTL159–ME_PCTL162	Reserved	
0x163	ME_PCTL163	S_DMAMUX_4 Control	*Section 64.3.2.26*
0x164	ME_PCTL164	S_DMAMUX_1_3 Control	*Section 64.3.2.26*
0x165	ME_PCTL165	S_CRC_2 Control	*Section 64.3.2.26*
0x166	ME_PCTL166	S_CRC_1 Control	*Section 64.3.2.26*
0x167–0x16A	ME_PCTL167–ME_PCTL170	Reserved	
0x16B	ME_PCTL171	S_GST Control	*Section 64.3.2.26*
0x16C–0x178	ME_PCTL172–ME_PCTL184	Reserved	
0x179	ME_PCTL185	S_CAN_SUB_2_MCAN_4 Control	*Section 64.3.2.26*
0x17A	ME_PCTL186	S_CAN_SUB_2_MCAN_3 Control	*Section 64.3.2.26*
0x17B	ME_PCTL187	S_CAN_SUB_2_MCAN_2 Control	*Section 64.3.2.26*
0x17C	ME_PCTL188	S_CAN_SUB_2_MCAN_1 Control	*Section 64.3.2.26*
0x17D–0x17F	ME_PCTL189–ME_PCTL191	Reserved	
0x180	ME_PCTL192	S_CAN_SUB_2_MESSAGE_RAM Control	*Section 64.3.2.26*
0x181–0x182	ME_PCTL193–ME_PCTL194	Reserved	
0x183	ME_PCTL195	S_CAN_SUB_1_MCAN_4 Control	*Section 64.3.2.26*
0x184	ME_PCTL196	S_CAN_SUB_1_MCAN_3 Control	*Section 64.3.2.26*
0x185	ME_PCTL197	S_CAN_SUB_1_MCAN_2 Control	*Section 64.3.2.26*
0x186	ME_PCTL198	S_CAN_SUB_1_MCAN_1 Control	*Section 64.3.2.26*
0x187–0x189	ME_PCTL199–ME_PCTL201	Reserved	
0x18A	ME_PCTL202	S_CAN_SUB_1_MESSAGE_RAM Control	*Section 64.3.2.26*
0x18B–0x190	ME_PCTL203–ME_PCTL208	Reserved	
0x191	ME_PCTL209	S_LINFlexD_23 Control	*Section 64.3.2.26*
0x192	ME_PCTL210	S_LINFlexD_21 Control	*Section 64.3.2.26*
0x193	ME_PCTL211	S_LINFlexD_19 Control	*Section 64.3.2.26*
0x194	ME_PCTL212	S_LINFlexD_17 Control	*Section 64.3.2.26*
0x195	ME_PCTL213	S_LINFlexD_15 Control	*Section 64.3.2.26*
0x196	ME_PCTL214	S_LINFlexD_13 Control	*Section 64.3.2.26*
0x197	ME_PCTL215	S_LINFlexD_11 Control	*Section 64.3.2.26*
0x198	ME_PCTL216	S_LINFlexD_9 Control	*Section 64.3.2.26*
0x199	ME_PCTL217	S_LINFlexD_7 Control	*Section 64.3.2.26*
0x19A	ME_PCTL218	S_LINFlexD_5 Control	*Section 64.3.2.26*
0x19B	ME_PCTL219	S_LINFlexD_3 Control	*Section 64.3.2.26*

Table 2013. MC_ME register description (continued)

Address offset	Name	Description	Location
0x19C	ME_PCTL220	S_LINFlexD_1 Control	*Section 64.3.2.26*
0x19D–0x19E	ME_PCTL221–ME_PCTL222	Reserved	
0x19F	ME_PCTL223	S_DSPI_9 Control	*Section 64.3.2.26*
0x1A0	ME_PCTL224	S_DSPI_7 Control	*Section 64.3.2.26*
0x1A1	ME_PCTL225	S_DSPI_5 Control	*Section 64.3.2.26*
0x1A2	ME_PCTL226	S_DSPI_3 Control	*Section 64.3.2.26*
0x1A3	ME_PCTL227	S_DSPI_1 Control	*Section 64.3.2.26*
0x1A4	ME_PCTL228	S_IIC_3 Control	*Section 64.3.2.26*
0x1A5	ME_PCTL229	S_IIC_1 Control	*Section 64.3.2.26*
0x1A6–0x1A8	ME_PCTL22A–ME_PCTL232	Reserved	
0x1A9	ME_PCTL233	S_ETHERNET_1 Control	*Section 64.3.2.26*
0x1AA	ME_PCTL234	S_ETHERNET_0 Control	*Section 64.3.2.26*
0x1AB–0x1AD	ME_PCTL235–ME_PCTL237	Reserved	
0x1AE	ME_PCTL238	S_eMIOS_2 Control	*Section 64.3.2.26*
0x1AF	ME_PCTL239	S_PSI5_1 Control	*Section 64.3.2.26*
0x1B0	ME_PCTL240	S_eMIOS_1 Control	*Section 64.3.2.26*
0x1B1	ME_PCTL241	S_eMIOS_0 Control	*Section 64.3.2.26*
0x1B2	ME_PCTL242	S_STDBY_CTU_0 Control	*Section 64.3.2.26*
0x1B3	ME_PCTL243	S_BODY_CTU_0 Control	*Section 64.3.2.26*
0x1B4–0x1BD	ME_PCTL244–ME_PCTL253	Reserved	
0x1BE	ME_PCTL254	S_SAR_ADC_12bit_3 Control	*Section 64.3.2.26*
0x1BF	ME_PCTL255	S_SAR_ADC_12bit_1 Control	*Section 64.3.2.26*
Core registers			
0x1C0	ME_CS	Core Status	*Section 64.3.2.27*
0x1C4	ME_CCTL0	CORE0 Control	*Section 64.3.2.28*
0x1C6	ME_CCTL1	CORE1 Control	*Section 64.3.2.29*
0x1C8–0x1C9	Reserved		
0x1CA	ME_CCTL3	CORE3 Control	*Section 64.3.2.30*
0x1CC	ME_CCTL4	CORE4 Control	*Section 64.3.2.31*
0x1CE–0x1DF	Reserved		
0x1E0	ME_CADDR0	CORE0 Address	*Section 64.3.2.32*
0x1E4	ME_CADDR1	CORE1 Address	*Section 64.3.2.33*
0x1E8–0x1EB	Reserved		

Table 2013. MC_ME register description (continued)

Address offset	Name	Description	Location
0x1EC	ME_CADDR3	CORE3 Address	*Section 64.3.2.34*
0x1F0	ME_CADDR4	CORE4 Address	*Section 64.3.2.35*

Note: Any access to unused registers as well as write accesses to read-only registers will:

- *not change register content*
- *cause a transfer error*

64.3.2 Register description

Unless otherwise noted, all registers may be accessed as 32-bit words, 16-bit half-words, or 8-bit bytes. The bytes are ordered according to big endian. For example, the ME_RUN_PC0 register may be accessed as a word at address 0x080, as a half-word at address 0x082, or as a byte at address 0x083.

Some fields may be read-only, and their reset value of ‘1’ or ‘0’ and the corresponding behavior cannot be changed.

64.3.2.1 Global Status Register (ME_GS)

This register contains global mode status.

Offset : 0x000 Access: User read, Supervisor read, Test read

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	S_CURRENT_MODE				S_MTRANS	1	0	0	S_PDO	0	0	S_MVR	0	0	S_FLA	
W																
Reset	0	0	0	0	1	1	0	0	0	0	0	1	0	0	1	1

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	S_PLL1	S_PLL0	S_XOSC	S_IRC	S_SYSCLK			
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0

Figure 2049. Global Status register (ME_GS)

Table 2014. ME_GS field descriptions

Field	Description
0:3 S_CURRENT_MODE	Current chip mode status 0000 RESET 0001 TEST 0010 SAFE 0011 DRUN 0100 RUN0 0101 RUN1 0110 RUN2 0111 RUN3 1000 HALT0 1001 reserved 1010 STOP0 1011 reserved 1100 reserved 1101 STANDBY0 1110 reserved 1111 reserved
4 S_MTRANS	Mode transition status 0 Mode transition process is not active 1 Mode transition is ongoing
8 S_PDO	Output power-down status This bit specifies output power-down status of I/Os. This bit is asserted whenever outputs of pads are forced to high impedance state or the pads power sequence driver is switched off. 0 No automatic safe gating of I/Os used and pads power sequence driver is enabled 1 In STOP0 mode, the slew rate control mechanism of the output pads is disabled to reduce power consumption, but the state of the output remains functional.
11 S_MVR	Main voltage regulator status 0 Main voltage regulator is not ready 1 Main voltage regulator is ready for use
14:15 S_FLA	Flash availability status 00 Flash is not available 01 Flash is in power-down mode 10 Flash is in low-power mode 11 Flash is in normal mode and available for use
24 S_PLL1	secondary PLL status 0 secondary PLL is not stable 1 secondary PLL is providing a stable clock
25 S_PLL0	primary PLL status 0 primary PLL is not stable 1 primary PLL is providing a stable clock
26 S_XOSC	external crystal oscillator status 0 external crystal oscillator is not stable 1 external crystal oscillator is providing a stable clock

Table 2014. ME_GS field descriptions (continued)

Field	Description
27 S_IRC	16 MHz internal RC oscillator status 0 16 MHz internal RC oscillator is not stable 1 16 MHz internal RC oscillator is providing a stable clock
28:31 S_SYSCLK	System clock switch status These bits specify the system clock currently used by the system. 0000 16 MHz int. RC osc. 0001 external crystal osc. 0010 primary PLL (PHI) 0011 reserved 0100 secondary PLL 0101 reserved ... 1111 system clock is disabled

64.3.2.2 Mode Control Register (ME_MCTL)

This register is used to trigger software-controlled mode changes. Depending on the modes as enabled by ME_ME register bits, configurations corresponding to unavailable modes are reserved and access to ME_<mode>_MC registers must respect this for successful mode requests.

Note: Byte and half-word write accesses are not allowed for this register as a predefined key is required to change its value.

Offset: 0x004 Access: User read, Supervisor read/write, Test read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	TARGET_MODE				0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	1	1	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	1	0	1	0	0	1	0	1	0	0	0	0	1	1	1	1
W	KEY															
Reset	1	0	1	0	0	1	0	1	0	0	0	0	1	1	1	1

Figure 2050. Mode Control Register (ME_MCTL)

Table 2015. ME_MCTL field descriptions

Field	Description
0:3 TARGET_MODE	Target chip mode These bits provide the target chip mode to be entered by software programming. The mechanism to enter into any mode by software requires the write operation twice: first time with key, and second time with inverted key. These bits are automatically updated by hardware while entering SAFE on hardware request. Also, while exiting from the HALT0 and STOP0 modes on hardware exit events, these are updated with the appropriate RUN0–3 mode value. 0000 RESET (triggers a 'functional' reset event) 0001 TEST 0010 SAFE 0011 DRUN 0100 RUN0 0101 RUN1 0110 RUN2 0111 RUN3 1000 HALT0 1001 reserved 1010 STOP0 1011 reserved 1100 reserved 1101 STANDBY0 1110 reserved 1111 RESET (triggers a 'destructive' reset event)
16:31 KEY	Control key These bits enable write access to this register. Any write access to the register with a value different from the keys is ignored. Read access will always return inverted key. KEY: 0101 1010 1111 0000 (0x5AF0) INVERTED KEY: 1010 0101 0000 1111 (0xA50F)

64.3.2.3 Mode Enable Register (ME_ME)

This register allows a way to disable the chip modes which are not required for a given chip. RESET, SAFE, DRUN, and RUN0 modes are always enabled.

Offset: 0x008 Access: User read, Supervisor read/write, Test read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	RESET_DEST	0	STANDBY0	0	0	STOP0	0	HALT0	RUN3	RUN2	RUN1	RUN0	DRUN	SAFE	TEST	RESET_FUNC
W																
Reset	1	0	1	0	0	0	0	0	0	0	0	1	1	1	0	1

Figure 2051. Mode Enable Register (ME_ME)

Table 2016. ME_ME Field Descriptions

Field	Description
16 RESET_DEST	‘destructive’ RESET mode enable 1 ‘destructive’ RESET mode is enabled
18 STANDBY0	STANDBY0 mode enable 0 STANDBY0 mode is disabled 1 STANDBY0 mode is enabled
21 STOP0	STOP0 mode enable 0 STOP0 mode is disabled 1 STOP0 mode is enabled
23 HALT0	HALT0 mode enable 0 HALT0 mode is disabled 1 HALT0 mode is enabled
24 RUN3	RUN3 mode enable 0 RUN3 mode is disabled 1 RUN3 mode is enabled
25 RUN2	RUN2 mode enable 0 RUN2 mode is disabled 1 RUN2 mode is enabled
26 RUN1	RUN1 mode enable 0 RUN1 mode is disabled 1 RUN1 mode is enabled
27 RUN0	RUN0 mode enable 1 RUN0 mode is enabled
28 DRUN	DRUN mode enable 1 DRUN mode is enabled
29 SAFE	SAFE mode enable 1 SAFE mode is enabled

Table 2016. ME_ME Field Descriptions (continued)

Field	Description
30 TEST	TEST mode enable 0 TEST mode is disabled 1 TEST mode is enabled
31 RESET_FUNC	'functional' RESET mode enable 1 'functional' RESET mode is enabled

64.3.2.4 Interrupt Status Register (ME_IS)

This register provides the current interrupt status.

Offset: 0x00C Access: User read, Supervisor read/write, Test read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	I_ICONF_CC	I_ICONF_CU	I_ICONF	I_IMODE	I_SAFE	I_MTC
W											w1c	w1c	w1c	w1c	w1c	w1c
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2052. Interrupt Status Register (ME_IS)

Table 2017. ME_IS field descriptions

Field	Description
26 I_ICONF_CC	Invalid mode configuration interrupt (core configuration) This bit is set if a write access to one of the ME_CCTLn registers is attempted while a mode transition is in progress. 0 No write to an ME_CADDRn register was attempted during an ongoing mode transition 1 A write to an ME_CADDRn register was attempted during an ongoing mode transition
27 I_ICONF_CU	Invalid mode configuration interrupt (Clock Usage) This bit is set during a mode transition if a clock which is required to be on by an enabled peripheral is configured to be turned off. It is cleared by writing a '1' to this bit. 0 No invalid mode configuration (clock usage) interrupt occurred 1 Invalid mode configuration (clock usage) interrupt is pending

Table 2017. ME_IS field descriptions (continued)

Field	Description
28 I_ICONF	Invalid mode configuration interrupt This bit is set whenever a write operation to ME_<*mode*>_MC registers with invalid mode configuration is attempted. It is cleared by writing a '1' to this bit. 0 No invalid mode configuration interrupt occurred 1 Invalid mode configuration interrupt is pending
29 I_IMODE	Invalid mode interrupt This bit is set whenever an invalid mode transition is requested. It is cleared by writing a '1' to this bit. 0 No invalid mode interrupt occurred 1 Invalid mode interrupt is pending
30 I_SAFE	SAFE mode interrupt This bit is set whenever the chip enters SAFE mode on hardware requests generated in the system. It is cleared by writing a '1' to this bit. 0 No SAFE mode interrupt occurred 1 SAFE mode interrupt is pending
31 I_MTC	Mode transition complete interrupt This bit is set whenever the mode transition process completes (S_MTRANS transits from 1 to 0). It is cleared by writing a '1' to this bit. This mode transition interrupt bit will not be set while entering low-power modes HALT0, STOP0, or STANDBY0. 0 No mode transition complete interrupt occurred 1 Mode transition complete interrupt is pending

64.3.2.5 Interrupt Mask Register (ME_IM)

This register controls whether an event generates an interrupt or not.

Offset: 0x010 Access: User read, Supervisor read/write, Test read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	M_ICONF_CC	M_ICONF_CU	M_ICONF	M_IMODE	M_SAFE	M_MTC
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2053. Interrupt Mask Register (ME_IM)

Table 2018. ME_IM field descriptions

Field	Description
26 M_ICONF_CC	Invalid mode configuration (core configuration) interrupt mask 0 Invalid mode interrupt is masked 1 Invalid mode interrupt is enabled
27 M_ICONF_CU	Invalid mode configuration (clock usage) interrupt mask 0 Invalid mode interrupt is masked 1 Invalid mode interrupt is enabled
28 M_ICONF	Invalid mode configuration interrupt mask 0 Invalid mode interrupt is masked 1 Invalid mode interrupt is enabled
29 M_IMODE	Invalid mode interrupt mask 0 Invalid mode interrupt is masked 1 Invalid mode interrupt is enabled
30 M_SAFE	SAFE mode interrupt mask 0 SAFE mode interrupt is masked 1 SAFE mode interrupt is enabled
31 M_MTC	Mode transition complete interrupt mask 0 Mode transition complete interrupt is masked 1 Mode transition complete interrupt is enabled

64.3.2.6 Invalid Mode Transition Status Register (ME_IMTS)

This register provides the status bits for the possible causes of an invalid mode interrupt.

Offset: 0x014 Access: User read, Supervisor read/write, Test read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	S_MRIG	S_MTI	S_MRI	S_DMA	S_NMA	S_SEA
W											w1c	w1c	w1c	w1c	w1c	w1c
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2054. Invalid Mode Transition Status Register (ME_IMTS)

Table 2019. ME_IMTS field descriptions

Field	Description
26 S_MRIG	Mode Request Ignored status This bit is set whenever a new mode is requested while a transition to the SAFE mode is in progress, a transition to STOP0 mode is requested while a wakeup or interrupt request is active, a transition to HALT0 mode is requested while an interrupt request is active, or a transition to STANDBY mode is requested while a wakeup request is active. It is cleared by writing a ‘1’ to this bit. 0 Mode transition requested is not ignored 1 Mode transition requested is ignored
27 S_MTI	Mode Transition Illegal status This bit is set whenever a new mode is requested while some other mode transition process is active (S_MTRANS is ‘1’). Refer to *Section 64.4.5: Mode Transition Interrupts*, for the exceptions to this behavior. It is cleared by writing a ‘1’ to this bit. 0 Mode transition requested is not illegal 1 Mode transition requested is illegal
28 S_MRI	Mode Request Illegal status This bit is set whenever the target mode requested is not a valid mode with respect to current mode. It is cleared by writing a ‘1’ to this bit. 0 Target mode requested is not illegal with respect to current mode 1 Target mode requested is illegal with respect to current mode
29 S_DMA	Disabled Mode Access status This bit is set whenever the target mode requested is one of those disabled modes determined by ME_ME register. It is cleared by writing a ‘1’ to this bit. 0 Target mode requested is not a disabled mode 1 Target mode requested is a disabled mode
30 S_NMA	Non-existing Mode Access status This bit is set whenever the target mode requested is one of those non existing modes determined by ME_ME register. It is cleared by writing a ‘1’ to this bit. 0 Target mode requested is an existing mode 1 Target mode requested is a non-existing mode
31 S_SEA	SAFE Event Active status This bit is set whenever the chip is in SAFE mode, SAFE event bit is pending and a new mode requested other than RESET/SAFE modes. It is cleared by writing a ‘1’ to this bit. 0 No new mode requested other than RESET/SAFE while SAFE event is pending 1 New mode requested other than RESET/SAFE while SAFE event is pending

64.3.2.7 Debug Mode Transition Status Register (ME_DMTS)

This register provides the status of different factors which influence mode transitions. It is used to give an indication of why a mode transition indicated by ME_GS.S_MTRANS may be taking longer than expected.

Note: The ME_DMTS register does not indicate whether a mode transition is ongoing. Therefore, some ME_DMTS bits may still be asserted after the mode transition has completed.

Offset: 0x018 Access: User read, Supervisor read/write, Test read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	PREVIOUS_MODE				0	0	0	0	MPH_BUSY	0	0	PMC_PROG	DBG_MODE	CCKL_PROG	PCS_PROG	SMR
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	CDP_PRPH_0_255	VREG_CSRC_SC	CSRC_CSRC_SC	IRC_SC	SCSRC_SC	SYSCLK_SW	Reserved	FLASH_SC	CDP_PRPH_224_255	CDP_PRPH_192_223	CDP_PRPH_160_191	CDP_PRPH_128_159	CDP_PRPH_96_127	CDP_PRPH_64_95	CDP_PRPH_32_63	CDP_PRPH_0_31
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2055. Debug Mode Transition Status Register (ME_DMTS)

Table 2020. ME_DMTS field descriptions

Field	Description
0:3 PREVIOUS_MODE	Previous chip mode These bits show the mode in which the chip was prior to the latest change to the current mode. 0000 RESET 0001 TEST 0010 SAFE 0011 DRUN 0100 RUN0 0101 RUN1 0110 RUN2 0111 RUN3 1000 HALT0 1001 reserved 1010 STOP0 1011 reserved 1100 reserved 1101 STANDBY0 1110 reserved 1111 reserved
8 MPH_BUSY	MC_ME/MC_PCU Handshake Busy indicator This bit is set if the MC_ME has requested a mode change from the MC_PCU and the MC_PCU has not yet completed its power-up/down sequencing. It is cleared when the MC_PCU has responded. 0 Handshake is not busy 1 Handshake is busy

Table 2020. ME_DMTS field descriptions (continued)

Field	Description
11 PMC_PROG	MC_PCU Mode Change in Progress indicator This bit is set if the MC_PCU is in the process of powering up or down power domains. It is cleared when all power-up/down processes have completed. 0 Power-up/down transition is not in progress 1 Power-up/down transition is in progress
12 DBG_MODE	Debug mode indicator This bit is set while the chip is in debug mode. 0 The chip is not in debug mode 1 The chip is in debug mode
13 CCKL_PROG	Core Clock Enable/Disable in Progress This bit is set while any core's clock is in the process of being enabled or disabled. 0 No core clock is being enabled or disabled 1 A core clock is being enabled or disabled
14 PCS_PROG	Progressive System Clock Switching in Progress This bit is set while the progressive system clock switching process is in progress. 0 PCS is not in progress 1 PCS is in progress
15 SMR	SAFE mode request from MC_RGM is active indicator This bit is set if a hardware SAFE mode request has been triggered. It is cleared when the hardware SAFE mode request has been cleared. 0 A SAFE mode request is not active 1 A SAFE mode request is active
16 CDP_PRPH_0_255	Clock Disable Process Pending status for Peripherals 0–255(1) This bit is set when any peripheral appearing has been requested to have its clock disabled. It is cleared when all the peripherals which have been requested to have their clocks disabled have entered the state in which their clocks may be disabled. 0 No peripheral clock disabling is pending 1 Clock disabling is pending for at least one peripheral
17 VREG_CSRC_SC	Main VREG dependent Clock Source State Change during mode transition indicator This bit is set when a clock source which depends on the main voltage regulator to be powered-up is requested to change its power up/down state. It is cleared when the clock source has completed its state change. 0 No state change is taking place 1 A state change is taking place
18 CSRC_CSRC_SC	(Other) Clock Source dependent Clock Source State Change during mode transition indicator This bit is set when a clock source which depends on another clock source to be powered-up is requested to change its power up/down state. It is cleared when the clock source has completed its state change. 0 No state change is taking place 1 A state change is taking place

Table 2020. ME_DMTS field descriptions (continued)

Field	Description
19 IRC_SC	IRC State Change during mode transition indicator This bit is set when the 16 MHz internal RC oscillator is requested to change its power up/down state. It is cleared when the 16 MHz internal RC oscillator has completed its state change. 0 No state change is taking place 1 A state change is taking place
20 SCSRC_SC	Secondary Clock Sources State Change during mode transition indicator This bit is set when a secondary clock source is requested to change its power up/down state. It is cleared when all secondary system clock sources have completed their state changes. (A secondary clock source is a clock source other than IRC.) 0 No state change is taking place 1 A state change is taking place
21 SYSCLK_SW	System Clock Switching pending status 0 No system clock source switching is pending 1 A system clock source switching is pending
23 FLASH_SC	FLASH State Change during mode transition indicator This bit is set when the FLASH is requested to change its power up/down state. It is cleared when the DFLASH has completed its state change. 0 No state change is taking place 1 A state change is taking place
24 CDP_PRPH_224_255	Clock Disable Process Pending status for Peripherals 224–255(1) This bit is set when any peripheral appearing in ME_PS7 has been requested to have its clock disabled. It is cleared when all the peripherals which have been requested to have their clocks disabled have entered the state in which their clocks may be disabled. 0 No peripheral clock disabling is pending 1 Clock disabling is pending for at least one peripheral
25 CDP_PRPH_192_223	Clock Disable Process Pending status for Peripherals 192–223 This bit is set when any peripheral appearing in ME_PS6 has been requested to have its clock disabled. It is cleared when all these peripherals which have been requested to have their clocks disabled have entered the state in which their clocks may be disabled. 0 No peripheral clock disabling is pending 1 Clock disabling is pending for at least one peripheral
26 CDP_PRPH_160_191	Clock Disable Process Pending status for Peripherals 160–191 This bit is set when any peripheral appearing in ME_PS5 has been requested to have its clock disabled. It is cleared when all these peripherals which have been requested to have their clocks disabled have entered the state in which their clocks may be disabled. 0 No peripheral clock disabling is pending 1 Clock disabling is pending for at least one peripheral

Table 2020. ME_DMTS field descriptions (continued)

Field	Description
27 CDP_PRPH_128_159	Clock Disable Process Pending status for Peripherals 128–159 This bit is set when any peripheral appearing in ME_PS4 has been requested to have its clock disabled. It is cleared when all these peripherals which have been requested to have their clocks disabled have entered the state in which their clocks may be disabled. 0 No peripheral clock disabling is pending 1 Clock disabling is pending for at least one peripheral
28 CDP_PRPH_96_127	Clock Disable Process Pending status for Peripherals 96–127 This bit is set when any peripheral appearing in ME_PS3 has been requested to have its clock disabled. It is cleared when all these peripherals which have been requested to have their clocks disabled have entered the state in which their clocks may be disabled. 0 No peripheral clock disabling is pending 1 Clock disabling is pending for at least one peripheral
29 CDP_PRPH_64_95	Clock Disable Process Pending status for Peripherals 64–95 This bit is set when any peripheral appearing in ME_PS2 has been requested to have its clock disabled. It is cleared when all these peripherals which have been requested to have their clocks disabled have entered the state in which their clocks may be disabled. 0 No peripheral clock disabling is pending 1 Clock disabling is pending for at least one peripheral
30 CDP_PRPH_32_63	Clock Disable Process Pending status for Peripherals 32–63 This bit is set when any peripheral appearing in ME_PS1 has been requested to have its clock disabled. It is cleared when all these peripherals which have been requested to have their clocks disabled have entered the state in which their clocks may be disabled. 0 No peripheral clock disabling is pending 1 Clock disabling is pending for at least one peripheral
31 CDP_PRPH_0_31	Clock Disable Process Pending status for Peripherals 0–31 This bit is set when any peripheral appearing in ME_PS0 has been requested to have its clock disabled. It is cleared when all these peripherals which have been requested to have their clocks disabled have entered the state in which their clocks may be disabled. 0 No peripheral clock disabling is pending 1 Clock disabling is pending for at least one peripheral

1. Peripheral n corresponds to the ME_PCTLn register. Refer to *Table 2013* for the ME_PCTLn locations actually occupied, which in turn indicates which peripherals are reported in the ME_DMTS register.

64.3.2.8 RESET Mode Configuration Register (ME_RESET_MC)

This register configures system behavior during RESET mode. Refer to *Table 2021* for details.

Note: The following configuration values are set according to the chip configuration:

XOSCON

Offset: 0x020 Access: User read, Supervisor read/write, Test read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	PDO	0	0	MVRON	0	0	FLAON	
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	1	0	0	1	1

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	PLL1ON	PLL0ON	XOSCON	IRCON	SYSCLK			
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0

Figure 2056. RESET Mode Configuration Register (ME_RESET_MC)

64.3.2.9 TEST Mode Configuration Register (ME_TEST_MC)

This register configures system behavior during TEST mode. Refer to *Table 2021* for details.

Note: Byte write accesses are not allowed to this register.

Offset: 0x024 Access: User read, Supervisor read/write, Test read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	PWRLVL			0	0	0	0	PDO	0	0	MVRON	0	0	FLAON	
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	1	0	0	1	1

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	PLL1ON	PLL0ON	XOSCON	IRCON	SYSCLK			
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0

Figure 2057. TEST Mode Configuration Register (ME_TEST_MC)

64.3.2.10 SAFE Mode Configuration Register (ME_SAFE_MC)

This register configures system behavior during SAFE mode. Refer to *Table 2021* for details.

Note: Byte write accesses are not allowed to this register.

Offset: 0x028 Access: User read, Supervisor read/write, Test read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	PWRLVL			0	0	0	0	PDO	0	0	MVRON	0	0	FLAON	
W																
Reset	0	0	0	0	0	0	0	0	1	0	0	1	0	0	1	1

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	PLL1ON	PLL0ON	XOSCON	IRCON	SYSCLK			
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0

Figure 2058. SAFE Mode Configuration Register (ME_SAFE_MC)

64.3.2.11 DRUN Mode Configuration Register (ME_DRUN_MC)

This register configures system behavior during DRUN mode. Refer to *Table 2021* for details.

Note: Byte write accesses are not allowed to this register.

The following configuration values are set according to the chip configuration:

XOSCON

Offset: 0x02C Access: User read, Supervisor read/write, Test read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	PWRLVL			0	0	0	0	PDO	0	0	MVRON	0	0	FLAON	
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	1	0	0	1	1

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	PLL1ON	PLL0ON	XOSCON	IRCON	SYSCLK			
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0

Figure 2059. DRUN Mode Configuration Register (ME_DRUN_MC)

64.3.2.12 RUN*n* Mode Configuration Registers (ME_RUN*n*_MC)

This register configures system behavior during RUN0–3 modes. Refer to *Table 2021* for details.

Note: Byte write accesses are not allowed to this register.

Offset: 0x030 + *n**0x4 (*n* = 0 to 3) Access: User read, Supervisor read/write, Test read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	PWRLVL			0	0	0	0	PDO	0	0	MVRON	0	0	FLAON	
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	1	0	0	1	1

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	PLL1ON	PLL0ON	XOSCON	IRCON	SYSCLK			
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0

Figure 2060. RUN0–3 Mode Configuration Registers (ME_RUN*n*_MC)

64.3.2.13 HALT0 Mode Configuration Register (ME_HALT0_MC)

This register configures system behavior during HALT0 mode. Refer to *Table 2021* for details.

Note: Byte write accesses are not allowed to this register.

Offset: 0x040 Access: User read, Supervisor read/write, Test read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	PDO	0	0	MVRON	0	0	FLAON	
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	1	0	0	1	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	PLL1ON	PLL0ON	XOSCON	IRCON	SYSCLK			
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0

Figure 2061. HALT0 Mode Configuration Register (ME_HALT0_MC)

64.3.2.14 STOP0 Mode Configuration Register (ME_STOP0_MC)

This register configures system behavior during STOP0 mode. Refer to *Table 2021* for details.

Note: Byte write accesses are not allowed to this register.

Offset: 0x048 Access: User read, Supervisor read/write, Test read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	PDO	0	0	MVRON	0	0	FLAON	
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	1

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	PLL1ON	PLL0ON	XOSCON	IRCON	SYSCLK			
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0

Figure 2062. STOP0 Mode Configuration Register (ME_STOP0_MC)

64.3.2.15 STANDBY0 Mode Configuration Register (ME_STANDBY0_MC)

Offset: 0x054 Access: User read, Supervisor read/write, Test read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	PDO	0	0	MVRON	0	0	FLAON	
W																
Reset	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	1

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	PLL1ON	PLL0ON	XOSCON	IRCON	SYSCLK			
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1

Figure 2063. STANDBY0 Mode Configuration Register (ME_STANDBY0_MC)

This register configures system behavior during STANDBY0 mode. Refer to *Table 2021* for details.

Note: Byte write accesses are not allowed to this register.

Table 2021. ME_<*mode*>_MC Field Descriptions

Field	Description
1:3 PWRLVL	Power level This bit indicates the relative power consumption level of this mode with respect to that of other modes. When switching between two modes with differing power levels, system clock progressive switching is enabled. **Note:** For ME_RESET_MC, ME_HALT0_MC, ME_STOP0_MC and ME_STANDBY0_MC registers this bit field is read-only and always 0.
8 PDO	I/O output power-down control This bit controls the output power-down of I/Os. 0 No automatic safe gating of I/Os used and pads power sequence driver is enabled 1 In SAFE/TEST modes, outputs of pads are forced to high impedance state and pads power sequence driver is disabled. The inputs are level unchanged. In STOP0 mode, only the pad power sequence driver is disabled, but the state of the output remains functional. In STANDBY0 mode, power sequence driver and all pads except those mapped on wakeup lines are not powered and therefore high impedance. Wakeup line configuration remains unchanged
11 MVRON	Main voltage regulator control This bit specifies whether main voltage regulator is switched off or not while entering this mode. 1 Main voltage regulator is switched on
14:15 FLAON	Flash power-down control This bit specifies the operating mode of the Flash after entering this mode. 00 reserved 01 Flash is in power-down mode 10 Flash is in low-power mode 11 Flash is in normal mode
24 PLL1ON	secondary PLL control 0 secondary PLL is switched off 1 secondary PLL is switched on
25 PLL0ON	primary PLL control 0 primary PLL is switched off 1 primary PLL is switched on
26 XOSCON	external crystal oscillator control 0 external crystal oscillator is switched off 1 external crystal oscillator is switched on

Table 2021. ME_<*mode*>_MC Field Descriptions (continued)

Field	Description
27 IRCON	16 MHz internal RC oscillator control 0 16 MHz internal RC oscillator is switched off 1 16 MHz internal RC oscillator is switched on
28:31 SYSCLK	System clock switch control These bits specify the system clock to be used by the system. 0000 16 MHz int. RC osc. 0001 external crystal osc. 0010 primary PLL (PHI) 0011 reserved 0100 secondary PLL 0101 reserved ... 1110 reserved 1111 system clock is disabled in TEST mode, reserved in all other modes

64.3.2.16 Peripheral Status Register 0 (ME_PS0)

This register provides the status of the peripherals. Refer to *Table 2022* for details.

Offset: 0x060 Access: User read, Supervisor read, Test read

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	S_PIT_0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	S_SIUL	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2064. Peripheral Status Register 0 (ME_PS0)

Table 2022. ME_PS0 register field descriptions

Field	Description
1 S_PIT_0	PIT_0 status This bit specifies the current status of PIT_0 which is controlled by the MC_ME. 0 PIT_0 is frozen 1 PIT_0 is active
16 S_SIUL	SIUL status This bit specifies the current status of SIUL which is controlled by the MC_ME. 0 SIUL is frozen 1 SIUL is active

64.3.2.17 Peripheral Status Register 1 (ME_PS1)

This register provides the status of the peripherals. Refer to *Table 2023* for details.

Offset: 0x064 Access: User read, Supervisor read, Test read

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	S_CANSUBSYS3_MCAN_4	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	S_CRC_0	0	S_DMAMUX_0_2	0	0	S_PSI5S_0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2065. Peripheral Status Register 1 (ME_PS1)

Table 2023. ME_PS1 register field descriptions

Field	Description
0 S_CANSUBSYS3_MCAN_4	CANSUBSYS3_MCAN_4 status This bit specifies the current status of CANSUBSYS3_MCAN_4 which is controlled by the MC_ME. 0 CANSUBSYS3_MCAN_4 is frozen 1 CANSUBSYS3_MCAN_4 is active
25 S_CRC_0	CRC_0 status This bit specifies the current status of CRC_0 which is controlled by the MC_ME. 0 CRC_0 is frozen 1 CRC_0 is active
27 S_DMAMUX_0_2	DMAMUX_0_2 status This bit specifies the current status of DMAMUX_0_2 which is controlled by the MC_ME. 0 DMAMUX_0_2 is frozen 1 DMAMUX_0_2 is active
30 S_PSI5S_0	PSI5S_0 status This bit specifies the current status of PSI5S_0 which is controlled by the MC_ME. 0 PSI5S_0 is frozen 1 PSI5S_0 is active

64.3.2.18 Peripheral Status Register 2 (ME_PS2)

This register provides the status of the peripherals. Refer to *Table 2024* for details.

Offset: 0x068 Access: User read, Supervisor read, Test read

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	S_DSPI_8	0	0	S_LINFlexD_0	S_LINFlexD_2	S_LINFlexD_4	S_LINFlexD_6	S_LINFlexD_8	S_LINFlexD_10	S_LINFlexD_12	S_LINFlexD_14	S_LINFlexD_16	S_LINFlexD_18	S_LINFlexD_20	S_LINFlexD_22	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	S_OctalSPI	0	0	S_CANSUBSYS0_CAN_RAM_CTR	S_CANSUBSYS3_CAN_RAM_CTR	S_CANSUBSYS0_MCAN_0	0	0	S_CANSUBSYS0_MCAN_1	S_CANSUBSYS0_MCAN_2	S_CANSUBSYS0_MCAN_3	S_CANSUBSYS3_MCAN_1	S_CANSUBSYS3_MCAN_2	S_CANSUBSYS3_MCAN_3
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2066. Peripheral Status Register 2 (ME_PS2)

Table 2024. ME_PS2 register field descriptions

Field	Description
0 S_DSPI_8	DSPI_8 status This bit specifies the current status of DSPI_8 which is controlled by the MC_ME. 0 DSPI_8 is frozen 1 DSPI_8 is active
3 S_LINFlexD_0	LINFLEXD_0 status This bit specifies the current status of LINFLEXD_0 which is controlled by the MC_ME. 0 LINFLEXD_0 is frozen 1 LINFLEXD_0 is active
4 S_LINFlexD_2	LINFLEXD_2 status This bit specifies the current status of LINFLEXD_2 which is controlled by the MC_ME. 0 LINFLEXD_2 is frozen 1 LINFLEXD_2 is active
5 S_LINFlexD_4	LINFLEXD_4 status This bit specifies the current status of LINFLEXD_4 which is controlled by the MC_ME. 0 LINFLEXD_4 is frozen 1 LINFLEXD_4 is active

Table 2024. ME_PS2 register field descriptions (continued)

Field	Description
6 S_LINFlexD_6	LINFLEXD_6 status This bit specifies the current status of LINFLEXD_6 which is controlled by the MC_ME. 0 LINFLEXD_6 is frozen 1 LINFLEXD_6 is active
7 S_LINFlexD_8	LINFLEXD_8 status This bit specifies the current status of LINFLEXD_8 which is controlled by the MC_ME. 0 LINFLEXD_8 is frozen 1 LINFLEXD_8 is active
8 S_LINFlexD_10	LINFLEXD_10 status This bit specifies the current status of LINFLEXD_10 which is controlled by the MC_ME. 0 LINFLEXD_10 is frozen 1 LINFLEXD_10 is active
9 S_LINFlexD_12	LINFLEXD_12 status This bit specifies the current status of LINFLEXD_12 which is controlled by the MC_ME. 0 LINFLEXD_12 is frozen 1 LINFLEXD_12 is active
10 S_LINFlexD_14	LINFLEXD_14 status This bit specifies the current status of LINFLEXD_14 which is controlled by the MC_ME. 0 LINFLEXD_14 is frozen 1 LINFLEXD_14 is active
11 S_LINFlexD_16	LINFLEXD_16 status This bit specifies the current status of LINFLEXD_16 which is controlled by the MC_ME. 0 LINFLEXD_16 is frozen 1 LINFLEXD_16 is active
12 S_LINFlexD_18	LINFLEXD_18 status This bit specifies the current status of LINFLEXD_18 which is controlled by the MC_ME. 0 LINFLEXD_18 is frozen 1 LINFLEXD_18 is active
13 S_LINFlexD_20	LINFLEXD_20 status This bit specifies the current status of LINFLEXD_20 which is controlled by the MC_ME. 0 LINFLEXD_20 is frozen 1 LINFLEXD_20 is active
14 S_LINFlexD_22	LINFLEXD_22 status This bit specifies the current status of LINFLEXD_22 which is controlled by the MC_ME. 0 LINFLEXD_22 is frozen 1 LINFLEXD_22 is active

Table 2024. ME_PS2 register field descriptions (continued)

Field	Description
18 S_OctalSPI	OctalSPI status This bit specifies the current status of OctalSPI which is controlled by the MC_ME. 0 OctalSPI is frozen 1 OctalSPI is active
21 S_CANSUBSYS0 _CAN_RAM_CTR	CANSUBSYS0_CAN_RAM_CTR status This bit specifies the current status of CANSUBSYS0_CAN_RAM_CTR which is controlled by the MC_ME. 0 CANSUBSYS0_CAN_RAM_CTR is frozen 1 CANSUBSYS0_CAN_RAM_CTR is active
22 S_CANSUBSYS3 _CAN_RAM_CTR	CANSUBSYS3_CAN_RAM_CTR status This bit specifies the current status of CANSUBSYS3_CAN_RAM_CTR which is controlled by the MC_ME. 0 CANSUBSYS3_CAN_RAM_CTR is frozen 1 CANSUBSYS3_CAN_RAM_CTR is active
23 S_CANSUBSYS0 _MCAN_0	CANSUBSYS0_MCAN_0 status This bit specifies the current status of CANSUBSYS0_MCAN_0 which is controlled by the MC_ME. 0 CANSUBSYS0_MCAN_0 is frozen 1 CANSUBSYS0_MCAN_0 is active
26 S_CANSUBSYS0 _MCAN_1	CANSUBSYS0_MCAN_1 status This bit specifies the current status of CANSUBSYS0_MCAN_1 which is controlled by the MC_ME. 0 CANSUBSYS0_MCAN_1 is frozen 1 CANSUBSYS0_MCAN_1 is active
27 S_CANSUBSYS0 _MCAN_2	CANSUBSYS0_MCAN_2 status This bit specifies the current status of CANSUBSYS0_MCAN_2 which is controlled by the MC_ME. 0 CANSUBSYS0_MCAN_2 is frozen 1 CANSUBSYS0_MCAN_2 is active
28 S_CANSUBSYS0 _MCAN_3	CANSUBSYS0_MCAN_3 status This bit specifies the current status of CANSUBSYS0_MCAN_3 which is controlled by the MC_ME. 0 CANSUBSYS0_MCAN_3 is frozen 1 CANSUBSYS0_MCAN_3 is active
29 S_CANSUBSYS3 _MCAN_1	CANSUBSYS3_MCAN_1 status This bit specifies the current status of CANSUBSYS3_MCAN_1 which is controlled by the MC_ME. 0 CANSUBSYS3_MCAN_1 is frozen 1 CANSUBSYS3_MCAN_1 is active

Table 2024. ME_PS2 register field descriptions (continued)

Field	Description
30 S_CANSUBSYS3_MCAN_2	CANSUBSYS3_MCAN_2 status This bit specifies the current status of CANSUBSYS3_MCAN_2 which is controlled by the MC_ME. 0 CANSUBSYS3_MCAN_2 is frozen 1 CANSUBSYS3_MCAN_2 is active
31 S_CANSUBSYS3_MCAN_3	CANSUBSYS3_MCAN_3 status This bit specifies the current status of CANSUBSYS3_MCAN_3 which is controlled by the MC_ME. 0 CANSUBSYS3_MCAN_3 is frozen 1 CANSUBSYS3_MCAN_3 is active

64.3.2.19 Peripheral Status Register 3 (ME_PS3)

This register provides the status of the peripherals. Refer to *Table 2025* for details.

Offset: 0x06C Access: User read, Supervisor read, Test read

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	S_SAR_ADC_12BIT_0	S_SAR_ADC_12BIT_2	0	0	0	0	0	0	0	0	0	0	0	S_SAR_ADC_10BIT_STDBY	0	S_SAR_ADC_12BIT_B
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	S_PSI5_0	0	0	0	S_FLEXRAY_0	0	0	S_DSPI_LP	S_PCM_1	0	S_IIC_0	S_IIC_2	S_DSPI_0	S_DSPI_2	S_DSPI_4	S_DSPI_6
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2067. Peripheral Status Register 3 (ME_PS3)

Table 2025. ME_PS3 register field descriptions

Field	Description
0 S_SAR_ADC_12BIT_0	SAR_ADC_12BIT_0 status This bit specifies the current status of SAR_ADC_12BIT_0 which is controlled by the MC_ME. 0 SAR_ADC_12BIT_0 is frozen 1 SAR_ADC_12BIT_0 is active
1 S_SAR_ADC_12BIT_2	SAR_ADC_12BIT_2 status This bit specifies the current status of SAR_ADC_12BIT_2 which is controlled by the MC_ME. 0 SAR_ADC_12BIT_2 is frozen 1 SAR_ADC_12BIT_2 is active
13 S_SAR_ADC_10BIT_STDBY	SAR_ADC_10BIT_STDBY status This bit specifies the current status of SAR_ADC_10BIT_STDBY which is controlled by the MC_ME. 0 SAR_ADC_10BIT_STDBY is frozen 1 SAR_ADC_10BIT_STDBY is active
15 S_SAR_ADC_12BIT_B	SAR_ADC_12BIT_B status This bit specifies the current status of SAR_ADC_12BIT_B which is controlled by the MC_ME. 0 SAR_ADC_12BIT_B is frozen 1 SAR_ADC_12BIT_B is active
16 S_PSI5_0	PSI5_0 status This bit specifies the current status of PSI5_0 which is controlled by the MC_ME. 0 PSI5_0 is frozen 1 PSI5_0 is active
20 S_FLEXRAY_0	FLEXRAY_0 status This bit specifies the current status of FLEXRAY_0 which is controlled by the MC_ME. 0 FLEXRAY_0 is frozen 1 FLEXRAY_0 is active
23 S_DSPI_LP	DSPI_LP status This bit specifies the current status of DSPI_LP which is controlled by the MC_ME. 0 DSPI_LP is frozen 1 DSPI_LP is active
24 S_PCM_1	PCM_1 status This bit specifies the current status of PCM_1which is controlled by the MC_ME. 0 PCM_1 is frozen 1 PCM_1 is active
26 S_IIC_0	IIC_0 status This bit specifies the current status of IIC_0 which is controlled by the MC_ME. 0 IIC_0 is frozen 1 IIC_0 is active

Table 2025. ME_PS3 register field descriptions (continued)

Field	Description
27 S_IIC_2	IIC_2 status This bit specifies the current status of IIC_2 which is controlled by the MC_ME. 0 IIC_2 is frozen 1 IIC_2 is active
28 S_DSPI_0	DSPI_0 status This bit specifies the current status of DSPI_0 which is controlled by the MC_ME. 0 DSPI_0 is frozen 1 DSPI_0 is active
29 S_DSPI_2	DSPI_2 status This bit specifies the current status of DSPI_2 which is controlled by the MC_ME. 0 DSPI_2 is frozen 1 DSPI_2 is active
30 S_DSPI_4	DSPI_4 status This bit specifies the current status of DSPI_4 which is controlled by the MC_ME. 0 DSPI_4 is frozen 1 DSPI_4 is active
31 S_DSPI_6	DSPI_6 status This bit specifies the current status of DSPI_6 which is controlled by the MC_ME. 0 DSPI_6 is frozen 1 DSPI_6 is active

64.3.2.20 Peripheral Status Register 4 (ME_PS4)

This register provides the status of the peripherals. Refer to *Table 2026* for details.

Offset: 0x070 Access: User read, Supervisor read, Test read

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	S_PIT_1	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	S_SAR_ADC_12BIT_SEQ_0	S_SAR_ADC_12BIT_SEQ_2	S_SAR_ADC_12BIT_SEQ_1	S_SAR_ADC_12BIT_SEQ_3	0	0	0	0	0	0	0	0	0	S_SAR_ADC_10BIT_STDBY_SEQ	S_SAR_ADC_12BIT_B_SEQ	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2068. Peripheral Status Register 4 (ME_PS4)

Table 2026. ME_PS4 register field descriptions

Field	Description
1 S_PIT_1	PIT_1 status This bit specifies the current status of PIT_1 which is controlled by the MC_ME. 0 PIT_1 is frozen 1 PIT_1 is active
16 S_SAR_ADC_ 12BIT_SEQ_0	SAR_ADC_12BIT_0_SEQ status This bit specifies the current status of SAR_ADC_12BIT_0_SEQ which is controlled by the MC_ME. 0 SAR_ADC_12BIT_0_SEQ is frozen 1 SAR_ADC_12BIT_0_SEQ is active
17 S_SAR_ADC_ 12BIT_SEQ_2	SAR_ADC_12BIT_2_SEQ status This bit specifies the current status of SAR_ADC_12BIT_2_SEQ which is controlled by the MC_ME. 0 SAR_ADC_12BIT_2_SEQ is frozen 1 SAR_ADC_12BIT_2_SEQ is active
18 S_SAR_ADC_ 12BIT_SEQ_1	SAR_ADC_12BIT_1_SEQ status This bit specifies the current status of SAR_ADC_12BIT_1_SEQ which is controlled by the MC_ME. 0 SAR_ADC_12BIT_1_SEQ is frozen 1 SAR_ADC_12BIT_1_SEQ is active

Table 2026. ME_PS4 register field descriptions (continued)

Field	Description
19 S_SAR_ADC_ 12BIT_SEQ_3	SAR_ADC_12BIT_3_SEQ status This bit specifies the current status of SAR_ADC_12BIT_3_SEQ which is controlled by the MC_ME. 0 SAR_ADC_12BIT_3_SEQ is frozen 1 SAR_ADC_12BIT_3_SEQ is active
29 S_SAR_ADC_ 10BIT_STDBY_SEQ	SAR_ADC_10BIT_STDBY_SEQ status This bit specifies the current status of SAR_ADC_10BIT_STDBY_SEQ which is controlled by the MC_ME. 0 SAR_ADC_10BIT_STDBY_SEQ is frozen 1 SAR_ADC_10BIT_STDBY_SEQ is active
30 S_SAR_ADC_ 12BIT_B_SEQ	SAR_ADC_12BIT_B_SEQ status This bit specifies the current status of SAR_ADC_12BIT_B_SEQ which is controlled by the MC_ME. 0 SAR_ADC_12BIT_B_SEQ is frozen 1 SAR_ADC_12BIT_B_SEQ is active

64.3.2.21 Peripheral Status Register 5 (ME_PS5)

This register provides the status of the peripherals. Refer to *Table 2027* for details.

Offset: 0x074 Access: User read, Supervisor read, Test read

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	S_CANSUBSYS2_MCAN_1	S_CANSUBSYS2_MCAN_2	S_CANSUBSYS2_MCAN_3	S_CANSUBSYS2_MCAN_4	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	S_GST	0	0	0	0	S_CRC_1	S_CRC_2	S_DMAMUX_1_3	S_DMAMUX_4	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2069. Peripheral Status Register 5 (ME_PS5)

Table 2027. ME_PS5 register field descriptions

Field	Description
3 S_CANSUBSYS2_MCAN_1	CANSUBSYS2_MCAN_1 status This bit specifies the current status of CANSUBSYS2_MCAN_1 which is controlled by the MC_ME. 0 CANSUBSYS2_MCAN_1 is frozen 1 CANSUBSYS2_MCAN_1 is active
4 S_CANSUBSYS2_MCAN_2	CANSUBSYS2_MCAN_2 status This bit specifies the current status of CANSUBSYS2_MCAN_2 which is controlled by the MC_ME. 0 CANSUBSYS2_MCAN_2 is frozen 1 CANSUBSYS2_MCAN_2 is active
5 S_CANSUBSYS2_MCAN_3	CANSUBSYS2_MCAN_3 status This bit specifies the current status of CANSUBSYS2_MCAN_3 which is controlled by the MC_ME. 0 CANSUBSYS2_MCAN_3 is frozen 1 CANSUBSYS2_MCAN_3 is active
6 S_CANSUBSYS2_MCAN_4	CANSUBSYS2_MCAN_4 status This bit specifies the current status of CANSUBSYS2_MCAN_4 which is controlled by the MC_ME. 0 CANSUBSYS2_MCAN_4 is frozen 1 CANSUBSYS2_MCAN_4 is active
20 S_GST	GST status This bit specifies the current status of GST which is controlled by the MC_ME. 0 GST is frozen 1 GST is active
25 S_CRC_1	CRC_1 status This bit specifies the current status of CRC_1 which is controlled by the MC_ME. 0 CRC_1 is frozen 1 CRC_1 is active
26 S_CRC_2	CRC_2 status This bit specifies the current status of CRC_2 which is controlled by the MC_ME. 0 CRC_2 is frozen 1 CRC_2 is active
27 S_DMAMUX_1_3	DMAMUX_1_3 status This bit specifies the current status of DMAMUX_1_3 which is controlled by the MC_ME. 0 DMAMUX_1_3 is frozen 1 DMAMUX_1_3 is active
28 S_DMAMUX_4	DMAMUX_4 status This bit specifies the current status of DMAMUX_4 which is controlled by the MC_ME. 0 DMAMUX_4 is frozen 1 DMAMUX_4 is active

64.3.2.22 Peripheral Status Register 6 (ME_PS6)

This register provides the status of the peripherals. Refer to *Table 2028* for details.

Offset: 0x078 Access: User read, Supervisor read, Test read

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	S_DSPI_9	0	0	S_LINFlexD_1	S_LINFlexD_3	S_LINFlexD_5	S_LINFlexD_7	S_LINFlexD_9	S_LINFlexD_11	S_LINFlexD_13	S_LINFlexD_15	S_LINFlexD_17	S_LINFlexD_19	S_LINFlexD_21	S_LINFlexD_23	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	S_CANSUBSYS1_CAN_RAM_CTR	0	0	0	S_CANSUBSYS1_MCAN_1	S_CANSUBSYS1_MCAN_2	S_CANSUBSYS1_MCAN_3	S_CANSUBSYS1_MCAN_4	0	0	S_CANSUBSYS2_CAN_RAM_CTR
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2070. Peripheral Status Register 6 (ME_PS6)

Table 2028. ME_PS6 register field descriptions

Field	Description
0 S_DSPI_9	DSPI_9 status This bit specifies the current status of DSPI_9 which is controlled by the MC_ME. 0 DSPI_9 is frozen 1 DSPI_9 is active
3 S_LINFlexD_1	LINFLEXD_1 status This bit specifies the current status of LINFLEXD_1 which is controlled by the MC_ME. 0 LINFLEXD_1 is frozen 1 LINFLEXD_1 is active
4 S_LINFlexD_3	LINFLEXD_3 status This bit specifies the current status of LINFLEXD_3 which is controlled by the MC_ME. 0 LINFLEXD_3 is frozen 1 LINFLEXD_3 is active
5 S_LINFlexD_5	LINFLEXD_5 status This bit specifies the current status of LINFLEXD_5 which is controlled by the MC_ME. 0 LINFLEXD_5 is frozen 1 LINFLEXD_5 is active

Table 2028. ME_PS6 register field descriptions (continued)

Field	Description
6 S_LINFlexD_7	LINFLEXD_7 status This bit specifies the current status of LINFLEXD_7 which is controlled by the MC_ME. 0 LINFLEXD_7 is frozen 1 LINFLEXD_7 is active
7 S_LINFlexD_9	LINFLEXD_9 status This bit specifies the current status of LINFLEXD_9 which is controlled by the MC_ME. 0 LINFLEXD_9 is frozen 1 LINFLEXD_9 is active
8 S_LINFlexD_11	LINFLEXD_11 status This bit specifies the current status of LINFLEXD_11 which is controlled by the MC_ME. 0 LINFLEXD_11 is frozen 1 LINFLEXD_11 is active
9 S_LINFlexD_13	LINFLEXD_13 status This bit specifies the current status of LINFLEXD_13 which is controlled by the MC_ME. 0 LINFLEXD_13 is frozen 1 LINFLEXD_13 is active
10 S_LINFlexD_15	LINFLEXD_15 status This bit specifies the current status of LINFLEXD_15 which is controlled by the MC_ME. 0 LINFLEXD_15 is frozen 1 LINFLEXD_15 is active
11 S_LINFlexD_17	LINFLEXD_17 status This bit specifies the current status of LINFLEXD_17 which is controlled by the MC_ME. 0 LINFLEXD_17 is frozen 1 LINFLEXD_17 is active
12 S_LINFlexD_19	LINFLEXD_19 status This bit specifies the current status of LINFLEXD_19 which is controlled by the MC_ME. 0 LINFLEXD_19 is frozen 1 LINFLEXD_19 is active
13 S_LINFlexD_21	LINFLEXD_21 status This bit specifies the current status of LINFLEXD_21 which is controlled by the MC_ME. 0 LINFLEXD_21 is frozen 1 LINFLEXD_21 is active
14 S_LINFlexD_23	LINFLEXD_23 status This bit specifies the current status of LINFLEXD_23 which is controlled by the MC_ME. 0 LINFLEXD_23 is frozen 1 LINFLEXD_23 is active

Table 2028. ME_PS6 register field descriptions (continued)

Field	Description
21 S_CANSUBSYS1_ CAN_RAM_CTR	CANSUBSYS1_CAN_RAM_CTR status This bit specifies the current status of CANSUBSYS1_CAN_RAM_CTR which is controlled by the MC_ME. 0 CANSUBSYS1_CAN_RAM_CTR is frozen 1 CANSUBSYS1_CAN_RAM_CTR is active
25 S_CANSUBSYS1_ MCAN_1	CANSUBSYS1_MCAN_1 status This bit specifies the current status of CANSUBSYS1_MCAN_1 which is controlled by the MC_ME. 0 CANSUBSYS1_MCAN_1 is frozen 1 CANSUBSYS1_MCAN_1 is active
26 S_CANSUBSYS1_ MCAN_2	CANSUBSYS1_MCAN_2 status This bit specifies the current status of CANSUBSYS1_MCAN_2 which is controlled by the MC_ME. 0 CANSUBSYS1_MCAN_2 is frozen 1 CANSUBSYS1_MCAN_2 is active
27 S_CANSUBSYS1_ MCAN_3	CANSUBSYS1_MCAN_3 status This bit specifies the current status of CANSUBSYS1_MCAN_3 which is controlled by the MC_ME. 0 CANSUBSYS1_MCAN_3 is frozen 1 CANSUBSYS1_MCAN_3 is active
28 S_CANSUBSYS1_ MCAN_4	CANSUBSYS1_MCAN_4 status This bit specifies the current status of CANSUBSYS1_MCAN_4 which is controlled by the MC_ME. 0 CANSUBSYS1_MCAN_4 is frozen 1 CANSUBSYS1_MCAN_4 is active
31 S_CANSUBSYS2_ CAN_RAM_CTR	CANSUBSYS2_CAN_RAM_CTR status This bit specifies the current status of CANSUBSYS2_CAN_RAM_CTR which is controlled by the MC_ME. 0 CANSUBSYS2_CAN_RAM_CTR is frozen 1 CANSUBSYS2_CAN_RAM_CTR is active

64.3.2.23 Peripheral Status Register 7 (ME_PS7)

This register provides the status of the peripherals. Refer to *Table 2029* for details.

Offset: 0x07C Access: User read, Supervisor read, Test read

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	S_SAR_ADC_12BIT_1	S_SAR_ADC_12BIT_3	0	0	0	0	0	0	0	0	0	0	S_BODY_CTU_0	S_STDBY_CTU_0	S_EMIOS_0	S_EMIOS_1
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	S_PSI5_1	S_EMIOS_2	0	0	0	S_ETHERNET_0	S_ETHERNET_1	0	0	0	S_IIC_1	S_IIC_3	S_DSPI_1	S_DSPI_3	S_DSPI_5	S_DSPI_7
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2071. Peripheral Status Register 7 (ME_PS7)

Table 2029. ME_PS7 register field descriptions

Field	Description
0 S_SAR_ADC_12BIT_1	SAR_ADC_12BIT_1 status This bit specifies the current status of SAR_ADC_12BIT_1 which is controlled by the MC_ME. 0 SAR_ADC_12BIT_1 is frozen 1 SAR_ADC_12BIT_1 is active
1 S_SAR_ADC_12BIT_3	SAR_ADC_12BIT_3 status This bit specifies the current status of SAR_ADC_12BIT_3 which is controlled by the MC_ME. 0 SAR_ADC_12BIT_3 is frozen 1 SAR_ADC_12BIT_3 is active
12 S_BODY_CTU_0	BODY_CTU_0 status This bit specifies the current status of BODY_CTU_0 which is controlled by the MC_ME. 0 BODY_CTU_0 is frozen 1 BODY_CTU_0 is active
13 S_STDBY_CTU_0	STDBY_CTU_0 status This bit specifies the current status of STDBY_CTU_0 which is controlled by the MC_ME. 0 STDBY_CTU_0 is frozen 1 STDBY_CTU_0 is active

Table 2029. ME_PS7 register field descriptions (continued)

Field	Description
14 S_EMIOS_0	EMIOS_0 status This bit specifies the current status of EMIOS_0 which is controlled by the MC_ME. 0 EMIOS_0 is frozen 1 EMIOS_0 is active
15 S_EMIOS_1	EMIOS_1 status This bit specifies the current status of EMIOS_1 which is controlled by the MC_ME. 0 EMIOS_1 is frozen 1 EMIOS_1 is active
16 S_PSI5_1	PSI5_1 status This bit specifies the current status of PSI5_1 which is controlled by the MC_ME. 0 PSI5_1 is frozen 1 PSI5_1 is active
17 S_EMIOS_2	EMIOS_2 status This bit specifies the current status of EMIOS_2 which is controlled by the MC_ME. 0 EMIOS_2 is frozen 1 EMIOS_2 is active
21 S_ETHERNET_0	ETHERNET_0 status This bit specifies the current status of ETHERNET_0 which is controlled by the MC_ME. 0 ETHERNET_0 is frozen 1 ETHERNET_0 is active
22 S_ETHERNET_1	ETHERNET_1 status This bit specifies the current status of ETHERNET_1 which is controlled by the MC_ME. 0 ETHERNET_1 is frozen 1 ETHERNET_1 is active
26 S_IIC_1	IIC_1 status This bit specifies the current status of IIC_1 which is controlled by the MC_ME. 0 IIC_1 is frozen 1 IIC_1 is active
27 S_IIC_3	IIC_3 status This bit specifies the current status of IIC_3 which is controlled by the MC_ME. 0 IIC_3 is frozen 1 IIC_3 is active
28 S_DSPI_1	DSPI_1 status This bit specifies the current status of DSPI_1 which is controlled by the MC_ME. 0 DSPI_1 is frozen 1 DSPI_1 is active

Table 2029. ME_PS7 register field descriptions (continued)

Field	Description
29 S_DSPI_3	DSPI_3 status This bit specifies the current status of DSPI_3 which is controlled by the MC_ME. 0 DSPI_3 is frozen 1 DSPI_3 is active
30 S_DSPI_5	DSPI_5 status This bit specifies the current status of DSPI_5 which is controlled by the MC_ME. 0 DSPI_5 is frozen 1 DSPI_5 is active
31 S_DSPI_7	DSPI_7 status This bit specifies the current status of DSPI_7 which is controlled by the MC_ME. 0 DSPI_7 is frozen 1 DSPI_7 is active

64.3.2.24 Run Peripheral Configuration Registers (ME_RUN_PC*n*)

These registers configure eight different types of peripheral behavior during run modes.

Offset: 0x080 + *n**0x4 (n = 0 to 7) Access: User read, Supervisor read/write, Test read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	RUN3	RUN2	RUN1	RUN0	DRUN	SAFE	TEST	RESET
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2072. Run Peripheral Configuration Registers (ME_RUN_PC*n*)

Table 2030. ME_RUN_PC*n* field descriptions

Field	Description
24 RUN3	Peripheral control during RUN3 0 Peripheral is frozen with clock gated 1 Peripheral is active
25 RUN2	Peripheral control during RUN2 0 Peripheral is frozen with clock gated 1 Peripheral is active
26 RUN1	Peripheral control during RUN1 0 Peripheral is frozen with clock gated 1 Peripheral is active

Table 2030. ME_RUN_PC*n* field descriptions (continued)

Field	Description
27 RUN0	Peripheral control during RUN0 0 Peripheral is frozen with clock gated 1 Peripheral is active
28 DRUN	Peripheral control during DRUN 0 Peripheral is frozen with clock gated 1 Peripheral is active
29 SAFE	Peripheral control during SAFE 0 Peripheral is frozen with clock gated 1 Peripheral is active
30 TEST	Peripheral control during TEST 0 Peripheral is frozen with clock gated 1 Peripheral is active
31 RESET	Peripheral control during RESET 0 Peripheral is frozen with clock gated 1 Peripheral is active

64.3.2.25 Low-Power Peripheral Configuration Registers (ME_LP_PC*n*)

These registers configure eight different types of peripheral behavior during non-run modes.

Offset: 0x0A0 + *n**0x4 (n = 0 to 7) Access: User read, Supervisor read/write, Test read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	STANDBY0	0	0	STOP0	0	HALT0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2073. Low-Power Peripheral Configuration Registers (ME_LP_PC*n*)

Table 2031. ME_LP_PC*n* field descriptions

Field	Description
18 STANDBY0	Peripheral control during STANDBY0 0 Peripheral is frozen with clock gated 1 Peripheral is active
21 STOP0	Peripheral control during STOP0 0 Peripheral is frozen with clock gated 1 Peripheral is active
23 HALT0	Peripheral control during HALT0 0 Peripheral is frozen with clock gated 1 Peripheral is active

64.3.2.26 Peripheral Control Registers (ME_PCTL*n*)

These registers select the configurations during run and non-run modes for each peripheral. Refer to *Table 2013* for information on which ME_PCTL*n* locations are actually occupied. The unoccupied locations contain a read-only byte value of 0x00.

Note: After modifying any of the ME_RUN_PCn, ME_LP_PCn, and ME_PCTLn registers, software must request a mode change and wait for the mode change to be completed before entering debug mode in order to have consistent behavior between the peripheral clock control process and the clock status reporting in the ME_PS*n registers.*

Offset : 0x0C0 + *n**0x1 (*n* = 0 to 255) Access: User read, Supervisor read/write, Test read/write

	0	1	2	3	4	5	6	7
R	0	0(1)	LP_CFG			RUN_CFG		
W								
Reset	0	0	0	0	0	0	0	0

1. This bit is writable but has no impact.

Figure 2074. Peripheral Control Registers (ME_PCTL*n*)

Table 2032. ME_PCTL*n* field descriptions

Field	Description
2:4 LP_CFG	Peripheral configuration select for non-run modes These bits associate a configuration as defined in the ME_LP_PC0–7 registers to the peripheral. 000 Selects ME_LP_PC0 configuration 001 Selects ME_LP_PC1 configuration 010 Selects ME_LP_PC2 configuration 011 Selects ME_LP_PC3 configuration 100 Selects ME_LP_PC4 configuration 101 Selects ME_LP_PC5 configuration 110 Selects ME_LP_PC6 configuration 111 Selects ME_LP_PC7 configuration
5:7 RUN_CFG	Peripheral configuration select for run modes These bits associate a configuration as defined in the ME_RUN_PC0–7 registers to the peripheral. 000 Selects ME_RUN_PC0 configuration 001 Selects ME_RUN_PC1 configuration 010 Selects ME_RUN_PC2 configuration 011 Selects ME_RUN_PC3 configuration 100 Selects ME_RUN_PC4 configuration 101 Selects ME_RUN_PC5 configuration 110 Selects ME_RUN_PC6 configuration 111 Selects ME_RUN_PC7 configuration

64.3.2.27 Core Status Register (ME_CS)

This register provides the status of the additional cores.

Offset: 0x1C0 Access: User read, Supervisor read, Test read

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	CHKINTC_STAT	0	0	0	0	S_CHK_CORE5	S_CORE4	S_CORE3	0	S_CORE1	S_CORE0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1

Figure 2075. Core Status Register (ME_CS)

Table 2033. ME_CS field descriptions

Field	Description
21 CHKINTC_STAT	INTC checkered module This bit specifies the current status INTC checkered module 0 INTC checker module is disabled 1 INTC checker module is running
26 S_CHK_CORE5	Core 5 status This bit specifies the current status of checker core_0 0 checker core_0 is disabled 1 checker core_0 is running
27 S_CORE4	Core 4 status This bit specifies the current status of the HSM which is controlled by the ME_CCTL4 register. 0 the HSM is disabled 1 the HSM is running
28 S_CORE3	Core 3 status This bit specifies the current status of the main core_1 which is controlled by the ME_CCTL3 register. 0 main core_1 is disabled 1 main core_1 is running

Table 2033. ME_CS field descriptions (continued)

Field	Description
30 S_CORE1	Core 1 status This bit specifies the current status of main core_0 which is controlled by the ME_CCTL1 register. 0 main core_0 is disabled 1 main core_0 is running
31 S_CORE0	Core 0 status This bit specifies the current status of peripheral core_2 which is controlled by the ME_CCTL0 register. 0 peripheral core_2 is disabled 1 peripheral core_2 is running

64.3.2.28 Core Control Register 0 (ME_CCTL0)

This register controls whether peripheral core_2 is disabled or running during run modes.

This register cannot be written after a mode change request has been made until the mode transition has completed (that is while ME_GS[S_MTRANS] = 1).

Offset: 0x1C4 Access: User read, Supervisor read/write, Test read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	STANDBY0	0	0	STOP0	0	HALT0	RUN3	RUN2	RUN1	RUN0	DRUN	SAFE	TEST	RESET
W																
Reset	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0

Figure 2076. Core Control Register 0 (ME_CCTL0)

Table 2034. ME_CCTL0 field descriptions

Field	Description
2 STANDBY0	Core control during STANDBY0 The peripheral core 2 is always disabled during STANDBY0.
5 STOP0	Core control during STOP0 peripheral core_2 is always disabled during STOP0.
7 HALT0	Core control during HALT0 peripheral core_2 is always disabled during HALT0.
8 RUN3	Core control during RUN3 0 peripheral core_2 is disabled with clock gated 1 peripheral core_2 is running
9 RUN2	Core control during RUN2 0 peripheral core_2 is disabled with clock gated 1 peripheral core_2 is running

Table 2034. ME_CCTL0 field descriptions (continued)

Field	Description
10 RUN1	Core control during RUN1 0 peripheral core_2 is disabled with clock gated 1 peripheral core_2 is running
11 RUN0	Core control during RUN0 0 peripheral core_2 is frozen with clock gated 1 peripheral core_2 is running
12 DRUN	Core control during DRUN 0 peripheral core_2 is frozen with clock gated 1 peripheral core_2 is running **Note:** The value of the ME_CCTL*n*[DRUN] bit just before entering STANDBY0 mode is captured by the MC_RGM module and copied for all the run mode bits (TEST, SAFE, DRUN, and RUN*x*) on STANDBY0 exit. For instance: if the ME_CCTL*n*[DRUN] = '1' before entering STANDBY0 mode then the value of all bits ME_CCTL*n*[TEST, SAFE, DRUN and RUN*x*] will be '1' on STANDBY0 exit.
13 SAFE	Core control during SAFE 0 peripheral core_2 is frozen with clock gated 1 peripheral core_2 is running
14 TEST	Core control during TEST 0 peripheral core_2 is frozen with clock gated 1 peripheral core_2 is running
15 RESET	Core control during RESET peripheral core_2 is always disabled during RESET.

64.3.2.29 Core Control Register (ME_CCTL1)

This register controls whether main core_0 is disabled or running during run modes.

This register cannot be written after a mode change request has been made until the mode transition has completed (that is while ME_GS[S_MTRANS] = 1).

Offset: 0x1C6 Access: User read, Supervisor read/write, Test read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	STANDBY0	0	0	STOP0	0	HALT0	RUN3	RUN2	RUN1	RUN0	DRUN	SAFE	TEST	RESET
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2077. Core Control Register (ME_CCTL1)

Table 2035. ME_CCTL1 field descriptions

Field	Description
2 STANDBY0	Core control during STANDBY0 The main core_0 is always disabled during STANDBY0.
5 STOP0	Core control during STOP0 main core_0 is always disabled during STOP0.
7 HALT0	Core control during HALT0 main core_0 is always disabled during HALT0.
8 RUN3	Core control during RUN3 0 main core_0 is disabled with clock gated 1 main core_0 is running
9 RUN2	Core control during RUN2 0 main core_0 is disabled with clock gated 1 main core_0 is running
10 RUN1	Core control during RUN1 0 main core_0 is disabled with clock gated 1 main core_0 is running
11 RUN0	Core control during RUN0 0 main core_0 is frozen with clock gated 1 main core_0 is running
12 DRUN	Core control during DRUN 0 main core_0 is frozen with clock gated 1 main core_0 is running **Note:** The value of the ME_CCTL*n*[DRUN] bit just before entering STANDBY0 mode is captured by the MC_RGM module and copied for all the run mode bits (TEST, SAFE, DRUN, and RUN*x*) on STANDBY0 exit. For instance: if the ME_CCTL*n*[DRUN] = '1' before entering STANDBY0 mode then the value of all bits ME_CCTL*n*[TEST, SAFE, DRUN and RUN*x*] will be '1' on STANDBY0 exit.
13 SAFE	Core control during SAFE 0 main core_0 is frozen with clock gated 1 main core_0 is running
14 TEST	Core control during TEST 0 main core_0 is frozen with clock gated 1 main core_0 is running
15 RESET	Core control during RESET main core_0 is always disabled during RESET.

64.3.2.30 Core Control Register 3 (ME_CCTL3)

This register controls whether main core_1 is disabled or running during run modes.

This register cannot be written after a mode change request has been made until the mode transition has completed (that is while ME_GS[S_MTRANS] = 1).

Offset: 0x1CA Access: User read, Supervisor read/write, Test read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	STANDBY0	0	0	STOP0	0	HALT0	RUN3	RUN2	RUN1	RUN0	DRUN	SAFE	TEST	RESET
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2078. Core Control Register 3 (ME_CCTL3)

Table 2036. ME_CCTL3 field descriptions

Field	Description
2 STANDBY0	Core control during STANDBY0 The main core_1 is always disabled during STANDBY0.
5 STOP0	Core control during STOP0 main core_1 is always disabled during STOP0.
7 HALT0	Core control during HALT0 main core_1 is always disabled during HALT0.
8 RUN3	Core control during RUN3 0 main core_1 is disabled with clock gated 1 main core_1 is running
9 RUN2	Core control during RUN2 0 main core_1 is disabled with clock gated 1 main core_1 is running
10 RUN1	Core control during RUN1 0 main core_1 is disabled with clock gated 1 main core_1 is running
11 RUN0	Core control during RUN0 0 main core_1 is frozen with clock gated 1 main core_1 is running
12 DRUN	Core control during DRUN 0 main core_1 is frozen with clock gated 1 main core_1 is running **Note:** The value of the ME_CCTL*n*[DRUN] bit just before entering STANDBY0 mode is captured by the MC_RGM module and copied for all the run mode bits (TEST, SAFE, DRUN, and RUN*x*) on STANDBY0 exit. For instance: if the ME_CCTL*n*[DRUN] = '1' before entering STANDBY0 mode then the value of all bits ME_CCTL*n*[TEST, SAFE, DRUN and RUN*x*] will be '1' on STANDBY0 exit.
13 SAFE	Core control during SAFE 0 main core_1 is frozen with clock gated 1 main core_1 is running

Table 2036. ME_CCTL3 field descriptions (continued)

Field	Description
14 TEST	Core control during TEST 0 main core_1 is frozen with clock gated 1 main core_1 is running
15 RESET	Core control during RESET main core_1 is always disabled during RESET.

64.3.2.31 Core Control Register (ME_CCTL4)

This register controls whether the HSM is disabled or running during run modes.

This register cannot be written after a mode change request has been made until the mode transition has completed (that is while ME_GS[S_MTRANS] = 1).

Offset: 0x1CC Access: User read, Supervisor read/write, Test read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	STANDBY0	0	0	STOP0	0	HALT0	RUN3	RUN2	RUN1	RUN0	DRUN	SAFE	TEST	RESET
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2079. Core Control Register (ME_CCTL4)

Table 2037. ME_CCTL4 field descriptions

Field	Description
2 STANDBY0	Core control during STANDBY0 The HSM is always disabled during STANDBY0.
5 STOP0	Core control during STOP0 the HSM is always disabled during STOP0.
7 HALT0	Core control during HALT0 the HSM is always disabled during HALT0.
8 RUN3	Core control during RUN3 0 the HSM is disabled with clock gated 1 the HSM is running
9 RUN2	Core control during RUN2 0 the HSM is disabled with clock gated 1 the HSM is running
10 RUN1	Core control during RUN1 0 the HSM is disabled with clock gated 1 the HSM is running
11 RUN0	Core control during RUN0 0 the HSM is frozen with clock gated 1 the HSM is running

Table 2037. ME_CCTL4 field descriptions (continued)

Field	Description
12 DRUN	Core control during DRUN 0 the HSM is frozen with clock gated 1 the HSM is running **Note:** The value of the ME_CCTL*n*[DRUN] bit just before entering STANDBY0 mode is captured by the MC_RGM module and copied for all the run mode bits (TEST, SAFE, DRUN, and RUN*x*) on STANDBY0 exit. For instance: if the ME_CCTL*n*[DRUN] = '1' before entering STANDBY0 mode then the value of all bits ME_CCTL*n*[TEST, SAFE, DRUN and RUN*x*] will be '1' on STANDBY0 exit.
13 SAFE	Core control during SAFE 0 the HSM is frozen with clock gated 1 the HSM is running
14 TEST	Core control during TEST 0 the HSM is frozen with clock gated 1 the HSM is running
15 RESET	Core control during RESET the HSM is always disabled during RESET.

64.3.2.32 Core Address Register 0 (ME_CADDR0)

This register gives the boot address for peripheral core_2 and a bit for controlling whether peripheral core_2 is to be reset on the next mode change that has peripheral core_2 configured to be running in the target mode.

This register can be written only as a word and cannot be written after a mode change request has been made until the mode transition has completed (that is while ME_GS[S_MTRANS] = 1). A write access to this register during this time will result in the ME_IS[ICONF_CC] flag being asserted.

Note: The reset value of the ME_CADDR0[ADDR] field is determined by the chip configuration and boot mode.

Offset: 0x1E0 Access: User read, Supervisor read/write, Test read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	ADDR															
Reset	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	ADDR														0	RMC
Reset	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0	0

Figure 2080. Core Address Register 0 (ME_CADDR0)

Table 2038. ME_CADDR0 field descriptions

Field	Description
0:29 ADDR	Core Address This field is used by peripheral core_2 as the boot address (32-bit word aligned) when peripheral core_2 next exits reset.
31 RMC	Reset on Mode Change peripheral core_2 will be reset on the next mode change that has peripheral core_2 configured to be running in the target mode. 0 peripheral core_2 will not be reset on the next mode change 1 peripheral core_2 will be reset on the next mode change that has peripheral core_2 configured to be running in the target mode

64.3.2.33 Core Address Register 1 (ME_CADDR1)

This register gives the boot address for main core_0 and a bit for controlling whether main core_0 is to be reset on the next mode change that has main core_0 configured to be running in the target mode.

This register can be written only as a word and cannot be written after a mode change request has been made until the mode transition has completed (that is while ME_GS[S_MTRANS] = 1). A write access to this register during this time will result in the ME_IS[ICONF_CC] flag being asserted.

Offset: 0x1E4 Access: User read, Supervisor read/write, Test read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	ADDR															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	ADDR														0	RMC
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2081. Core Address Register 1 (ME_CADDR1)

Table 2039. ME_CADDR1 field descriptions

Field	Description
0:29 ADDR	Core Address This field is used by main core_0 as the boot address (32-bit word aligned) when main core_0 next exits reset.
31 RMC	Reset on Mode Change main core_0 will be reset on the next mode change that has main core_0 configured to be running in the target mode. 0 main core_0 will not be reset on the next mode change 1 main core_0 will be reset on the next mode change that has main core_0 configured to be running in the target mode

64.3.2.34 Core Address Register 3 (ME_CADDR3)

This register gives the boot address for main core_1 and a bit for controlling whether main core_1 is to be reset on the next mode change that has main core_1 configured to be running in the target mode.

This register can be written only as a word and cannot be written after a mode change request has been made until the mode transition has completed (that is while ME_GS[S_MTRANS] = 1). A write access to this register during this time will result in the ME_IS[ICONF_CC] flag being asserted.

Offset: 0x1EC Access: User read, Supervisor read/write, Test read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	ADDR															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	ADDR														0	RMC
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2082. Core Address Register 3 (ME_CADDR3)

Table 2040. ME_CADDR3 field descriptions

Field	Description
0:29 ADDR	Core Address This field is used by main core_1 as the boot address (32-bit word aligned) when main core_1 next exits reset.
31 RMC	Reset on Mode Change main core_1 will be reset on the next mode change that has main core_1 configured to be running in the target mode. 0 main core_1 will not be reset on the next mode change 1 main core_1 will be reset on the next mode change that has main core_1 configured to be running in the target mode

64.3.2.35 Core Address Register 4 (ME_CADDR4)

This register gives the boot address for the HSM and a bit for controlling whether the HSM is to be reset on the next mode change that has the HSM configured to be running in the target mode.

This register can be written only as a word and cannot be written after a mode change request has been made until the mode transition has completed (that is while ME_GS[S_MTRANS] = 1). A write access to this register during this time will result in the ME_IS[ICONF_CC] flag being asserted.

Note: The reset value of the ADDR field of the ME_CADDR4 is determined by the chip configuration.

Offset: 0x1F0 Access: User read, Supervisor read/write, Test read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	ADDR															
Reset	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	ADDR														0	RMC
Reset	X	X	X	X	X	X	X	X	X	X	X	X	X	X	0	0

Figure 2083. Core Address Register 4 (ME_CADDR4)

Table 2041. ME_CADDR4 field descriptions

Field	Description
0:29 ADDR	Core Address This field is used by the HSM as the boot address (32-bit word aligned) when HSM next exits reset.
31 RMC	Reset on Mode Change The HSM will be reset on the next mode change that has the HSM configured to be running in the target mode. 0 the HSM will not be reset on the next mode change 1 the HSM will be reset on the next mode change that has the HSM configured to be running in the target mode

64.4 Functional description

64.4.1 Mode transition request

The transition from one mode to another mode is normally handled by software by accessing the mode control register ME_MCTL. But in case of special events, the mode transition can be automatically managed by hardware. In order to switch from one mode to another, the application should access the ME_MCTL register twice by writing

- the first time with the value of the key (0x5AF0) into the KEY bit field and the required target mode into the TARGET_MODE bit field,
- and the second time with the inverted value of the key (0xA50F) into the KEY bit field and the required target mode into the TARGET_MODE bit field.

Once a valid mode transition request is detected, the target mode configuration information is loaded from the corresponding ME_<mode>_MC register. The mode transition request may require a number of cycles depending on the programmed configuration, and software should check the S_CURRENT_MODE bit field and the S_MTRANS bit of the global status register ME_GS to verify when the mode has been correctly entered and the transition process has completed. For a description of valid mode requests, refer to *Section 64.4.5: Mode Transition Interrupts*.


Any modification of the mode configuration register of the currently selected mode will not be taken into account immediately but on the next request to enter this mode. This means

that transition requests such as: RUN0–3 → RUN0–3, DRUN → DRUN, SAFE → SAFE, and TEST → TEST are considered valid mode transition requests. As soon as the mode request is accepted as valid, the S_MTRANS bit is set till the status in the ME_GS register matches the configuration programmed in the respective ME_<mode>_MC register.

Note: It is recommended that software polls the S_MTRANS bit in the ME_GS register after requesting a transition to HALT0, STOP0, or STANDBY0 modes.

If CMU reveals a loss of PLL/XOSC clock before a transition request, such transition is not completed. If failure removal and CMU flags are reset, then transition is executed correctly.

Figure 2084. MC_ME Mode Diagram



64.4.2 Modes details

64.4.2.1 RESET mode

The chip enters this mode on the following events:

- from SAFE, DRUN, RUN0–3, or TEST mode when the TARGET_MODE bit field of the ME_MCTL register is written with either “0000” for a ‘functional’ reset or “1111” for a ‘destructive’ reset.
- from any mode due to a system reset by the MC_RGM because of some non-recoverable hardware failure in the system (refer to the MC_RGM chapter for details).

Transition to this mode is instantaneous, and the system remains in this mode until the reset sequence is finished. The mode configuration information for this mode is provided by the ME_RESET_MC register. This mode has a pre-defined configuration, and the 16 MHz int. RC osc. is selected as the system clock.

64.4.2.2 DRUN mode

The chip enters this mode on the following events:

- automatically from RESET mode after completion of the reset sequence
- from RUN0–3, SAFE, or TEST mode when the TARGET_MODE bit field of the ME_MCTL register is written with “0011”
- from the STANDBY0 mode after an external wakeup event or internal wakeup alarm

As soon as any of the above events has occurred, a DRUN mode transition request is generated. The mode configuration information for this mode is provided by the ME_DRUN_MC register. In this mode, the Flash, all clock sources, and the system clock configuration can be controlled by software as required. After system reset, the software execution starts with the default configuration selecting the 16 MHz int. RC osc. as the system clock. The clock source configuration except system clock source 0 can be chosen by preloaded information in Flash memory. This information is loaded into the ME_DRUN_MC register during PHASE3 of the reset sequence.

This mode is intended to be used by software

- to initialize all registers as per the system needs
- to execute small routines in a ‘ping-pong’ with the STANDBY0 mode

When this mode is entered from STANDBY0 after a wakeup event, the ME_DRUN_MC register content is restored to its pre-STANDBY0 values, and the mode starts in that configuration.

Note: Software must ensure that the code executes from RAM before changing to this mode if the Flash is configured to be in the low-power or power-down state in this mode.

64.4.2.3 SAFE mode

The chip enters this mode on the following events:

- from any mode except RESET when the TARGET_MODE bit field of the ME_MCTL register is written with “0010”
- from any mode except RESET due to a SAFE mode request generated by the MC_RGM because of some potentially recoverable hardware failure in the system (refer to *Chapter 59: Reset Generation Module (MC_RGM)*, for details)

Note: If a hardware SAFE mode request occurs during RESET, depending on the timing of the SAFE mode request, SAFE mode may be entered immediately after the normal completion of the reset sequence or several system clock cycles after DRUN entry. The SAFE mode request does not have any influence on the execution of the reset sequence itself.

As soon as any of the above events has occurred, a SAFE mode transition request is generated. The mode configuration information for this mode is provided by the ME_SAFE_MC register. This mode has a pre-defined configuration, and the 16 MHz int. RC osc. is selected as the system clock.

If the SAFE mode is requested by hardware, a SAFE mode interrupt is generated. Refer to *Section 64.4.5.3* for details.

If the SAFE mode is requested by software while some other mode transition process is ongoing, the new target mode becomes the SAFE mode regardless of other pending requests or new requests during the mode transition. No new mode request made during a transition to the SAFE mode will cause an invalid mode interrupt.

Note: If software requests to change to the SAFE mode and then requests to change back to the parent mode before the mode transition is completed, the chip's final mode after mode transition will be the SAFE mode, and an invalid mode transition interrupt will be generated.

As long as a SAFE event is active, the system remains in the SAFE mode, and any software mode request during this time is ignored and lost.

This mode is intended to be used by software

- to assess the severity of the cause of failure and then to either
  - re-initialize the chip via the DRUN mode, or
  - completely reset the chip via the RESET mode.

If the outputs of the system I/Os need to be forced to a high impedance state upon entering this mode, the PDO bit of the ME_SAFE_MC register should be set. The input levels remain unchanged.

64.4.2.4 TEST mode

The chip enters this mode on the following event:

- from the DRUN mode when the TARGET_MODE bit field of the ME_MCTL register is written with "0001"

As soon as the above event has occurred, a TEST mode transition request is generated. The mode configuration information for this mode is provided by the ME_TEST_MC register. Except for the main voltage regulator, all resources of the system are configurable in this mode. The system clock to the whole system can be stopped by programming the SYSCLK bit field to "1111", and in this case, the only way to exit this mode is via a chip reset.

This mode is intended to be used by software

- to execute software test routines

Note: Software must ensure that the code executes from RAM before changing to this mode if the Flash is configured to be in the low-power or power-down state in this mode.

64.4.2.5 RUN0–3 modes

The chip enters one of these modes on the following events:

- from the DRUN, SAFE, or another RUN0–3 mode when the TARGET_MODE bit field of the ME_MCTL register is written with "0100–0111"
- from the HALT0 mode due to an interrupt event
- from the STOP0 mode due to an interrupt or wakeup event

As soon as any of the above events has occurred, a RUN0–3 mode transition request is generated. The mode configuration information for these modes is provided by the ME_RUN0–3_MC registers. In these modes, the Flash, all clock sources, and the system clock configuration can be controlled by software as required.

These modes are intended to be used by software

- to execute application routines

Note: Software must ensure that the code executes from RAM before changing to this mode if the Flash is configured to be in the low-power or power-down state in this mode.

64.4.2.6 HALT0 mode

The chip enters this mode on the following event:

- from one of the RUN0–3 modes when the TARGET_MODE bit field of the ME_MCTL register is written with “1000”.

As soon as the above event has occurred, a HALT0 mode transition request is generated. The mode configuration information for this mode is provided by ME_HALT0_MC register. This mode is quite configurable, and the ME_HALT0_MC register should be programmed according to the system needs. The Flash can be put in low-power or power-down mode as needed. If there is a HALT0 mode request while an interrupt request is active, the transition to HALT0 is aborted with the resultant mode being the current mode, SAFE (on SAFE mode request), or DRUN (on reset), and an invalid mode interrupt is not generated.

This mode is intended as a first-level low-power mode with

- the core clocks frozen
- the additional core clocks frozen
- only a few peripherals running

and to be used by software

- to wait until it is required to do something and then to react quickly (that is within a few system clock cycles of an interrupt event)

The normal exit of the HALT0 mode is from an interrupt event. Wakeup events will not cause HALT0 mode exit.

Note: It is good practice for software to ensure that the S_MTRANS bit in the ME_GS register has been cleared on HALT0 mode exit to ensure that the previous RUN0–3 mode configuration has been fully restored before executing critical code.

64.4.2.7 STOP0 mode

The chip enters this mode on the following event:

- from one of the RUN0–3 modes when the TARGET_MODE bit field of the ME_MCTL register is written with “1010”.

As soon as the above event has occurred, a STOP0 mode transition request is generated. The mode configuration information for this mode is provided by the ME_STOP0_MC register. This mode is fully configurable, and the ME_STOP0_MC register should be programmed according to the system needs. The following clock sources are switched off in this mode:

- the primary PLL
- the secondary PLL

The Flash can be put in power-down mode as needed. If there is a STOP0 mode request while any interrupt or wakeup event is active, the transition to STOP0 is aborted with the resultant mode being the current mode, SAFE (on SAFE mode request), or DRUN (on reset), and an invalid mode interrupt is not generated.

This mode is intended as an advanced low-power mode with

- the core clock frozen
- the additional core clocks frozen
- almost all peripherals stopped

and to be used by software

- to wait until it is required to do something with no need to react quickly (for example, allow for system clock source to be re-started)

The normal exit from the STOP0 mode is by an interrupt or a wakeup event. This mode can be used to stop all clock sources and thus preserve the chip status. When exiting the STOP0 mode, the 16 MHz internal RC oscillator clock is selected as the system clock until the target clock is available.

Note: It is good practice for software to ensure that the S_MTRANS bit in the ME_GS register has been cleared on STOP0 mode exit to ensure that the previous RUN0–3 mode configuration has been fully restored before executing critical code.

64.4.2.8 STANDBY0 Mode

The chip enters this mode on the following event:

- from the DRUN or one of the RUN0–3 modes when the TARGET_MODE bit field of the ME_MCTL register is written with “1101”.

As soon as the above event occurs, a STANDBY0 mode transition request is generated. The mode configuration information for this mode is provided by the ME_STANDBY0_MC register. In this mode, the power supply is turned off for most of the chip. The only parts of the chip that are still powered during this mode are pads mapped on wakeup lines and power domain #0 which contains the MC_RGM, MC_PCU, WKPU, PASS, OSC32k, RTC, LPROSC, SSWU, ADC-STDBY, PMC_DIG. The IRC can be optionally switched off. This is the lowest power consumption mode possible on the chip.

This mode is intended as an extreme low-power mode with

- the cores, the Flashes, and almost all peripherals and memories powered down and to be used by software
- to wait until it is required to do something with no need to react quickly (such as, allow for system power-up and system clock source to be re-started)

The exit sequence of this mode is similar to the reset sequence, and the resets to all but power domain #0 are asserted with timing that is the same as reset PHASE1 through PHASE3. Device will boot from the address specified on ME_CADDR0 register. In case that boot from RAM is requested, ME_CADDR0 will address standby RAM (refer to *Table 7: System and stand-by RAM memory map*). In this case, it is also possible to keep Flash in power-down by writing ‘01’ to FLAON field in the ME_DRUN_MC register.

If there is a STANDBY0 mode request while any wakeup event is active, the chip mode does not change.

The IO pins in STANDBY mode can be divided in 2 types:

- Not Low Power pin (NLP)
  They are not active in STANDBY and when STANDBY is entered, both input and output buffers inside the pins are disabled. Thus also internal pull-up/down are disabled.

Floating state will not affect the power consumption because of isolation within the pad is automatically applied.

- Low Power pin (LP)
  The LP pins are active during STANDBY. They are configured in CMOS level logic and this configuration cannot be changed. Moreover, when the device enters the STANDBY mode, the pad-keeper feature is activated for LP pins. It means that:
  – if the pad voltage level is above the pad keeper high threshold (PK_h), a weak pull-up resistor is automatically enabled;
  – if the pad voltage level is below the pad keeper low threshold (PK_l), a weak pull-down resistor is automatically enabled.

For the pad-keeper high/low thresholds refer to the device datasheet. Regarding the pad-keeper weak pull-up/down, these are the same as the ones configurable through SIUL2_MSCR register in running mode, and their values (Rwpu/Rwpd) are showed in the datasheet.

Refer to the SPC58xHx pinout Excel file (package sheets) for the list of LP pins.

64.4.3 Mode transition process

The process of mode transition follows the following steps in a pre-defined manner depending on the current chip mode and the requested target mode. In many cases of mode transition, not all steps need to be executed based on the mode control information, and some steps may not be applicable according to the mode definition itself.

Since the MC_ME ensures that all resources are in the proper state during the mode transition process, the following, for example, do not need to be checked by software.

- When the XOSC is enabled in a mode configuration register, a mode transition to that mode will not complete until the End Of Count timeout occurs for the oscillator. Software does not need to interrogate the End Of Count timeout status bit.
- When a PLL is enabled in a mode configuration register, a mode transition to that mode will not complete until the PLL is locked. Software does not need to interrogate the PLL's lock status bit.

64.4.3.1 Target mode request

The target mode is requested by accessing the ME_MCTL register with the required keys. This mode transition request by software must be a valid request satisfying a set of pre-defined rules to initiate the process. If the request fails to satisfy these rules, it is ignored, and the TARGET_MODE bit field is not updated. An optional interrupt can be generated for invalid mode requests. Refer to *Section 64.4.5*, for details.

In the case of mode transitions occurring because of hardware events such as a reset, a SAFE mode request, or interrupt requests and wakeup events to exit from low-power modes, the TARGET_MODE bit field of the ME_MCTL register is automatically updated with the appropriate target mode. The mode change process start is indicated by the setting of the mode transition status bit S_MTRANS of the ME_GS register.

A RESET mode requested via the ME_MCTL register is passed to the MC_RGM, which generates a global system reset and initiates the reset sequence. The RESET mode request has the highest priority, and the MC_ME is kept in the RESET mode during the entire reset sequence.

The SAFE mode request has the next highest priority after reset. It can be generated either by software via the ME_MCTL register from all software running modes or by the MC_RGM after the detection of system hardware failures, which may occur in any mode.

64.4.3.2 Target mode configuration loading

On completion of the *Target mode request* step, the target mode configuration from the ME_<target mode>_MC register is loaded to start the resources (such as voltage sources, clock sources, Flash, pads) control process.

An overview of resource control possibilities for each mode is shown in *Table 2042*. A 'X' indicates that a given resource is configurable for a given mode.

Table 2042. MC_ME Resource Control Overview

Resource	Mode							
	RESET	TEST	SAFE	DRUN	RUN0–3	HALT0	STOP0	STANDBY0
IRC	on	X on	on	on	on	on	on	X on
XOSC	off	X off	off	X off	X off	X off	X off	off
PLL0	off	X off	off	X off	X off	X off	off	off
PLL1	off	X off	off	X off	X off	X off	off	off
FLASH	normal	X normal	normal	X normal	X normal	X low-power	X power-down	power-down
MVREG	on	on	on	on	on	on	on	off
PDO	off	X off	X on	off	off	off	X off	on

64.4.3.3 Peripheral clocks disable

On completion of the *Target mode request* step and the system clock frequency ramp-down of the *System clock switching* step, the MC_ME requests each peripheral to enter its stop mode when:

- the peripheral is configured to be disabled via the target mode, the peripheral configuration registers ME_RUN_PC0–7 and ME_LP_PC0–7, and the peripheral control registers ME_PCTLn

Note: The MC_ME automatically requests peripherals to enter their stop modes if the power domains in which they are residing are to be turned off due to a mode change. However, it is good practice for software to ensure that those peripherals that are to be powered down are configured in the MC_ME to be frozen.

Each peripheral acknowledges its stop mode request after closing its internal activity. The MC_ME then disables the corresponding clock(s) to this peripheral.

In the case of a SAFE mode transition request, the MC_ME does not wait for the peripherals to acknowledge the stop requests. The SAFE mode clock gating configuration is applied immediately regardless of the status of the peripherals' stop acknowledges.

Refer to *Section 64.4.6: Peripheral Clock Gating*, for more details.

Each peripheral that may block or disrupt a communication bus to which it is connected ensures that these outputs are forced to a safe or recessive state when the chip enters the SAFE mode.

64.4.3.4 Processor low-power mode entry

If, on completion of the *Peripheral clocks disable* step, the mode transition is to the HALT0 mode, the MC_ME requests the processor to enter its halted state. The processor acknowledges its halt state request after completing all outstanding bus transactions.

If, on completion of the *Peripheral clocks disable* step, the mode transition is to the STOP0 or STANDBY0 mode, the MC_ME requests the processor to enter its stopped state. The processor acknowledges its stop state request after completing all outstanding bus transactions.

64.4.3.5 Processor clocks disable

If, on completion of the *Processor low-power mode entry* step, and all processors which are configured in the ME_CCTLn registers to be disabled are in their appropriate stopped state, the MC_ME disables the applicable processor clocks bits to achieve further power saving.

The clocks to processors which are configured to be running in both the current and target modes or disabled in both the current and target modes are unaffected while transitioning between non-low-power modes.

Caution: Clocks to the whole chip including the processor and system memory can be disabled in TEST mode.

64.4.3.6 System clock disable

If, on completion of the *Processor clocks disable* step, all processor clocks have been disabled, the system clock used for non-processor system functions and memory is disabled.

64.4.3.7 Clock sources (Main Voltage Regulator Independent) switch-on

On completion of the *Processor low-power mode entry* step, the MC_ME switches on all clock sources, which do not need the main voltage regulator to be on, based on the <clock source>ON bits of the ME_<current mode>_MC and ME_<target mode>_MC registers. The following clock sources are switched on at this step:

- the 16 MHz internal RC oscillator: in HALT0 mode; in STOP0 mode; in STANDBY0 mode depending on ME_STANDBY0_MC.IRCON bit setting
- the external crystal oscillator: in HALT0 mode and STOP0 mode, depending on ME_HALT0_MC.XOSCON bit and ME_STOP0_MC.XOSCON bit setting correspondingly
- the primary PLL
- the secondary PLL

Note: Clock sources which need the main voltage regulator to be stable are not controlled by this step.

The clock sources that are required by the target mode are switched on. The duration required for the output clocks to be stable depends on the type of source, and all further steps of mode transition depending on one or more of these clocks waits for the stable status of the respective clocks. The availability status of these clocks is updated in the S_<clock source> bits of ME_GS register.

The clock sources which need to be switched off are unaffected during this process in order not to disturb the system clock which might require one of these clocks before switching to a different target clock.

64.4.3.8 Main Voltage Regulator Switch-On

On completion of the *Target mode request* step, if the main voltage regulator needs to be switched on from its off state based on the MVRON bit of the ME_<current mode>_MC and ME_<target mode>_MC registers, the MC_ME requests the MC_PCU to power-up the regulator and waits for the output voltage stable status in order to update the S_MVR bit of the ME_GS register.

This step is required only during the exit of the low-power modes HALT0 and STOP0. In this step, the 16 MHz internal RC oscillator is switched on regardless of the target mode configuration, as the main voltage regulator requires the 16 MHz int. RC osc. during power-up in order to generate the voltage status.

During the STANDBY0 exit sequence, the MC_PCU alone manages the power-up of the main voltage regulator, and the MC_ME is kept in RESET or shut off (depending on the power domain #1 status).

64.4.3.9 Flash memory module switch-on

On completion of the *Main Voltage Regulator Switch-On* step, if the Flash memory needs to be switched to normal mode from its low-power or power-down mode based on the FLAON bit field of the ME_<current mode>_MC and ME_<target mode>_MC registers, the MC_ME requests the Flash memory to exit from its low-power/power-down mode. When the Flash memory is available for access, the S_FLA bit field of the ME_GS register is updated to “11” by hardware.

Caution: It is illegal to switch the FLASH or the DFLASH from low-power mode to power-down mode and from power-down mode to low-power mode. The MC_ME, however, does not prevent this nor does it flag it.

64.4.3.10 Clock Sources (Main Voltage Regulator Dependent) Switch-On

On completion of the *Clock sources (Main Voltage Regulator Independent) switch-on* and *Main Voltage Regulator Switch-On*, the MC_ME controls all clock sources, which need the main voltage regulator to be on, based on the <clock source>ON bits of the ME_<current mode>_MC and ME_<target mode>_MC registers. The following clock sources are switched on at this step:

- the primary PLL depending on ME_<target mode>_MC.PLL0ON bit
- the secondary PLL depending on ME_<target mode>_MC.PLL1ON bit

64.4.3.11 Pad outputs-on

On completion of the *Main Voltage Regulator Switch-On* step, if the PDO bit of the ME_<target mode>_MC register is cleared, then

- all pad outputs are enabled to return to their previous state
- slew rate control mechanism is switched on

64.4.3.12 Peripheral clocks enable

Based on the current and target chip modes, the peripheral configuration registers ME_RUN_PC0–7, ME_LP_PC0–7, and the peripheral control registers ME_PCTLn, the MC_ME enables the clocks for selected modules as required. If the value of the PWRLVL field of the ME_<target mode>_MC register is less than that of the ME_<current mode>_MC register's, this step is executed only after the *System clock switching* process is completed.

64.4.3.13 System and processor clocks enable

On completion of the *Flash memory module switch-on* step, the MC_ME enables the non-processor system clock and the clocks of all processors which are configured in the ME_CCTLn registers to be disabled in the current mode and to be running in the target mode.

The MC_ME initiates the resetting of all processors which are configured in the ME_CCTLn registers to be running in the target mode and which have their RMC bits in the ME_CADDRn registers set to '1'. The processor core reset outputs remain asserted until the end of the mode transition as indicated by the S_MTRANS bit of the MW_GS register at which time they are deasserted.

If the value of the PWRLVL field of the ME_<target mode>_MC register is different from that of the ME_<current mode>_MC register's, the mode change handshake will not be initiated until after the system clock frequency ramp-down step of the *System clock switching* process is completed.

64.4.3.14 Processor low-power mode exit

On completion of the *System and processor clocks enable* step, the MC_ME requests all processors which are configured in the ME_CCTLn registers to be disabled in the current mode and to be running in the target mode by deasserting the corresponding core_stop bits.

64.4.3.15 System clock switching

Based on the SYSCLK bit field of the ME_<current mode>_MC and ME_<target mode>_MC registers, if the target and current system clock configurations differ, the following method is implemented for clock switching.

- The target clock configuration for the 16 MHz int. RC osc. takes effect only after the S_IRC bit of the ME_GS register is set by hardware (that is the 16 MHz internal RC oscillator has stabilized).
- The target clock configuration for the external crystal osc. takes effect only after the S_IRC bit of the ME_GS register is set by hardware (that is the 16 MHz internal RC oscillator has stabilized).
- The target clock configuration for the primary PLL (PHI) takes effect only after the S_XOSC bit of the ME_GS register is set by hardware (that is the external crystal oscillator has stabilized).
- The target clock configuration for the reserved takes effect only after the S_XOSC bit of the ME_GS register is set by hardware (that is the external crystal oscillator has stabilized).
- If the clock is to be disabled, the SYSCLK bit field should be programmed with “1111”. This is possible only in the TEST mode. In the STANDBY0 mode, the clock configuration is fixed, and the system clock is automatically forced to ‘0’. .

The current system clock configuration can be observed by reading the S_SYSCLK bit field of the ME_GS register, which is updated after every system clock switching. Until the target clock is available, the system uses the previous clock configuration.

System clock switching starts only after

- the *Clock sources (Main Voltage Regulator Independent) switch-on* process has completed if the target system clock source is one of the following:
  - the 16 MHz internal RC oscillator
  - the external crystal oscillator
  - the primary PLL
- the *Peripheral clocks disable* process has completed in order not to change the system clock frequency before peripherals close their internal activities
- the *Peripheral clocks enable* process has completed

An overview of system clock source selection possibilities for each mode is shown in *Table 2043*. A ‘X’ indicates that a given clock source is selectable for a given mode.

Table 2043. MC_ME System Clock Selection Overview

System Clock Source	Mode							
	RESET	TEST	SAFE	DRUN	RUN0–3	HALT0	STOP0	STANDBY0
16 MHz int. RC osc.		X (default)		X (default)	X (default)	X (default)		
external crystal osc.		X		X	X	X		
primary PLL (PHI)		X		X	X	X		

Table 2043. MC_ME System Clock Selection Overview (continued)

System Clock Source	Mode							
	RESET	TEST	SAFE	DRUN	RUN0–3	HALT0	STOP0	STANDBY0
secondary PLL		X		X	X	X		
system clock is disabled		X(1)						

1. disabling the system clock during TEST mode will require a reset in order to exit TEST mode

64.4.3.16 Pad switch-off

If the PDO bit of the ME_<target mode>_MC register is '1' then

- the outputs of the pads are forced to the high impedance state if the target mode is SAFE or TEST

In STANDBY0 mode, the power sequence driver and all pads except the external reset and those mapped on wakeup or SSWU lines are not powered and therefore high impedance. The wakeup and SSWU line configuration remains unchanged.

This step is executed only after the *Peripheral clocks disable* process has completed.

64.4.3.17 Clock sources switch-off

Based on the chip mode and the <clock source>ON bits of the ME_<mode>_MC registers, if a given clock source is to be switched off, the MC_ME requests the clock source to power down and updates its availability status bit S_<clock source> of the ME_GS register to '0'. The following clock sources switched off at this step:

- the 16 MHz internal RC oscillator
- the external crystal oscillator
- the primary PLL
- the secondary PLL

For the clock sources related to the system clock, this step is executed only after the *System clock switching* process has completed.

64.4.3.18 Flash memory switch-off

Based on the FLAON bit field of the ME_<current mode>_MC and ME_<target mode>_MC registers, if the Flash is to be put in its low-power or power-down mode, the MC_ME requests the Flash to enter the corresponding power mode and waits for the Flash to acknowledge. The exact power mode status of the Flash is updated in the S_FLA bit field of the ME_GS register. This step is executed only when the *Processor clocks disable* and *System clock disable* processes have completed.

64.4.3.19 Main Voltage Regulator Switch-Off

Based on the MVRON bit of the ME_<current mode>_MC and ME_<target mode>_MC registers, if the main voltage regulator is to be switched off, the MC_ME requests it to power down and clears the availability status bit S_MVR of the ME_GS register.

This step is executed only after completing the following processes :

- *Clock sources switch-off*
- *Flash memory switch-off*

If the target mode is STANDBY0, the main voltage regulator is not switched off by the MC_ME and the STANDBY0 request is asserted after the above processes have completed upon which the MC_PCU takes control of the main regulator. As the MC_PCU needs the 16 MHz int. RC osc., the 16 MHz internal RC oscillator remains active until all the STANDBY0 steps are executed by the MC_PCU after which it may be switched off depending on the IRCON bit of the ME_STANDBY0_MC register.

64.4.3.20 Current mode update

The current mode status bit field S_CURRENT_MODE of the ME_GS register is updated with the target mode bit field TARGET_MODE of the ME_MCTL register when :


- all the updated status bits in the ME_GS register match the configuration specified in the ME_<target mode>_MC register.
- power sequences are done.
- clock disable/enable process is finished.
- processor low-power mode (stop) entry and exit processes are finished.

Note: SAFE mode entry does not wait for the clock disable/enable process to finish. It only waits for the ME_GS.S_RC bit to be set. This is to ensure that the SAFE mode is entered as quickly as possible.

Software can monitor the mode transition status by reading the S_MTRANS bit of the ME_GS register. The mode transition latency can differ from one mode to another depending on the resources' availability before the new mode request and the target mode's requirements.

If a mode transition is taking longer to complete than is expected, the ME_DMTS register can indicate which process is still in progress.

Figure 2085. MC_ME Transition Diagram



64.4.4 Protection of Mode Configuration Registers

While programming the mode configuration registers ME_<mode>_MC, the following rules must be respected. Otherwise, the write operation is ignored and an invalid mode configuration interrupt may be generated.

- If the 16 MHz int. RC osc. is selected as the system clock, IRC must be on.
- If the external crystal osc. clock is selected as the system clock, XOSC must be on.
- If the primary PLL (PHI) clock is selected as the system clock, PLL0 must be on.
- If the secondary PLL clock is selected as the system clock, PLL1 must be on.

Note: Software must ensure that clock sources with dependencies other than those mentioned above are switched on as needed. There is no automatic protection mechanism to check this in the MC_ME.

- Configuration “00” for the FLAON bit field is reserved.
- System clock configurations marked as ‘reserved’ may not be selected.
- Configuration “1111” for the SYSCLK bit field is allowed for the TEST mode and STANDBY mode, and only in this case may all system clock sources be turned off.

Caution: If the system clock is stopped during TEST mode, the chip can exit only via a system reset.

64.4.5 Mode Transition Interrupts

The MC_ME provides interrupts for incorrectly configuring a mode, requesting an invalid mode transition, indicating a SAFE mode transition not due to a software request, and indicating when a mode transition has completed.

64.4.5.1 Invalid Mode Configuration Interrupt

Whenever a write operation is attempted to the ME_<mode>_MC registers violating the protection rules mentioned in *Section 64.4.4: Protection of Mode Configuration Registers*, the interrupt pending bit I_ICONF of the ME_IS register is set and an interrupt request is generated if the mask bit M_ICONF of the ME_IM register is ‘1’.

In addition, during a mode transition, if a clock source has been configured in the ME_<target mode>_MC register to be off and a peripheral requiring this clock source to be on has been enabled via the ME_RUN_PC0–7/ME_LP_PC0–7 and ME_PCTLn registers, the interrupt pending bit I_ICONF_CU of the ME_IS register can be set and an interrupt request can be generated if the mask bit M_ICONF_CU of the ME_IM register is ‘1’.

If an attempt to write to one of the ME_CADDRn registers is made after a mode change request has been made via the second write to the ME_CTL register and before the completion of that mode transition as indicated by the S_MTRANS bit in the ME_GS register deasserting, the interrupt pending bit I_ICONF_CC of the ME_IS register is set and an interrupt request is generated if the mask bit M_ICONF_CC of the ME_IM register is ‘1’. The bit i_iconf_cu is not set if there is at least one peripheral enabled and the related clock source configured to be on.

64.4.5.2 Invalid Mode Transition Interrupt

The mode transition request is considered invalid under the following conditions:

- If the system is in the SAFE mode and the SAFE mode request from MC_RGM is active, and if the target mode requested is other than RESET or SAFE, then this new

mode request is considered to be invalid, and the S_SEA bit of the ME_IMTS register is set.

- If the TARGET_MODE bit field of the ME_MCTL register is written with a value different from the specified mode values (that is a non-existing mode), an invalid mode transition event is generated. When such a non existing mode is requested, the S_NMA bit of the ME_IMTS register is set. This condition is detected regardless of whether the proper key mechanism is followed while writing the ME_MCTL register.
- If some of the chip modes are disabled as programmed in the ME_ME register, their respective configurations are considered reserved, and any access to the ME_MCTL register with those values results in an invalid mode transition request. When such a disabled mode is requested, the S_DMA bit of the ME_IMTS register is set. This condition is detected regardless of whether the proper key mechanism is followed while writing the ME_MCTL register.
- If the target mode is not a valid mode with respect to the current mode, the mode request illegal status bit S_MRI of the ME_IMTS register is set. This condition is detected only when the proper key mechanism is followed while writing the ME_MCTL register. Otherwise, the write operation is ignored.
- If further new mode requests occur while a mode transition to a mode other than SAFE mode is in progress (the S_MTRANS bit of the ME_GS register is ‘1’), the mode transition illegal status bit S_MTI of the ME_IMTS register is set. This condition is detected only when the proper key mechanism is followed while writing the ME_MCTL register. Otherwise, the write operation is ignored.
- If a new mode request occurs while a mode transition to the SAFE mode is in progress (the S_MTRANS bit of the ME_GS register is ‘1’), the mode request ignored status bit S_MRIG of the ME_IMTS register is set. This condition is detected only when the proper key mechanism is followed while writing the ME_MCTL register. Otherwise, the write operation is ignored.
- If a HALT0 mode request occurs while an interrupt request is active, the mode request ignored status bit S_MRIG of the ME_IMTS register is set. This condition is detected only when the proper key mechanism is followed while writing the ME_MCTL register. Otherwise, the write operation is ignored.
- If a STOP0 mode request occurs while a wakeup or interrupt request is active, the mode request ignored status bit S_MRIG of the ME_IMTS register is set. This condition is detected only when the proper key mechanism is followed while writing the ME_MCTL register. Otherwise, the write operation is ignored.

Note: As the causes of invalid mode transitions may overlap at the same time, the priority implemented for invalid mode transition status bits of the ME_IMTS register in the order from highest to lowest is S_SEA, S_NMA, S_DMA, S_MRI, and S_MTI.

As an exception, the mode transition request is not considered as invalid under the following conditions:

- A new request is allowed to enter the RESET or SAFE mode irrespective of the mode transition status.
- As the exit of HALT0 and STOP0 modes depends on the interrupts of the system which can occur at any instant, these requests to return to RUN0–3 modes are always valid.
- In order to avoid any unwanted lockup of the chip modes, software can abort a mode transition by requesting the parent mode if, for example, the mode transition has not completed after a software determined ‘reasonable’ amount of time for whatever reason. The parent mode is the chip mode before a valid mode request was made.

Warning: Depending on the cause of the mode transition not completing, aborting via a request back to the parent mode may not be able to recover. In this case, software should request a change to either SAFE or RESET mode, since the cause of the hang-up is most likely due to a hardware fault.

- Self-transition requests (for example, RUN0 → RUN0) are not considered as invalid even when the mode transition process is active (that is S_MTRANS is '1'). During the low-power mode exit process, if the system is not able to enter the respective RUN0–3 mode properly (that is all status bits of the ME_GS register match with configuration bits in the ME_<mode>_MC register), then software can only request the SAFE or RESET mode. It is not possible to request any other mode or to go back to the low-power mode again.

Whenever an invalid mode request is detected, the interrupt pending bit I_IMODE of the ME_IS register is set, and an interrupt request is generated if the mask bit M_IMODE of the ME_IM register is '1'.

64.4.5.3 SAFE Mode Transition Interrupt

Whenever the system enters the SAFE mode as a result of a SAFE mode request from the MC_RGM due to a hardware failure, the interrupt pending bit I_SAFE of the ME_IS register is set, and an interrupt is generated if the mask bit M_SAFE of ME_IM register is '1' .

The SAFE mode interrupt pending bit can be cleared only when the SAFE mode request is deasserted by the MC_RGM (refer to the MC_RGM chapter for details on how to clear a SAFE mode request). If the system is already in SAFE mode, any new SAFE mode request by the MC_RGM also sets the interrupt pending bit I_SAFE. However, the SAFE mode interrupt pending bit is not set when the SAFE mode is entered by a software request (by programming the ME_MCTL register).

64.4.5.4 Mode Transition Complete interrupt

Whenever the system fully completes a mode transition (that is the S_MTRANS bit of ME_GS register transits from '1' to '0'), the interrupt pending bit I_MTC of the ME_IS register is set, and an interrupt request is generated if the mask bit M_MTC of the ME_IM register is '1'. The interrupt bit I_MTC is not set when entering low-power modes HALT0 and STOP0 in order to avoid the same event requesting the immediate exit of these low-power modes.

64.4.6 Peripheral Clock Gating

During all chip modes, each peripheral can be associated with a particular clock gating policy determined by two groups of peripheral configuration registers.

The run peripheral configuration registers ME_RUN_PC0–7 are chosen only during the software running modes DRUN, TEST, SAFE, and RUN0–3. All configurations are programmable by software according to the needs of the application. Each configuration register contains a mode bit which determines whether or not a peripheral clock is to be gated. Run configuration selection for each peripheral is done by the RUN_CFG bit field of the ME_PCTLn registers.

The low-power peripheral configuration registers ME_LP_PC0–7 are chosen only during the low-power modes HALT0, STOP0, and STANDBY0. All configurations are programmable by software according to the needs of the application. Each configuration register contains a mode bit which determines whether or not a peripheral clock is to be gated. Low-power configuration selection for each peripheral is done by the LP_CFG bit field of the ME_PCTLn registers.

Any modifications to the ME_RUN_PC0–7, ME_LP_PC0–7, and ME_PCTLn registers do not affect the clock gating behavior until a new mode transition request is generated.


Whenever the processor enters a debug session during any mode, the following occurs for each peripheral:

- The clock is gated if the DBG_F bit of the associated ME_PCTLn register is set. Otherwise, the peripheral clock gating status depends on the RUN_CFG and LP_CFG bits. Any further modifications of the ME_RUN_PC0–7, ME_LP_PC0–7, and ME_PCTLn registers during a debug session will take effect immediately without requiring any new mode request.

64.4.7 Application Example

Figure 2086 shows an example application flow for requesting a mode change and then waiting until the mode transition has completed.

Figure 2086. MC_ME Application Example Flow Diagram



65 e200z4256 Core Debug Support

This chapter describes the debug features of the e200z4256 core.

65.1 Overview

Internal debug support in the e200z4256 core allows for software and hardware debug by providing debug functions, such as instruction and data breakpoints and program trace modes. For software based debugging, debug facilities consisting of a set of software accessible debug registers and interrupt mechanisms are provided. These facilities are also available to a hardware-based debugger, which communicates using a modified IEEE 1149.1 Test Access Port (TAP) controller and pin interface. When hardware debug is enabled, the debug facilities controlled by hardware are protected from software modification.

Software debug facilities are defined as part of *PowerISA 2.06*. e200z4256 supports a subset of these defined facilities. In addition to the facilities defined in *PowerISA 2.06*, e200z4256 provides additional flexibility and functionality in the form of additional instruction breakpoints, linked instruction and data breakpoints, and extended range and value masking. These features are also available to a hardware-based debugger.

When not being used for debugging purposes, a portion of the debug facilities may be configured to provide a stack limit checking mechanism.

65.1.1 Software debug facilities

e200z4256 provides debug facilities to enable hardware and software debug functions, such as instruction and data breakpoints and program single stepping. The debug facilities consist of a set of debug control registers (DBCR0–2,4–8, EDBRAC0), a set of address compare registers (IAC1–8, DAC1–4), a set of 64-bit data value compare registers (DVC1, DVC2), a Debug Status Register (DBSR) for enabling and recording various kinds of debug events, a Debug Data Effective Address Register (DDEAR), and a special Debug interrupt type built into the interrupt mechanism.

The debug facilities also provide a mechanism for software-controlled processor reset, and debug mode entry. In addition, the Performance Monitor may be configured to utilize the debug interrupt type. Also, the Memory Protection Unit (MPU) may be configured to generate debug events using region descriptors that are not utilized for performing a protection function.

Software debug facilities are enabled by setting the internal debug mode bit in Debug Control register 0 ($DBCR0_{IDM}$). When internal debug mode is enabled, debug events can occur, and can be enabled to record exceptions in the Debug Status register (DBSR). If enabled by MSR_{DE}, these recorded exceptions cause Debug interrupts to occur. When $DBCR0_{IDM}$ is cleared (and $EDBCR0_{EDM}$ is cleared as well), no debug events occur, and no status flags are set in DBSR unless already set. In addition, when $DBCR0_{IDM}$ is cleared (or is overridden by $EDBCR0_{EDM}$ being set and EDBRAC0 indicating no resource is “owned” by software) no Debug interrupts will occur, regardless of the contents of DBSR. A software Debug interrupt handler may access all system resources and perform necessary functions appropriate for system debug.

65.1.1.1 *PowerISA 2.06* compatibility

The e200z4256 core implements a subset of the *PowerISA 2.06* internal debug features. The following restrictions on functionality are present:

- Instruction address compares do not support compare on physical (real) addresses.
- Data address compares do not support compare on physical (real) addresses.

65.1.2 Additional debug facilities

In addition to the debug functionality defined in *PowerISA 2.06*, e200z4256 provides capability to link instruction and data breakpoints, provides additional instruction and data breakpoints, extended range and value masking, multiple watchpoint outputs, provides capability for the Performance Monitor to generate debug events, and allows for sharing of debug resources between software and a hardware debugger (Refer to *Section 65.1.4, Sharing debug resources by software/hardware*). A data trace port is also provided.

65.1.2.1 Data trace port

The data trace port interface is provided to assist in implementing extended debug watchpoint/breakpoint/trace capture capability with logic external to the e200z4256 core. This port provides information corresponding to each read or write access completed without error by the CPU. In order to report data accesses, the Nexus 3 DTC register DI control bit must be set to trace data accesses, not instruction accesses (that is the normal setting). Refer to the “Data Trace Control Register (DTC)” section in the Core (e200z420n3) Nexus 3 Module chapter. The data trace port will report aligned accesses and misaligned accesses as one access, unless the two portions of a misaligned access are non-contiguous, such as when the second portion of the misaligned access is to address 0.

65.1.3 Hardware debug facilities

The e200z4256 core contains facilities that allow for external test and debugging. A modified IEEE 1149.1 control interface is used to communicate with the core resources. This interface is implemented through a standard 1149.1 TAP (test access port) controller.

By using public instructions, the external debugger can freeze or halt the e200z4256 core, read and write internal state and debug facilities, single-step instructions, and resume normal execution.

Hardware Debug is enabled by setting the External Debug mode enable bit in External Debug Control register 0 ($EDBCR0_{EDM}$), which is also aliased to $DBCR0_{EDM}$. Setting $EDBCR0_{EDM}$ overrides the Internal Debug mode enable bit $DBCR0_{IDM}$ unless resources are provided back to software via the settings in EDBRAC0. When the Hardware Debug facility is enabled, software is blocked from modifying the “hardware-owned” debug facilities. In addition, since resources are “owned” by the hardware debugger, inconsistent values may be present if software attempts to read “hardware-owned” debug-related resources.

When hardware debug is enabled by setting $EDBCR0_{EDM}$=1, the control registers and resources described in *Section 65.3, Debug registers* are reserved for use by the external debugger. The same events described in *Section 65.2, Software debug events and exceptions* are also used for external debugging, but exceptions are not generated to running software. Hardware-owned debug events enabled in the respective DBCR0–8 registers are recorded in the EDBSR0 register (not the DBSR) regardless of MSR_{DE}, and no debug interrupts are generated unless a) the resource is granted back to software via

EDBRAC0 settings, and b) debug mode entry is not masked by the corresponding event bit in EDBSRMSK0. Instead, the CPU will enter debug mode when an enabled event causes a EDBSR0 bit to become set. $EDBCR0_{EDM}$, EDBSR0, EDBSRMSK0, EDDEAR, and EDBRAC0 may only be written through the OnCE port.

Access to most debug resources (registers) requires that the CPU clock (**m_clk**) be running in order to perform write accesses from the external hardware debugger.

65.1.4 Sharing debug resources by software/hardware


Debug resources may be shared by a hardware debugger and software debug based on the settings of debug control register EDBRAC0. When $EDBCR0_{EDM}$ is set, EDBRAC0 settings determine which debug resources are allocated to software and which resources remain under exclusive hardware control. Software-owned resources that set DBSR bits when $DBCR0_{IDM}$=1 will cause a debug interrupt to occur when enabled with MSR_{DE}. Hardware-owned resources that set EDBSR0 bits when $EDBCR0_{EDM}$=1 will cause an entry into debug mode if the event is not masked in EDBSRMSK0. EDBRAC0 is read-only by software. When resource sharing is enabled, ($EDBCR0_{EDM}$=1 and $EDBRAC0_{IDM}$=1), only software-owned resources may be modified by software. Hardware always has full access to all registers and all register fields through the OnCE register access mechanism, and it is up to the debug firmware to properly implement modifications to these registers with read-modify-write operations to implement any control sharing with software. Hardware-owned resources will set status bits in the EDBSR0 register instead of in DBSR, and will report the effective address of data breakpoints in EDDEAR instead of DDEAR. Settings in EDBRAC0 should be considered by the debug firmware in order to preserve software settings of control and status registers as appropriate when hardware modifications to the debug registers are performed.

65.1.4.1 Simultaneous hardware and software debug event handing

Since it is possible that a “hardware-owned” resource can produce a debug event in conjunction with a software-owned resource producing a different debug event simultaneously, a priority ordering mechanism is implemented that guarantees that the hardware event is handled as soon as possible, while preserving the recognition of the software event. The CPU will give highest priority to the software event initially in order to reach a recoverable boundary, and then will give highest priority to the hardware event in order to enter debug mode as near the point of event occurrence as possible. This is implemented by allowing software exception handing to begin internal to the CPU and to reach the point where the current program counter and MSR values have been saved into DSRR0/1, and the new PC pointing to the debug interrupt handler, along with the new MSR updates. At this point, hardware priority takes over, and the CPU enters debug mode.

Figure 2087 shows the e200z4256 debug resources.

Figure 2087. e200z4256 debug resources



65.2 Software debug events and exceptions

Software debug events and exceptions are available when internal debug mode is enabled ($DBCR0_{IDM}$=1) and not overridden by external debug mode ($EDBCR0_{EDM}$ must either be cleared or corresponding resources must be allocated to software debug by the settings in EDBRAC0). When enabled, debug events cause debug exceptions to be recorded in the Debug Status Register. Specific event types are enabled by the Debug Control Registers (DBCR0–8). The Unconditional Debug Event (UDE) is an exception to this rule; it is always enabled. Once a Debug Status Register (DBSR) bit is set by a debug resource that is “owned” by software (other than MRR, DAC_OFST, or VLES), if Debug interrupts are enabled by MSR_{DE}, a Debug interrupt will be generated. The debug interrupt handler is responsible for ensuring that multiple repeated debug interrupts do not occur by clearing the DBSR as appropriate.

Certain debug events are not allowed to occur when MSR_{DE}=0 and $DBCR0_{IDM}$=1. In such situations, no debug exception occurs and thus no DBSR bit is set. Other debug events may cause debug exceptions and set DBSR bits regardless of the state of MSR_{DE}. A Debug interrupt will be delayed until MSR_{DE} is later set to '1'.

When a Debug Status Register bit is set while MSR_{DE}=0, an Imprecise Debug Event flag ($DBSR_{IDE}$) will also be set to indicate that an exception bit in the Debug Status Register was set while Debug interrupts were disabled. Debug interrupt handler software can use this bit to determine whether the address recorded in Debug Save/Restore Register 0 is an address associated with the instruction causing the debug exception, or the address of the instruction that enabled a delayed Debug interrupt by setting the MSR_{DE} bit. A **mtmsr** or **mtdbcr0** that causes both MSR_{DE} and $DBCR0_{IDM}$ to become set, enabling precise debug mode, may cause an Imprecise (Delayed) Debug exception to be generated due to an earlier recorded event in the Debug Status register.

There are eight types of debug events defined by *PowerISA 2.06*:

1. Instruction Address Compare debug events
2. Data Address Compare debug events
3. Trap debug events
4. Branch Taken debug events
5. Instruction Complete debug events
6. Interrupt/Critical Interrupt Taken debug events
7. Return/Critical Return debug events
8. Unconditional debug events

In addition, e200z4256 defines additional debug events:

- The External debug events DEVT1 and DEVT2, which are described in *Section 65.2.11, External debug event*.
- The Performance Monitor Interrupt event PMI, which is described in *Section 65.2.13, Performance Monitor Interrupt debug event*.

The e200z4256 debug configuration supports most of these event types. Unsupported *PowerISA 2.06* defined functionality is as follows:

- Instruction Address Compare and Data Address Compare *Real address* mode is not supported.

A brief description of each of the event types follows.

65.2.1 Instruction Address Compare event

Instruction Address Compare debug events occur when enabled and execution is attempted of an instruction at an address that meets the criteria specified in the DBCR0, DBCR1, DBCR5, DBCR6, and IAC1–8 Registers. Instruction Address compares may specify user/supervisor mode, along with an effective address, masked effective address, or range of effective addresses for comparison. This event can occur and be recorded in DBSR regardless of the setting of MSR_{DE}. IAC events will not occur when an instruction would not have normally begun execution due to a higher priority exception at an instruction boundary.

IAC compares perform a 31-bit compare for VLE instruction storage accesses. Each halfword fetched by the instruction fetch unit will be marked with a set of bits indicating whether an Instruction Address Compare occurred on that halfword. Debug exceptions will occur if enabled and a 16-bit instruction, or the first halfword of a 32-bit instruction, is tagged with an IAC hit.

65.2.2 Data Address Compare event

Data Address Compare debug events occur when enabled and execution of a load or store class instruction or a cache maintenance instruction results in a data access that meets the criteria specified in the DBCR0, DBCR2, DBCR4, DBCR7–8, DAC1–4, DVC1, and DVC2 Registers. Data address compares may specify user/supervisor mode, along with an effective address, masked effective address, or range of effective addresses for comparison. This event can occur and be recorded in DBSR regardless of the setting of MSR_{DE}. Four address compare values (DAC1–4) are provided.

The effective address of the load, store, or cache control operation is recorded in the DDEAR register when a data address compare event is recorded in DBSR if the previous values of the $DBSR_{DAC\{R,W\}}$ bits are zero. Once a DDEAR update is performed, these bits must be cleared by software prior to another DDEAR hardware update occurring. A subsequent DAC event will not update the DDEAR register if either of the $DBSR_{DAC\{R,W\}}$ bits are set.

Note: In contrast to the PowerISA 2.06 definition, Data Address Compare events on e200z4256 do not prevent the load or store class instruction from completing. If a load or store class instruction completes successfully without a Data Storage interrupt, Data Address Compare exceptions are reported at the completion of the instruction. If the exception results in a precise Debug interrupt, the address value saved in DSRR0 is the address of the instruction following the load or store class instruction. For DVC DAC events, the exception can be imprecisely reported even further past the load or store class instruction generating the event (without necessarily affecting $DBSR_{IDE}$) and the saved address value can point to a subsequent instruction past the next instruction. This occurrence is indicated in the $DBSR_{DAC_OFST}$ field.

If a load or store class instruction does not complete successfully due to a Data Storage exception or a machine check condition for the load or store, and a Data Address Compare debug exception also occurs, the result is an imprecise Debug interrupt, the address value saved in DSRR0 is the address of the load or store class instruction, and the $DBSR_{IDE}$ bit will be set. In addition to occurring when $DBCR0_{IDM}$=1, this circumstance can also occur when $EDBCR0_{EDM}$=1 and the event is hardware-owned, in which case $EDBSR0_{IDE}$ will be set.

DAC events will not be recorded if a load multiple word or store multiple word instruction is interrupted prior to completion by a critical input or external input interrupt.

DAC events will occur for cache control instructions without performing data compares, regardless of the settings of the DBCRx registers and DVC registers for data value comparison qualifications, that is no data comparisons are performed since these instructions do not have associated data values.

DAC events are not signaled on the second portion of a misaligned load or store that is broken up into two separate accesses.

*DAC events are not signaled on the **mpure** or **mpuwe** MPU instructions.*

*DAC[1,2] events are not signaled if DVC[1,2]M is non-zero and a DSI exception occurs on the load or store, since the load or store access is not performed. For a **lmw** or **stmw** transfer however, if a DVC successfully occurs on a transfer and a later transfer encounters a DSI exception, the DAC event will be reported, since a successful data value compare took place.*

*Due to internal pipeline status, for a reported DAC event on a **lmw** or **stmw** transfer, the value stored in the DDEAR/EDDEAR will be the effective address of the first transfer of the sequence, and not necessarily the precise transfer that caused the DAC event.*

65.2.2.1 Data Address Compare event status updates

Data Address Compare debug events with Data Value compares can be reported ambiguously in several circumstances involving issuing a sequence of load or store class instructions. Due to the CPU pipeline and the delay in performing the data value compare following completion of the access, if the first load or store class instruction generates a DVC DAC, a second and possibly third load or store class instruction may also generate a DAC or DVC DAC event, or may generate a DSI exception with or without a simultaneous DAC event.

Also, since non-load/store instructions may be dual-issued in combination with a load/store instruction, the actual number of additional instructions that are completed following a recognized DVC DAC on a load/store instruction may vary from 0 to 5. This value will be reported in the $DBSR_{DAC_OFST}$ field when the DVC DAC status is recorded.

Table 2044 outlines the settings of the DBSR, DSRR0 saved value, and potential updating of the ESR register for various exception cases on sequences of load/store class instructions. Not all exception combinations are covered in the table, such as IAC, ISI, or Alignment exceptions on subsequent instructions. In general these exceptions will cause further instruction issue to be halted, execution of the excepting instruction to be aborted, and reporting of these exceptions will be masked. The saved DSRR0 value will point to this excepting instruction, and the exception(s) may be regenerated after returning from the debug interrupt handler and attempting to re-execute the instruction pointed to by DSRR0. In addition, in the examples in *Table 2044*, the DAC_OFST and DSRR0 values assume no dual issue occurs. If dual-issue occurs with the first, second, or third column, then the DAC_OFST and DSRR0 values will point beyond the values shown.

Table 2044. DAC events and resultant updates

1st load/store class instruction	2nd instruction (load/store class unless otherwise specified)	3rd instruction (load/store class unless otherwise specified)	Result
DSI, no DAC	—	—	Take DSI exception, no DBSR update. Update ESR.
DSI, with DACx	—	—	Take Debug exception, DBSR update setting DACx and IDE, DAC_OFST not set. DSRR0 points to 1st load/store class instruction. No ESR update.
DACx	—	—	Take Debug exception, DBSR update setting DACx, DAC_OFST not set. DSRR0 points to 2nd load/store class instruction. No ESR update.
DVC DACx	No exceptions, any instruction	No exceptions, Non-ldst instruction	Take Debug exception, DBSR update setting DACx, DAC_OFST set to 3'b001. DSRR0 points to 3rd instruction. No ESR update.
DVC DACx	No exceptions	No exceptions, Ldst instruction	Take Debug exception, DBSR update setting DACx, DAC_OFST set to 3'b010. DSRR0 points to instruction after 3rd instruction. No ESR update.

Table 2044. DAC events and resultant updates (continued)

1st load/store class instruction	2nd instruction (load/store class unless otherwise specified)	3rd instruction (load/store class unless otherwise specified)	Result
DVC DACx	DSI, no DAC	—	Take Debug exception, DBSR update setting DACx, DAC_OFST not set. DSRR0 points to 2nd load/store class instruction. No ESR update. **Note:** in this case the 2nd ld/st exception is masked. This behavior is implementation dependent and may differ on other CPUs.
DVC DACx	DSI, with DACy	—	Take Debug exception, DBSR update setting DACx. DAC_OFST not set. DSRR0 points to 2nd load/store class instruction. No ESR update. **Note:** in this case the 2nd ld/st exception is masked. This behavior is implementation dependent and may differ on other CPUs.
DVC DACx	DACy	—	Take Debug exception, DBSR update setting DACx, DACy. DAC_OFST set to 3'b001. DSRR0 points to 3rd instruction. **Note:** in this case if x==y, then the resultant state of DBSR and DSRR0 may be indistinguishable from the "no DACy" case.
DVC DACx	DVC DACy, Normal Ldst	Non-Ldst instruction	Take Debug exception, DBSR update setting DACx, DACy. DAC_OFST set to 3'b001. DSRR0 points to the 3rd instruction. **Note:** in this case if x==y, then the resultant state of DBSR and DSRR0 may be indistinguishable from the "no DACy" case.
DVC DACx	DVC DACy, Normal Ldst	Ldst instruction, no exception	Take Debug exception, DBSR update setting DACx, DACy. DAC_OFST set to 3'b010. DSRR0 points to instruction after the 3rd load/store class instruction. **Note:** in this case if x==y, then the resultant state of DBSR and DSRR0 may be indistinguishable from the "no DACy" case.
DVC DACx	DVC DACy, Normal Ldst	DSI Error, with or without DAC	Take Debug exception, DBSR update setting DACx, DACy. DAC_OFST set to 3'b001. No ESR update. DSRR0 points to 3rd instruction. **Note:** in this case if x==y, then the resultant state of DBSR and DSRR0 may be indistinguishable from the "no DACy" case. **Note:** in this case the 3rd ld/st exception is masked. This behavior is implementation dependent and may differ on other CPUs.
DVC DACx	DVC DACy, Normal Ldst	DACy, or DVC DAC_y Normal Ldst or multiple word Ldst	Take Debug exception, DBSR update setting DACx, DACy. DAC_OFST set to 3'b010. DSRR0 points to instruction after the 3rd load/store class instruction. **Note:** in this case if x==y, then the resultant state of DBSR and DSRR0 may be indistinguishable from the "no DACy" case.
DVC DACx	DVC DACy, Ldst multiple (lmw, stmw)	Any instruction including ld/st	Take Debug exception, DBSR update setting DACx, DACy. DAC_OFST set to 3'b001. DSRR0 points to the 3rd instruction. **Note:** in this case if x==y, then the resultant state of DBSR and DSRR0 may be indistinguishable from the "no DACy" case.

Table 2044. DAC events and resultant updates (continued)

1st load/store class instruction	2nd instruction (load/store class unless otherwise specified)	3rd instruction (load/store class unless otherwise specified)	Result
DVC DACx	Any instruction (no exception)	DSI, with or without DAC, Normal Ldst or multiple word Ldst	Take Debug exception, DBSR update setting DACx. DAC_OFST set to 3'b001. DSRR0 points to the 3rd instruction. No ESR update. **Note:** in this case the 3rd ld/st exception is masked. This behavior is implementation dependent and may differ on other CPUs.
DVC DACx	Any instruction (no exception)	DACy, or DVC DAC_y Normal Ldst or multiple word Ldst	Take Debug exception, DBSR update setting DACx, DACy. DAC_OFST set to 3'b010. DSRR0 points to instruction after the 3rd class instruction. **Note:** in this case if x==y, then the resultant state of DBSR and DSRR0 may be indistinguishable from the "no DACy" case.

Table 2045 through *Table 2048* show some example updates for specific code sequences of dual issuing of load/store class instructions with non-load/store class instructions and the results of DAC and DVC events on selected ones of the load/store instructions.

Table 2045. DAC events and resultant updates, dual-issue case 1

Instruction sequence: The following pairs dual-issue: (1) load/store (2) alu (3) load/store (4) alu (5) load/store (6) alu	Event(s)	Result
	Instruction (1): DSI, no DAC	Take DSI exception, no DBSR update, Update ESR.
	Instruction (1): DSI, with DACx	Take Debug exception, DBSR update setting DACx and IDE, DAC_OFST set to 3'b000. DSRR0 points to instruction (1). No ESR update.
	Instruction (1): DACx	Take Debug exception, DBSR update setting DACx, DAC_OFST set to 3'b000. DSRR0 points to instruction (2). No ESR update.
	Instruction (1): DVC DACx No other exceptions	Take Debug exception, DBSR update setting DACx, DAC_OFST set to 3'b100. DSRR0 points to instruction (6). No ESR update. No debug event updates for instruction (6)

Table 2045. DAC events and resultant updates, dual-issue case 1 (continued)

Instruction sequence: The following pairs dual-issue: (1) load/store (2) alu (3) load/store (4) alu (5) load/store (6) alu	Event(s)	Result
	Instruction (1): DVC DACx Instruction (3): DSI, with or without DAC	Take Debug exception, DBSR update setting DACx, DAC_OFST set to 3'b001. DSRR0 points to instruction (3). No ESR update. No debug event updates for instructions (3)–(6). **Note:** in this case the 2nd ld/st exception is masked. This behavior is implementation dependent and may differ on other CPUs.
	Instruction (1): DVC DACx Instruction (3): DACy	Take Debug exception, DBSR update setting DACx, DACy. DAC_OFST set to 3'b010. DSRR0 points to instruction (4). No debug event updates for instructions (4)–(6). **Note:** in this case if x==y, then the resultant state of DBSR and DSRR0 may be indistinguishable from the "no DACy" case.
	Instruction (1): DVC DACx Instruction (3): DVC DACy	Take Debug exception, DBSR update setting DACx, DAC_OFST set to 3'b100. DSRR0 points to instruction (6). No ESR update. No debug event updates for instruction (6). **Note:** in this case if x==y, then the resultant state of DBSR and DSRR0 may be indistinguishable from the "no DACy" case.
	Instruction (1): DVC DACx Instruction (3): DVC DACy Instruction (5): DSI, with or without DAC	Take Debug exception, DBSR update setting DACx, DACy. DAC_OFST set to 3'b010. No ESR update. DSRR0 points to instruction (4). No debug event updates for instructions (4)–(6). **Note:** in this case if x==y, then the resultant state of DBSR and DSRR0 may be indistinguishable from the "no DACy" case. **Note:** in this case the 3rd ld/st exception is masked. This behavior is implementation dependent and may differ on other CPUs.
	Instruction (1): DVC DACx Instruction (3): DVC DACy Instruction (5): DACy or DVC DACy	Take Debug exception, DBSR update setting DACx, DACy. DAC_OFST set to 3'b100. No ESR update. DSRR0 points to instruction (6). **Note:** in this case if x==y, then the resultant state of DBSR and DSRR0 may be indistinguishable from the "no DACy" case.

Table 2046. DAC events and resultant updates, dual-issue case 2

Instruction Sequence: The following pairs dual-issue: (1) load/store (2) alu (3) load/store (4) alu (5) alu (6) load/store	**Event(s)**	**Result**
	Instruction (1): DSI, no DAC	Take DSI exception, no DBSR update, Update ESR.
	Instruction (1): DSI, with DACx	Take Debug exception, DBSR update setting DACx and IDE, DAC_OFST set to 3'b000. DSRR0 points to instruction (1). No ESR update.
	Instruction (1): DACx	Take Debug exception, DBSR update setting DACx, DAC_OFST set to 3'b000. DSRR0 points to instruction (2). No ESR update.
	Instruction (1): DVC DACx No other exceptions	Take Debug exception, DBSR update setting DACx, DAC_OFST set to 3'b101. DSRR0 points to instruction after instruction (6). No ESR update.
	Instruction (1): DVC DACx Instruction (3): DSI, with or without DAC	Take Debug exception, DBSR update setting DACx, DAC_OFST set to 3'b001. DSRR0 points to instruction (3). No ESR update. No debug event updates for instructions (3)–(6). **Note:** in this case the 2nd ld/st exception is masked. This behavior is implementation dependent and may differ on other CPUs.
	Instruction (1): DVC DACx Instruction (3): DACy	Take Debug exception, DBSR update setting DACx, DACy. DAC_OFST set to 3'b010. DSRR0 points to instruction (4). No debug event updates for instructions (4)–(6). **Note:** in this case if x==y, then the resultant state of DBSR and DSRR0 may be indistinguishable from the "no DACy" case.
	Instruction (1): DVC DACx Instruction (3): DVC DACy	Take Debug exception, DBSR update setting DACx, DAC_OFST set to 3'b101. DSRR0 points to instruction (7). No ESR update. **Note:** in this case if x==y, then the resultant state of DBSR and DSRR0 may be indistinguishable from the "no DACy" case.

Table 2046. DAC events and resultant updates, dual-issue case 2 (continued)

Instruction Sequence: The following pairs dual-issue: (1) load/store (2) alu (3) load/store (4) alu (5) alu (6) load/store	Event(s)	Result
	Instruction (1): DVC DACx Instruction (3): DVC DACy Instruction (6): DSI, with or without DAC	Take Debug exception, DBSR update setting DACx, DACy. DAC_OFST set to 3'b010. No ESR update. DSRR0 points to instruction (4). No debug event updates for instruction (4). **Note:** in this case if x==y, then the resultant state of DBSR and DSRR0 may be indistinguishable from the "no DACy" case. **Note:** in this case the 3rd ld/st exception is masked. This behavior is implementation dependent and may differ on other CPUs.
	Instruction (1): DVC DACx Instruction (3): DVC DACy Instruction (6): DACy or DVC DACy	Take Debug exception, DBSR update setting DACx, DACy. DAC_OFST set to 3'b101. No ESR update. DSRR0 points to instruction (7). No debug event updates for instruction (7). **Note:** In this case if x==y, then the resultant state of DBSR and DSRR0 may be indistinguishable from the "no DACy" case.

Table 2047. DAC events and resultant updates, dual-issue case 3

Instruction Sequence: The following pairs dual-issue: (1) load/store (2) alu (3) alu (4) alu (5) load/store (6) alu	Event(s)	Result
	Instruction (1): DSI, no DAC	Take DSI exception, no DBSR update, Update ESR.
	Instruction (1): DSI, with DACx	Take Debug exception, DBSR update setting DACx and IDE, DAC_OFST set to 3'b000. DSRR0 points to instruction (1). No ESR update.
	Instruction (1): DACx	Take Debug exception, DBSR update setting DACx, DAC_OFST set to 3'b000. DSRR0 points to instruction (2). No ESR update.

Table 2047. DAC events and resultant updates, dual-issue case 3 (continued)

Instruction Sequence: The following pairs dual-issue: (1) load/store (2) alu (3) alu (4) alu (5) load/store (6) alu	**Event(s)**	**Result**
	Instruction (1): DVC DACx No other exceptions	Take Debug exception, DBSR update setting DACx, DAC_OFST set to 3'b100. DSRR0 points to instruction (6). No ESR update. No debug event updates for instruction (6).
	Instruction (1): DVC DACx Instruction (5): DSI, with or without DAC	Take Debug exception, DBSR update setting DACx, DAC_OFST set to 3'b011. DSRR0 points to instruction (5). No ESR update. No debug event updates for instructions (5)–(6). **Note:** in this case the 2nd ld/st exception is masked. This behavior is implementation dependent and may differ on other CPUs.
	Instruction (1): DVC DACx Instruction (5): DACy	Take Debug exception, DBSR update setting DACx, DACy. DAC_OFST set to 3'b100. DSRR0 points to instruction (6). No debug event updates for instruction (6). **Note:** in this case if x==y, then the resultant state of DBSR and DSRR0 may be indistinguishable from the "no DACy" case.
	Instruction (1): DVC DACx Instruction (5): DVC DACy	Take Debug exception, DBSR update setting DACx, DAC_OFST set to 3'b100. DSRR0 points to instruction (6). No ESR update. No debug event updates for instruction (6) **Note:** in this case if x==y, then the resultant state of DBSR and DSRR0 may be indistinguishable from the "no DACy" case.

Table 2048. DAC events and resultant updates, dual-issue case 4

Instruction Sequence: The following pairs dual-issue: (1) load/store (2) alu (3) load/store (4) alu (5) alu (6) alu	**Event(s)**	**Result**
	Instruction (1): DSI, no DAC	Take DSI exception, no DBSR update, Update ESR.
	Instruction (1): DSI, with DACx	Take Debug exception, DBSR update setting DACx and IDE, DAC_OFST set to 3'b000. DSRR0 points to instruction (1). No ESR update.

Table 2048. DAC events and resultant updates, dual-issue case 4 (continued)

Instruction Sequence: The following pairs dual-issue: (1) load/store (2) alu (3) load/store (4) alu (5) alu (6) alu	Event(s)	Result
	Instruction (1): DACx	Take Debug exception, DBSR update setting DACx, DAC_OFST set to 3'b000. DSRR0 points to instruction (2). No ESR update.
	Instruction (1): DVC DACx No other exceptions	Take Debug exception, DBSR update setting DACx, DAC_OFST set to 3'b011. DSRR0 points to instruction (5). No ESR update. No debug event updates for instructions (5)–(6)
	Instruction (1): DVC DACx Instruction (3): DSI, with or without DAC	Take Debug exception, DBSR update setting DACx, DAC_OFST set to 3'b001. DSRR0 points to instruction (3). No ESR update. No debug event updates for instructions (3)–(6). **Note:** in this case the 2nd ld/st exception is masked. This behavior is implementation dependent and may differ on other CPUs.
	Instruction (1): DVC DACx Instruction (3): DACy	Take Debug exception, DBSR update setting DACx, DACy. DAC_OFST set to 3'b010. DSRR0 points to instruction (4). No debug event updates for instructions (4)–(6). **Note:** in this case if x==y, then the resultant state of DBSR and DSRR0 may be indistinguishable from the "no DACy" case.
	Instruction (1): DVC DACx Instruction (3): DVC DACy	Take Debug exception, DBSR update setting DACx, DAC_OFST set to 3'b011. DSRR0 points to instruction (5). No ESR update. No debug event updates for instructions (5)–(6). **Note:** in this case if x==y, then the resultant state of DBSR and DSRR0 may be indistinguishable from the "no DACy" case.

65.2.3 Linked Instruction Address Compare and Data Address Compare events

Data Address Compare 1, 2, 3, and 4 debug events may be 'linked' with an Instruction Address Compare event by setting the DAC[1–4]LNK control bits in DBCR2 and DBCR8 to further refine when a Data Address Compare debug event is generated. DAC1 may be linked with IAC1, DAC2 (when not used as a mask or range bounds register) may be linked with IAC3. DAC3 may be linked with IAC5, DAC4 (when not used as a mask or range bounds register) may be linked with IAC7. When linked, a DAC debug event occurs when the same instruction that generates the DAC 'hit' also generates a corresponding linked IAC 'hit'. When linked, the IAC event is not recorded in the Debug Status register, regardless of whether a corresponding linked DAC event occurs, or whether the IAC event enable is set.

When enabled and execution of a load or store class instruction results in a data access with an address that meets the criteria specified in the DBCRx, DACx, and DVCx Registers, and the instruction also meets the criteria for generating an Instruction Address Compare event, a Linked Data Address Compare debug event occurs. This event can occur and be

recorded in DBSR regardless of the setting of MSR_{DE}. The normal DAC1 status bit in the DBSR is used for recording these events. The IAC status bit is not set if the corresponding Instruction Address Compare register is linked.

Linking is enabled using control bits in DBCR2 and DBCR8. Note that linking is only available in EDM or IDM. Attempts to use linking otherwise are ignored.

Note: Linked DAC events will not be recorded if a load multiple word or store multiple word type instruction is interrupted prior to completion by a critical input or external input interrupt.

65.2.4 Trap debug event

A Trap debug event (TRAP) occurs if Trap debug events are enabled ($DBCR0_{TRAP}$=1), a Trap instruction (**tw**) is executed, and the conditions specified by the instruction for the trap are met. This event can occur and be recorded in DBSR regardless of the setting of MSR_{DE}. When a Trap debug event occurs, the $DBSR_{TRAP}$ bit is set to 1 to record the debug exception.

65.2.5 Branch Taken debug event

A Branch Taken debug event (BRT) occurs if Branch Taken debug events are enabled ($DBCR0_{BRT}$=1) and execution is attempted of a branch instruction that will be taken (either an unconditional branch, or a conditional branch whose branch condition is true), and MSR_{DE}=1. Branch Taken debug events are not recognized if MSR_{DE}=0 at the time of execution of the branch instruction and thus $DBSR_{IDE}$ cannot be set by a Branch Taken debug event. When a Branch Taken debug event is recognized, the $DBSR_{BRT}$ bit is set to 1 to record the debug exception, and the address of the branch instruction will be recorded in DSRR0.

65.2.6 Instruction Complete debug event

An Instruction Complete debug event (ICMP) occurs if Instruction Complete debug events are enabled ($DBCR0_{ICMP}$=1), execution of any instruction is completed, and MSR_{DE}=1. If execution of an instruction is suppressed due to the instruction causing some other exception that is enabled to generate an interrupt, then the attempted execution of that instruction does not cause an Instruction Complete debug event. The ***se_sc*** instruction does not fall into the category of an instruction whose execution is suppressed, since the instruction actually executes and then generates a System Call interrupt. In this case, the Instruction Complete debug exception will also be set. When an Instruction Complete debug event is recognized, $DBSR_{ICMP}$ is set to 1 to record the debug exception and the address of the next instruction to be executed will be recorded in DSRR0.

Instruction Complete debug events are not recognized if MSR_{DE}=0 at the time of execution of the instruction, thus $DBSR_{IDE}$ is not generally set by an ICMP debug event.

One circumstance may cause the $DBSR_{ICMP}$ and $DBSR_{IDE}$ bits to be set. This occurs when an EFPU Round exception occurs. Since the instruction is by definition completed (SRR0 points to the following instruction), this interrupt takes higher priority than the Debug interrupt so as not to be lost, and $DBSR_{IDE}$ is set to indicate the imprecise recognition of a Debug interrupt. In this case, the Debug interrupt will be taken with SRR0 pointing to the instruction following the instruction that generated the EFPU Round exception, and DSRR0 will point to the Round exception handler. In addition to occurring when $DBCR0_{IDM}$=1, this circumstance can also occur when $EDBCR0_{EDM}$=1 and the event is hardware-owned, in which case $EDBSR0_{IDE}$ will be set.

Note: Instruction complete debug events are not generated by the execution of an instruction that sets MSR_{DE} to '1' while $DBCR0_{ICMP}$=1, nor by the execution of an instruction that sets $DBCR0_{ICMP}$ to '1' while MSR_{DE}=1.

65.2.7 Interrupt Taken debug event

An Interrupt Taken debug event (IRPT) occurs if Interrupt Taken debug events are enabled ($DBCR0_{IRPT}$=1) and a base-class interrupt occurs. Only base-class interrupts (an interrupt using SRR0/1) cause an Interrupt Taken debug event. This event can occur and be recorded in DBSR regardless of the setting of MSR_{DE}. When an Interrupt Taken debug event occurs, the $DBSR_{IRPT}$ bit is set to 1 to record the debug exception. The value saved in DSRR0 will be the address of the non-critical interrupt handler.

65.2.8 Critical Interrupt Taken debug event

A Critical Interrupt Taken debug event (CIRPT) occurs if Critical Interrupt Taken debug events are enabled ($DBCR0_{CIRPT}$=1) and a critical interrupt occurs. Only critical class interrupts (an interrupt using CSRR0/1) cause a Critical Interrupt Taken debug event. This event can occur and be recorded in DBSR regardless of the setting of MSR_{DE}. When a Critical Interrupt Taken debug event occurs, the $DBSR_{CIRPT}$ bit is set to 1 to record the debug exception. The value saved in DSRR0 will be the address of the critical interrupt handler.

65.2.9 Return debug event

A Return debug event (RET) occurs if Return debug events are enabled ($DBCR0_{RET}$=1) and an attempt is made to execute an **se_rfi** instruction. This event can occur and be recorded in DBSR regardless of the setting of MSR_{DE}. When a Return debug event occurs, the $DBSR_{RET}$ bit is set to 1 to record the debug exception.

If MSR_{DE}=0 at the time of the execution of the **se_rfi** (that is before the MSR is updated by the **se_rfi**), then $DBSR_{IDE}$ is also set to 1 to record the imprecise debug event.

If MSR_{DE}=1 at the time of the execution of the **se_rfi**, a Debug interrupt will occur provided there exists no higher priority exception that is enabled to cause an interrupt. Debug Save/Restore Register 0 will be set to the address of the **se_rfi** instruction.

65.2.10 Critical Return Debug Event

A Critical Return debug event (CRET) occurs if Critical Return debug events are enabled ($DBCR0_{CRET}$=1) and an attempt is made to execute an **se_rfci** instruction. This event can occur and be recorded in DBSR regardless of the setting of MSR_{DE}. When a Critical Return debug event occurs, the $DBSR_{CRET}$ bit is set to 1 to record the debug exception.

If MSR_{DE}=0 at the time of the execution of the **se_rfci** (that is before the MSR is updated by the **se_rfci**), then $DBSR_{IDE}$ is also set to 1 to record the imprecise debug event.

If MSR_{DE}=1 at the time of the execution of the **se_rfci**, a Debug interrupt will occur provided there exists no higher priority exception that is enabled to cause an interrupt. Debug Save/Restore Register 0 will be set to the address of the **se_rfci** instruction.

65.2.11 External debug event

An External debug event (DEVT1, DEVT2) occurs if External debug events are enabled ($DBCR0_{DEVT1}$=1 or $DBCR0_{DEVT2}$=1), and the respective **p_devt1** or **p_devt2** input signal

transitions to the asserted state while the CPU is not in the Stopped state. This event can occur and be recorded in DBSR regardless of the setting of MSR_{DE}. When an External debug event occurs, $DBSR_{DEVT\{1,2\}}$ is set to '1' to record the debug exception. This debug event is an asynchronous event, but is only sampled when the CPU **m_clk** is active.

65.2.12 Unconditional debug event

An Unconditional debug event (UDE) occurs when the Unconditional Debug Event (**p_ude**) input transitions to the asserted state. The Unconditional debug event is the only debug event that does not have a corresponding enable bit for the event in DBCR0. This event can occur and be recorded in DBSR regardless of the setting of MSR_{DE}. When an Unconditional debug event occurs, the $DBSR_{UDE}$ bit is set to '1' to record the debug exception. This debug event is an asynchronous event.

65.2.13 Performance Monitor Interrupt debug event

A Performance Monitor Interrupt debug event (PMI) occurs if Performance Monitor Interrupt debug events are enabled ($PMGC0_{UDI}$=1), and a performance monitor interrupt event occurs. This event can occur and be recorded in DBSR regardless of the setting of MSR_{DE}. When a Performance Monitor Interrupt debug event occurs, $DBSR_{PMI}$ is set to '1' to record the debug exception. This debug event is an asynchronous event.

65.3 Debug registers

This section describes debug-related registers that are software accessible. These registers are intended for use by special debug tools and debug software, not by general application code.

Access to these registers (other than DBSR) by software is conditioned by the External Debug mode control bit ($EDBCR0_{EDM}$) and the settings of debug control register EDBRAC0, which can be set by the hardware debug port. If $EDBCR0_{EDM}$ is set and if the bit in EDBRAC0 corresponding to the resource is cleared, software is prevented from modifying debug register values other than in DBSR, since the resource is not "owned" by software. Software always has ownership of DBSR. Execution of a **mtspr** instruction targeting a debug register or register field not "owned" by software will not cause modifications to occur, and no exception will be signaled. In addition, since the external debugger hardware may be manipulating debug register values, the state of these registers or register fields not "owned" by software is not guaranteed to be consistent if accessed (read) by software with a **mfspr** instruction, other than the $DBCR0_{EDM}$ bit itself and the EDBRAC0 register. Hardware always has full access to all registers and all register fields through the OnCE register access mechanism, and it is up to the debug firmware to properly implement modifications to these registers with read-modify-write operations to implement any control sharing with software. Settings in EDBRAC0 should be considered by the debug firmware in order to preserve software settings of control registers as appropriate when hardware modifications to the debug registers is performed.

65.3.1 Debug Address and Value registers


Instruction Address Compare registers IAC1–8 are used to hold instruction addresses for address comparison purposes. In addition, IAC2 and IAC4 may hold mask information for IAC1 and IAC3 respectively and IAC6 and IAC8 may hold mask information for IAC5 and IAC7 respectively, when *Address Bit Match* compare modes are selected. Note that when

performing instruction address compares, the low order bit of the instruction address and the corresponding IAC register is ignored for VLE instructions.

Data Address Compare registers DAC1–4 are used to hold data access addresses for address comparison purposes. In addition, DAC2 and DAC4 may hold mask information for DAC1 and DAC3 respectively when *Address Bit Match* compare modes are selected.

Data Value Compare registers DVC1 and DVC2 are used to hold data values for data comparison purposes. DVC1 and DVC2 are 64-bit registers. Data value comparisons are used to qualify Data Address compare 1 and 2 debug events. Data value comparisons are not available for Data address compare 3–4 events. DVC1 is associated with DAC1, and DVC2 is associated with DAC2. The most significant byte of the DVC1(2) register (labeled B0 in *Figure 2088*) corresponds to the byte data value transferred to/from memory byte offset such as 0, 8, and the least significant byte of the register (labeled B7 in *Figure 2088*) corresponds to byte offset such as 7, F. When enabled for performing data value comparisons, each enabled byte in DVC1(2) is compared with the memory value transferred on the corresponding active byte lane of the data memory interface to determine if a match occurs. Inactive byte lanes do not participate in the comparison; they are implicitly masked. The Byte Strobe Assertion for Transfers table in the Core (e200z420n3) Core Complex Overview chapter shows active byte lanes for data transfers. Software must also program the DVC1(2) register byte positions based on the alignment of the access. Misaligned accesses are not fully supported, since the data address and data value comparisons are only performed on the initial access in the case of a misaligned access; thus, accesses that cross a 64-bit boundary cannot be fully matched. For address and size combinations that involve two transfers, only the initial transfer is used for data address and value matching.

DVC1 and DVC2 may be read or written using **mtspr** and **mfspr** instructions. The DVC1U and DVC2U SPR numbers (601,602) are used for accessing the upper 32-bit portion of the DVC register. The DVC1 and DVC2 SPR numbers (318,319) are used for accessing the lower 32-bit portion of the DVC register.



SPR 601 (DVC1U), 318 (DVC1), 602 (DVC2U) 319 (DVC2); Read/Write; Reset: Unaffected

Figure 2088. DVC1, DVC2 registers

65.3.2 Debug Control and Status registers

Debug Control Registers (DBCR0–8 and EDBRAC0) are used to enable debug events, reset the processor, and set the debug mode of the processor. The Debug Status register (DBSR) records debug exceptions while Internal Debug mode is enabled. The Debug Data Effective Address register (DDEAR) records the effective address of a Data Address Compare event while Internal Debug mode is enabled.

e200z4256 requires that a context synchronizing instruction follow a **mtspr** DBCR0–8 or DBSR to ensure that any alterations enabling/disabling debug events are effective. The context synchronizing instruction may or may not be affected by the alteration. Typically, an **se_isync** instruction is used to create a synchronization boundary beyond which it can be guaranteed that the newly written control values are in effect.

For watchpoint generation, configuration settings contained in DBCR1–8 are used, even though the corresponding event(s) may be disabled (via DBCR0) from setting DBSR flags.

65.3.2.1 Debug Control Register 0 (DBCR0)

Debug Control Register 0 is used to enable debug modes and controls which debug events are allowed to set DBSR or EDBSR0 flags. e200z4256 adds some implementation specific bits to this register, as seen in *Figure 2089*.

EDM	IDM	RST	ICMP	BRT	IRPT	TRAP	IAC1	IAC2	IAC3	IAC4	DAC1	DAC2	RET	IAC5	IAC6	IAC7	IAC8	DEVT1	DEVT2	0	CIRPT	CRET	0
0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31

SPR - 308; Read/Write; Reset(1) - 0x0

Figure 2089. Debug Control Register 0 (DBCR0) register

1. $DBCR0_{EDM}$ is affected by **j_trst_b** or **m_por** assertion, and remains reset while in the Test_Logic_Reset state, but is not affected by **p_reset_b**. All other bits are reset by processor reset **p_reset_b** if $DBCR0_{EDM}$=0, as well as unconditionally by **m_por**. If $DBCR0_{EDM}$=1, EDBRAC0 masks off hardware-owned resources (other than RST) from reset by **p_reset_b,** and only software-owned resources indicated by EDBRAC0 and the $DBCR0_{RST}$ field will be reset by **p_reset_b**. The $DBCR0_{RST}$ field will always be reset by **p_reset_b** regardless of the value of $DBCR0_{EDM}$.

Table 2049 provides bit definitions for Debug Control Register 0.

Table 2049. DBCR0 field descriptions

Bit	Name	Description
0	EDM	External Debug mode. This bit is read-only by software. When external debug mode is enabled, hardware-owned resources in debug registers are not affected by processor reset **p_reset_b**. This allows the debugger to set up hardware debug events that remain active across a processor reset. 0 External debug mode disabled. Internal debug events not mapped into external debug events. 1 External debug mode enabled. Hardware-owned debug events will not cause the CPU to vector to interrupt code. Software is not permitted to write to debug registers {DBCR0–8, IAC1–8, DAC1–4, DVC1–2[U]} unless permitted by settings in EDBRAC0. Hardware-owned events will set status bits in EDBSR0.
		Programming Notes: It is recommended that debug status bits in the Debug Status Registers be cleared before disabling external debug mode to avoid any internal imprecise debug interrupts. Software may use this bit to determine if external debug has control over the debug registers. The hardware debugger must set the EDM bit to '1' before other bits in this register (and other debug registers) may be altered. On the initial setting of this bit to '1', all other bits are unchanged. This bit is only writable through the OnCE port.
1	IDM	Internal Debug mode 0 Debug exceptions are disabled. Debug events do not affect DBSR. 1 Debug exceptions are enabled. Enabled debug events owned by software will update the DBSR. If MSR_{DE}=1, the occurrence of a debug event, or the recording of an earlier debug event in the Debug Status Register when MSR_{DE} was cleared, will cause a Debug interrupt.

Table 2049. DBCR0 field descriptions (continued)

Bit	Name	Description
2:3	RST	Reset Control 00 No function 01 **p_dbrstc[1]** pin asserted by Debug Reset Control. Allows external device to initiate processor or system reset 10 **p_dbrstc[0]** pin asserted by Debug Reset Control. Allows external device to initiate processor or system reset. 11 Reserved
4	ICMP	Instruction Complete Debug Event Enable 0 ICMP debug events are disabled 1 ICMP debug events are enabled
5	BRT	Branch Taken Debug Event Enable 0 BRT debug events are disabled 1 BRT debug events are enabled
6	IRPT	Interrupt Taken Debug Event Enable 0 IRPT debug events are disabled 1 IRPT debug events are enabled
7	TRAP	Trap Taken Debug Event Enable 0 TRAP debug events are disabled 1 TRAP debug events are enabled
8	IAC1	Instruction Address Compare 1 Debug Event Enable 0 IAC1 debug events are disabled 1 IAC1 debug events are enabled
9	IAC2	Instruction Address Compare 2 Debug Event Enable 0 IAC2 debug events are disabled 1 IAC2 debug events are enabled
10	IAC3	Instruction Address Compare 3 Debug Event Enable 0 IAC3 debug events are disabled 1 IAC3 debug events are enabled
11	IAC4	Instruction Address Compare 4 Debug Event Enable 0 IAC4 debug events are disabled 1 IAC4 debug events are enabled
12:13	DAC1	Data Address Compare 1 Debug Event Enable 00 DAC1 debug events are disabled 01 DAC1 debug events are enabled only for store-type data storage accesses 10 DAC1 debug events are enabled only for load-type data storage accesses 11 DAC1 debug events are enabled for load-type or store-type data storage accesses
14:15	DAC2	Data Address Compare 2 Debug Event Enable 00 DAC2 debug events are disabled 01 DAC2 debug events are enabled only for store-type data storage accesses 10 DAC2 debug events are enabled only for load-type data storage accesses 11 DAC2 debug events are enabled for load-type or store-type data storage accesses
16	RET	Return Debug Event Enable 0 RET debug events are disabled 1 RET debug events are enabled

Table 2049. DBCR0 field descriptions (continued)

Bit	Name	Description
17	IAC5	Instruction Address Compare 5 Debug Event Enable 0 IAC5 debug events are disabled 1 IAC5 debug events are enabled
18	IAC6	Instruction Address Compare 6 Debug Event Enable 0 IAC6 debug events are disabled 1 IAC6 debug events are enabled
19	IAC7	Instruction Address Compare 7 Debug Event Enable 0 IAC7 debug events are disabled 1 IAC7 debug events are enabled
20	IAC8	Instruction Address Compare 8 Debug Event Enable 0 IAC8 debug events are disabled 1 IAC8 debug events are enabled
21	DEVT1	External Debug Event 1 Enable 0 DEVT1 debug events are disabled 1 DEVT1 debug events are enabled
22	DEVT2	External Debug Event 2 Enable 0 DEVT2 debug events are disabled 1 DEVT2 debug events are enabled
23:24	—	Reserved
25	CIRPT	Critical Interrupt Taken Debug Event Enable 0 CIRPT debug events are disabled 1 CIRPT debug events are enabled
26	CRET	Critical Return Debug Event Enable 0 CRET debug events are disabled 1 CRET debug events are enabled
27:31	—	Reserved

65.3.2.2 Debug Control Register 1 (DBCR1)

Debug Control Register 1 is used to configure Instruction Address Compare operation. The DBCR1 register is shown in *Figure 2090*.

IAC1US	IAC1ER	IAC2US	IAC2ER	IAC12M	0	IAC3US	IAC3ER	IAC4US	IAC4ER	IAC34M	0
0 1	2 3	4 5	6 7	8 9	10 11 12 13 14 15	16 17	18 19	20 21	22 23	24 25	26 27 28 29 30 31

SPR - 309; Read/Write; Reset(1) - 0x0

Figure 2090. DBCR1 register

1. Reset by processor reset **p_reset_b** if $EDBCR0_{EDM}$=0, as well as unconditionally by **m_por**. If $EDBCR0_{EDM}$=1, EDBRAC0 masks off hardware-owned resources from reset by **p_reset_b** and only software-owned resources indicated by EDBRAC0 will be reset by **p_reset_b.**

Table 2050 provides bit definitions for Debug Control Register 1.

Table 2050. DBCR1 field descriptions


Bit	Name	Description
0:1	IAC1US	Instruction Address Compare 1 User/Supervisor Mode 00 IAC1 debug events not affected by MSR_{PR} 01 Reserved 10 IAC1 debug events can only occur if MSR_{PR}=0 (Supervisor mode) 11 IAC1 debug events can only occur if MSR_{PR}=1. (User mode)
2:3	IAC1ER	Instruction Address Compare 1 Effective/Real Mode 00 IAC1 debug events are based on effective address 01 Unimplemented (Book E real address compare), no match can occur 10 IAC1 debug events are based on effective address and can only occur if MSR_{IS}=0 11 IAC1 debug events are based on effective address and can only occur if MSR_{IS}=1
4:5	IAC2US	Instruction Address Compare 2 User/Supervisor Mode 00 IAC2 debug events not affected by MSR_{PR} 01 Reserved 10 IAC2 debug events can only occur if MSR_{PR}=0 (Supervisor mode) 11 IAC2 debug events can only occur if MSR_{PR}=1. (User mode)
6:7	IAC2ER	Instruction Address Compare 2 Effective/Real Mode 00 IAC2 debug events are based on effective address 01 Unimplemented (Book E real address compare), no match can occur 10 IAC2 debug events are based on effective address and can only occur if MSR_{IS}=0 11 IAC2 debug events are based on effective address and can only occur if MSR_{IS}=1
8:9	IAC12M	Instruction Address Compare 1/2 Mode 00 Exact address compare. IAC1 debug events can only occur if the address of the instruction fetch is equal to the value specified in IAC1. IAC2 debug events can only occur if the address of the instruction fetch is equal to the value specified in IAC2. 01 Address bit match. IAC1 debug events can occur only if the address of the instruction fetch, ANDed with the contents of IAC2 are equal to the contents of IAC1, also ANDed with the contents of IAC2. IAC2 debug events do not occur. IAC1US and IAC1ER settings are used. 10 Inclusive address range compare. IAC1 debug events can occur only if the address of the instruction fetch is greater than or equal to the value specified in IAC1 and less than the value specified in IAC2. IAC2 debug events do not occur. IAC1US and IAC1ER settings are used. 11 Exclusive address range compare. IAC1 debug events can occur only if the address of the instruction fetch is less than the value specified in IAC1 or is greater than or equal to the value specified in IAC2. IAC2 debug events do not occur. IAC1US and IAC1ER settings are used.
10:15	—	Reserved
16:17	IAC3US	Instruction Address Compare 3 User/Supervisor Mode 00 IAC3 debug events not affected by MSR_{PR} 01 Reserved 10 IAC3 debug events can only occur if MSR_{PR}=0 (Supervisor mode) 11 IAC3 debug events can only occur if MSR_{PR}=1 (User mode)
18:19	IAC3ER	Instruction Address Compare 3 Effective/Real Mode 00 IAC3 debug events are based on effective address 01 Unimplemented (Book E real address compare), no match can occur 10 IAC3 debug events are based on effective address and can only occur if MSR_{IS}=0 11 IAC3 debug events are based on effective address and can only occur if MSR_{IS}=1

Table 2050. DBCR1 field descriptions (continued)

Bit	Name	Description
20:21	IAC4US	Instruction Address Compare 4 User/Supervisor Mode 00 IAC4 debug events not affected by MSR_{PR} 01 Reserved 10 IAC4 debug events can only occur if MSR_{PR}=0 (Supervisor mode). 11 IAC4 debug events can only occur if MSR_{PR}=1. (User mode)
22:23	IAC4ER	Instruction Address Compare 4 Effective/Real Mode 00 IAC4 debug events are based on effective address 01 Unimplemented (Book E real address compare), no match can occur 10 IAC4 debug events are based on effective address and can only occur if MSR_{IS}=0 11 IAC4 debug events are based on effective address and can only occur if MSR_{IS}=1
24:25	IAC34M	Instruction Address Compare 3/4 Mode 00 Exact address compare. IAC3 debug events can only occur if the address of the instruction fetch is equal to the value specified in IAC3. IAC4 debug events can only occur if the address of the instruction fetch is equal to the value specified in IAC4. 01 Address bit match. IAC3 debug events can occur only if the address of the instruction fetch, ANDed with the contents of IAC4 are equal to the contents of IAC3, also ANDed with the contents of IAC4. IAC4 debug events do not occur. IAC3US and IAC3ER settings are used. 10 Inclusive address range compare. IAC3 debug events can occur only if the address of the instruction fetch is greater than or equal to the value specified in IAC3 and less than the value specified in IAC4. IAC4 debug events do not occur. IAC3US and IAC3ER settings are used. 11 Exclusive address range compare. IAC3 debug events can occur only if the address of the instruction fetch is less than the value specified in IAC3 or is greater than or equal to the value specified in IAC4. IAC4 debug events do not occur. IAC3US and IAC3ER settings are used.
26:31	—	Reserved

65.3.2.3 Debug Control Register 2 (DBCR2)

Debug Control Register 2 is used to configure Data Address Compare and Data Value Compare operation. The DBCR2 register is shown in *Figure 2091*.



SPR - 310; Read/Write; Reset(1) - 0x0

Figure 2091. DBCR2 register

1. Reset by processor reset **p_reset_b** if $EDBCR0_{EDM}$=0, as well as unconditionally by **m_por**. If $EDBCR0_{EDM}$=1, EDBRAC0 masks off hardware-owned resources from reset by **p_reset_b** and only software-owned resources indicated by EDBRAC0 will be reset by **p_reset_b**.

Table 2051 provides bit definitions for Debug Control Register 2.

Table 2051. DBCR2 field descriptions

Bit	Name	Description
0:1	DAC1US	Data Address Compare 1 User/Supervisor Mode 00 DAC1 debug events not affected by MSR_{PR} 01 Reserved 10 DAC1 debug events can only occur if MSR_{PR}=0 (Supervisor mode) 11 DAC1 debug events can only occur if MSR_{PR}=1 (User mode)
2:3	DAC1ER	Data Address Compare 1 Effective/Real Mode 00 DAC1 debug events are based on effective address 01 Unimplemented (Book E real address compare), no match can occur 10 DAC1 debug events are based on effective address and can only occur if MSR_{DS}=0 11 DAC1 debug events are based on effective address and can only occur if MSR_{DS}=1
4:5	DAC2US	Data Address Compare 2 User/Supervisor Mode 00 DAC2 debug events not affected by MSR_{PR} 01 Reserved 10 DAC2 debug events can only occur if MSR_{PR}=0 (Supervisor mode) 11 DAC2 debug events can only occur if MSR_{PR}=1. (User mode)
6:7	DAC2ER	Data Address Compare 2 Effective/Real Mode 00 DAC2 debug events are based on effective address 01 Unimplemented (Book E real address compare), no match can occur 10 DAC2 debug events are based on effective address and can only occur if MSR_{DS}=0 11 DAC2 debug events are based on effective address and can only occur if MSR_{DS}=1
8:9	DAC12M	Data Address Compare 1/2 Mode 00 Exact address compare. DAC1 debug events can only occur if the address of the data access is equal to the value specified in DAC1. DAC2 debug events can only occur if the address of the data access is equal to the value specified in DAC2. 01 Address bit match. DAC1 debug events can occur only if the address of the data access ANDed with the contents of DAC2, are equal to the contents of DAC1 also ANDed with the contents of DAC2. DAC2 debug events do not occur. DAC1US and DAC1ER settings are used. 10 Inclusive address range compare. DAC1 debug events can occur only if the address of the data access is greater than or equal to the value specified in DAC1 and less than the value specified in DAC2. DAC2 debug events do not occur. DAC1US and DAC1ER settings are used. 11 Exclusive address range compare. DAC1 debug events can occur only if the address of the data access is less than the value specified in DAC1 or is greater than or equal to the value specified in DAC2. DAC2 debug events do not occur. DAC1US and DAC1ER settings are used.

Table 2051. DBCR2 field descriptions (continued)


Bit	Name	Description
10	DAC1LNK	Data Address Compare 1 Linked. When linked to IAC1, DAC1 debug events are conditioned based on whether the instruction also generated an IAC1 debug event. Note that linking is only available in EDM or IDM. 0 No effect 1 DAC1 debug events are linked to IAC1 debug events. IAC1 debug events do not affect DBSR
11	DAC2LNK	Data Address Compare 2 Linked. When linked to IAC3, DAC2 debug events are conditioned based on whether the instruction also generated an IAC3 debug event. DAC2 can only be linked if DAC12M specifies *Exact Address Compare* since DAC2 debug events are not generated in the other compare modes. Note that linking is only available in EDM or IDM. 0 No effect 1 DAC 2 debug events are linked to IAC3 debug events. IAC3 debug events do not affect DBSR.
12:13	DVC1M	Data Value Compare 1 Mode When $DBCR4_{DVC1C}$=0: 00 DAC1 debug events not affected by data value compares. 01 DAC1 debug events can only occur when all bytes specified in the DVC1BE field match the corresponding data byte values for active byte lanes of the memory access. 10 DAC1 debug events can only occur when any byte specified in the DVC1BE field matches the corresponding data byte value for active byte lanes of the memory access. 11 DAC1 debug events can only occur when all bytes specified in the DVC1BE field within at least one of the halfwords of the data value of the memory access matches the corresponding DVC1 value. **Note:** Inactive byte lanes of the memory access are automatically masked. When $DBCR4_{DVC1C}$=1: 00 Reserved 01 DAC1 debug events can only occur when any byte specified in the DVC1BE field does not match the corresponding data byte value for active byte lanes of the memory access. If all active bytes match, then no event will be generated. 10 DAC1 debug events can only occur when all bytes specified in the DVC1BE field do not match the corresponding data byte values for active byte lanes of the memory access. If any active byte match occurs, no event will be generated. 11 Reserved **Note:** Inactive byte lanes of the memory access are automatically masked.

Table 2051. DBCR2 field descriptions (continued)

Bit	Name	Description
14:15	DVC2M	Data Value Compare 2 Mode When $DBCR4_{DVC2C}$=0: 00 DAC2 debug events not affected by data value compares. 01 DAC2 debug events can only occur when all bytes specified in the DVC2BE field match the corresponding data byte values for active byte lanes of the memory access. 10 DAC2 debug events can only occur when any byte specified in the DVC2BE field matches the corresponding data byte value for active byte lanes of the memory access. 11 DAC2 debug events can only occur when all bytes specified in the DVC2BE field within at least one of the halfwords of the data value of the memory access matches the corresponding DVC2 value. **Note:** Inactive byte lanes of the memory access are automatically masked. When $DBCR4_{DVC2C}$=1: 00 Reserved 01 DAC2 debug events can only occur when any byte specified in the DVC2BE field does not match the corresponding data byte value for active byte lanes of the memory access. If all active bytes match, then no event will be generated. 10 DAC2 debug events can only occur when all bytes specified in the DVC2BE field do not match the corresponding data byte values for active byte lanes of the memory access. If any active byte match occurs, no event will be generated. 11 Reserved **Note:** Inactive byte lanes of the memory access are automatically masked.
16:23	DVC1BE	Data Value Compare 1 Byte Enables Specifies which bytes in the aligned doubleword value associated with the memory access are compared to the corresponding bytes in DVC1. Inactive byte lanes of a memory access smaller than 64 bits are automatically masked by hardware. If all bits in the DVC1BE field are clear, then a match will occur regardless of the data. Misaligned accesses that cross a doubleword boundary are not fully supported. 1*xxxxxxx* Byte lane 0 is enabled for comparison with the value in bits 0:7 of DVC1. *x*1*xxxxxx* Byte lane 1 is enabled for comparison with the value in bits 8:15 of DVC1. *xx*1*xxxxx* Byte lane 2 is enabled for comparison with the value in bits 16:23 of DVC1. *xxx*1*xxxx* Byte lane 3 is enabled for comparison with the value in bits 24:31 of DVC1. *xxxx*1*xxx* Byte lane 4 is enabled for comparison with the value in bits 32:39 of DVC1. *xxxxx*1*xx* Byte lane 5 is enabled for comparison with the value in bits 40:47 of DVC1. *xxxxxx*1*x* Byte lane 6 is enabled for comparison with the value in bits 48:55 of DVC1. *xxxxxxx*1 Byte lane 7 is enabled for comparison with the value in bits 56:63 of DVC1.
24:31	DVC2BE	Data Value Compare2 Byte Enables Specifies which bytes in the aligned doubleword value associated with the memory access are compared to the corresponding bytes in DVC2. Inactive byte lanes of a memory access smaller than 64 bits are automatically masked by hardware. If all bits in the DVC1BE field are clear, then a match will occur regardless of the data. Misaligned accesses that cross a doubleword boundary are not fully supported. 1*xxxxxxx* Byte lane 0 is enabled for comparison with the value in bits 0:7 of DVC2. *x*1*xxxxxx* Byte lane 1 is enabled for comparison with the value in bits 8:15 of DVC2. *xx*1*xxxxx* Byte lane 2 is enabled for comparison with the value in bits 16:23 of DVC2. *xxx*1*xxxx* Byte lane 3 is enabled for comparison with the value in bits 24:31 of DVC2. *xxxx*1*xxx* Byte lane 4 is enabled for comparison with the value in bits 32:39 of DVC2. *xxxxx*1*xx* Byte lane 5 is enabled for comparison with the value in bits 40:47 of DVC2. *xxxxxx*1*x* Byte lane 6 is enabled for comparison with the value in bits 48:55 of DVC2. *xxxxxxx*1 Byte lane 7 is enabled for comparison with the value in bits 56:63 of DVC2.

65.3.2.4 Debug Control Register 4 (DBCR4)

Debug Control Register 4 is used to extend data address and value compare matching functionality. DBCR4 is shown in *Figure 2092*.



SPR - 563; Read/Write; Reset(1) - 0x0

Figure 2092. DBCR4 register

1. DBCR4 is reset by processor reset **p_reset_b** if $EDBCR0_{EDM}$=0, as well as unconditionally by **m_por**. If $EDBCR0_{EDM}$=1, EDBRAC0 masks off hardware-owned resources from reset by **p_reset_b** and only software-owned resources indicated by EDBRAC0 will be reset by **p_reset_b**.

Table 2052 provides bit definitions for Debug Control Register 4.

Table 2052. DBCR4 field descriptions

Bit	Name	Description
0	—	Reserved
1	DVC1C	Data Value Compare 1 Control. DVC1C controls whether DVC1 data value comparisons utilize the normal compare operation, or an alternate “inverted compare” operation. In inverted polarity mode, data value compares perform a not-equal comparison. Refer to details in the DBCR2 register definition. 0 Normal DVC1 operation. 1 Inverted polarity DVC1 operation
2	—	Reserved
3	DVC2C	Data Value Compare 2 Control. DVC2C controls whether DVC2 data value comparisons utilize the normal compare operation, or an alternate “inverted compare” operation. In inverted polarity mode, data value compares perform a not-equal comparison. Refer to details in the DBCR2 register definition 0 Normal DVC2 operation. 1 Inverted polarity DVC2 operation
4:12	—	Reserved
13	DAC1XMH	Data Address Compare 1 Extended Mask Control High. DAC1XMH extends the range of the DAC1XM field 0 DAC1XM masks 0–15 low-order address bits 1 DAC1XM masks 16–31 low-order address bits
14	—	Reserved
15	DAC2XMH	Data Address Compare 2 Extended Mask Control High. DAC2XMH extends the range of the DAC2XM field. 0 DAC2XM masks 0–15 low-order address bits 1 DAC2XM masks 16–31 low-order address bits

Table 2052. DBCR4 field descriptions (continued)

Bit	Name	Description
16:19	DAC1XM	Data Address Compare 1 Extended Mask Control. DAC1XM allows for binary power of 2 address range compares for DAC1 without requiring the use of DAC2. Value of DAC1XMH || DAC1XM: 00000 No additional masking when DBCR2[DAC12M] = 00 00001–11111 Exact Match Bit Mask. One to 31 low-order bits are masked in DAC1 when comparing the storage address with the value in DAC1 for exact address compare (DBCR2[DAC12M] = 00). Address ranges of 2 bytes to 2GB are supported.
20:23	DAC2XM	Data Address Compare 2 Extended Mask Control Value of DAC2XMH || DAC2XM: 00000 No additional masking when DBCR2[DAC12M] = 00 00001–11111 Exact Match Bit Mask. One to 31 low-order bits are masked in DAC2 when comparing the storage address with the value in DAC2 for exact address compare (DBCR2[DAC12M] = 00). Address ranges of 2 bytes to 2GB are supported. DAC2XM allows for binary power of 2 address range compares for DAC2.

Table 2052. DBCR4 field descriptions (continued)

Bit	Name	Description
24:27	DAC1CFG	Data Address Compare 1 Configuration 0000 DAC1 debug watchpoints are enabled for load-type or store-type data storage accesses when $DBCR0_{DAC1}$=00 0001 DAC1 debug watchpoints are enabled only for store-type data storage accesses when $DBCR0_{DAC1}$=00 0010 DAC1 debug watchpoints are enabled only for load-type data storage accesses when $DBCR0_{DAC1}$=00 0011 Reserved 01*xx* Reserved 1000 DAC1 address comparisons are used for stack limit checking. DAC1 address comparisons are qualified with use of GPR R1 in <EA> calculation for most load or store instructions. No debug events occur for DAC1. When a qualified DAC1 match occurs, a machine check exception is generated for supervisor-mode accesses or a DSI is generated for user-mode accesses, and a DAC1 watchpoint is generated. $DBCR0_{DAC1}$ and $DBCR2_{DVC1M}$ settings are ignored. 1001 – 1111 Reserved DAC1CFG controls whether DAC1 data address comparisons utilize the normal PowerISA operation for generating both debug events and watchpoints, a watchpoint-only function, or a stack limit checking function (with watchpoint). **Note:** Unlike the DAC3–4CFG fields, debug event enabling for DAC1 is controlled by the DAC1 field in DBCR0. The DAC1CFG encodings 0000–0010 are used to control watchpoint generation when $DBCR0_{DAC1}$=0; when $DBCR0_{DAC1}$!=00, DAC1 watchpoints will fire whenever a DAC1 debug event occurs.
28:31	DAC2CFG	Data Address Compare 2 Configuration 0000 DAC2 debug watchpoints are enabled for load-type or store-type data storage accesses when $DBCR0_{DAC2}$=00 0001 DAC2 debug watchpoints are enabled only for store-type data storage accesses when $DBCR0_{DAC2}$=00 0010 DAC2 debug watchpoints are enabled only for load-type data storage accesses when $DBCR0_{DAC2}$=00 0011 Reserved 01*xx* Reserved 1*xxx* Reserved DAC2CFG controls whether DAC2 data address comparisons utilize the normal compare operation for generating both debug events and watchpoints, or a watchpoint-only function. **Note:** Unlike the DAC3–4CFG fields, debug event enabling for DAC2 is controlled by the DAC2 field in DBCR0. The DAC2CFG encodings 0000–0010 are used to control watchpoint generation when $DBCR0_{DAC2}$=00. When $DBCR0_{DAC2}$!=00, DAC2 watchpoints will fire whenever a DAC2 debug event occurs.

65.3.2.5 Debug Control Register 5 (DBCR5)

Debug Control Register 5 is used to configure Instruction Address Compare operation for IAC5–8. The DBCR5 register is shown in *Figure 2093*

IAC5US	IAC5ER	IAC6US	IAC6ER	IAC56M	0	IAC7US	IAC7ER	IAC8US	IAC8ER	IAC78M	0
0 1	2 3	4 5	6 7	8 9	10 11 12 13 14 15	16 17	18 19	20 21	22 23	24 25	26 27 28 29 30 31

SPR - 564; Read/Write; Reset(1) - 0x0

Figure 2093. DBCR5 register

1. Reset by processor reset **p_reset_b** if $EDBCR0_{EDM}$=0, as well as unconditionally by **m_por**. If $EDBCR0_{EDM}$=1, EDBRAC0 masks off hardware-owned resources from reset by **p_reset_b** and only software-owned resources indicated by EDBRAC0 will be reset by **p_reset_b**.

Table 2053 provides bit definitions for Debug Control Register 5.

Table 2053. DBCR5 field descriptions

Bit	Name	Description
0:1	IAC5US	Instruction Address Compare 5 User/Supervisor Mode 00 IAC5 debug events not affected by MSR_{PR} 01 Reserved 10 IAC5 debug events can only occur if MSR_{PR}=0 (Supervisor mode) 11 IAC5 debug events can only occur if MSR_{PR}=1. (User mode)
2:3	IAC5ER	Instruction Address Compare 5 Effective/Real Mode 00 IAC5 debug events are based on effective address 01 Unimplemented (Book E real address compare), no match can occur 10 IAC5 debug events are based on effective address and can only occur if MSR_{IS}=0 11 IAC5 debug events are based on effective address and can only occur if MSR_{IS}=1
4:5	IAC6US	Instruction Address Compare 6 User/Supervisor Mode 00 IAC6 debug events not affected by MSR_{PR} 01 Reserved 10 IAC6 debug events can only occur if MSR_{PR}=0 (Supervisor mode) 11 IAC6 debug events can only occur if MSR_{PR}=1. (User mode)
6:7	IAC6ER	Instruction Address Compare 6 Effective/Real Mode 00 IAC6 debug events are based on effective address 01 Unimplemented (Book E real address compare), no match can occur 10 IAC6 debug events are based on effective address and can only occur if MSR_{IS}=0 11 IAC6 debug events are based on effective address and can only occur if MSR_{IS}=1
8:9	IAC56M	Instruction Address Compare 5/6 Mode 00 Exact address compare. IAC5 debug events can only occur if the address of the instruction fetch is equal to the value specified in IAC5. IAC6 debug events can only occur if the address of the instruction fetch is equal to the value specified in IAC6. 01 Address bit match. IAC5 debug events can occur only if the address of the instruction fetch, ANDed with the contents of IAC6 are equal to the contents of IAC5, also ANDed with the contents of IAC6. IAC6 debug events do not occur. IAC5US and IAC5ER settings are used. 10 Inclusive address range compare. IAC5 debug events can occur only if the address of the instruction fetch is greater than or equal to the value specified in IAC5 and less than the value specified in IAC6. IAC6 debug events do not occur. IAC5US and IAC5ER settings are used. 11 Exclusive address range compare. IAC5 debug events can occur only if the address of the instruction fetch is less than the value specified in IAC5 or is greater than or equal to the value specified in IAC6. IAC6 debug events do not occur. IAC5US and IAC5ER settings are used.
10:15	—	Reserved

Table 2053. DBCR5 field descriptions (continued)

Bit	Name	Description
16:17	IAC7US	Instruction Address Compare 7 User/Supervisor Mode 00 IAC7 debug events not affected by MSR_{PR} 01 Reserved 10 IAC7 debug events can only occur if MSR_{PR}=0 (Supervisor mode) 11 IAC7 debug events can only occur if MSR_{PR}=1 (User mode)
18:19	IAC7ER	Instruction Address Compare 7 Effective/Real Mode 00 IAC7 debug events are based on effective address 01 Unimplemented (Book E real address compare), no match can occur 10 IAC7 debug events are based on effective address and can only occur if MSR_{IS}=0 11 IAC7 debug events are based on effective address and can only occur if MSR_{IS}=1
20:21	IAC8US	Instruction Address Compare 8 User/Supervisor Mode 00 IAC8 debug events not affected by MSR_{PR} 01 Reserved 10 IAC8 debug events can only occur if MSR_{PR}=0 (Supervisor mode). 11 IAC8 debug events can only occur if MSR_{PR}=1. (User mode)
22:23	IAC8ER	Instruction Address Compare 8 Effective/Real Mode 00 IAC8 debug events are based on effective address 01 Unimplemented (Book E real address compare), no match can occur 10 IAC8 debug events are based on effective address and can only occur if MSR_{IS}=0 11 IAC8 debug events are based on effective address and can only occur if MSR_{IS}=1
24:25	IAC78M	Instruction Address Compare 7/8 Mode 00 Exact address compare. IAC7 debug events can only occur if the address of the instruction fetch is equal to the value specified in IAC7. IAC8 debug events can only occur if the address of the instruction fetch is equal to the value specified in IAC8. 01 Address bit match. IAC7 debug events can occur only if the address of the instruction fetch, ANDed with the contents of IAC8 are equal to the contents of IAC7, also ANDed with the contents of IAC8. IAC8 debug events do not occur. IAC7US and IAC7ER settings are used. 10 Inclusive address range compare. IAC7 debug events can occur only if the address of the instruction fetch is greater than or equal to the value specified in IAC7 and less than the value specified in IAC8. IAC8 debug events do not occur. IAC7US and IAC7ER settings are used. 11 Exclusive address range compare. IAC7 debug events can occur only if the address of the instruction fetch is less than the value specified in IAC7 or is greater than or equal to the value specified in IAC8. IAC8 debug events do not occur. IAC7US and IAC7ER settings are used.
26:31	—	Reserved

65.3.2.6 Debug Control Register 6 (DBCR6)

Debug Control Register 6 is used to extend instruction address compare matching functionality. DBCR6 is shown in *Figure 2094*.

IAC1XM	IAC2XM	IAC3XM	IAC4XM	IAC5XM	IAC6XM	IAC7XM	IAC8XM

0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31

SPR - 603; Read/Write; Reset(1) - 0x0

Figure 2094. DBCR6 register

1. DBCR6 is reset by processor reset **p_reset_b** if $EDBCR0_{EDM}$=0, as well as unconditionally by **m_por**. If $EDBCR0_{EDM}$=1, EDBRAC0 masks off hardware-owned resources from reset by **p_reset_b** and only software-owned resources indicated by EDBRAC0 will be reset by **p_reset_b**.

Table 2054 provides bit definitions for Debug Control Register 6.

Table 2054. DBCR6 field descriptions

Bit	Name	Description
0:3	IAC1XM	Instruction Address Compare 1 Extended Mask Control. IAC1XM allows for binary power of 2 address range compares for IAC1 without requiring the use of IAC2. 0000 No additional masking when DBCR1[IAC12M] = 00 0001–1100 Exact Match Bit Mask. Number of low order bits masked in IAC1 when comparing the storage address with the value in IAC1 for exact address compare (DBCR1[IAC12M] = 00). Ranges up to 4 KB are supported. 1101–1111 = Reserved
4:7	IAC2XM	Instruction Address Compare 2 Extended Mask Control. IAC2XM allows for binary power of 2 address range compares for IAC2 without requiring the use of IAC1. 0000 No additional masking when DBCR1[IAC12M] = 00 0001–1100 Exact Match Bit Mask. Number of low order bits masked in IAC2 when comparing the storage address with the value in IAC2 for exact address compare (DBCR1[IAC12M] = 00). Ranges up to 4 KB are supported. 1101–1111 Reserved
8:11	IAC3XM	Instruction Address Compare 3 Extended Mask Control. IAC3XM allows for binary power of 2 address range compares for IAC1 without requiring the use of IAC2. 0000 No additional masking when DBCR1[IAC34M] = 00 0001–1100 Exact Match Bit Mask. Number of low order bits masked in IAC3 when comparing the storage address with the value in IAC3 for exact address compare (DBCR1[IAC34M] = 00). Ranges up to 4 KB are supported. 1101–1111 Reserved
12:15	IAC4XM	Instruction Address Compare 4 Extended Mask Control. IAC4XM allows for binary power of 2 address range compares for IAC4 without requiring the use of IAC3. 0000 No additional masking when DBCR1[IAC34M] = 00 0001–1100 Exact Match Bit Mask. Number of low order bits masked in IAC4 when comparing the storage address with the value in IAC4 for exact address compare (DBCR1[IAC34M] = 00). Ranges up to 4 KB are supported. 1101–1111 Reserved
16:19	IAC5XM	Instruction Address Compare 5 Extended Mask Control. IAC5XM allows for binary power of 2 address range compares for IAC5 without requiring the use of IAC6. 0000 No additional masking when DBCR5[IAC56M] = 00 0001–1100 Exact Match Bit Mask. Number of low order bits masked in IAC5 when comparing the storage address with the value in IAC5 for exact address compare (DBCR5[IAC56M] = 00). Ranges up to 4 KB are supported. 1101–1111 Reserved
20:23	IAC6XM	Instruction Address Compare 6 Extended Mask Control. IAC6XM allows for binary power of 2 address range compares for IAC6 without requiring the use of IAC5. 0000 No additional masking when DBCR5[IAC56M] = 00 0001–1100 Exact Match Bit Mask. Number of low order bits masked in IAC6 when comparing the storage address with the value in IAC6 for exact address compare (DBCR5[IAC56M] = 00). Ranges up to 4 KB are supported. 1101–1111 Reserved

Table 2054. DBCR6 field descriptions (continued)

Bit	Name	Description
24:27	IAC7XM	Instruction Address Compare 7 Extended Mask Control. IAC7XM allows for binary power of 2 address range compares for IAC7 without requiring the use of IAC8. 0000 No additional masking when DBCR5[IAC78M] = 00 0001–1100 Exact Match Bit Mask. Number of low order bits masked in IAC7 when comparing the storage address with the value in IAC7 for exact address compare (DBCR5[IAC78M] = 00). Ranges up to 4 KB are supported. 1101 – 1111 = Reserved
28:31	IAC8XM	Instruction Address Compare 8 Extended Mask Control. IAC8XM allows for binary power of 2 address range compares for IAC8 without requiring the use of IAC7. 0000 No additional masking when DBCR5[IAC78M] = 00 0001–1100 Exact Match Bit Mask. Number of low order bits masked in IAC8 when comparing the storage address with the value in IAC8 for exact address compare (DBCR5[IAC78M] = 00). Ranges up to 4 KB are supported. 1101–1111 Reserved

65.3.2.7 Debug Control Register 7 (DBCR7)

Debug Control Register 7 is used to enable and configure Data Address Compare 3 and 4 functionality. DBCR7 is shown in *Figure 2095*.




Figure 2095. DBCR7 register

1. DBCR7 is reset by processor reset **p_reset_b** if $EDBCR0_{EDM}$=0, as well as unconditionally by **m_por**. If $EDBCR0_{EDM}$=1, EDBRAC0 masks off hardware-owned resources from reset by **p_reset_b** and only software-owned resources indicated by EDBRAC0 will be reset by **p_reset_b**.

Table 2055 provides bit definitions for Debug Control Register 7.

Table 2055. DBCR7 field descriptions

Bit	Name	Description
0:12	—	Reserved
13	DAC3XMH	Data Address Compare 3 Extended Mask Control High. DAC3XMH extends the range of the DAC3XM field. 0 DAC3XM masks 0–15 low-order address bits 1 DAC3XM masks 16–31 low-order address bits
14	—	Reserved
15	DAC4XMH	Data Address Compare 4 Extended Mask Control High. DAC4XMH extends the range of the DAC4XM field. 0 DAC4XM masks 0–15 low-order address bits 1 DAC4XM masks 16–31 low-order address bits

Table 2055. DBCR7 field descriptions (continued)

Bit	Name	Description
16:19	DAC3XM	Data Address Compare 3 Extended Mask Control. DAC3XM allows for binary power of 2 address range compares for DAC3 without requiring the use of DAC4. Value of DAC3XMH || DAC3XM: 00000 No additional masking when DBCR8[DAC34M] = 00 00001–11111 Exact Match Bit Mask. One to 31 low-order bits are masked in DAC3 when comparing the storage address with the value in DAC3 for exact address compare (DBCR8[DAC34M] = 00). Address ranges of 2 bytes to 2GB are supported.
20:23	DAC4XM	Data Address Compare 4 Extended Mask Control. DAC4XM allows for binary power of 2 address range compares for DAC4 without requiring the use of DAC3. Value of DAC4XMH || DAC4XM: 00000 No additional masking when DBCR8[DAC34M] = 00 00001–11111 Exact Match Bit Mask. One to 31 low-order bits are masked in DAC4 when comparing the storage address with the value in DAC4 for exact address compare (DBCR8[DAC34M] = 00). Address ranges of 2 bytes to 2GB are supported.
24:27	DAC3CFG	Data Address Compare 3 Configuration. DAC3CFG controls whether DAC3 data address comparisons utilize the normal compare operation for generating both debug events and watchpoints, a watchpoint-only function, or a stack limit checking function (with watchpoint). 0000 DAC3 debug watchpoints are enabled for load-type or store-type data storage accesses 0001 DAC3 debug watchpoints are enabled only for store-type data storage accesses 0010 DAC3 debug watchpoints are enabled only for load-type data storage accesses 0011 Reserved 0100 Reserved 0101 DAC3 debug events and watchpoints are enabled only for store-type data storage accesses 0110 DAC3 debug events and watchpoints are enabled only for load-type data storage accesses 0111 DAC3 debug events and watchpoints are enabled for load-type or store-type data storage accesses 1000 DAC3 address comparisons are used for stack limit checking. DAC3 address comparisons are qualified with use of GPR R1 in <EA> calculation for most load or store instructions. No debug events occur for DAC3. When a qualified match occurs, a machine check exception is generated for supervisor-mode accesses or a DSI is generated for user-mode accesses, and a DAC3 watchpoints is generated. 1001–1111 Reserved
28:31	DAC4CFG	Data Address Compare 4 Configuration. DAC4CFG controls whether DAC4 data address comparisons utilize the normal compare operation for generating both debug events and watchpoints, or a watchpoint-only function. 0000 DAC4 debug watchpoints are enabled for load-type or store-type data storage accesses 0001 DAC4 debug watchpoints are enabled only for store-type data storage accesses 0010 DAC4 debug watchpoints are enabled only for load-type data storage accesses 0011 Reserved 0100 Reserved 0101 DAC4 debug events and watchpoints are enabled only for store-type data storage accesses 0110 DAC4 debug events and watchpoints are enabled only for load-type data storage accesses 0111 DAC4 debug events and watchpoints are enabled for load-type or store-type data storage accesses 1xxx Reserved

65.3.2.8 Debug Control Register 8 (DBCR8)

Debug Control Register 8 is used to configure Data Address Compare 3 and 4 operation. The DBCR8 register is shown in *Figure 2096*.



SPR - 597; Read/Write; Reset(1) - 0x0

Figure 2096. DBCR8 register

1. Reset by processor reset **p_reset_b** if $EDBCR0_{EDM}$=0, as well as unconditionally by **m_por**. If $EDBCR0_{EDM}$=1, EDBRAC0 masks off hardware-owned resources from reset by **p_reset_b** and only software-owned resources indicated by EDBRAC0 will be reset by **p_reset_b**.

Table 2056 provides bit definitions for Debug Control Register 8.

Table 2056. DBCR8 field descriptions


Bit	Name	Description
0:1	DAC3US	Data Address Compare 3 User/Supervisor Mode 00 DAC3 debug events not affected by MSR_{PR} 01 Reserved 10 DAC3 debug events can only occur if MSR_{PR}=0 (Supervisor mode) 11 DAC3 debug events can only occur if MSR_{PR}=1 (User mode)
2:3	DAC3ER	Data Address Compare 3 Effective/Real Mode 00 DAC3 debug events are based on effective address 01 Unimplemented (Book E real address compare), no match can occur 10 DAC3 debug events are based on effective address and can only occur if MSR_{DS}=0 11 DAC3 debug events are based on effective address and can only occur if MSR_{DS}=1
4:5	DAC4US	Data Address Compare 4 User/Supervisor Mode. 00 DAC4 debug events not affected by MSR_{PR} 01 Reserved 10 DAC4 debug events can only occur if MSR_{PR}=0 (Supervisor mode) 11 DAC4 debug events can only occur if MSR_{PR}=1 (User mode)
6:7	DAC4ER	Data Address Compare 4 Effective/Real Mode 00 DAC4 debug events are based on effective address 01 Unimplemented (Book E real address compare), no match can occur 10 DAC4 debug events are based on effective address and can only occur if MSR_{DS}=0 11 DAC4 debug events are based on effective address and can only occur if MSR_{DS}=1

Table 2056. DBCR8 field descriptions (continued)

Bit	Name	Description
8:9	DAC34M	Data Address Compare 3/4 Mode 00 Exact address compare. DAC3 debug events can only occur if the address of the data access is equal to the value specified in DAC3. DAC4 debug events can only occur if the address of the data access is equal to the value specified in DAC4. 01 Address bit match. DAC3 debug events can occur only if the address of the data access ANDed with the contents of DAC4, are equal to the contents of DAC3 also ANDed with the contents of DAC4. DAC4 debug events do not occur. DAC3US and DAC3ER settings are used. 10 Inclusive address range compare. DAC3 debug events can occur only if the address of the data access is greater than or equal to the value specified in DAC3 and less than the value specified in DAC4. DAC4 debug events do not occur. DAC3US and DAC3ER settings are used. 11 Exclusive address range compare. DAC3 debug events can occur only if the address of the data access is less than the value specified in DAC3 or is greater than or equal to the value specified in DAC4. DAC4 debug events do not occur. DAC3US and DAC3ER settings are used.
10	DAC3LNK	Data Address Compare 3 Linked 0 No effect 1 DAC3 debug events are linked to IAC5 debug events. IAC5 debug events do not affect DBSR When linked to IAC5, DAC3 debug events are conditioned based on whether the instruction also generated an IAC5 debug event. Note that linking is only available in EDM or IDM.
11	DAC4LNK	Data Address Compare 4 Linked 0 No effect 1 DAC4 debug events are linked to IAC7 debug events. IAC7 debug events do not affect DBSR When linked to IAC7, DAC4 debug events are conditioned based on whether the instruction also generated an IAC7 debug event. Note that linking is only available in EDM or IDM.
12:31	—	Reserved

65.3.2.9 Debug Status Register (DBSR)

The Debug Status Register (DBSR) contains status on debug events and the most recent processor reset. The Debug Status Register is set via hardware, and read and cleared via software. Bits in the Debug Status Register can be cleared using **mtspr** *DBSR,RS*. Clearing is done by writing to the Debug Status Register with a 1 in any bit position that is to be cleared and 0 in all other bit positions. The write data to the Debug Status Register is not direct data, but a mask. A '1' causes the bit to be cleared, and a '0' has no effect. Debug Status bits are set by Debug events only while Internal Debug mode is enabled ($DBCR0_{IDM}$=1). When debug interrupts are enabled (MSR_{DE}=1 $DBCR0_{IDM}$=1 and $EDBCR0_{EDM}$=0, or MSR_{DE}=1, $DBCR0_{IDM}$=1, $EDBCR0_{EDM}$=1 and software is allocated resource(s) via EDBRAC0), a set bit in DBSR other than MRR, DAC_OFST, or VLES will cause a debug interrupt to be generated. The debug interrupt handler is responsible for clearing DBSR bits prior to returning to normal execution. When resource sharing is enabled, ($EDBCR0_{EDM}$=1 and $EDBRAC0_{IDM}$=1), only software-owned resources may be modified by software, and status bits associated with hardware-owned resources will not be set by hardware in DBSR. The DBSR register is shown in *Figure 2097*.



SPR - 304; Read/Clear; Reset - 0x1000_0000

Figure 2097. Debug Status Register (DBSR)

Table 2057 provides bit definitions for the Debug Status Register.

Table 2057. DBSR field descriptions

Bit	Name	Description
0	IDE	Imprecise Debug Event Set to 1 if MSR_{DE}=0 and $DBCR0_{IDM}$=1 and a debug event causes its respective Debug Status Register bit to be set to 1. It may also be set to '1' if an imprecise debug event occurs due to a DAC event on a load or store that is terminated with error, or if an ICMP event occurs in conjunction with a EFPU FP round exception.
1	UDE	Unconditional Debug Event Set to 1 if an Unconditional debug event occurred.
2:3	MRR	Most Recent Reset. 00 No reset occurred since these bits were last cleared by software 01 A hard reset occurred since these bits were last cleared by software 10 Reserved 11 Reserved
4	ICMP	Instruction Complete Debug Event Set to 1 if an Instruction Complete debug event occurred.
5	BRT	Branch Taken Debug Event Set to 1 if an Branch Taken debug event occurred.
6	IRPT	Interrupt Taken Debug Event Set to 1 if an Interrupt Taken debug event occurred.
7	TRAP	Trap Taken Debug Event Set to 1 if a Trap Taken debug event occurred.
8	IAC	Instruction Address Compare Debug Event Set to 1 if an IAC debug event occurred.
9:11	—	Reserved
12	DACR	Data Address Compare Read Debug Event Set to 1 if a read-type DAC debug event occurred
13	DACW	Data Address Compare Write Debug Event Set to 1 if a write-type DAC debug event occurred
14	—	Reserved
15	DNI	DNI Debug Event Set to 1 if a DNI debug event occurred
16	RET	Return Debug Event Set to 1 if a Return debug event occurred

Table 2057. DBSR field descriptions (continued)

Bit	Name	Description
17:20	—	Reserved
21	DEVT1	External Debug Event 1 Debug Event Set to 1 if a DEVT1 debug event occurred
22	DEVT2	External Debug Event 2 Debug Event Set to 1 if a DEVT2 debug event occurred
23	PMI	Performance Monitor Interrupt Debug Event Set to 1 if a Performance Monitor Interrupt event occurred with $PMGC0_{UDI}$=1
24	MPU	Memory Protection Unit Debug Event Set to 1 if a MPU debug event occurred. For MPU debug events, the IAC, DACR, or DACW status bit will also be set, depending on the type of access that matched a region descriptor enabled to generate debug events, in order to further define the type of MPU debug event. Note that software MPU debug events on data accesses normally occur after the data access is performed and the instruction completes, thus act like a normal DAC debug event. The instruction may not complete if a DSI occurs. In this case, IDE will be set to indicate this occurrence.
25	CIRPT	Critical Interrupt Taken Debug Event Set to 1 if a Critical Interrupt Taken debug event occurred.
26	CRET	Critical Return Debug Event Set to 1 if a Critical Return debug event occurred
27	VLES	VLE Status Set to 1 if an ICMP, BRT, TRAP, RET, CRET, IAC, or DAC debug event occurred on a PowerISA VLE Instruction. Undefined for IRPT, CIRPT, DEVT[1,2], and UDE events
28:30	DAC_OFST	Data Address Compare Offset Indicates offset-1 of saved DSRR0 value from the address of the load or store instruction that took a DAC Debug exception, unless a simultaneous DSI error occurs, in which case this field is set to 3‘b000 and $DBSR_{IDE}$ is set to 1. Normally set to 3‘b000 by a non-DVC DAC. A DVC DAC may set this field to any value.
31	—	Reserved

65.3.2.10 Debug Data Effective Address Register (DDEAR)

The Debug Data Effective Address Register (DDEAR) contains address information for data address compare debug events (DAC or MPU DAC). DDEAR is updated by hardware with the effective address of the load, store, or cache control operation when a data address compare event is recorded in DBSR if the previous values of the $DBSR_{DAC\{R,W\}}$ bits are zero. Once a DDEAR update is performed, these bits must be cleared by software prior to another DDEAR hardware update occurring. A subsequent DAC or MPU DAC event will not update the DDEAR register if either of the $DBSR_{DAC\{R,W\}}$ bits are set, in order to capture the first event address.

The DDEAR register is shown in *Figure 2098*.

Data Effective Address

0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31

SPR - 600; Read/Write; Reset - unaffected

Figure 2098. Debug Data Effective Address Register (DDEAR)

65.3.3 External Debug Resource Allocation Control (EDBRAC0) register

The External Debug Resource Allocation Control Register (EDBRAC0) controls resource allocation when $EDBCR0_{EDM}$ is set to '1'. EDBRAC0 provides a mechanism for the hardware debugger to share certain debug resources with software. Individual resources are allocated based on the settings of EDBRAC0 when $EDBCR0_{EDM}$=1. EDBRAC0 settings are ignored when $EDBCR0_{EDM}$=0.

Hardware-owned resources that generate debug events update EDBSR0 instead of DBSR and cause entry into debug mode if the event is not masked in EDBSRMSK0, while software-owned resources that generate debug events if $DBCR0_{IDM}$=1 update DBSR, causing debug interrupts to occur if MSR_{DE}=1. EDBRAC0 is controlled via the OnCE port hardware, and is read-only to software.

The DBSR status register is always owned by software. Debug status bits in DBSR are set by software-owned debug events only while Internal Debug mode is enabled. When debug interrupts are enabled (MSR_{DE}=1 $DBCR0_{IDM}$=1 and $EDBCR0_{EDM}$=0, or MSR_{DE}=1, $DBCR0_{IDM}$=1 and $EDBCR0_{EDM}$=1 and software is allocated resource(s) via EDBRAC0), a set bit in DBSR by an event that is software-owned (other than MRR, DAC_OFST, or VLES) will cause a debug interrupt to be generated.

Debug status bits in EDBSR0 are set by hardware-owned debug events only while External Debug mode is enabled ($EDBCR0_{EDM}$=1). When $EDBCR0_{EDM}$=1, a set bit in EDBSR0 by an event that is hardware-owned (other than IDE, DAC_OFST, or VLES) will cause entry into debug mode unless entry is masked via EDBSRMSK0.

If $EDBCR0_{EDM}$=1, DBSR status bits corresponding to hardware-owned debug events are masked from being set by hardware.

Software-owned resources may be modified by software, but only the corresponding control bits in DBCR0–8 or MPU0CSR0 are affected by execution of a **mtspr**, thus only a portion of these registers may be affected, depending on the allocation settings in EDBRAC0. The debug interrupt handler is still responsible for clearing DBSR bits for software-owned resources prior to returning to normal execution. Hardware always has full access to all registers and register fields through the OnCE register access mechanism, and it is up to the debug firmware to properly implement modifications to these registers with read-modify-write operations to implement any control sharing with software. Settings in EDBRAC0 should be considered by the debug firmware in order to preserve software settings of control and status registers as appropriate when hardware modifications to the debug registers is performed.

The EDBRAC0 register is shown in *Figure 2099*.

0	IDM	RST	UDE	ICMP	BRT	IRPT	TRAP	IAC1	IAC2	IAC3	IAC4	DAC1	DAC34	DAC2	0	RET	IAC5	IAC6	IAC7	IAC8	DEVT1	DEVT2	PMI	MPU	CIRPT	CRET	DNI	DQM	0
0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31

SPR - 638; Read-only by Software; Reset - Unaffected by **p_reset_b**, reset to 0x00000180 by **m_por** or while in the test-logic-reset OnCE controller state

Figure 2099. External Debug Resource Allocation Control (EDBRAC0) register

Table 2058 provides bit definitions for the Debug External Resource Control Register. Note that EDBRAC0 controls are disabled when EDBCR0EDM=0.

Table 2058. EDBRAC0 field descriptions

Bit	Name	Description
0	—	Reserved
1	IDM	Internal Debug Mode control. When $EDBRAC0_{IDM}$=1, software writes to hardware-owned bits in DBCR0–8 via **mtspr** are ignored. 0 Internal Debug mode may not be enabled by software. $DBCR0_{IDM}$ is owned exclusively by hardware. **mtspr** DBCR0–8 and other debug registers is always ignored. No resource sharing occurs, regardless of the settings of other fields in EDBRAC0. Hardware exclusively owns all resources. 1 Internal Debug mode may be enabled by software. $DBCR0_{IDM}$ is owned by software. $DBCR0_{IDM}$ is software readable/writable.
2	RST	Reset Field Control 0 $DBCR0_{RST}$ owned exclusively by hardware debug. No **mtspr** access by software to $DBCR0_{RST}$ field. 1 $DBCR0_{RST}$ accessible by software debug. $DBCR0_{RST}$ is software readable/writable.
3	UDE	Unconditional Debug Event 0 Event owned by hardware debug. 1 Event owned by software debug.
4	ICMP	Instruction Complete Debug Event 0 Event owned by hardware debug. No **mtspr** access by software to $DBCR0_{ICMP}$ field. 1 Event owned by software debug. $DBCR0_{ICMP}$ is software readable/writable.
5	BRT	Branch Taken Debug Event 0 Event owned by hardware debug. No **mtspr** access by software to $DBCR0_{BRT}$ field. 1 Event owned by software debug. $DBCR0_{BRT}$ is software readable/writable.
6	IRPT	Interrupt Taken Debug Event 0 Event owned by hardware debug. No **mtspr** access by software to $DBCR0_{IRPT}$ field. 1 Event owned by software debug. $DBCR0_{IRPT}$ is software readable/writable.
7	TRAP	Trap Taken Debug Event 0 Event owned by hardware debug. No **mtspr** access by software to $DBCR0_{TRAP}$ field. 1 Event owned by software debug. $DBCR0_{TRAP}$ is software readable/writable.
8	IAC1	Instruction Address Compare 1 Debug Event 0 Event owned by hardware debug. No **mtspr** access by software to IAC1 control and status fields. 1 Event owned by software debug. IAC1 control fields are software readable/writable.

Table 2058. EDBRAC0 field descriptions (continued)

Bit	Name	Description
9	IAC2	Instruction Address Compare 2 Debug Event 0 Event owned by hardware debug. No **mtspr** access by software to IAC2 control and status fields. 1 Event owned by software debug. IAC2 control fields are software readable/writable.
10	IAC3	Instruction Address Compare 3 Debug Event 0 Event owned by hardware debug. No **mtspr** access by software to IAC3 control and status fields. 1 Event owned by software debug. IAC3 control fields are software readable/writable.
11	IAC4	Instruction Address Compare 4 Debug Event 0 Event owned by hardware debug. No **mtspr** access by software to IAC4 control and status fields. 1 Event owned by software debug. IAC4 control fields are software readable/writable.
12	DAC1	Data Address Compare 1 Debug Event 0 Event owned by hardware debug. No **mtspr** access by software to DAC1 control and status fields. 1 Event owned by software debug. DAC1 control fields are software readable/writable.
13	DAC34	Data Address Compare 3 and 4 Debug Events 0 Events owned by hardware debug. No **mtspr** access by software to DAC3 and DAC4 control and status fields. 1 Event owned by software debug. DAC3 and DAC4 control fields are software readable/writable.
14	DAC2	Data Address Compare 2 Debug Event 0 Event owned by hardware debug. No **mtspr** access by software to DAC2 control and status fields. 1 Event owned by software debug. DAC2 control fields are software readable/writable.
15	—	Reserved
16	RET	Return Debug Event 0 Event owned by hardware debug. No **mtspr** access by software to $DBCR0_{RET}$ field. 1 Event owned by software debug. $DBCR0_{RET}$ is software readable/writable.
17	IAC5	Instruction Address Compare 5 Debug Event 0 Event owned by hardware debug. No **mtspr** access by software to IAC5 control and status fields. 1 Event owned by software debug. IAC5 control fields are software readable/writable.
18	IAC6	Instruction Address Compare 6 Debug Event 0 Event owned by hardware debug. No **mtspr** access by software to IAC6 control and status fields. 1 Event owned by software debug. IAC6 control fields are software readable/writable.
19	IAC7	Instruction Address Compare 7 Debug Event 0 Event owned by hardware debug. No **mtspr** access by software to IAC7 control and status fields. 1 Event owned by software debug. IAC7 control fields are software readable/writable.
20	IAC8	Instruction Address Compare 8 Debug Event 0 Event owned by hardware debug. No **mtspr** access by software to IAC8 control and status fields. 1 Event owned by software debug. IAC8 control are software readable/writable.

Table 2058. EDBRAC0 field descriptions (continued)

Bit	Name	Description
21	DEVT1	External Debug Event Input 1 Debug Event 0 Event owned by hardware debug. No **mtspr** access by software to $DBCR0_{DEVT1}$ field. 1 Event owned by software debug. $DBCR0_{DEVT1}$ is software readable/writable.
22	DEVT2	External Debug Event Input 2 Debug Event 0 Event owned by hardware debug. No **mtspr** access by software to $DBCR0_{DEVT2}$ field. 1 Event owned by software debug. $DBCR0_{DEVT2}$ is software readable/writable.
23	PMI	Performance Monitor Interrupt Debug Event 0 Event owned by hardware debug. No **mtpmr** access by software to the PMRs. Performance monitor interrupts set $EDBSR0_{PMI}$ regardless of the setting of $PMGC0_{UDI}$ 1 Event owned by software debug. PMRs are software readable/writable. **Note:** This bit is reset to '1'.
24	MPU	Memory Protection Unit Debug Event 0 Event owned by hardware debug. No **mpuwe** access by software to region descriptors that have the DEBUG control bit set to '1' or to the $MPU0CSR0_{DRDEN,DWDEN,IDEN}$ control bits, unless the CPU is in a debug session (**jd_debug_b** is asserted). MPU debug events set $EDBSR0_{MPU}$, and if not masked by $EDBSRMSK0_{MPU}$, one of $EDBSR0_{IAC}$, $EDBSR0_{DACR}$, or $EDBSR0_{DACW}$. MPU flash invalidates do not affect DEBUG=1 entries unless the CPU is in a debug session (**jd_debug_b** is asserted). 1 Event owned by software debug. All region descriptors and the $MPU0CSR0_{DRDEN,DWDEN,IDEN}$ control bits are software readable/writable. **Note:** This bit is reset to '1'.
25	CIRPT	Critical Interrupt Taken Debug Event 0 Event owned by hardware debug. No **mtspr** access by software to $DBCR0_{CIRPT}$ field. 1 Event owned by software debug. $DBCR0_{CIRPT}$ is software readable/writable.
26	CRET	Critical Return Debug Event 0 Event owned by hardware debug. No **mtspr** access by software to $DBCR0_{CRET}$ field. 1 Event owned by software debug. $DBCR0_{CRET}$ is software readable/writable.
27	DNI	DNI Instruction Debug Control 0 DNI resource owned by hardware debug. Execution of an **e_dni** or **se_dni** instruction results in entry into debug mode. 1 DNI resource owned by software debug. Execution of an **e_dni** or **se_dni** instruction results in either a debug interrupt ($DBCR0_{IDM}$=1 and MSR_{DE}=1) or a nop ($DBCR0_{IDM}$=0 or MSR_{DE}=0). **Note:** DNI events are not blocked during a debug session
28	DQM	Data Acquisition Messaging Registers 0 $DEVENT_{DQTAG}$ and DDAM register are exclusively owned by hardware debug. No **mtspr** access by software to $DEVENT_{DQTAG}$ field or DDAM register. Attempted access by software is ignored. 1 $DEVENT_{DQTAG}$ and DDAM register are owned by software. Software has read/write access to $DEVENT_{DQTAG}$ field and DDAM register.
29:31	—	Reserved

Table 2059 shows which resources are controlled by EDBRAC0 settings.

Table 2059. EDBRAC0 resource control

$EDBCR0_{EDM}$	$EDBRAC0_{IDM}$	$EDBRAC0_{RST}$	$EDBRAC0_{UDE}$	$EDBRAC0_{ICMP}$	$EDBRAC0_{BRT}$	$EDBRAC0_{IRPT}$	$EDBRAC0_{TRAP}$	$EDBRAC0_{IAC1}$	$EDBRAC0_{IAC2}$	$EDBRAC0_{IAC3}$	$EDBRAC0_{IAC4}$	$EDBRAC0_{IAC5}$	$EDBRAC0_{IAC6}$	$EDBRAC0_{IAC7}$	$EDBRAC0_{IAC8}$	$EDBRAC0_{DAC1}$	$EDBRAC0_{DAC34}$	$EDBRAC0_{DAC2}$	$EDBRAC0_{RET}$	$EDBRAC0_{DEVT1}$	$EDBRAC0_{DEVT2}$	$EDBRAC0_{PMI}$	$EDBRAC0_{MPU}$	$EDBRAC0_{CIRT}$	$EDBRAC0_{CRET}$	$EDBRAC0_{DNI}$	$EDBRAC0_{DQM}$	Software Accessible via mtspr, affected by p_reset_b
0	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	All debug registers
1	1	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	$DBCR0_{IDM}$
1	1	1	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	$DBCR0_{RST}$
1	1	—	1	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	$DBCR0_{UDE}$
1	1	—	—	1	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	$DBCR0_{ICMP}$
1	1	—	—	—	1	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	$DBCR0_{BRT}$
1	1	—	—	—	—	1	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	$DBCR0_{IRPT}$
1	1	—	—	—	—	—	1	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	$DBCR0_{TRAP}$
1	1	—	—	—	—	—	—	1	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	IAC1, $DBCR0_{IAC1}$, $DBCR1_{IAC1US,IAC1ER}$, $DBCR6_{IAC1XM}$
1	1	—	—	—	—	—	—	—	1	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	IAC2, $DBCR0_{IAC2}$, $DBCR1_{IAC2US,IAC2ER}$, $DBCR6_{IAC2XM}$
1	1	—	—	—	—	—	—	—	—	1	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	$DBCR1_{IAC12M}$

Table 2059. EDBRAC0 resource control (continued)

$EDBCR0_{EDM}$	$EDBRAC0_{IDM}$	$EDBRAC0_{RST}$	$EDBRAC0_{UDE}$	$EDBRAC0_{IGMP}$	$EDBRAC0_{BRT}$	$EDBRAC0_{IRPT}$	$EDBRAC0_{TRAP}$	$EDBRAC0_{IAC1}$	$EDBRAC0_{IAC2}$	$EDBRAC0_{IAC3}$	$EDBRAC0_{IAC4}$	$EDBRAC0_{IAC5}$	$EDBRAC0_{IAC6}$	$EDBRAC0_{IAC7}$	$EDBRAC0_{IAC8}$	$EDBRAC0_{DAC1}$	$EDBRAC0_{DAC34}$	$EDBRAC0_{DAC2}$	$EDBRAC0_{RET}$	$EDBRAC0_{DEVT1}$	$EDBRAC0_{DEVT2}$	$EDBRAC0_{PMI}$	$EDBRAC0_{MPU}$	$EDBRAC0_{CIRT}$	$EDBRAC0_{CRET}$	$EDBRAC0_{DNI}$	$EDBRAC0_{DCM}$	Software Accessible via mtspr, affected by p_reset_b
1	1	—	—	—	—	—	—	—	—	1	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	IAC3, $DBCR0_{IAC3}$, $DBCR1_{IAC3US,IAC3ER}$, $DBCR6_{IAC3XM}$
1	1	—	—	—	—	—	—	—	—	—	1	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	IAC4, $DBCR0_{IAC4}$, $DBCR1_{IAC4US,IAC4ER}$, $DBCR6_{IAC4XM}$
1	1	—	—	—	—	—	—	—	—	1	1	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	$DBCR1_{IAC34M}$
1	1	—	—	—	—	—	—	—	—	—	—	1	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	IAC5, $DBCR0_{IAC5}$, $DBCR5_{IAC5US,IAC5ER}$, $DBCR6_{IAC5XM}$
1	1	—	—	—	—	—	—	—	—	—	—	—	1	—	—	—	—	—	—	—	—	—	—	—	—	—	—	IAC6, $DBCR0_{IAC6}$, $DBCR5_{IAC6US,IAC6ER}$, $DBCR6_{IAC6XM}$
1	1	—	—	—	—	—	—	—	—	—	—	1	1	—	—	—	—	—	—	—	—	—	—	—	—	—	—	$DBCR5_{IAC56M}$
1	1	—	—	—	—	—	—	—	—	—	—	—	—	1	—	—	—	—	—	—	—	—	—	—	—	—	—	IAC7, $DBCR0_{IAC7}$, $DBCR5_{IAC7US,IAC7ER}$, $DBCR6_{IAC7XM}$
1	1	—	—	—	—	—	—	—	—	—	—	—	—	—	1	—	—	—	—	—	—	—	—	—	—	—	—	IAC8, $DBCR0_{IAC8}$, $DBCR5_{IAC8US,IAC8ER}$, $DBCR6_{IAC8XM}$
1	1	—	—	—	—	—	—	—	—	—	—	—	—	1	1	—	—	—	—	—	—	—	—	—	—	—	—	$DBCR5_{IAC78M}$

Table 2059. EDBRAC0 resource control (continued)

$EDBCR0_{EDM}$	$EDBRAC0_{IDM}$	$EDBRAC0_{RST}$	$EDBRAC0_{UDE}$	$EDBRAC0_{IGMP}$	$EDBRAC0_{BRT}$	$EDBRAC0_{IRPT}$	$EDBRAC0_{TRAP}$	$EDBRAC0_{IAC1}$	$EDBRAC0_{IAC2}$	$EDBRAC0_{IAC3}$	$EDBRAC0_{IAC4}$	$EDBRAC0_{IAC5}$	$EDBRAC0_{IAC6}$	$EDBRAC0_{IAC7}$	$EDBRAC0_{IAC8}$	$EDBRAC0_{DAC1}$	$EDBRAC0_{DAC34}$	$EDBRAC0_{DAC2}$	$EDBRAC0_{RET}$	$EDBRAC0_{DEVT1}$	$EDBRAC0_{DEVT2}$	$EDBRAC0_{PMI}$	$EDBRAC0_{MPU}$	$EDBRAC0_{CIRT}$	$EDBRAC0_{CRET}$	$EDBRAC0_{DNI}$	$EDBRAC0_{DCM}$	Software Accessible via mtspr, affected by p_reset_b
1	1	—	—	—	—	—	—	—	—	—	—	—	—	—	—	1	—	—	—	—	—	—	—	—	—	—	—	—	DAC1, DVC1, DVC1U $DBCR0_{DAC1}$, $DBCR2_{DAC1US,DAC1ER}$, $DBCR2_{DVC1M,DVC1BE}$ $DBCR4_{DVC1C,DAC1XM}$
1	1	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	1	—	—	—	—	—	—	—	—	—	—	—	DAC3, DAC4 $DBCR7_{DAC\{3,4\},DAC\{3,4\}CFG,DAC\{3,4\}XM,DAC\{3,4\}XMH}$ $DBCR8_{DAC\{3,4\}US,DAC\{3,4\}ER,DAC\{3,4\}M}$
1	1	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	1	—	—	—	—	—	—	—	—	—	—	DAC2, DVC2, DVC2U $DBCR0_{DAC2}$, $DBCR2_{DAC2US,DAC2ER}$, $DBCR2_{DVC2M,DVC2BE}$ $DBCR4_{DVC2C,DAC2XM}$
1	1	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	
1	1	—	—	—	—	—	—	—	—	—	—	—	—	—	—	1	—	1	—	—	—	—	—	—	—	—	—	—	$DBCR2_{DAC12M}$
1	1	—	—	—	—	—	—	1	—	—	—	—	—	—	—	1	—	—	—	—	—	—	—	—	—	—	—	—	$DBCR2_{DAC1LNK}$
1	1	—	—	—	—	—	—	—	—	1	—	—	—	—	—	—	—	1	—	—	—	—	—	—	—	—	—	—	$DBCR2_{DAC2LNK}$
1	1	—	—	—	—	—	—	—	—	—	—	1	—	—	—	—	1	—	—	—	—	—	—	—	—	—	—	—	$DBCR8_{DAC3LNK}$
1	1	—	—	—	—	—	—	—	—	—	—	—	1	—	—	—	1	—	—	—	—	—	—	—	—	—	—	—	$DBCR8_{DAC4LNK}$

Table 2059. EDBRAC0 resource control (continued)

$EDBCR0_{EDM}$	$EDBRAC0_{IDM}$	$EDBRAC0_{RST}$	$EDBRAC0_{UDE}$	$EDBRAC0_{IGMP}$	$EDBRAC0_{BRT}$	$EDBRAC0_{IRPT}$	$EDBRAC0_{TRAP}$	$EDBRAC0_{IAC1}$	$EDBRAC0_{IAC2}$	$EDBRAC0_{IAC3}$	$EDBRAC0_{IAC4}$	$EDBRAC0_{IAC5}$	$EDBRAC0_{IAC6}$	$EDBRAC0_{IAC7}$	$EDBRAC0_{IAC8}$	$EDBRAC0_{DAC1}$	$EDBRAC0_{DAC34}$	$EDBRAC0_{DAC2}$	$EDBRAC0_{RET}$	$EDBRAC0_{DEVT1}$	$EDBRAC0_{DEVT2}$	$EDBRAC0_{PMI}$	$EDBRAC0_{MPU}$	$EDBRAC0_{CIRT}$	$EDBRAC0_{CRET}$	$EDBRAC0_{DNI}$	$EDBRAC0_{DQM}$	Software Accessible via mtspr, affected by p_reset_b
1	1	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	1	—	—	—	—	—	—	—	—	—	$DBCR0_{RET}$
1	1	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	1	—	—	—	—	—	—	—	—	$DBCR0_{DEVT1}$
1	1	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	1	—	—	—	—	—	—	—	$DBCR0_{DEVT2}$
1	1	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	1	—	—	—	—	—	—	All PMRs
1	1	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	1	—	—	—	—	—	MPU entries with DEBUG bit set, $MPU0CSR0_{DRDEN,DWDEN,IDEN}$
1	1	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	1	—	—	—	—	$DBCR0_{CIRPT}$
1	1	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	1	—	—	—	$DBCR0_{CRET}$
1	1	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—		—	—	—	—	—	—	1	—	
1	— (1)	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	1	$DEVENT_{DQTAG}$, DDAM

1. IDM not required to be set to enable software access.

EDBRAC0 also controls which bits or fields in DBCR0–8, MPU0CSR0, and the PMRs are reset by assertion of **p_reset_b** when $EDBCR0_{EDM}$=1. Only software-owned bits or fields as shown in *Table 2059* are affected in this case, except that $DBCR0_{RST}$ and $DBSR_{MRR}$ are updated by assertion of **p_reset_b** regardless of the value of $EDBCR0_{EDM}$ or EDBRAC0.

65.3.4 Debug Event Select register (DEVENT) register

The Debug Event Select Register allows instrumented software to internally generate signals when a **mtspr** instruction is executed and this register is accessed. The values written to this register determine which of the **p_devnt_out[0:7]** processor output signals are asserted upon access. Writing a '1' to any of these bit positions will cause a one clock pulse to be generated on the corresponding output. For **p_devnt_out[0:3]**, a corresponding **jd_watchpt[x]** output is asserted as well to indicate a watchpoint has occurred. These signals may be used for internal core debug resources as well as for SoC level cross-triggering.

The $DEVENT_{DEVNT}$ register field value is undefined on a read; it may or may not remain set to the last value written. Since it is unconditionally shared by hardware debug and software, software should not rely on any value remaining.

The upper 8 bits of the DEVENT register also provide the DQTAG used to identify channels within Data Acquisition Messages. Refer to the "Data Acquisition ID Tag Field" section in the Core (e200z420n3) Nexus 3 Module chapter for more detail on the DQTAG.

The DEVENT register is shown in *Figure 2100*.




Figure 2100. Debug Event Select register (DEVENT) register

1. Reset by processor reset **p_reset_b** if $EDBCR0_{EDM}$=0, as well as unconditionally by **m_por**. If $EDBCR0_{EDM}$=1, EDBRAC0 masks off hardware-owned resources from reset by **p_reset_b** and only software-owned resources indicated by EDBRAC0 will be reset by **p_reset_b.** Note that DEVNT field is shared by hardware and software but is always reset by **p_reset_b**.

Table 2060 provides bit definitions for the Debug Event Register.

Table 2060. DEVENT field descriptions

Bit	Name	Description
0:7	DQTAG	Data Acquisition Message IDTAG channel identifier (supplied to Nexus 3)
8:23	—	Reserved, should be cleared.
24:31	DEVNT	Debug Event Signals 00000000 No signal is asserted *xxxxxxx*1 **p_devnt_out[0]** and **jd_watchpt[12]** are asserted for one clock *xxxxxx*1*x* **p_devnt_out[1]** and **jd_watchpt[13]** are asserted for one clock *xxxxx*1*xx* **p_devnt_out[2]** and **jd_watchpt[20]** are asserted for one clock *xxxx*1*xxx* **p_devnt_out[3]** and **jd_watchpt[21]** are asserted for one clock *xxx*1*xxxx* **p_devnt_out[4]** is asserted for one clock *xx*1*xxxxx* **p_devnt_out[5]** is asserted for one clock *x*1*xxxxxx* **p_devnt_out[6]** is asserted for one clock 1*xxxxxxx* **p_devnt_out[7]** is asserted for one clock

65.3.5 Debug Data Acquisition Message (DDAM) register

The Debug Data Acquisition Message Register allows instrumented software to generate real-time Data Acquisition Messages (as defined by Nexus 3) via a **mtspr** instruction to this register. Refer to the "Data Acquisition Messaging" section in the Core (e200z420n3) Nexus 3 Module chapter for details.

The DDAM register is shown in *Figure 2101*.

DDAM																															
0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31

SPR 576; Reset(1): 0x0

Figure 2101. Debug Data Acquisition Message (DDAM) register

1. Reset by processor reset **p_reset_b** if $EDBCR0_{EDM}$=0, as well as unconditionally by **m_por**. If $EDBCR0_{EDM}$=1, EDBRAC0 masks off hardware-owned resources from reset by **p_reset_b** and only software-owned resources indicated by EDBRAC0 will be reset by **p_reset_b**.

Table 2061 provides bit definitions for the Debug Data Acquisition Message Register.

Table 2061. DDAM field descriptions

Bit	Name	Description
0:31	DDAM	Value to be transmitted in a Data Acquisition Message (DQM) (supplied to Nexus 3 with strobe)

65.4 Using debug resources for stack limit checking

The DAC1,2 and DAC3,4 resources can be used for stack overflow/underflow detection when not being used as a hardware or software debug resource. Stack limit checking is available regardless of EDM or IDM mode, and when resources used for stack limit checking are owned by software, will utilize a DSI or machine check exception. Software-owned stack limit checking does not require IDM to be set. Hardware owned stack limit checking requires EDM to be set.

When stack limit checking is enabled, and DAC resources used for stack limit checking are owned by software, DAC events are not generated for resources configured to perform stack limit checking, and no DBSR DAC status flag will be set due to a detected stack limit violation. Instead, depending on the processor mode, a data storage interrupt or a machine check exception is signaled. When stack limit checking is enabled, and DAC resources used for stack limit checking are owned by hardware, DAC events will be generated for resources configured to perform stack limit checking, and the EDBSR0 DAC status flag will be set due to a detected stack limit violation, causing entry into debug halted mode in the same way as a DAC exception normally does. The only difference is that qualification of the access address is performed as discussed in the next paragraph.

Stack limit checking is implemented in the same way as range compares using DAC1,2 or 3,4, or extended masking using DAC1 or DAC3, but qualify a load or store access address with the use of GPR R1 as the base or index register used to compute an effective address when a load or store instruction is executed. No stack limit checking is performed for other instructions that may calculate an EA using GPR R1 such as cache, MMU/MPU management instructions, or instructions that indicate GPR R1 is used to hold a decoration value (for decorated load/store type instructions). When DAC resources configured to perform stack limit checking are not owned by hardware, if a stack limit violation occurs when performing the load or store, the access is aborted, and an error report machine check is generated, with MCSRR0 pointing to the address of the load or store access that generated the stack overflow/underflow. If DAC resources configured to perform stack limit checking are owned by hardware, then a normal DAC event is generated (but qualified with use of GPR R1), and debug mode entry will occur in the same manner as for a non-stack limit DAC event.

Enabling of this functionality is described in more detail in *Table 2052*. Note that IDM is not required to be set for software-owned stack limit checking.

In contrast to the normal case of DAC address matching resulting in a debug event, the stack limit check address compare logic operates differently for stack limit checking. When using resources for stack limit checking, a DACn hit to a resource enabled for performing stack limit checking on a stack access indicates a stack limit violation.

When stack limit checking is enabled by the setting of the $DBCR4_{DAC1CFG}$ field to '1000' or the $DBCR8_{DAC3CFG}$ field to '1000' (or both), and the corresponding DACn resources are owned by software, DACn events are not generated and the DBSR DAC status flag will not be set due to a detected stack limit hit. Instead, if stack limit checking is enabled for supervisor mode stack accesses in DAC1 or DAC3, and a compare hit occurs for a supervisor mode stack access (A load or store using GPR R1 in the <EA> calculation), a machine check exception is signaled. If stack limit checking is enabled for user mode accesses, a DSI exception is signaled when a stack limit checking enabled DAC1 or DAC3 compare hit occurs for a user mode access. A watchpoint for DAC1 or DAC3 will be generated when the stack limit violation is detected, even though the instruction does not complete. Stack limit checking for supervisor mode stack accesses is considered enabled when either the $DBCR4_{DAC1CFG}$ field is set to '1000' with $DBCR2_{DAC1US}$ set to '00' or '10', or the $DBCR7_{DAC3CFG}$ field is set to '1000' with $DBCR8_{DAC3US}$ set to '00' or '10', or both. Stack limit checking for user mode stack accesses is considered enabled when either the $DBCR4_{DAC1CFG}$ field is set to '1000' with $DBCR2_{DAC1US}$ set to '00' or '01', or the $DBCR7_{DAC3CFG}$ field is set to '1000' with $DBCR8_{DAC3US}$ set to '00' or '01', or both. Note that unlike regular debug DAC events, both halves of a misaligned access are checked for limit violations.

When stack limit checking is enabled for a stack access, and DACn resources are owned by hardware, the EDBSR0 DAC status flag will be set due to a detected stack limit violation, to cause entry into debug halted mode or to generate a watchpoint, or both, in the same way as a DAC event normally does, that is, after the access has completed. The only difference is that qualification of the access address is performed as discussed in the next paragraph. If the access is aborted due to a DSI or other exception such as machine check condition, the $EDBSR0_{IDE}$ status bit will also be set to indicate that the data access instruction was not completed.

Stack limit checking is implemented in the same way as address compares using DACn, but qualify a load or store access address with the use of GPR R1 as the base or index register used to compute an effective address when a load or store instruction is executed. No stack limit checking is performed for other instructions that may calculate an EA using GPR R1 such as cache, MMU/MPU management instructions, or instructions that indicate GPR R1 is used to hold a decoration value (for decorated load/store type instructions). When DACn resources are not owned by hardware, if a stack limit violation occurs (a hit to a stack limit enabled DAC is detected) when performing the load or store, the access request is aborted and the access is not performed. Instead, for supervisor mode accesses, an error report machine check exception is generated, with MCSRR0 pointing to the address of the load or store instruction that generated the stack overflow/underflow, and for user mode accesses, a DSI exception is generated, with SRR0 pointing to the address of the load or store instruction that generated the stack overflow/underflow. If all stack limit check enabled DACn resources are owned by hardware, then a DAC event is generated (but qualified with use of GPR R1), and debug mode entry will occur in the same manner as for a non-stack limit DAC event. In this case, the instruction and access will normally have completed, in the same manner as a normal DAC event.

Independent limit checks for supervisor and user accesses may be implemented by allocating independent DACn resources to each, or a single limit may be applied using a single DACn resource. Typically, a DAC1,2 pair operating in exclusive address range mode is utilized for stack limit checking for a single shared limit. For separate limits, DAC3,4 may also be utilized. If more than one DACn resource is utilized, a DAC hit on any resource utilized for stack limit checking will cause the corresponding stack limit exception action to occur. If both a hardware-owned and a software-owned resource generate a stack limit exception for a given load or store, the software resource will have priority, since it is detected prior to completion of the access, and the access is aborted, thus the hardware event will not occur.

Enabling of this functionality is described in more detail in the description of the DACnCFG fields in *Table 2052* and *Table 2055* in *Section 65.3.2, Debug Control and Status registers*. Note that for DAC1 and DAC2, access type (read, write) control is part of DBCR0.

65.5 External debug support

External debug support is supplied through the OnCE controller serial interface, which allows access to internal CPU registers and other system state while the CPU is halted in debug mode. All debug resources including DBCR0–8, DBSR, IAC1–8, DAC1–4, and DVC1–2 are accessible through the serial OnCE interface in external debug mode. Setting the $EDBCR0_{EDM}$/$DBCR0_{EDM}$ bit to '1' through the OnCE interface enables external debug mode, and unless otherwise permitted by the settings in EDBRAC0, disables software updates to the debug control registers. When $EDBCR0_{EDM}$ is set, debug events enabled to set respective status bits will also cause the CPU to enter Debug mode if the event is not masked in EDBSRMSK0, as opposed to generating Debug Interrupts, unless the specific events are allocated to software via the settings in EDBRAC0. In Debug mode, the CPU is halted at a recoverable boundary, and an external Debug Control Module may control CPU operation through the On-Chip Emulation logic (OnCE).

Note that the descriptions of events in the subsections of *Section 65.2, Software debug events and exceptions* refer to setting DBSR status bits, however, when resources are owned by hardware, the events for those resources set the respective status bits in EDBSR0 instead of DBSR.

Note: On the initial setting of $EDBCR0_{EDM}$ to '1', other bits in DBCR0 will remain unchanged. After $EDBCR0_{EDM}$ has been set, all debug register resources may be subsequently controlled through the OnCE interface. The CPU should be placed into debug mode via the OCR_{DR} control bit prior to writing EDM to '1'. This gives the debugger the opportunity to cleanly write to the DBCRx registers and the DBSR to clear out any residual state / control information that could cause unintended operation.

*It is intended for the CPU to remain in external debug mode ($EDBCR0_{EDM}$=1) in order to single step or perform other debug mode entry/ reentry via the OCR_{DR}, by performing go+noexit commands, or by assertion of the **jd_de_b** signal.*

*$EDBCR0_{EDM}$ operation will be blocked if OnCE operation is disabled (**jd_en_once** negated) regardless of whether it is set or cleared. This means that if $EDBCR0_{EDM}$ was previously set, and then **jd_en_once** is negated (this should not occur), entry into debug mode will be blocked, and all hardware debug events are blocked. Watchpoints are not blocked.*

Due to clock domain design, the CPU clock (**m_clk**) must be active in order to perform writes to debug registers other than the OnCE Command register (OCMD), the OnCE Control register (OCR), External Debug Control Register 0 (EDBCR0), External Debug Status register 0 (EDBSR0), External Debug Status Register Mask 0 (EDBSRMSK0), or the

$EDBCR0_{EDM}$ bit. Register read data is synchronized back to the **j_tclk** clock domain. The OnCE Control register provides the capability of signaling the system level clock controller that the CPU clock should be activated if not already active.

Updates to the DBCRx, DBSR, and most other debug registers via the OnCE interface should be performed with the CPU in debug mode to guarantee proper operation. Due to the various points in the CPU pipeline where control is sampled and event handshaking is performed, it is possible that modifications to these registers while the CPU is running may result in early or late entry into debug mode, and may have incorrect status posted in the DBSR register.

If resource sharing is enabled via EDBRAC0, updates to the EDBRAC0, DBCRx, and DBSR registers must be performed with the CPU in debug mode, since simultaneous updates of register portions could otherwise be attempted, and such updates are not guaranteed to properly occur. The results of such an attempt are undefined.

65.5.1 External debug registers

The external debug registers are used for controlling several debug aspects of the core and reporting status while in External Debug mode.

65.5.1.1 External Debug Control Register 0 (EDBCR0)

EDBCR0 is a control register accessible to an external debugger through the OnCE/Jtag port. An external development tool can write to this register in order to enable external debug mode or to enable Debugger Notify Halt instructions (**e_dnh**, **se_dnh**), as well as to control aspects of Debugger Notify Interrupt instructions (**e_dni**, **se_dni**).

EDBCR0 is not accessible by software, However, the state of $EDBCR0_{EDM}$ is reflected as a read-only bit in $DBCR0_{EDM}$ to software. There is only one physical EDM bit implemented; it is reflected in both the DBCR0 and EDBCR0 registers, and may be written and read using either register by the hardware debugger. For future compatibility, EDBCR0 updates are preferred.

EDBCR0 is shown in *Figure 2102*.




Figure 2102. External Debug Control Register 0 (EDBCR0)

1. EDBCR0 is affected (reset) by **j_trst_b** or **m_por** assertion, and remains reset while in the Test_Logic_Reset state, but is not affected by **p_reset_b**.

Table 2062 provides bit definitions for External Debug Control Register 0.

Table 2062. EDBCR0 field descriptions

Bit	Name	Description
0	EDM	External Debug Mode. This bit is also reflected in DBCR0. When external debug mode is enabled, hardware-owned resources in debug registers are not affected by processor reset **p_reset_b**. This allows the debugger to set up hardware debug events that remain active across a processor reset. 0 External debug mode disabled. Internal debug events not mapped into external debug events. 1 External debug mode enabled. Hardware-owned events will not cause the CPU to vector to interrupt code. Software is not permitted to write to debug registers {DBCRx, IAC1–8, DAC1–4, DVC1–2[U]} unless permitted by settings in EDBRAC0.
1	DNH_EN	**dnh** Instruction Enable 0 Execution of **e_dnh** and **se_dnh** instructions cause illegal instruction exceptions to occur. 1 Execution of **e_dnh** and **se_dnh** instructions cause entry into debug mode and a debug halt occurs, regardless of the value of EDM.
2:6	—	Reserved
7	DNI_CTL	**dni** Instruction Control 0 When the **dni** resource is owned by hardware, the MSR_{DE} bit is cared, and when MSR_{DE}=0, execution of **e_dni** and **se_dni** instructions are nop'ed and no entry into debug mode occurs. 1 When the **dni** resource is owned by hardware, the MSR_{DE} bit is don't-cared, and execution of **e_dni** and **se_dni** instructions cause entry into debug mode and a debug halt occurs, regardless of the value of MSR_{DE}. **Note:** This control bit is only used when the dni resource is owned by hardware via control in $EDBRAC0_{DNI}$, and thus also only when EDM=1.
8:31	—	Reserved

65.5.1.2 External Debug Status Register 0 (EDBSR0)

The External Debug Status Register 0 (EDBSR0) contains status on debug events owned by hardware. The External Debug Status Register 0 is set via hardware, and read and cleared via OnCE access by the debugger. Clearing is done by writing to the External Debug Status Register via the OnCE port, with a '1' in any bit position that is to be cleared and '0' in all other bit positions. The write data to EDBSR0 is not direct data, but a mask. A '1' causes the bit to be cleared, and a '0' has no effect. The EDBSR0 register is shown in *Figure 2103*.

IDE	UDE	DNH	0	ICMP	BRT	IRPT	TRAP	IAC	0	DACR	DACW	0	DNI	RET	0	DEVT1	DEVT2	PMI	MPU	CIRPT	CRET	VLES	DAC_OFST	0
0	1	2	3	4	5	6	7	8	9 10 11	12	13	14	15	16	17 18 19 20	21	22	23	24	25	26	27	28 29 30	31

Read/Write; Reset(1) - 0x0000_0000

Figure 2103. External Debug Status Register 0 (EDBSR0)

1. Reset by **j_trst_b** or **m_por** assertion, and remains reset while in the Test_Logic_Reset state or while $EDBCR0_{EDM}$=0.

Table 2063 provides bit definitions for External Debug Status Register 0.

Table 2063. EDBSR0 field descriptions

Bit	Name	Description
0	IDE	Imprecise Debug Event Set to 1 if $EDBCR0_{EDM}$=1 and an imprecise debug event occurs for a hardware-owned DAC event due to a load or store that is terminated with error, or if a hardware-owned ICMP event occurs in conjunction with a EFPU round exception. This bit will not be set for imprecise debug events that are masked via settings in EDBSRMSK0.
1	UDE	Unconditional Debug Event Set to 1 if a hardware-owned Unconditional debug event occurred.
2	DNH	Debugger Notify Halt Event Set to 1 if a debugger notify halt instruction was executed and caused a debug halt.
3	—	Reserved
4	ICMP	Instruction Complete Debug Event Set to 1 if a hardware-owned Instruction Complete debug event occurred.
5	BRT	Branch Taken Debug Event Set to 1 if a hardware-owned Branch Taken debug event occurred.
6	IRPT	Interrupt Taken Debug Event Set to 1 if a hardware-owned Interrupt Taken debug event occurred.
7	TRAP	Trap Taken Debug Event Set to 1 if a hardware-owned Trap Taken debug event occurred.
8	IAC	Instruction Address Compare 1 Debug Event Set to 1 if a hardware-owned IAC debug event occurred.
9:11	—	Reserved
12	DACR	Data Address Compare Read Debug Event Set to 1 if a hardware-owned read-type DAC debug event occurred
13	DACW	Data Address Compare Write Debug Event Set to 1 if a hardware-owned write-type DAC1 debug event occurred
14	—	Reserved
15	DNI	DNI Debug Event Set to 1 if a hardware-owned DNI debug event occurred
16	RET	Return Debug Event Set to 1 if a hardware-owned Return debug event occurred

Table 2063. EDBSR0 field descriptions (continued)

Bit	Name	Description
17:20	—	Reserved
21	DEVT1	External Debug Event 1 Debug Event Set to 1 if a hardware-owned DEVT1 debug event occurred
22	DEVT2	External Debug Event 2 Debug Event Set to 1 if a hardware-owned DEVT2 debug event occurred
23	PMI	Performance Monitor Interrupt Debug Event Set to 1 if a Performance Monitor Interrupt event occurred with $EDBRAC0_{PMI}$=0 regardless of the setting of $PMGC0_{UDI}$
24	MPU	Memory Protection Unit Debug Event Set to 1 if a hardware-owned MPU debug event occurred. For MPU debug events, if $EDBSRMSK0_{MPU}$ is cleared, the IAC, DACR, or DACW status bit will also be set, depending on the type of access that matched a region descriptor enabled to generate debug events, in order to further define the type of MPU debug event. If $EDBSRMSK0_{MPU}$ is set at the time a MPU debug event occurs, the IAC, DACR, and DACW status bits will not be set by MPU debug events, in order to properly mask the MPU debug event. Note that hardware MPU debug events on data accesses normally occur after the data access is performed and the instruction completes, thus act like a normal DAC debug event. The instruction may not complete if a DSI occurs. In this case, IDE will be set to indicate this occurrence.
25	CIRPT	Critical Interrupt Taken Debug Event Set to 1 if a hardware-owned Critical Interrupt Taken debug event occurred.
26	CRET	Critical Return Debug Event Set to 1 if a hardware-owned Critical Return debug event occurred
27	VLES	VLE Status Set to 1 if a hardware-owned ICMP, BRT, TRAP, RET, CRET, IAC, or DAC debug event occurred on a PowerISA VLE Instruction. Also set for execution of an e_dnh or se_dnh instruction when enabled by $EDBCR0_{DNH_EN}$. Undefined for IRPT, CIRPT, DEVT[1,2], and UDE events
28:30	DAC_OFST	Data Address Compare Offset Indicates offset-1 of saved DSRR0 value from the address of the load or store instruction that took a hardware-owned DAC Debug exception, unless a simultaneous DSI error occurs, in which case this field is set to 3‘b000 and $EDBSR0_{IDE}$ is set to 1. Normally set to 3‘b000 by a non-DVC DAC. A DVC DAC may set this field to any value.
31	—	Reserved

65.5.1.3 External Debug Status Register Mask 0 (EDBSRMSK0)

The External Debug Status Register Mask 0 (EDBSRMSK0) is used to mask debug events set in EDBSR0 from causing entry into debug halted mode. A ‘1’ stored in any mask bit prevents debug mode entry caused by the corresponding bit being set in EDBSR0. The mask has no effect on DBSR actions or on the setting of EDBSR0 status bits by hardware-owned events, except that the IDE bit will not be set by imprecise hardware-owned debug events that are masked. EDBSRMSK0 may be used to allow debug events owned by hardware to be configured for watchpoint generation purposes without causing debug mode entry when the watchpoint occurs. EDBSRMSK0 is read and written via OnCE access by

the debugger. No software access is provided. The EDBSRMSK0 register is shown in *Figure 2104*.

0	UDE	DNH	0	ICMP	BRT	IRPT	TRAP	IAC	0	DACR	DACW	0	DNI	RET	0	DEVT1	DEVT2	PMI	MPU	CIRPT	CRET	0
0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31

Read/Write; Reset(1) - 0x0000_0000

Figure 2104. External Debug Status Register Mask 0 (EDBSRMSK0)

1. Reset by **j_trst_b** or **m_por** assertion, and remains reset while in the Test_Logic_Reset state or while $EDBCR0_{EDM}$=0.

Table 2064 provides bit definitions for External Debug Status Register Mask 0.

Table 2064. EDBSRMSK0 field descriptions

Bit	Name	Description
0	—	Reserved
1	UDE	Unconditional Debug Event Set to 1 to mask debug mode entry by $EDBSR0_{UDE}$
2	DNH	Debugger Notify Halt Event Set to 1 to mask debug mode entry by $EDBSR0_{DNH}$
3	—	Reserved
4	ICMP	Instruction Complete Debug Event Set to 1 to mask debug mode entry by $EDBSR0_{ICMP}$
5	BRT	Branch Taken Debug Event Set to 1 to mask debug mode entry by $EDBSR0_{BRT}$
6	IRPT	Interrupt Taken Debug Event Set to 1 to mask debug mode entry by $EDBSR0_{IRPT}$
7	TRAP	Trap Taken Debug Event Set to 1 to mask debug mode entry by $EDBSR0_{TRAP}$
8	IAC	Instruction Address Compare Debug Event Set to 1 to mask debug mode entry by $EDBSR0_{IAC}$
9:11	—	Reserved
12	DACR	Data Address Compare 1 Read Debug Event Set to 1 to mask debug mode entry by $EDBSR0_{DACR}$
13	DACW	Data Address Compare 1 Write Debug Event Set to 1 to mask debug mode entry by $EDBSR0_{DACW}$
14	—	Reserved
15	DNI	DNI Debug Event Set to 1 to mask debug mode entry by $EDBSR0_{DNI}$
16	RET	Return Debug Event Set to 1 to mask debug mode entry by $EDBSR0_{RET}$
17:20	—	Reserved

Table 2064. EDBSRMSK0 field descriptions (continued)

Bit	Name	Description
21	DEVT1	External Debug Event 1 Debug Event Set to 1 to mask debug mode entry by $EDBSR0_{DEVT1}$
22	DEVT2	External Debug Event 2 Debug Event Set to 1 to mask debug mode entry by $EDBSR0_{DEVT2}$
23	PMI	Performance Monitor Interrupt Debug Event Set to 1 to mask debug mode entry by $EDBSR0_{PMI}$
24	MPU	Memory Protection Unit Debug Event Set to 1 to mask debug mode entry by $EDBSR0_{MPU}$
25	CIRPT	Critical Interrupt Taken Debug Event Set to 1 to mask debug mode entry by $EDBSR0_{CIRPT}$
26	CRET	Critical Return Debug Event Set to 1 to mask debug mode entry by $EDBSR0_{CRET}$
22:31	—	Reserved

65.5.1.4 External Debug Data Effective Address Register (EDDEAR)

The External Debug Data Effective Address Register (EDDEAR) contains address information for hardware-owned data address compare debug events, including MPU DAC events. EDDEAR is update by hardware with the effective address of the load, store, or cache control operation when an unmasked data address compare event is recorded in EDBSR0 if the previous values of $EDBSR0_{DAC\{R,W\}}$ bits that are unmasked in EDBSRMSK0 are zero. Once an EDDEAR update is performed, these unmasked bits must be cleared by the hardware debugger prior to another EDDEAR hardware update occurring. A subsequent hardware-owned unmasked DAC event will not update the EDDEAR register if either of the $EDBSR0_{DAC\{R,W\}}$ bits are set and are not masked by EDBSRMSK0, in order to capture the first unmasked event address. EDDEAR is read and written via OnCE access by the debugger. No software access is provided.

The EDDEAR register is shown in *Figure 2105*.

Data Effective Address

0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31

Read/Write; Reset: unaffected

Figure 2105. External Debug Data Effective Address Register (EDDEAR)

65.5.2 OnCE introduction

The e200z4256 on-chip emulation circuitry (OnCE™/Nexus Class 1 interface) provides a means of interacting with the e200z4256 core and integrated system so that a user may examine registers, memory, or on-chip peripherals facilitating hardware/software development. OnCE operation is controlled via an industry standard IEEE 1149.1 TAP controller. By using public instructions, the external hardware debugger can freeze or halt the CPU, read and write internal state, and resume normal execution. The core does not contain IEEE 1149.1 standard boundary cells on its interface, as it is a building block for further integration. It does not support the JTAG related boundary scan instruction


functionality, although JTAG public instructions may be decoded and signaled to external logic.

The OnCE logic provides for Nexus Class 1 static debug capability (utilizing the same set of resources available to software while in internal debug mode).

In order to enable full OnCE operation, the **jd_enable_once** input signal must be asserted. In some system integrations, this is automatic, since the input will be tied asserted. Other integrations may require the execution of the Enable OnCE command via the TAP and appropriate entry of serial data. Exact requirements will be documented by the integrated product specification. The **jd_enable_once** input signal should not change state during a debug session, or undefined activity may occur.


The following figures show the TAP controller state model and the TAP registers implemented by the OnCE logic.

Figure 2106. OnCE TAP controller and registers



The OnCE controller is implemented as a 16-state FSM, with a one-to-one correspondence to the states defined for the JTAG TAP controller.

Figure 2107. OnCE controller implementation



Access to processor registers and the contents of memory locations are performed by enabling external debug mode (setting $EDBCR0_{EDM}$ to '1'), placing the processor into debug mode, followed by scanning instructions and data into and out of the CPU Scan Chain (CPUSCR); execution of scanned instructions by the CPU is used as the method to access required data. Memory locations may be read by scanning a load instruction into the CPU core, which will reference the desired memory location, executing the load instruction, and then scanning out the result of the load. Other resources are accessed in a similar manner.

The initial entry by the CPU into the debug state (or mode) from normal, Waiting, Stopped, or Halted states (all indicated via the OnCE Status Register (OSR), *Section 65.5.6.1, OnCE Status register*) by assertion of one or more debug requests, begins a *debug session*. The **jd_debug_b** output signal indicates that a debug session is in progress, and the OSR will

indicate the CPU is in the debug state. Instructions may the be single-stepped by scanning new values into the CPUSCR, and performing a OnCE go+noexit command (refer to *Section 65.5.6.2, OnCE Command (OCMD) register*). The CPU will then temporarily exit the debug state (but not the debug session) to execute the instruction, and will then return to the debug state (again indicated via the OnCE Status Register (OSR)). The debug session remains in force until the final OnCE go+exit command is executed, at which time the CPU will return to the previous state it was in (unless a new debug request is pending). A scan into the CPUSCR is required prior to executing each go+exit or go+noexit OnCE command.

65.5.3 JTAG/OnCE pins

The JTAG/OnCE pin interface is used to transfer OnCE instructions and data to the OnCE control block. Depending on the particular resource being accessed, the CPU may need to be placed in the Debug mode. For resources outside of the CPU block and contained in the OnCE block, the processor is not disturbed, and may continue execution. If a processor resource is required, an internal debug request (**dbg_dbgrq**) may be asserted to the CPU by the OnCE controller, and causes the CPU to finish the current instruction being executed, save the instruction pipeline information, enter Debug mode, and wait for further commands. Asserting **dbg_dbgrq** will cause the chip to temporarily exit the Waiting, Stopped or Halted power management states.

Table 2065 details the primary JTAG/OnCE interface signals.

Table 2065. JTAG/OnCE primary interface signals

Signal name	Type	Description
j_trst_b	I	JTAG test reset
j_tclk	I	JTAG test clock
j_tms	I	JTAG test mode select
j_tdi	I	JTAG test data input
j_tdo	O	Test data out to master controller or pad
j_tdo_en(1)	O	Enables TDO output buffer

1. j_tdo_en is asserted when the TAP controller is in the shift_DR or shift_IR state.

A full description of JTAG pins is provided in the JTAG Support Signals section of the Core (e200z420n3) Core Complex Overview.

65.5.4 OnCE internal interface signals

The following paragraphs describe the OnCE interface signals to other internal blocks associated with the OnCE controller.

65.5.4.1 CPU Debug Request (dbg_dbgrq)

The **dbg_dbgrq** signal is asserted by the OnCE control logic to request the CPU to enter the debug state. It may be asserted for a number of different conditions, and causes the CPU to finish the current instruction being executed, save the instruction pipeline information, enter the debug mode, and wait for further commands.

65.5.4.2 CPU Debug Acknowledge (cpu_dbgack)

The **cpu_dbgack** signal is asserted by the CPU upon entering the debug state. This signal is used as part of the handshake mechanism between the OnCE control logic and the rest of the CPU. The CPU core may enter debug mode either through a software or hardware event.

65.5.4.3 CPU address and attributes

The CPU address and attribute information are used by the Nexus3 unit with information for real-time address trace information.

65.5.4.4 CPU data

The CPU data buses are used to supply the Nexus3 debug unit with information for real-time data trace capability.

65.5.5 OnCE interface signals

The following paragraphs describe additional OnCE interface signals to other external blocks such as a Nexus controller and external blocks that may need information pertaining to debug operation.

65.5.5.1 OnCE Enable (jd_en_once)

The OnCE enable signal **jd_en_once** is used to enable the OnCE controller to allow certain instructions and operations to be executed. Assertion of this signal will enable the full OnCE command set, as well as operation of control signals and OnCE Control register functions. When this signal is disabled, only the Bypass, ID and Enable_OnCE commands are executed by the OnCE unit, and all other commands default to a “Bypass” command. The OnCE Status register (OSR) is not visible when OnCE operation is disabled. In addition, OnCE Control register (OCR) functions are disabled, as is the operation of the **jd_de_b** input. Secure systems may choose to leave the **jd_en_once** signal negated until a security check has been performed. Other systems should tie this signal asserted to enable full OnCE operation. The **j_en_once_regsel** output signal is provided to assist external logic performing security checks.

The **jd_en_once** input must only change state during the Test-Logic-Reset, Run-Test/Idle, or Update_DR TAP states. A new value will take effect after one additional **j_tclk** cycle of synchronization. In addition, **jd_enable_once** input signal must not change state during a debug session, or undefined activity may occur.

65.5.5.2 OnCE Debug Request/Event (jd_de_b, jd_de_en)

If implemented at the SoC level, a system level bidirectional open drain debug event pin **DE_b** (not part of the e200z4256 interface) provides a fast means of entering the Debug mode of operation from an external command controller (when input) as well as a fast means of acknowledging the entering of the Debug mode of operation to an external command controller (when output). The assertion of this pin by a command controller causes the CPU core to finish the current instruction being executed, save the instruction pipeline information, enter Debug mode, and wait for commands to be entered. If **DE_b** was used to enter the Debug mode then **DE_b** must be negated after the OnCE controller responds with an acknowledge and before sending the first OnCE command. The assertion of this pin by the CPU Core acknowledges that it has entered the Debug mode and is waiting for commands to be entered.

To support operation of this system pin, the OnCE logic supplies the **jd_de_en** output and samples the **jd_de_b** input when OnCE is enabled (**jd_en_once** asserted). Assertion of **jd_de_b** will cause the OnCE logic to place the CPU into Debug mode. Once Debug mode has been entered, the **jd_de_en** output will be asserted for three **j_tclk** periods to signal an acknowledge. **jd_de_en** can be used to enable the open-drain pulldown of the system level **DE_b** pin.

For systems that do not implement a system level bidirectional open drain debug event pin **DE_b**, the **jd_de_en** and **jd_de_b** signals may still be used to handshake debug entry.

65.5.5.3 OnCE Debug output (jd_debug_b)

The OnCE Debug output **jd_debug_b** is used to indicate to on-chip resources that a debug session is in progress. Peripherals and other units may use this signal to modify normal operation for the duration of a debug session, which may involve the CPU executing a sequence of instructions solely for the purpose of visibility/system control that are not part of the normal instruction stream the CPU would have executed had it not been placed in debug mode. This signal is asserted the first time the CPU enters the debug state, and remains asserted until the CPU is released by a write to the OnCE Command Register with the GO and EX bits set, and a register specified as either “No Register Selected” or the CPUSCR. This signal will remain asserted even though the CPU may enter and exit the debug state for each instruction executed under control of the OnCE controller. Refer to *Section 65.5.6.2, OnCE Command (OCMD) register* for more information on the function of the GO and EX bits. This signal is not normally used by the CPU.

65.5.5.4 CPU Clock On input (jd_mclk_on)

The CPU Clock On input **jd_mclk_on** is used to indicate that the CPU’s **m_clk** input is active. This input signal is expected to be driven by system logic external to the e200z4256 core, is synchronized to the **j_tclk** (scan clock) clock domain, and is presented as a status flag on the **j_tdo** output during the Shift_IR state. External firmware may use this signal to ensure proper scan sequences will occur to access debug resources in the **m_clk** clock domain.

65.5.5.5 Watchpoint events (jd_watchpt[0:31])

The **jd_watchpt[0:31]** signals may be asserted by the OnCE control logic to signal that a watchpoint condition has occurred. Watchpoints do not directly cause the CPU to be affected. They are provided to allow external visibility only or for triggering purposes. Watchpoint events are conditioned by the settings in the DBCRxx registers, as well as by the DEVENT register, the DTC/DTSA/DTEA registers, the Performance Monitor control register settings, and generation of MPU debug events. Refer to *Table 2072* for details of the signal assignments. Note that assertion of most watchpoint outputs is conditioned on being in EDM or IDM. The Performance monitor, DEVENT, and DTC watchpoints are not conditioned however, and may assert regardless of the state of EDM or IDM. In addition, DAC1 or DAC3 watchpoints may be generated for stack limit violation occurrences when those resources are configured to perform stack limit checking, regardless of the state of EDM or IDM.

65.5.5.6 Update DR w/go+exit (j_ocmd_go_exit)


This signal indicates the TAP controller is in the Update_DR state and that the go and exit bits in the OnCE Command register are high, and RS indicates “no register selected”. This signal will assert regardless of whether the CPU is currently in debug mode. It may be

monitored by external logic to cause a synchronous exit from debug mode of other modules (but not other CPUs) in the system. A debugger can place all of the CPU tap controllers in parallel, scan in a go+exit command with “no register selected”, and sequence through the Update_DR state to cause any CPU currently in debug mode to exit. CPUs that are not in debug mode will ignore the command.

65.5.6 OnCE controller and serial interface

The OnCE Controller contains the OnCE command register, the OnCE decoder, and the status/control register. *Figure 2108* is a block diagram of the OnCE controller. In operation, the OnCE Command register acts as the IR for the TAP controller, and all other OnCE resources are treated as data registers (DR) by the TAP controller. The Command register is loaded by serially shifting in commands during the TAP controller Shift-IR state, and is loaded during the Update-IR state. The Command register selects a resource to be accessed as a data register (DR) during the TAP controller Capture-DR, Shift-DR, and Update-DR states.

Figure 2108. OnCE Controller and Serial Interface



65.5.6.1 OnCE Status register

Status information regarding the state of the CPU is latched into the OnCE Status register when the OnCE controller state machine enters the Capture-IR state. When OnCE operation is enabled, this information is provided on the **j_tdo** output in serial fashion when the Shift_IR state is entered following a Capture-IR. Information is shifted out least significant bit first.

MCLK	ERR	0	RESET	HALT	STOP	DEBUG	WAIT	0	1
0	1	2	3	4	5	6	7	8	9

Figure 2109. OnCE Status register

Table 2066 provides bit definitions for the OnCE Status register.

Table 2066. OnCE Status register field descriptions


Bit	Name	Description
0	MCLK	MCLK **m_clk** Status Bit 0 Inactive state 1 Active state This status bit reflects the logic level on the **jd_mclk_on** input signal after capture by **j_tclk**.
1	ERR	ERROR This bit is used to indicate that an error condition occurred during attempted execution of the last single-stepped instruction (GO+NoExit with CPUSCR or No Register Selected in OCMD), and that the instruction may not have been properly executed. This could occur if an Interrupt (all classes including such as External, Critical, machine check, Storage, Alignment, Program) occurred while attempting to perform the instruction single step. In this case, the CPUSCR will contain information related to the first instruction of the Interrupt handler, and no portion of the handler will have been executed.
2	—	Reserved, set to zero
3	RESET	RESET Mode This bit reflects the inverted logic level on the CPU **p_reset_b** input after capture by **j_tclk**.
4	HALT	HALT Mode This bit reflects the logic level on the CPU **p_halted** output after capture by **j_tclk**.
5	STOP	STOP Mode This bit reflects the logic level on the CPU **p_stopped** output after capture by **j_tclk**.
6	DEBUG	Debug Mode This bit is asserted once the CPU is in debug mode. It is negated once the CPU exits debug mode (even during a debug session)
7	WAIT	Waiting Mode This bit reflects the logic level on the CPU **p_waiting** output after capture by **j_tclk**.
8	0	Reserved, set to 0 for 1149.1 compliance
9	1	Reserved, set to 1 for 1149.1 compliance

65.5.6.2 OnCE Command (OCMD) register

The OnCE Command (OCMD) register is a 10-bit shift register that receives its serial data from the TDI pin and serves as the instruction register (IR). It holds the 10-bit commands to be used as input for the OnCE Decoder. The Command Register is shown in *Figure 2110*. The OCMD is updated when the TAP controller enters the Update-IR state. It contains fields for controlling access to a resource, as well as controlling single-step operation and exit from OnCE mode.

Although the OCMD is updated during the Update-IR TAP controller state, the corresponding resource is accessed in the DR scan sequence of the TAP controller, and as

such, the Update-DR state must be transitioned through in order for an access to occur. In addition, the Update-DR state must also be transitioned through in order for the single-step or exit functionality, or both, to be performed, even though the command appears to have no data resource requirement associated with it.



Reset - 10'b1000000010 on assertion of **j_trst_b** or **m_por**, or while in the Test_Logic_Reset state

Figure 2110. OnCE Command (OCMD) register

Table 2067 provides bit definitions for the OCMD.

Table 2067. OCMD field descriptions

Bit	Name	Description
0	R/W	Read/Write Command Bit The R/W bit specifies the direction of data transfer. The table below describes the options defined by the R/W bit. **Note:** The R/W bit generally ignored for read-only or write-only registers, although the PC FIFO pointer is only guaranteed to be update when R/W=1. In addition, it is ignored for all bypass operations. When performing writes, most registers are sampled in the Capture-DR state into a 32-bit shift register, and subsequently shifted out on **j_tdo** during the first 32 clocks of Shift-DR. 0 Write the data associated with the command into the register specified by RS[0:6] 1 Read the data contained in the register specified by RS[0:6]
1	GO	Go Command Bit If the GO bit is set, and the CPU is currently in debug mode, the CPU will execute the instruction that resides in the IR register in the CPUSCR. To execute the instruction, the processor leaves the debug mode, executes the instruction, and if the EX bit is cleared, returns to the debug mode immediately after executing the instruction. The processor goes on to normal operation if the EX bit is set, and no other debug request source is asserted. The GO command is executed only if the operation is a read/write to CPUSCR or a read/write to "No Register Selected". Otherwise the GO bit is ignored. The processor will leave the debug mode after the TAP controller Update-DR state is entered. On a GO+NoExit operation, returning to debug mode is treated as a debug event, thus exceptions such as machine checks and interrupts may take priority and prevent execution of the intended instruction. Debug firmware should mask these exceptions as appropriate. The OSR_{ERR} bit indicates such an occurrence. If the CPU is not currently in debug mode, then the GO command will be ignored. **Note:** Asynchronous interrupts are blocked on a GO+Exit operation until the first instruction to be executed begins execution. Refer to *Section 65.5.9.6, Exiting Debug mode and interrupt blocking*. 0 Inactive (no action taken) 1 Execute instruction in IR

Table 2067. OCMD field descriptions (continued)

Bit	Name	Description
2	EX	Exit Command Bit 0 Remain in debug mode 1 Leave debug mode If the EX bit is set, the processor will leave the debug mode and resume normal operation until another debug request is generated. The Exit command is executed only if the Go command is issued, and the operation is a read/write to CPUSCR or a read/write to “No Register Selected”. Otherwise the EX bit is ignored. The processor will leave the debug mode after the TAP controller Update-DR state is entered. **Note:** If the DR bit in the OnCE control register is set or remains set, or if a bit in EDBSR0 is set and $EDBCR0_{EDM}$=1 (external debug mode is enabled), or if another debug request source is asserted, then the processor may return to the debug mode *without* execution of an instruction, even though the EX bit was set. **Note:** Asynchronous interrupts are blocked on a GO+Exit operation until the first instruction to be executed begins execution. Refer to *Section 65.5.9.6, Exiting Debug mode and interrupt blocking*.
3:9	RS	Register Select The Register Select bits define which register is source (destination) for the read (write) operation. *Table 2068* indicates the OnCE register addresses. Attempted writes to read-only registers are ignored.

Table 2068 indicates the OnCE register addresses.

Table 2068. OnCE register addressing

RS[0:6]	Register Selected
000 0000	Reserved
000 0001	Reserved
000 0010	JTAG ID (read-only)
000 0011–000 1111	Reserved
001 0000	CPU Scan Register (CPUSCR)
001 0001	No Register Selected (Bypass)
001 0010	OnCE Control Register (OCR)
001 0011	Reserved
001 0100–001 0111	Reserved
001 1000	Data Address Compare 3 (DAC3)
001 1001	Data Address Compare 4 (DAC4)
001 1010–001 1111	Reserved
010 0000	Instruction Address Compare 1 (IAC1)
010 0001	Instruction Address Compare 2 (IAC2)
010 0010	Instruction Address Compare 3 (IAC3)
010 0011	Instruction Address Compare 4 (IAC4)

Table 2068. OnCE register addressing (continued)

RS[0:6]	Register Selected
010 0100	Data Address Compare 1 (DAC1)
010 0101	Data Address Compare 2 (DAC2)
010 0110	Data Value Compare 1 (DVC1) — *all 64 bits of the DVC register are accessed
010 0111	Data Value Compare 2 (DVC2) — *all 64 bits of the DVC register are accessed
010 1000	Instruction Address Compare 5 (IAC5)
010 1001	Instruction Address Compare 6 (IAC6)
010 1010	Instruction Address Compare 7 (IAC7)
010 1011	Instruction Address Compare 8 (IAC8)
010 1100	Debug Data Effective Address (DDEAR)
010 1101	External Debug Data Effective Address (EDDEAR)
010 1110	External Debug Control Register 0 (EDBCR0)
010 1111	External Debug Status Register 0 (EDBSR0)
011 0000	Debug Status Register (DBSR)
011 0001	Debug Control Register 0 (DBCR0)
011 0010	Debug Control Register 1 (DBCR1)
011 0011	Debug Control Register 2 (DBCR2)
011 0100	Reserved (do not access)
011 0101	Debug Control Register 4 (DBCR4)
011 0110	Debug Control Register 5 (DBCR5)
011 0111	Debug Control Register 6 (DBCR6)
011 1000	Debug Control Register 7 (DBCR7)
011 1001	Debug Control Register 8 (DBCR8)
011 1010	Reserved (do not access)
011 1011	Reserved (do not access)
011 1100	External Debug Status Register MASK 0 (EDBSRMSK0)
011 1101	Debug Data Acquisition Message Register (DDAM)
011 1110	Debug Event Control (DEVENT)
011 1111	External Debug Resource Allocation Control 0 (EDBRAC0)
100 0000	Debug L1 Cache Control/Status 0 (DBL1CCSR0)
100 0001–110 1100	Reserved (do not access)
110 1101	MPU0 Control/Status 0 (MPU0CSR0)
110 1110	Performance Monitor Register Access
110 1111	Reserved for Shared Nexus Control Register Select
111 0000–111 1001	General Purpose register selects [0:9]
111 1010	Cache Debug Access Control Register (CDACNTL)

Table 2068. OnCE register addressing (continued)

RS[0:6]	Register Selected
111 1011	Cache Debug Access Data Register (CDADATA)
111 1100	Nexus3 Access
111 1101	LSRL Select (refer to Test Specification)
111 1110	Enable_OnCE(1)
111 1111	Bypass

1. Causes assertion of the j_en_once_regsel output.

The OnCE Decoder receives as input the 10-bit command from the OCMD, and status signals from the processor, and generates all the strobes required for reading and writing the selected OnCE registers.

Single-stepping of instructions is performed by placing the CPU in debug mode, scanning in appropriate information into the CPUSCR, and setting the Go bit (with the EX bit cleared) with the RS field indicating either the CPUSCR or No Register Selected. After executing a single instruction, the CPU will re-enter debug mode and await further commands. During single-stepping, exception conditions may occur if not properly masked by debug firmware (such as interrupts, machine checks, bus error conditions) and may prevent the desired instruction from being successfully executed. The OSR_{ERR} bit is set to indicate this condition. In these cases, values in the CPUSCR will correspond to the first instruction of the exception handler.

Additionally, the $EDBCR0_{EDM}$ bit is forced to '1' internally while single-stepping to prevent Debug events from generating Debug interrupts. Also, during a debug session, the DBSR register is frozen from updates due to debug events other than execution of a DNI-type instruction, regardless of $EDBCR0_{EDM}$. DBSR may still be modified during a debug session via a single-stepped **mtspr** instruction, or via OnCE access.

If the CPU is not currently in debug mode, go+exit and go+noexit commands are ignored, although for a go+exit command with "No Register Selected", the j_ocmd_go_exit output will be asserted.

65.5.6.3 OnCE Control Register (OCR)

The OnCE Control Register is a 32-bit register used to force the e200z4256 core into debug mode and to enable / disable sections of the OnCE control logic. It also provides control over the MPU during a debug session (refer to *Section 65.7, MPU operation during debug*). The control bits are read/write. These bits are only effective while OnCE is enabled (**jd_en_once** asserted). The OCR is shown in *Figure 2111*.




Figure 2111. OnCE Control Register (OCR)

Table 2069 provides bit definitions for the OnCE Control Register.

Table 2069. OCR field descriptions

Bit	Name	Description
0:7	—	Reserved
8	I_DMDIS	Instruction Side Debug MPU Disable Control Bit This bit may be used to control whether the MPU is enabled normally, or whether the MPU is disabled during a debug session for Instruction Accesses. When enabled, the MPU functions normally. When disabled, for Instruction Accesses, the I bit is taken from the OCR bit I_DI. The SX and UX access permission control bits are set to‘1’ to allow full access. When disabled, no MPU exceptions are generated for Instruction accesses. External access errors can still occur. MPU entries with DEBUG=1 are not affected by this control bit. 0 MPU not disabled for debug sessions 1 MPU disabled for debug sessions
9:10	—	Reserved
11	I_DVLE	Instruction Side Debug ‘VLE’ Attribute Bit This bit is used to provide the ‘VLE’ attribute bit to be used during a debug session. **Note:** This bit is ignored, since VLE is always enabled.
12	I_DI	Instruction Side Debug ‘I’ Attribute Bit This bit is used to provide the ‘I’ attribute bit to be used for Instruction accesses for Instruction accesses during a debug session.
13:15	—	Reserved
16	D_DMDIS	Data Side Debug MPU Disable Control Bit This bit may be used to control whether the MPU is enabled normally, or whether the MPU is disabled during a debug session for Data Accesses. When enabled, the MPU functions normally. When disabled, for Data Accesses, the MPU I and G bits are taken from the OCR bits D_DI and D_DG. The SR, SW, UR, and UW access permission control bits are set to‘1’ to allow full access. When disabled, no MPU exceptions are generated for Data accesses. External access errors can still occur. MPU entries with DEBUG=1 are not affected by this control bit. 0 MPU not disabled for debug sessions 1 MPU disabled for debug sessions
17:19	—	Reserved
20	D_DI	Data Side Debug ‘I’ Attribute Bit This bit is used to provide the ‘I’ attribute bit to be used for Data accesses during a debug session.
21	—	Reserved
22	D_DG	Data Side Debug ‘G’ Attribute Bit This bit is used to provide the ‘G’ attribute bit to be used for Data accesses during a debug session.
23:28	—	Reserved
29	WKUP	Wakeup Request Bit This control bit may be used to force the **p_wakeup** output signal to be asserted. This control function may be used by debug firmware to request that the chip-level clock controller restore the **m_clk** input to normal operation regardless of whether the CPU is in a low power state to ensure that debug resources may be properly accessed by external hardware through scan sequences.

Table 2069. OCR field descriptions (continued)

Bit	Name	Description
30	FDB	Force Breakpoint Debug Mode Bit This control bit is used to determine whether the processor is operating in breakpoint debug enable mode or not. The processor may be placed in breakpoint debug enable mode by setting this bit. In breakpoint debug enable mode, execution of the '**bkpt**' pseudo-instruction will cause the processor to enter debug mode, as if the **jd_de_b** input had been asserted. This bit is qualified with $EDBCR0_{EDM}$, which must be set for FDB to take effect. **Note:** This bit has no effect on **e_dnh** or **se_dnh** instruction operation.
31	DR	CPU Debug Request Control Bit This control bit is used to unconditionally request the CPU to enter Debug mode. The CPU will indicate that Debug mode has been entered via the data scanned out in the shift-IR state. 0 No Debug mode request 1 Unconditional Debug mode request When the DR bit is set, the processor will enter Debug mode at the next instruction boundary.

65.5.7 Access to debug resources

Resources contained in the OnCE Module that do not require the processor core to be halted for access may be accessed while the e200z4256 core is running, and will not interfere with processor execution. Accesses to other resources such as the CPUSCR require the e200z4256 core to be placed in debug mode to avoid synchronization hazards. Debug firmware may ensure that it is safe to access these resources by determining the state of the e200z4256 core prior to access. Note that a scan operation to update the CPUSCR is required prior to exiting debug mode if debug mode has been entered.

Some cases of write accesses other than accesses to the OnCE Command and Control registers, or the EDM bit of DBCR0 require **m_clk** to be running for proper operation. The OnCE control register provides a means of signaling this need to a system level clock control module via the OCR_{WKUP} control bit.

In addition, since the CPU may cause multiple bits of certain registers to change state, reads of certain registers while the CPU is running (such as DBSR) may not have consistent bit settings unless read twice with the same value indicated. In order to guarantee that the contents are consistent, the CPU should be placed into debug mode, or multiple reads should be performed until consistent values have been obtained on consecutive reads.

Table 2070 provides a list of access requirements for OnCE registers.

Table 2070. OnCE register access requirements

Register name	Access requirements					Notes
	Requires jd_en_once to be asserted	Requires EDBCR0 $_{EDM}$ = 1 for write access	Requires m_clk active for write access	Requires CPU to be halted for read access	Requires CPU to be halted for write access	
Enable_OnCE	N	N	N	N	—	
Bypass	N	N	N	N	N	
CPUSCR	Y	Y	Y	Y	Y	
DAC1–4	Y	Y	Y	N	*(1)	
DBCR0	Y	Y	Y	N	*(1)	*EDBCR0$_{EDM}$ access only requires **jd_en_once** asserted
DBCR1–8	Y	Y	Y	N	*(1)	
DEVENT	Y	Y	Y	N	*(1)	
EDBRAC0 (DBERC0)	Y	N	Y	N	*(1)	
DBSR	Y	Y	Y	N(2)	*(1)	
EDBCR0	Y	N	N	N	N	
EDBSR0	Y	N	Y	N	N	
EDBSRMSK0	Y	N	N	N	N	
IAC1–8	Y	Y	Y	N	*(1)	
JTAG ID	N	N	—	N	—	Read-only
MPU0CSR0	Y	N	Y	N	N	
OCR	Y	N	N	N	N	
OSR	Y	N	—	N	—	Read-only, accessed by scanning out IR while **jd_en_once** is asserted
Cache Debug Access Control (CDACNTL)	Y	N	Y	N	N	CPU gives lowest priority to a Cache access request when it is not debug halted
Cache Debug Access Data (CDADATA)	Y	N	Y	N	N	CPU gives lowest priority to a Cache access request when it is not debug halted
Nexus3-Access	Y	N	N	N	N	
PMR-Access	Y	N	N	N	N	
PMR Registers	Y	Y	Y	N	N	

Table 2070. OnCE register access requirements (continued)

Register name	Access requirements					Notes
	Requires jd_en_once to be asserted	Requires EDBCR0 EDM = 1 for write access	Requires m_clk active for write access	Requires CPU to be halted for read access	Requires CPU to be halted for write access	
External GPRs	Y	N	N	N	N	
LSRL Select	Y	N	—	—	—	System Test logic implementation determines LSRL functionality

1. Writes to these registers while the CPU is running may have unpredictable results due to the pipelined nature of operation, and the fact that updates are not synchronized to a particular clock, instruction, or bus cycle boundary, therefore it is strongly recommended to ensure the processor is first placed into debug mode before updates to these registers are performed.
2. Reads of these registers while the CPU is running may not give data that is self-consistent due to synchronization across clock domains.

65.5.8 Methods of entering Debug mode

The OnCE Status Register indicates that the CPU has entered the debug mode via the DEBUG status bit. The following sections describe how Debug mode is entered assuming the OnCE circuitry has been enabled. OnCE operation is enabled by the assertion of the **jd_en_once** input. Refer to *Section 65.5.5.1, OnCE Enable (jd_en_once)* for details.

65.5.8.1 External debug request during RESET

Holding the **jd_de_b** signal asserted during the assertion of **p_reset_b**, and continuing to hold it asserted following the negation of **p_reset_b** causes the e200z4256 core to enter Debug mode. After receiving an acknowledge via the OnCE Status Register DEBUG bit, the external command controller should negate the **jd_de_b** signal before sending the first command. Note that in this case the e200z4256 core does not execute an instruction before entering Debug mode, although the first instruction to be executed will be fetched prior to entering Debug mode in order to properly initialize the CPUSCR.

65.5.8.2 Debug request during RESET

Asserting a debug request by setting the DR bit in the OCR during the assertion of **p_reset_b** and then negating **p_reset_b** causes the chip to enter debug mode. In this case the CPU will fetch the first instruction of the reset exception handler in order to properly initialize the CPUSCR, but does not execute an instruction before entering debug mode.

65.5.8.3 Debug request during normal activity

Asserting a debug request by setting the DR bit in the OCR during normal chip activity causes the chip to finish the execution of the current instruction and then enter the debug mode. Note that in this case the chip completes the execution of the current instruction and stops after the newly fetched instruction enters the CPU instruction register. This process is the same for any newly fetched instruction including instructions fetched by the interrupt processing, or those that will be aborted by the interrupt processing.

65.5.8.4 Debug request during Waiting, Halted, or Stopped state

Asserting a debug request by setting the DR bit in the OCR when the chip is in the Waiting state (**p_waiting** asserted), Halted state (**p_halted** asserted) or Stopped state (**p_stopped** asserted) causes the CPU to exit the state and enter the debug mode once the CPU clock **m_clk** has been restored. Note that in this case, the CPU will negate the **p_waiting, p_halted** and **p_stopped** outputs. Once the debug session has ended, the CPU will return to the state it was in prior to entering debug mode.

To signal the chip-level clock generator to re-enable **m_clk**, the **p_wakeup** output will be asserted whenever the debug block is asserting a debug request to the CPU due to OCR_{DR} being set, or **jd_de_b** assertion, and will remain set from then until the debug session ends (**jd_debug_b** goes from asserted to negated). In addition, the status of the **jd_mclk_on** input (after synchronization to the **j_tclk** clock domain) may be sampled along with other status bits from the **j_tdo** output during the Shift_IR TAP controller state. This status may be used if necessary by external debug firmware to ensure proper scan sequences occur to registers in the **m_clk** clock domain.

65.5.8.5 Software request during normal activity

Upon executing a '**bkpt'** pseudo-instruction (for e200z4256, defined to be an all 0's instruction opcode) when the OCR register's (FDB) bit is set (debug mode enable control bit is true), and $EDBCR0_{EDM}$=1, the CPU enters the debug mode after the instruction following the '**bkpt'** pseudo-instruction has entered the instruction register.


65.5.8.6 Debug notify halt instructions

The **e_dnh** and **se_dnh** instructions allow software to transition the core from a running state to a debug halted state if enabled by $EDBCR0_{DNH_EN}$, and provide the external debugger with bits reserved in the instruction itself to pass additional information. Entry into debug mode is ***not*** conditioned on $EDBCR0_{EDM}$, allowing for debug of software debug handlers as well as other software. For e200z4256, when the CPU enters a debug halted state due to a **e_dnh** or **se_dnh** instruction, the instruction will be stored in the CPUSCR[IR] portion, and the CPUSCR[PC] value will point to the instruction. The external debugger should update the CPUSCR prior to exiting the debug halted state to point past the **e_dnh** or **se_dnh** instruction.

65.5.9 CPU Status and Control Scan Chain Register (CPUSCR)

A number of on-chip registers store the CPU pipeline status and are configured in a single scan chain for access by the OnCE controller. The CPUSCR register contains these processor resources, which are used to restore the pipeline and resume normal chip activity upon return from the debug mode, as well as a mechanism for the emulator software to access processor and memory contents. *Figure 2112* shows the block diagram of the pipeline information registers contained in the CPUSCR. Once debug mode has been entered, it is required to scan in and update this register prior to exiting debug mode.

Figure 2112. CPU Scan Chain Register (CPUSCR)



65.5.9.1 Instruction Register (IR)

The Instruction Register (IR) provides a mechanism for controlling the debug session by serving as a means for forcing in selected instructions, and then causing them to be executed in a controlled manner by the debug control block. The opcode of the next instruction to be executed when entering debug mode is contained in this register when the scan-out of this chain begins. This value should be saved for later restoration if continuation of the normal instruction stream is desired.

On scan-in, in preparation for exiting debug mode, this register is filled with an instruction opcode selected by debug control software. By selecting appropriate instructions and controlling the execution of those instructions, the results of execution may be used to examine or change memory locations and processor registers. The debug control module external to the processor core will control execution by providing a single-step capability. Once the debug session is complete and normal processing is to be resumed, this register may be loaded with the value originally scanned out.

65.5.9.2 Control State Register (CTL)

The Control State Register (CTL) is a 32-bit register that stores the value of certain internal CPU state variables before the debug mode is entered. This register is affected by the operations performed during the debug session and should normally be restored by the

external command controller when returning to normal mode. In addition to saved internal state variables, two of the bits are used by emulation firmware to control the debug process. In certain circumstances, emulation firmware must modify the content of this register as well as the PC and IR values in the CPUSCR before exiting debug mode. These cases are described below.




Figure 2113. Control State Register (CTL)

Table 2071. CTL field descriptions

Bit	Name	Description
0:9	*	Internal State Bits These control bits represent internal processor state and should be restored to their original value after a debug session is completed, that is, when a OnCE command is issued with the GO and EX bits set and not ignored. When performing instruction execution during a debug session. Refer to *Section 65.5.5.3: OnCE Debug output (jd_debug_b)*, which is not part of the normal program execution flow, these bits should be set to a 0.
10	IRSTAT14	IR Status Bit 14 This control bit indicates an MPU Instruction Address Compare event status for the IR. 0 No MPU Instruction Address Compare event occurred on the fetch of this instruction. 1 An MPU Instruction Address Compare event occurred on the fetch of this instruction.
11	IRSTAT13	IR Status Bit 13 This control bit indicates an Instruction Address Compare 8 event status for the IR. 0 No Instruction Address Compare 8 event occurred on the fetch of this instruction. 1 An Instruction Address Compare 8 event occurred on the fetch of this instruction.
12	IRSTAT12	IR Status Bit 12 This control bit indicates an Instruction Address Compare 7 event status for the IR. 0 No Instruction Address Compare 7 event occurred on the fetch of this instruction. 1 An Instruction Address Compare 7 event occurred on the fetch of this instruction.
13	IRSTAT11	IR Status Bit 11 This control bit indicates an Instruction Address Compare 6 event status for the IR. 0 No Instruction Address Compare 6 event occurred on the fetch of this instruction. 1 An Instruction Address Compare 6 event occurred on the fetch of this instruction.
14	IRSTAT10	IR Status Bit 10 This control bit indicates an Instruction Address Compare 5 event status for the IR. 0 No Instruction Address Compare 5 event occurred on the fetch of this instruction. 1 An Instruction Address Compare 5 event occurred on the fetch of this instruction.
15	WAITING	WAITING State Status This bit indicates whether the CPU was in the waiting state prior to entering debug mode. If set, the CPU was in the waiting state. Upon exiting a debug session, the value of this bit in the restored CPUSCR will determine whether the CPU re-enters the waiting state on a go+exit. 0 CPU was not in the waiting state when debug mode was entered 1 CPU was in the waiting state when debug mode was entered

Table 2071. CTL field descriptions (continued)

Bit	Name	Description
16:19	PCOFST	PC Offset Field This field indicates whether the value in the PC portion of the CPUSCR must be adjusted prior to exiting debug mode. Due to the pipelined nature of the CPU, the PC value must be backed up by emulation software in certain circumstances. The PCOFST field specifies the value to be subtracted from the original value of the PC. This adjusted PC value should be restored into the PC portion of the CPUSCR just prior to exiting debug mode with a go+exit. In the event the PCOFST is non-zero, the IR should be loaded with a nop instruction instead of the original IR value, other wise the original value of IR should be restored. (Refer to PCINV, which overrides this field). 0000 No correction required. 0001 Subtract 0x04 from PC. 0010 Subtract 0x08 from PC. 0011 Subtract 0x0C from PC. 0100 Subtract 0x10 from PC. 0101 Subtract 0x14 from PC. All other encodings are reserved
20	PCINV	PC and IR Invalid Status Bit This status bit indicates that the values in the IR and PC portions of the CPUSCR are invalid. Exiting debug mode with the saved values in the PC and IR will have unpredictable results. Debug firmware should initialize the PC and IR values in the CPUSCR with desired values prior to exiting debug mode if this bit was set when debug mode was initially entered. 0 No error condition exists. 1 Error condition exists. PC and IR are corrupted.
21	FFRA	Feed Forward RA Operand Bit This control bit causes the content of the WBBRlo to be used as the RA operand value (RS for logical, mtspr, mtdcr, cntlzw, and shift operations, RX for VLE se_ instructions, RT for e_{logical_op}2i type instructions, RB for evaddiw, evsubifw, and the value to use as the PC for calculating the LR update value for branch with link type instructions) of the first instruction to be executed following an update of the CPUSCR. For most LSP instructions using rA||rB as a 64-bit source operand, WBBRhi, lo is used to supply the 64-bit source value. This allows the debug firmware to update processor registers — initialize the WBBRlo with the desired value, set the FFRA bit, and execute a ori Rx,Rx,0 instruction to the desired register. Note: not all instructions support using the FFRA control. FFRA is mainly intended for use with the ori instruction to allow the debugger to write to a GPR. Support for other instructions is implementation-dependent. 0 No action. 1 Content of $WBBR_{lo}$ used as operand value.
22	IRSTAT0	IR Status Bit 0 This control bit indicates a TEA status for the IR. 0 No TEA occurred on the fetch of this instruction. 1 TEA occurred on the fetch of this instruction.
23	IRSTAT1	IR Status Bit 1 This control bit is reserved.

Table 2071. CTL field descriptions (continued)

Bit	Name	Description
24	IRSTAT2	IR Status Bit 2 This control bit indicates an Instruction Address Compare 1 event status for the IR. 0 No Instruction Address Compare event 1 occurred on the fetch of this instruction. 1 An Instruction Address Compare event 1 occurred on the fetch of this instruction.
25	IRSTAT3	IR Status Bit 3 This control bit indicates an Instruction Address Compare 2 event status for the IR. 0 No Instruction Address Compare 2 event occurred on the fetch of this instruction. 1 An Instruction Address Compare 2 event occurred on the fetch of this instruction.
26	IRSTAT4	IR Status Bit 4 This control bit indicates an Instruction Address Compare 3 event status for the IR. 0 No Instruction Address Compare event 3 occurred on the fetch of this instruction. 1 An Instruction Address Compare event 3 occurred on the fetch of this instruction.
27	IRSTAT5	IR Status Bit 5 This control bit indicates an Instruction Address Compare 4 event status for the IR. 0 No Instruction Address Compare 4 event occurred on the fetch of this instruction. 1 An Instruction Address Compare 4 event occurred on the fetch of this instruction.
28	IRSTAT6	IR Status Bit 6 This control bit indicates a Parity Error status for the IR. 0 No Parity Error occurred on the fetch of this instruction. 1 Parity Error occurred on the fetch of this instruction from the I-Cache or the IMEM.
29	IRSTAT7	IR Status Bit 7 This control bit indicates a Precise External Termination Error status for the IR. 0 No Precise External Termination Error occurred on the fetch of this instruction. 1 A Precise External Termination Error occurred on the fetch of this instruction.
30	IRSTAT8	IR Status Bit 8 This control bit indicates the PowerISA VLE status for the IR. 0 IR contains a BookE instruction. (unused encoding) 1 IR contains a PowerISA VLE instruction, aligned in the Most Significant Portion of IR if 16-bit. **Note:** This bit should not be modified by the debugger, otherwise the resulting operation is boundedly undefined. It should always indicate VLE (=1).
31	IRSTAT9	IR Status Bit 9 This control bit is reserved.

Emulation firmware should modify the content of the CTL, PC, and IR values in the CPUSCR during execution of debug related instructions as well as just prior to exiting debug with a go+exit command. During the debug session, the CTL register should be written with the FFRA bit set as appropriate, and all other bit set to ‘0’, and the IR set to the value of the desired instruction to be executed. IRStat8 will be used to determine the type of instruction present in the IR.

Just prior to exiting debug mode with a go+exit, the PCINV status bit that was originally present when debug mode was first entered should be tested, and if set, the PC and IR initialized for performing whatever recovery sequence is appropriate for a faulted exception vector fetch. If the PCINV bit is cleared, then the PCOFST bits should be examined to determine whether the PC value must be adjusted. Due to the pipelined nature of the CPU,

the PC value must be backed up by emulation software in certain circumstances. The PCOFST field specifies the value to be subtracted from the original value of the PC. This adjusted PC value should be restored in to the PC portion of the CPUSCR just prior to exiting debug mode with a go+exit. In the event the PCOFST is non-zero, the IR should be loaded with a nop instruction (such as **ori r0,r0,0**) instead of the original IR value, otherwise the original value of IR should be restored. Note that when a correction is made to the PC value, it will generally point to the last completed instruction, although that instruction will not be re-executed. The nop instruction is executed instead, and instruction fetch and execution will resume at location PC + 4. IRStat8 will be used to determine the type of instruction present in the IR, thus should be cleared in this case. Note that debug events that may occur on the nop (ICMP) will be generated if enabled.

For the CTL register, the internal state bits should be restored to their original value. The IRStatus bits should be set to '0's if the PC was adjusted. If no PC adjustment was performed, emulation firmware should determine whether other IRStat flags should be set to '0' to avoid re-entry into debug mode for an instruction breakpoint request. Upon exiting debug mode with go+exit, if one of these bits is set, debug mode will be reentered prior to any further instruction execution.

65.5.9.3 Program Counter (PC) register

The PC is a 32-bit register that stores the value of the program counter that was present when the chip entered the debug mode. It is affected by the operations performed during the debug mode and must be restored by the external command controller when the CPU returns to normal mode. PC normally points to the instruction contained in the IR portion of CPUSCR. If debug firmware wishes to redirect program flow to an arbitrary location, the PC and IR should be initialized to correspond to the first instruction to be executed upon resumption of normal processing. Alternatively, the IR may be set to a nop and the PC set to point to the location prior to the location at which it is desired to redirect flow to. On exiting debug mode, the nop will be executed, and instruction fetch and execution will resume at PC+4.

65.5.9.4 Write-Back Bus Register ($WBBR_{low}$, $WBBR_{high}$)

WBBR is used as a means of passing operand information between the CPU and the external command controller. Whenever the external command controller needs to read the contents of a register or memory location, it will force the chip to execute an instruction that brings that information to WBBR. $WBBR_{low}$ holds the 32-bit result of most instructions including load data returned for a load or load with update instruction. $WBBR_{high}$ holds the updated effective address calculated by a load with update instruction. It is undefined for other instructions.

As an example, to read the 32 bits of processor register **r1**, an **ori r1,r1,0** instruction is executed, and the result value of the instruction will be latched into $WBBR_{low}$. The contents of $WBBR_{low}$ can then be delivered serially to the external command controller. To update a processor resource, this register is initialized with a data value to be written, and an **ori** instruction is executed, which uses this value as a substitute data value. The Control State register FFRA bit forces the value of the $WBBR_{low}$ to be substituted for the normal RS source value of the **ori** instruction, thus allowing updates to processor registers to be performed. (Refer to *Section 65.5.9.2, Control State Register (CTL)* for more detail on the CTL_{FFRA} bit.)

$WBBR_{low}$ and $WBBR_{high}$ are generally undefined on instructions that do not writeback a result, and due to control issues are not defined on **lmw** or branch instructions as well.

65.5.9.5 Machine State Register (MSR)

The MSR is a 32-bit register used to read/write the Machine State Register. Whenever the external command controller needs to save or modify the contents of the Machine State Register, this register is used. This register is affected by the operations performed during the debug mode and must be restored by the external command controller when returning to normal mode.

65.5.9.6 Exiting Debug mode and interrupt blocking

When exiting debug mode with a Go+Exit, “asynchronous” interrupts are blocked until the first instruction to be executed begins execution. This includes External and Critical input, NMI, and machine check interrupts. Asynchronous debug interrupts are not blocked however, and the CPU will reenter debug mode without executing an instruction following Go+Exit, although it may fetch an instruction and discard it. Exceptions due to an illegal instruction or error flags set within the CPUSCR CTL register are not blocked, since they apply to the instruction in the CPUSCR IR.

65.5.10 Reserved registers (Reserved)

The reserved registers are used to control various test control logic. These registers are not intended for customer use. To preclude device or system damage, or both, these registers should not be accessed.

65.6 Watchpoint support

e200z4256 supports the generation and signalling of watchpoints when operating in internal debug mode ($DBCR0_{IDM}$=1) or in external debug mode ($EDBCR0_{EDM}$=1). Watchpoints are indicated with a dedicated set of interface signals. The **jd_watchpt[0:31]** output signals are used to indicate that a watchpoint has occurred. Certain watchpoints however (DEVENT-based, DTC-based, and Performance Monitor watchpoints) are not qualified with $EDBCR0_{EDM}$ or $DBCR0_{IDM}$.

Each debug address compare function (IAC1–8, DAC1–4), as well as other event types are capable of triggering a watchpoint output. The DBCRx control fields are used to configure watchpoints, regardless of whether events are enabled in DBCR0. Watchpoints may occur whenever an associated event would have been posted in the Debug Status Register if enabled. No explicit enable bits are provided for watchpoints; they are always enabled by definition, although the data address compare watchpoints may be controlled for read and write accesses via configuration fields in DBCR4, 7, and 9. During a debug session, debug events (other than PMI, DEVT1 and DEVT2) with a corresponding DBSR bit are blocked from asserting a watchpoint. The Performance Monitor, DEVNT-based and DTC-based watchpoints are not blocked during a debug session. If not desired, for address-based events the base address values for these events may be programmed to an unused system address. MSR_{DE} has no effect on watchpoint generation.

External logic may monitor the assertion of these signals for debugging or triggering purposes. Watchpoints are signaled in the clock cycle following the occurrence of the actual event. The Nexus3 module also monitors assertion of a portion of these output signals (**jd_watchpt[0:31])** for various development control purposes (refer to the “Watchpoint Trace Messaging” section in the Core (e200z420n3) Nexus 3 Module chapter).

Note that these signals are **m_clk** domain signals, not **j_tclk** domain signals.

Table 2072 shows the **jd_watchpt[0:31]** output signal assignments to various debug events.

Table 2072. Watchpoint output signal assignments

Signal Name	Type	Description
jd_watchpt[0]	IAC1	Instruction Address Compare 1 watchpoint Asserted whenever an IAC1 compare occurs regardless of being enabled to set DBSR status
jd_watchpt[1]	IAC2	Instruction Address Compare 2 watchpoint Asserted whenever an IAC2 compare occurs regardless of being enabled to set DBSR status
jd_watchpt[2]	IAC3	Instruction Address Compare 3 watchpoint Asserted whenever an IAC3 compare occurs regardless of being enabled to set DBSR status
jd_watchpt[3]	IAC4	Instruction Address Compare 4 watchpoint Asserted whenever an IAC4 compare occurs regardless of being enabled to set DBSR status
jd_watchpt[4]	DAC1	Data Address Compare 1 watchpoint Asserted whenever a DAC1 compare occurs regardless of being enabled to set DBSR status, based on $DBCR4_{DAC1CFG}$ settings
jd_watchpt[5]	DAC2	Data Address Compare 2 watchpoint Asserted whenever a DAC2 compare occurs regardless of being enabled to set DBSR status, based on $DBCR4_{DAC2CFG}$ settings
jd_watchpt[6]	DAC3	Data Address Compare 3 watchpoint Asserted whenever a DAC3 compare occurs regardless of being enabled to set DBSR status, based on $DBCR7_{DAC3CFG}$ settings
jd_watchpt[7]	DAC4	Data Address Compare 4 watchpoint Asserted whenever a DAC4 compare occurs regardless of being enabled to set DBSR status, based on $DBCR7_{DAC4CFG}$ settings
jd_watchpt[8]	IAC5	Instruction Address Compare 5 watchpoint Asserted whenever an IAC5 compare occurs regardless of being enabled to set DBSR status
jd_watchpt[9]	IAC6	Instruction Address Compare 6 watchpoint Asserted whenever an IAC6 compare occurs regardless of being enabled to set DBSR status
jd_watchpt[10]	DEVT1	Debug Event Input 1 watchpoint Asserted whenever a DEVT1 debug event occurs regardless of being enabled to set DBSR status
jd_watchpt[11]	DEVT2	Debug Event Input 2 watchpoint Asserted whenever a DEVT2 debug event occurs regardless of being enabled to set DBSR status
jd_watchpt[12]	DEVNT0	Debug Event Output 0 watchpoint Asserted whenever a ‘1’ is written to the bit of the DEVNT field of the DEVENT debug register corresponding to jd_watchpt[12]

Table 2072. Watchpoint output signal assignments (continued)

Signal Name	Type	Description
jd_watchpt[13]	DEVNT1	Debug Event Output 1 watchpoint Asserted whenever a '1' is written to the bit of the DEVNT field of the DEVENT debug register corresponding to jd_watchpt[13]
jd_watchpt[14]	IAC7	Instruction Address Compare 7 watchpoint Asserted whenever an IAC7 compare occurs regardless of being enabled to set DBSR status
jd_watchpt[15]	IAC8	Instruction Address Compare 8 watchpoint Asserted whenever an IAC8 compare occurs regardless of being enabled to set DBSR status
jd_watchpt[16]	IRPT	Interrupt watchpoint Asserted whenever an IRPT debug event occurs regardless of being enabled to set DBSR status
jd_watchpt[17]	RET	Return watchpoint Asserted whenever a RET debug event occurs regardless of being enabled to set DBSR status
jd_watchpt[18]	CIRPT	Critical Interrupt watchpoint Asserted whenever a CIRPT debug event occurs regardless of being enabled to set DBSR status
jd_watchpt[19]	CRET	Critical Return watchpoint Asserted whenever a CRET debug event occurs regardless of being enabled to set DBSR status
jd_watchpt[20]	DEVNT2	Debug Event Output 2 watchpoint Asserted whenever a '1' is written to the bit of the DEVNT field of the DEVENT debug register corresponding to jd_watchpt[20]
jd_watchpt[21]	DEVNT3	Debug Event Output 3 watchpoint Asserted whenever a '1' is written to the bit of the DEVNT field of the DEVENT debug register corresponding to jd_watchpt[21]
jd_watchpt[22]	PMEVENT	Performance Monitor Event input watchpoint Asserted whenever **p_pm_event** transitions from a '0' to a '1' while **m_clk** is running
jd_watchpt[23]	PMC0	Performance Monitor Counter 0 watchpoint Asserted whenever PMC0 triggers an event based on $PMLCa0_{PMP}$
jd_watchpt[24]	PMC1	Performance Monitor Counter 1 watchpoint Asserted whenever PMC1 triggers an event based on $PMLCa1_{PMP}$
jd_watchpt[25]	PMC2	Performance Monitor Counter 2 watchpoint Asserted whenever PMC2 triggers an event based on $PMLCa2_{PMP}$
jd_watchpt[26]	PMC3	Performance Monitor Counter 3 watchpoint Asserted whenever PMC3 triggers an event based on $PMLCa3_{PMP}$
jd_watchpt[27]	MPU	Memory Protection Unit watchpoint Asserted whenever a the MPU generates a debug event based on region descriptor matches with DEBUG control enabled.

Table 2072. Watchpoint output signal assignments (continued)

Signal Name	Type	Description
jd_watchpt[28]	TRAP	TRAP watchpoint Asserted whenever an TRAP debug event occurs regardless of being enabled to set DBSR status
jd_watchpt[29]	DTC1	Data Trace Control Range 1 watchpoint Asserted whenever an access meets the conditions for DTC Range 1
jd_watchpt[30]	DTC2	Data Trace Control Range 2 watchpoint Asserted whenever an access meets the conditions for DTC Range 2
jd_watchpt[31]	DTC3	Data Trace Control Range 3 watchpoint Asserted whenever an access meets the conditions for DTC Range 3

65.7 MPU operation during debug

A debug session begins when the CPU initially enters debug mode, and ends when a OnCE command with GO+EXIT is executed, releasing the CPU for normal operation. If desired during a debug session, the debug firmware may substitute default values obtained from the OnCE Control Register for Access Attribute (I, G) bits. Refer to the bit definitions in the OCR *Section 65.5.6.3, OnCE Control Register (OCR)* for more detail.

Normal operation of the MPU may be modified during a ‘debug session’ via the OnCE Control Register (OCR). A debug session begins when the CPU initially enters debug mode, and ends when a OnCE command with GO+EXIT is executed, releasing the CPU for normal operation. If desired during a debug session, the debug firmware may disable the MPU protection mechanism and may substitute default values for the Access Protection (UX, UR, UW, SX, SR, SW) bits, and values obtained from the OnCE Control Register for Memory Attributes (I, G) bits normally provided by a matching MPU entry.

When disabled during a debug session, no MPU-related storage interrupt conditions will occur. If the debugger desires to use the normal protection mechanism, the MPU may be left enabled in the OnCE OCR, and normal protections provided by the MPU (including the possibility of a storage interrupt) will remain in effect.

The OCR control bits are used when debug mode is entered. Refer to the bit definitions in the OCR (*Section 65.5.6.3, OnCE Control Register (OCR)* for more detail. When the MPU is disabled for instruction accesses (OCR_{I_DMDIS}) or for data accesses (OCR_{D_DMDIS}), substituted access attribute bits will control operation on respective accesses initiated during debug.

65.8 Cache array access during debug

The cache arrays may be read and written during debug mode via the CDACNTL and CDADATA debug registers.

65.9 Basic steps for enabling, using, and exiting External Debug mode

The following steps show one possible scenario for a debugger wishing to use the external debug facilities. *This simplified flow is intended to illustrate basic operations, but does not cover all potential methods in depth.*

Enabling External Debug mode and initializing debug registers:

- The debugger should ensure that the **jd_en_once** control signal is asserted in order to enable OnCE operation.
- Select the OCR and write a value to it in which OCR_{DR}, OCR_{WKUP}, are set to '1'. The tap controller must step through the proper states as outlined earlier. This step will place the CPU in a debug state in which it is halted and awaiting single-step commands or a release to normal mode
- Scan out the value of the OSR to determine that the CPU clock is running and the CPU has entered the Debug state. This can be done in conjunction with a Read of the CPUSCR. The OSR is shifted out during the Shift_IR state. The CPUSCR will be shifted out during the Shift_DR state. The debugger should save the scanned-out value of CPUSCR for later restoration.
- Select the DBCR0 register and update it with the $EDBCR0_{EDM}$ bit set.
- Clear the DBSR status bits.
- Write appropriate values to the DBCR0–8, IAC, and DAC registers. Note that the initial write to DBCR0 will only affect the EDM bit, so the remaining portion of the register must now be initialized, keeping the EDM bit set.

At this point the system is ready to commence debug operations. Depending on the desired operation, different steps must occur.

- Optionally, ensure that the values entered into the MSR portion of the CPUSCR during the following steps cause interrupt to be disabled (clearing MSR_{EE} and MSR_{CE}). This will ensure that external interrupt sources do not cause single-step errors.

To single-step the CPU:

- debugger scans in either a new or a previously saved value of the CPUSCR (with appropriate modification of the PC and IR as described in *Section 65.5.9.2, Control State Register (CTL)*), with a Go+Noexit OnCE Command value.
- The debugger scans out the OSR with "no-register selected", Go cleared, and determines that the PCU has reentered the Debug state and that no ERR condition occurred.

To return the CPU to normal operation (without disabling external debug mode)

- The OCR_{DR} control bit should be cleared, leaving the OCR_{WKUP} bit set.
- The debugger restores the CPUSCR with a previously saved value of the CPUSCR (with appropriate modification of the PC and IR as described in *Section 65.5.9.2, Control State Register (CTL)*), with a Go+Exit OnCE Command value.
- The OCR_{WKUP} bit may then be cleared.

To exit External Debug mode

- The debugger should place the CPU in the debug state via the OCR_{DR} with OCR_{WKUP} asserted, scanning out and saving the CPUSCR.
- The debugger should write the DBCR0–8 registers as needed, likely clearing every enable except the $EDBCR0_{EDM}$ bit.
- The debugger should write the DBSR to a cleared state.
- The debugger should rewrite the DBCR0 with all bits including EDM cleared.
- The debugger should clear the OCR_{DR} bit.
- The debugger restores the CPUSCR with the previously saved value of the CPUSCR (with appropriate modification of the PC and IR as described in *Section 65.5.9.2, Control State Register (CTL)*), with a Go+Exit OnCE Command value.
- The OCR_{WKUP} bit may then be cleared.

Note: These steps are meant by way of examples, and are not meant to be an exact template for debugger operation.

66 Debug and Calibration Interface (DCI)

66.1 Introduction

The Debug and Calibration Interface (DCI) module provides debug and calibration features for the MCU. It includes a standard 1149.1/1149.7 compatible JTAG interface which is used to connect with an external JTAG tool using a low frequency clock interface.

It also features a software based debug mode which can be controlled by the MCU without using an external tool. Additionally, the DCI provides features for debug control using break-points and synchronous restart of the cores. This chapter describes the DCI features for the Production device (PD) only.

66.1.1 Features

The DCI features are the following:

- Debug mode enable control for connected tool or software
- 1149.1 and 1149.7 controllers
- Debug break and cross-triggering control
- Synchronous restart control for all CPUs when exiting debug mode
- Tool hot plug capability
- Security access control
- Debug reset control

66.1.2 Overview

The DCI can take the following different inputs for its JTAG signals:

- P.JTAG—JTAG signals coming from the Production device JTAG pads. This is the standard 5-pin JTAG interface and is the default operating mode.
- M.JTAG—JTAG signals generated by JTAGM module using software debug mode.
  - In software debug mode, there is no tool, and debug software running on the MCU generates the JTAG packets and writes them to JTAGM using special debug registers in the JTAGM module.

By default the DCI operates in standard 5-pin JTAG mode (IEEE 1149.1). It can be configured in 3-pin reduced pin JTAG mode (IEEE 1149.7) after starting from standard 5-pin JTAG mode.

When reduced pin JTAG mode (IEEE 1149.7) is configured TMSC pin is configured in bidirectional mode during operation.

The DCI also provides a centralized break control for system IPs and cores, which can be controlled by an external tool as well as the internal debug peripherals such as SPU. The DCI also provides the Event Out ($\overline{\text{EVTO}}$) signal to the debug tool in case of the occurrence of any internal debug event.

Figure 2114 shows the DCI block diagram.

Figure 2114. DCI block diagram





Figure 2115 shows the DCI configuration for the standard production package.

Figure 2115. DCI in a standard configuration



66.1.3 Operating modes

Selection between various JTAG sources is done using a JTAGM register bit, JTAGM_MCR[DTM]. The JTAGM bit, JTAGM_MCR[DTM], is programmable via memory-mapped registers. JTAGM is selected as a JTAG source when JTAGM_MCR[DTM] is set.

Table 2073 shows a summary of the configuration options.

Table 2073. DCI JTAG source selection

JTAGM_MCR[DTM]	DCI Source	JCOMP
0	P.JTAG (Standard JTAG)	Asserted
1	M.JTAG (Software)	Negated

The reset signal to the DCI block consists of the following:

- Power-on reset, Low/High voltage detection on IO/Core supplies
- JCOMP reset

The DCI puts the JTAGC TAP in reset when either power-on/low-voltage-detect reset is asserted or JCOMP is negated.

The M.JTAG provides an alternate interface to the debug logic.

When no debug tool is connected, device power-on reset puts the DCI in standard 5-pin JTAG mode. This configures the TDO pin in output mode with the reset value (1'b0). There is no change in port values if no debug tool is connected.

Table 2074 contains the operating mode descriptions.

Table 2074. DCI operating modes

Mode	Description
DCI_JTAG	JTAG mode. This is the default state after power-on reset. In this mode the DCI is in JTAG mode (controlled with P.JTAG) and is controlled by an external JTAG tool.
DCI_SW_DBG	Software Debug State. This state is achieved when no tool is present and software sets the JTAGM_MCR[DTM] bit. The DCI is then controlled using M.JTAG signals.

66.1.3.1 Software enabled debug and calibration mode

Apart from the JTAG sources, such as a JTAG-based tool, it is possible to generate JTAG sequences through software programming using JTAGM IP.

To support a software debug session via a CAN or SPI link, the software can enable debug and calibration mode via an memory-mapped register. It is done first by setting a control bit in the JTAGM (JTAGM_MCR[DTM]). For more details, refer to the JTAGM documentation. When enabled, the DCI is configured to receive M.JTAG signals which are driven by JTAGM registers accessible through software. Software can control all DCI features like any other JTAG source.

After a system reset, the JTAGM_MCR[DTM] bit is reset and the JCOMP pad is pulled-low, thus keeping the DCI in the reset state. Therefore, software is required to first change to a non-secured mode. Then it can program the JTAGM_MCR[DTM] bit, to select M.JTAG as the source inside the DCI, and then set the JTAGM_MCR[jtagm_JCOMP] bit present in the JTAGM, which takes all debug modules out of reset.

When MCR[jtagm_JCOMP] is programmed to 0, the JTAGC block reset is asserted, thus putting the debug and calibration logic in reset state. This bit is used during software based debug to initialize the debug and calibration logic.

Software based debug is not possible when a tool is connected. The presence of the tool is determined using the rising edge of the JCOMP pad to set an internal flag which, when set, disables the selection of JTAGM as a JTAG source.

Note: It is recommended to utilize either hardware based debug (JTAG) or software based debug. If only one of the debug method is used, all three connection methods (connect and reset target, connect and break application, connect and keep application running) are supported.

If both debug methods are used simultaneously, then an external tool may arbitrarily connect when the SoC has already been halted using the software debug mode. In this case, two consecutive assertions of external JCOMP are necessary to allow the external tool to take control of debug session.

66.1.3.2 Nexus reset control

The JCOMP input that is used as the primary reset signal for the DCI is also used by the DCI to generate a single-bit reset signal for other Nexus blocks. It is used to reset all debug

functions without affecting any system level functions. The DCI provides the reset signal for all Nexus blocks. This reset is controlled using the following signals:

- Power-on reset/Low voltage detect
- JCOMP
- SoC Debug_Enable signal
- System PLL is out of lock state and not bypassed

Asserting power-on reset, negating JCOMP, or negating the Debug_Enable signal, results in asynchronous entry into reset state. Following negation of power-on reset, the Nexus reset signal remains asserted until the system clock achieves lock or in bypass mode, as indicated by the system clock lock status signal, and Debug_Enable is asserted and JCOMP is asserted. Any subsequent loss of PLL lock does not generate a Nexus reset. This reset signal is unaffected by other sources of reset. If Debug_Enable is de-asserted by the SoC security modules, then the DCI holds the debug and trace logic in reset. The Debug_Enable signal is generated by security logic after functional or destructive reset based on the device censored mode, the PASS_LOCK3[DBL] control, and the device life cycle. If the Debug_Enable signal is asserted by the security logic, it is possible to trace through functional resets

The following table shows how the Nexus reset is asserted/negated based on various signals.

Table 2075. Nexus reset truth table

POR	JCOMP	Debug_Enable	PLL lock	Nexus reset
Assert	X	X	X	Assert
X	Negate	X	X	Assert
X	X	Disable	X	Assert
X	X	X	Unlocked	Assert
Negate	Assert	Enable	Locked	Negate

66.1.3.3 SWT control

The DCI is also used to enable or disable the Software Watchdog Timer (SWT). The DCI provides a single bit SWT enable signal which is used to control all SWTs in the MCU. For this, the $\overline{\text{EVTI}}$[0] pin is used. If the $\overline{\text{EVTI}}$[0] pin remains high when the tool asserts JCOMP, then the SWT is enabled. But if the tool drives the $\overline{\text{EVTI}}$[0] pin low before asserting JCOMP pin, then the SWT is disabled. By default the SWT is enabled and a tool has an option to enable/disable the SWT using the $\overline{\text{EVTI}}$[0] pin.

Please note that debugger should check the SWT counter to confirm if SWT has actually stopped or not, otherwise repeat the sequence mentioned above to disable the SWT.

66.1.3.4 Break control

The DCI provides central break control among the CPUs and non-CPU debug modules such as DMA, Watchdog and other peripherals.


There are various different input sources that provide debug requests:

- $\overline{\text{EVTI}}$[0] signal from EVTI pad
- $\overline{\text{EVTI}}$[1:0] signals from JTAGM
- $\overline{\text{EVTI}}$[1:0] signals from the Sequence Processing Unit (SPU)

The DCI generates following debug request signals:

- Debug Request signal to be used for all non-CPU peripherals
- External Debug Request to be used to request external debug event to processor cores
- OnCE Debug Request to be used to request OnCE debug event to processor cores
- All break control requests are issued simultaneously to CPUs and peripherals, then synchronized to each clock domain

Figure 2116. DCI debug control mechanism



The various sources of $\overline{\text{EVTI}}$ inputs are synchronized and logically ANDed in the DCI to generate the following:

- debug requests for each processor core
- external debug requests for each processor core
- debug request for all non-CPU peripherals


The $\overline{\text{EVTI}}$[0] from the EVTI pads, SPU and JTAGM are used to generate debug requests for non-CPU peripherals and for processor cores through the external debug request signal. The $\overline{\text{EVTI}}$[1] from the SPU and JTAGM, is also used to generate debug requests for non-CPU peripherals and it generates debug requests to processor cores through the OnCE debug request signal.

The external debug request to processor core is asserted as a single cycle pulse and is synchronized on the respective core clock. The OnCE debug request is negated when the acknowledge signal from the Cores is asserted. The CPU(s) remain in the debug state until GO+EX command is executed for that CPU. Exiting a CPU out of debug state by executing GO+EX command does not take other CPUs out of debug state. The peripheral debug request is negated when the processor core(s) execute GO+EXIT command. The $\overline{\text{EVTI}}$[0] signal coming from the pad is enabled for debug control using DCI_CR[4] bit.

In order to selectively enable/disable debug requests to system peripherals, the respective debug enable bit inside the peripheral should be used.

Figure 2117 shows the timing sequence.

Figure 2117. DCI debug signal generation



66.1.3.5 Cross-triggering control

Many of the blocks in the device, including the Nexus trace blocks and more sophisticated peripherals, have debug features that allow them to request device-wide breaks to enter debug mode. Many blocks can be programmed to halt operation upon debug mode entry or ignore it and continue normal operation. All debug mode entry requests are input to the DCI, ORed together and the result is used to produce the debug requests to the CPUs and non-CPU peripherals.

The cross-triggering feature is implemented through selectively enabling debug control bits in the respective modules. Processor cores (enabled using DBCR0[DEVT1] bit) and non-core peripherals can be programmed to halt operation through their respective control bits. Cross-triggering provides a selective feature to put modules in debug mode upon receiving halt request signals from Nexus modules.

66.1.3.6 Synchronous restart control


The DCI implements a synchronous restart control feature to synchronously restart all debug peripherals (CPU and non-CPU peripherals which are put in debug state). This is accomplished with the following steps:

1. The tool sequentially scans into CPUSCR for each processor core to restore the proper processor state.
2. The tool scans into the Production device tap controller the AUX_PARALLEL instruction, which then selects all processor core tap controllers in parallel.
3. To synchronously exit any combination of processor cores from debug mode, the tool simultaneously scans into all processor core tap instruction registers (OCMD) the 10-bit sequence 0x180 (that is set GO and EX, clear RS[0:6]).
4. If a processor core is out of debug mode, it sets a flag OnCE GO+EXIT.
5. When the OR of the processor core OnCE GO+EXIT signals is asserted, then all other selected non-processor cores and peripherals in debug would also be synchronously exited from debug mode. It is done by negating peripheral debug request signal.

66.1.3.7 EVTO management


The EVTO management block diagram is presented in *Figure 2118*.

Figure 2118. DCI EVTO management



The DCI module controls distribution of the EVTO output from all Nexus Clients including the cores that produce EVTO[0] signals. The DCI uses a high frequency clock to sample EVTO signal coming from all modules which might generate EVTO outputs at their own clock frequency. After receiving a single clock period of asserted EVTO[0] signals from any Nexus client, the DCI immediately asserts EVTO[0] outputs and stretches it for a minimum of one output clock period for the output to the tool (*Figure 2119*). The DCI also generates EVTO output in other device clock domains so that other Nexus clients can receive EVTO input without the need of any synchronization. EVTO function is active as long as the DCI is not in reset.

Figure 2119. DCI EVTO timing diagram



66.1.3.8 Reset control

The DCI includes control bits to allow a connected tool to force a reset of the connected device. The description is as follows:

- Force functional reset—This reset is generated by programming the DCI_CR[FPD_FUNC] bit. When set, it forces functional reset. This bit has to be reset by the tool to negate the reset signal.
- Force POR or destructive reset—This reset is generated by programming DCI_CR[FPD_DEST] bit. When set it forces destructive reset. This bit has to be reset by the tool to negate the reset signal.

These reset signals are directly connected to the respective DCI_CR bits. The DCI does not reset the DCI_CR bits after generation of the respective reset signals. The tool must specifically reset the appropriate DCI_CR bits to remove the reset signals. These reset

control bits can be set/reset through JTAG programming, and only reset through JCOMP assertion or Power-on-reset.

66.1.3.9 Security

The SoC security logic provides a Debug_Enable signal to the DCI. The DCI uses the Debug_Enable signal as a control input to generate debug module reset. When debug disable is requested, the DCI keeps all debug blocks in the reset state. This is a protection mode used to disable debug accesses to the peripheral when the device is in a secured state.

66.2 External signal description

The JTAGC module used inside DCI module defines the interface with external signals. It consists of five signals (TMS/TDI/TDO/TCK/JCOMP) that connect to off chip development tools and allow access to test support functions. For more details for JTAG signals, refer to JTAGC documentation.

66.3 Register description

The DCI module contains one registers, DCI_CR, which is present inside the JTAGC module. This register is only controlled using the JTAGC TAP and no memory-mapped registers are present.

66.3.1 DCI control register (DCI_CR)

The DCI_CR is a 32-bit data register. This register is programmed using JTAG shift with the corresponding enable instruction described in the JTAGC chapter. *Figure 2120* shows the format of the DCI_CR.




Figure 2120. DCI control register (DCI_CR)




Figure 2120. DCI control register (DCI_CR) (continued)

The DCI_CR is described in *Table 2076*.

Table 2076. DCI_CR field descriptions

Field	Description
9 FPD_FUNC	Force Functional reset 0 Do not force functional reset 1 Force functional reset
8 FPD_DEST	Force Destructive reset 0 Do not force destructive reset 1 Force destructive reset
4 EVTI0_PAD_EN	$\overline{\text{EVTI}}$[0] feature enable 0 $\overline{\text{EVTI}}$[0] disabled (default) 1 $\overline{\text{EVTI}}$[0] enabled
2 EVTO0_PAD_EN	Output enable for $\overline{\text{EVTO}}$[0] pad 0 $\overline{\text{EVTO}}$[0] pad output not enabled (default) 1 $\overline{\text{EVTO}}$[0] pad output enabled

67 JTAG Controller (JTAGC)


67.1 Introduction

The JTAGC block provides the means to test chip functionality and connectivity while remaining transparent to system logic when not in test mode. Testing is performed via a boundary scan technique, as defined in the IEEE 1149.1-2001 standard. All data input to and output from the JTAGC block is communicated in serial format.

67.1.1 Block Diagram

The following is a block diagram of the JTAG Controller (JTAGC) block.

Figure 2121. JTAG (IEEE 1149.1) block diagram



67.1.2 Features

The JTAGC block is compliant with the IEEE 1149.1-2001 standard, and supports the following features:

- IEEE 1149.1-2001 Test Access Port (TAP) interface
  - 4 pins (TDI, TMS, TCK, and TDO)
- JCOMP input that provides reset control and the ability to share the TAP.
- Instruction register that supports several IEEE 1149.1-2001 defined instructions as well as several public and private device-specific instructions. Refer to *Table 2080* for a list of supported instructions.
- Sharing of the TAP with other TAP controllers via ACCESS_AUX_x instructions
- JTAG_PASSWORD register
- Data registers, bypass register, boundary scan register, and device identification register.
- TAP controller state machine that controls the operation of the data registers, instruction register and associated circuitry.

67.1.3 Modes of operation

The JTAGC block uses JCOMP and a power-on reset indication as its primary reset signals. Several IEEE 1149.1-2001 defined test modes are supported, as well as a bypass mode.

67.1.3.1 Reset

The JTAGC block is placed in reset when either power-on reset is asserted, JCOMP is negated, or the TMS input is held high for enough consecutive rising edges of TCK to sequence the TAP controller state machine into the Test-Logic-Reset state. Holding TMS high for five consecutive rising edges of TCK guarantees entry into the Test-Logic-Reset state regardless of the current TAP controller state. Asserting power-on reset or setting JCOMP to a value other than the value required to enable the JTAGC block results in asynchronous entry into the reset state. While in reset, the following actions occur:

- The TAP controller is forced into the Test-Logic-Reset state, thereby disabling the test logic and allowing normal operation of the on-chip system logic to continue unhindered.
- The instruction register is loaded with the IDCODE instruction.

67.1.3.2 IEEE 1149.1-2001 defined test modes

The JTAGC block supports several IEEE 1149.1-2001 defined test modes. A test mode is selected by loading the appropriate instruction into the instruction register while the JTAGC is enabled. Supported test instructions include EXTEST, HIGHZ, CLAMP, SAMPLE and SAMPLE/PRELOAD. Each instruction defines the set of data register(s) that may operate and interact with the on-chip system logic while the instruction is current. Only one test data register path is enabled to shift data between TDI and TDO for each instruction.

The boundary scan register is enabled for serial access between TDI and TDO when the EXTEST, SAMPLE or SAMPLE/PRELOAD instructions are active. The single-bit bypass register shift stage is enabled for serial access between TDI and TDO when the BYPASS, HIGHZ, CLAMP or reserved instructions are active. The functionality of each test mode is explained in more detail in *Section 67.4.4*.

67.1.3.3 Bypass mode

When no test operation is required, the BYPASS instruction can be loaded to place the JTAGC block into bypass mode. While in bypass mode, the single-bit bypass shift register is used to provide a minimum-length serial path to shift data between TDI and TDO.

67.2 External signal description

The JTAGC consists of five signals that connect to off chip development tools and allow access to test support functions. The JTAGC signals are outlined in the following table and described in the following sections.

Table 2077. JTAG signal properties

Name	I/O	Function	Reset State	Pull
TCK	Input	Test Clock	—	Down
TDI	Input	Test Data In	—	Up
TDO	Output	Test Data Out	High Z(1)	—
TMS	Input	Test Mode Select	—	Up
JCOMP	Input	JTAG Compliancy	—	Down

1. TDO output buffer enable is negated when the JTAGC is not in the Shift-IR or Shift-DR states. A weak pull may be implemented at the TDO pad for use when JTAGC is inactive.

67.2.1 TCK—Test clock input

Test Clock Input (TCK) is an input pin used to synchronize the test logic and control register access through the TAP.

67.2.2 TDI—Test data input

Test Data Input (TDI) is an input pin that receives serial test instructions and data. TDI is sampled on the rising edge of TCK.

67.2.3 TDO—Test data output

Test Data Output (TDO) is an output pin that transmits serial output for test instructions and data. TDO is three-stateable and is actively driven only in the Shift-IR and Shift-DR states of the TAP controller state machine, which is described in *Section 67.4.3*.

67.2.4 TMS—Test mode select

Test Mode Select (TMS) is an input pin used to sequence the IEEE 1149.1-2001 test control state machine. TMS is sampled on the rising edge of TCK.

67.2.5 JCOMP—JTAG compliancy

The JCOMP signal provides IEEE 1149.1-2001 compatibility and provides the ability to share the TAP. The JTAGC TAP controller is enabled when JCOMP is set to the JTAGC enable encoding, otherwise the JTAGC TAP controller remains in reset.

67.3 Register description

This section provides a detailed description of the JTAGC block registers accessible through the TAP interface, including data registers and the instruction register. Individual bit-level descriptions and reset states of each register are included. These registers are not memory-mapped and can only be accessed through the TAP.

67.3.1 Instruction register

The JTAGC block uses a 6-bit instruction register as shown in the following figure. The instruction register allows instructions to be loaded into the block to select the test to be performed or the test data register to be accessed or both. Instructions are shifted in through TDI while the TAP controller is in the Shift-IR state, and latched on the falling edge of TCK in the Update-IR state. The latched instruction value can only be changed in the Update-IR and Test-Logic-Reset TAP controller states. Synchronous entry into the Test-Logic-Reset state results in the IDCODE instruction being loaded on the falling edge of TCK. Asynchronous entry into the Test-Logic-Reset state results in asynchronous loading of the IDCODE instruction. During the Capture-IR TAP controller state, the instruction shift register is loaded with the value 000001b, making this value the register's read value when the TAP controller is sequenced into the Shift-IR state.

	0	1	2	3	4	5
R	0	0	0	0	0	1
W	Instruction Code					
Reset:	0	0	0	0	0	1


Figure 2122. 6-bit instruction register

67.3.2 Bypass register

The bypass register is a single-bit shift register path selected for serial data transfer between TDI and TDO when the BYPASS, CLAMP, HIGHZ or reserve instructions are active. After entry into the Capture-DR state, the single-bit shift register is set to a logic 0. Therefore, the first bit shifted out after selecting the bypass register is always a logic 0.

67.3.3 Device identification register

The device identification (JTAG ID) register, shown in the following figure, allows the revision number, part number, manufacturer, and design center responsible for the design of the part to be determined through the TAP. The device identification register is selected for serial data transfer between TDI and TDO when the IDCODE instruction is active. Entry into the Capture-DR state while the device identification register is selected loads the IDCODE into the shift register to be shifted out on TDO in the Shift-DR state. No action occurs in the Update-DR state.



1. The value is shown in *Table 2078*

Figure 2123. Device identification register

The following table describes the device identification register functions.


Table 2078. Device identification register field descriptions

Field	Description
0:3 Minor Mask	Minor Mask These bits contain the minor mask of the part
4:7 Major Mask	Major Mask These bits contain the major mask of the part
8:9 Design Center	Design Center These bits indicate the device design center
10:11 Technology Node	Technology Node These bits indicate the device technology node 01 40nm
12:14 Application Family	Application Family These bits indicate the device application family 000 SPC58N - Powertrain 40nm
15:18 Sub Family	Sub Family These bits indicate the device sub family 1000 SPC58NE84C3 , SPC58NE84E7
20:30 Manufacturer ID	Manufacturer Identity Code These bits contain the reduced Joint Electron Device Engineering Council (JEDEC) ID 00000100000: STMicroelectronics

67.3.4 JTAG_PASSWORD register

The JTAG_PASSWORD register is a 256-bit shift register path from TDI to TDO selected when the ENABLE_JTAG_PASSWORD instruction is active. The default reset value of the JTAG_PASSWORD register is 256'b0. The JTAG_PASSWORD register transfers its value to a parallel hold register on the rising edge of TCK when the TAP controller state machine

is in the Update-DR state. Once the ENABLE_JTAG_PASSWORD instruction is executed, the register value remains valid until a JTAG reset occurs. The operation of this register is described in the security documentation.



1. The reset value of JTAG_PASSWORD is 256'b0.

Figure 2124. JTAG_PASSWORD register

The following table describes the JTAG_PASSWORD register functions.

Table 2079. JTAG_PASSWORD register field descriptions

Field	Description
JTAG_PASSWORD	JTAG Password. The JTAG_PASSWORD bits are used to provide the JTAG password for security.

67.3.5 Boundary scan register

The boundary scan register is connected between TDI and TDO when the EXTEST, SAMPLE or SAMPLE/PRELOAD instructions are active. It is used to capture input pin data, force fixed values on output pins, and select a logic value and direction for bidirectional pins. Each bit of the boundary scan register represents a separate boundary scan register cell, as described in the IEEE 1149.1-2001 standard and discussed in *Section 67.4.5*. The size of the boundary scan register and bit ordering is device-dependent and can be found in the device BSDL file.

67.4 Functional description

This section explains the JTAGC functional description.

67.4.1 JTAGC reset configuration


While in reset, the TAP controller is forced into the Test-Logic-Reset state, thus disabling the test logic and allowing normal operation of the on-chip system logic. In addition, the instruction register is loaded with the IDCODE instruction.

67.4.2 IEEE 1149.1-2001 (JTAG) Test Access Port

The JTAGC block uses the IEEE 1149.1-2001 TAP for accessing registers. This port can be shared with other TAP controllers on the MCU. Ownership of the port is determined by the value of the currently loaded instruction. For more detail on TAP sharing via JTAGC instructions refer to *Section 67.4.4.8: ACCESS_AUX_x instructions*.

Data is shifted between TDI and TDO through the selected register starting with the least significant bit, as illustrated in the following figure. This applies for the instruction register, test data registers, and the bypass register.


Figure 2125. Shifting data through a register



67.4.3 TAP controller state machine

The TAP controller is a synchronous state machine that interprets the sequence of logical values on the TMS pin. The following figure shows the machine's states. The value shown next to each state is the value of the TMS signal sampled on the rising edge of the TCK signal. As the following figure shows, holding TMS at logic 1 while clocking TCK through a sufficient number of rising edges also causes the state machine to enter the Test-Logic-Reset state.

Figure 2126. IEEE 1149.1-2001 TAP controller finite state machine



Note: The value shown adjacent to each state transition represents the value of TMS at the time of a rising edge of TCK.

67.4.3.1 Enabling the TAP controller

The JTAGC TAP controller is enabled by setting JCOMP to a logic 1 value.

67.4.3.2 Selecting an IEEE 1149.1-2001 register

Access to the JTAGC data registers is achieved by loading the instruction register with any of the JTAGC block instructions while the JTAGC is enabled. Instructions are shifted in via the Select-IR-Scan path and loaded in the Update-IR state. At this point, all data register access is performed via the Select-DR-Scan path.

The Select-DR-Scan path is used to read or write the register data by shifting in the data (LSB first) during the Shift-DR state. When reading a register, the register value is loaded into the IEEE 1149.1-2001 shifter during the Capture-DR state. When writing a register, the value is loaded from the IEEE 1149.1-2001 shifter to the register during the Update-DR state. When reading a register, there is no requirement to shift out the entire register contents. Shifting may be terminated once the required number of bits have been acquired.

67.4.4 JTAGC block instructions

The JTAGC block implements the IEEE 1149.1-2001 defined instructions listed in the following table. This section gives an overview of each instruction; refer to the IEEE 1149.1-2001 standard for more details. All undefined opcodes are reserved.

Table 2080. 6-bit JTAG instructions

Instruction	Code[5:0]	Instruction Summary
IDCODE	000001	Selects device identification register for shift
SAMPLE/PRELOAD	000010	Selects boundary scan register for shifting, sampling, and preloading without disturbing functional operation
SAMPLE	000011	Selects boundary scan register for shifting and sampling without disturbing functional operation
EXTEST	000100	Selects boundary scan register while applying preloaded values to output pins and asserting functional reset
Reserved	000101	Reserved
Reserved	000110	Reserved
ENABLE_JTAG_PASSWORD	000111	Selects JTAG_PASSWORD register
HIGHZ	001001	Selects bypass register while three-stating all output pins and asserting functional reset
Reserved	001010	Reserved
CLAMP	001100	Selects bypass register while applying preloaded values to output pins and asserting functional reset
ENABLE_DCI_CR	001110	Enables access to DCI CR register
ENABLE_DCI_PINCR	001111	Enables access to DCI PINCR register
ACCESS_AUX_x	100000-111110	Grants one of the auxiliary TAP controllers ownership of the TAP as shown in the cells below.
Reserved	100000	Reserved
ACCESS_AUX_NPC_PD	100001	Enables access to the NPC TAP controller on production device

Table 2080. 6-bit JTAG instructions (continued)

Instruction	Code[5:0]	Instruction Summary
Reserved	100001	Reserved
Reserved	100010	Reserved
Reserved	100011	Reserved
Reserved	100100	Reserved
Reserved	100101	Reserved
ACCESS_AUX_JDC	100110	Enables access to the JDC TAP controller, to access the HSM challenge and response registers
ACCESS_AUX_HSM	100111	Enables access to the HSM core TAP controller
ACCESS_AUX_CORE_0	101000	Enabled access to E200 Core 0
ACCESS_AUX_CORE_1	101001	Enables access to E200 Core 1
ACCESS_AUX_CORE_2	101010	Enables access to E200 Core 2
Reserved	101011	Reserved
ACCESS_AUX_BUS_MON_5	101100	Enables access to NXMC Client 5 TAP controller
ACCESS_AUX_BUS_MON_6	101101	Enables access to NXMC Client 6 TAP controller
ACCESS_AUX_BUS_MON_7	101110	Enables access to NXMC Client 7 TAP controller
Reserved	101111	Reserved
Reserved	110000	Reserved
Reserved	110001	Reserved
Reserved	110010	Reserved
Reserved	110011	Reserved
ACCESS_AUX_BUS_MON_0	110100	Enables access to NXMC Client 0 TAP controller
ACCESS_AUX_BUS_MON_1	110101	Enables access to NXMC Client 1 TAP controller
ACCESS_AUX_BUS_MON_2	110110	Enables access to NXMC Client 2 TAP controller
ACCESS_AUX_BUS_MON_3	110111	Enables access to NXMC Client 3 TAP controller
ACCESS_AUX_BUS_MON_4	111000	Enables access to NXMC Client 4 TAP controller
Reserved	111001	Reserved
ACCESS_AUX_SPU_A	111010	Enables access to SPU Client TAP controller
Reserved	111011	Reserved
ACCESS_AUX_PARALLEL(1)	111100	Enables access to all cores in parallel
Reserved	111101	Reserved
Reserved	111110	Reserved
BYPASS	111111	Selects bypass register for data operations
Reserved(2)	All other opcodes	Decoded to select bypass register

1. The use of this instruction is limited to the synchronous exit of debug mode via the execution of the GO+EXIT OnCE command. The execution of other instructions or commands is not supported

2. The manufacturer reserves the right to change the decoding of reserved instruction codes in the future

67.4.4.1 IDCODE instruction

IDCODE selects the 32-bit device identification register as the shift path between TDI and TDO. This instruction allows interrogation of the MCU to determine its version number and other part identification data. IDCODE is the instruction placed into the instruction register when the JTAGC block is reset.

67.4.4.2 SAMPLE/PRELOAD instruction

The SAMPLE/PRELOAD instruction has two functions:

- First, the SAMPLE portion of the instruction obtains a sample of the system data and control signals present at the MCU input pins and just before the boundary scan register cells at the output pins. This sampling occurs on the rising edge of TCK in the Capture-DR state when the SAMPLE/PRELOAD instruction is active. The sampled data is viewed by shifting it through the boundary scan register to the TDO output during the Shift-DR state. Both the data capture and the shift operation are transparent to system operation.
- Secondly, the PRELOAD portion of the instruction initializes the boundary scan register cells before selecting the EXTEST or CLAMP instructions to perform boundary scan tests. This is achieved by shifting in initialization data to the boundary scan register during the Shift-DR state. The initialization data is transferred to the parallel outputs of the boundary scan register cells on the falling edge of TCK in the Update-DR state. The data is applied to the external output pins by the EXTEST or CLAMP instruction. System operation is not affected.

67.4.4.3 SAMPLE instruction

The SAMPLE instruction obtains a sample of the system data and control signals present at the MCU input pins and just before the boundary scan register cells at the output pins. This sampling occurs on the rising edge of TCK in the Capture-DR state when the SAMPLE instruction is active. The sampled data is viewed by shifting it through the boundary scan register to the TDO output during the Shift-DR state. There is no defined action in the Update-DR state. Both the data capture and the shift operation are transparent to system operation.

67.4.4.4 EXTEST—External test instruction

EXTEST selects the boundary scan register as the shift path between TDI and TDO. It allows testing of off-chip circuitry and board-level interconnections by driving preloaded data contained in the boundary scan register onto the system output pins. Typically, the preloaded data is loaded into the boundary scan register using the SAMPLE/PRELOAD instruction before the selection of EXTEST. EXTEST asserts the internal system reset for the MCU to force a predictable internal state while performing external boundary scan operations.

67.4.4.5 ENABLE_JTAG_PASSWORD instruction

The ENABLE_JTAG_PASSWORD instruction selects the JTAG_PASSWORD register for connection as the shift path between TDI and TDO.

67.4.4.6 HIGHZ instruction

HIGHZ selects the bypass register as the shift path between TDI and TDO. While HIGHZ is active all output drivers are placed in an inactive drive state (for example high impedance). HIGHZ also asserts the internal system reset for the MCU to force a predictable internal state.

67.4.4.7 CLAMP instruction

CLAMP allows the state of signals driven from MCU pins to be determined from the boundary scan register while the bypass register is selected as the serial path between TDI and TDO. CLAMP enhances test efficiency by reducing the overall shift path to a single bit (the bypass register) while conducting an EXTEST type of instruction through the boundary scan register. CLAMP also asserts the internal system reset for the MCU to force a predictable internal state.

67.4.4.8 ACCESS_AUX_x instructions

The JTAGC is configurable to allow other TAP controllers on the device to share the port with it. This is done by providing ACCESS_AUX_x instructions for each of these TAP controllers. When this instruction is loaded, control of the JTAG pins are transferred to the selected TAP controller. Any data input via TDI and TMS is passed to the selected TAP controller, and any TDO output from the selected TAP controller is sent back to the JTAGC to be output on the pins. The JTAGC regains control of the JTAG port during the UPDATE-DR state if the PAUSE-DR state was entered. Auxiliary TAP controllers are held in RUN-TEST/IDLE while they are inactive. Instructions not used to access an auxiliary TAP controller on a device are treated like the BYPASS instruction.

67.4.4.9 BYPASS instruction

BYPASS selects the bypass register, creating a single-bit shift register path between TDI and TDO. BYPASS enhances test efficiency by reducing the overall shift path when no test operation of the MCU is required. This allows more rapid movement of test data to and from other components on a board that are required to perform test functions. While the BYPASS instruction is active the system logic operates normally.

67.4.5 Boundary scan

The boundary scan technique allows signals at component boundaries to be controlled and observed through the shift-register stage associated with each pad. Each stage is part of a larger boundary scan register cell, and cells for each pad are interconnected serially to form a shift-register chain around the border of the design. The boundary scan register consists of this shift-register chain, and is connected between TDI and TDO when the EXTEST, SAMPLE, or SAMPLE/PRELOAD instructions are loaded. The shift-register chain contains a serial input and serial output, as well as clock and control signals.

67.5 Initialization/Application information

The test logic is a static logic design, and TCK can be stopped in either a high or low state without loss of data. However, the system clock is not synchronized to TCK internally. Any mixed operation using both the test logic and the system functional logic requires external synchronization.

To initialize the JTAGC block and enable access to registers, must be loaded the appropriate instruction for the test or action to be performed.

68 IEEE 1149.7 Compact JTAG Test Access Port Controller (CJTAG)

68.1 References

- IEEE Std 1149.1-2001 (R2008), Standard Test Access Port and Boundary-Scan Architecture
- IEEE Std 1149.7, Standard for Reduced-Pin and Enhanced-Functionality Test Access Port and Boundary-Scan Architecture

68.2 Introduction

The CJTAG module implements parts of the IEEE 1149.7 standard for test and debug capabilities. IEEE 1149.7 defines enhanced test and debug capabilities which are backward compatible with IEEE P1149.1. This standard is also known as “Compact JTAG” or “CJTAG”.

The module implements the following parts of the IEEE 1149.7 standard:

- IEEE 1149.1 compliant behavior while allowing multiple on-chip TAP controllers
- Ability to assert test reset
- Improved system scan performance with one-bit IR and DR chip bypass paths
- Physical connection of a Debug and Test System (external tool) to a running system without corrupting its operation
- Operation with both 4-pin and 2-pin scan topologies

68.2.1 Types of operation

The 1149.7 standard provides a scalable and flexible solution to meet the needs of varied component and system complexities. There are three types of operation:

- Compliant
  - Compliant with the IEEE 1149.1 standard
  - Four-pin operation using the “Standard Protocol” – IEEE 1149.1 signaling where TCK, TMS, TDI and TDO signals transfer control/data information
  - More than one TAPC may be associated with the TAP (once made visible by private instructions)
- Extended
  - Compatible with the IEEE 1149.1 standard
  - Four-pin operation using the “Standard Protocol” – IEEE 1149.1 signaling where TCK, TMS, TDI(C) and TDO(C) signals transfer control/data information
  - Additional test/debug functions
- Advanced
  - Two-pin operation using the “Advanced Protocol” – signaling where TCK(C) and TMS(C) signals transfer control/data information
  - The TMS(C) signal is operated in a bidirectional manner with the TMS, TDI and TDO TAP information serialized and transferred via this signal

68.2.2 Deployment by class

The TAP.7 capabilities are deployed using five capability classes (T0–T4), each matching the needs of certain scan topologies and mixes of 1149.1 TAPs and 1149.7 TAPs. The classes provide the following capability:

- **Compliant Operation** – provides behavior compliant with the IEEE 1149.1-2001 standard:
  - **Class T0** – 1149.1 compliance when multiple TAPs are used on the same chip.
- **Extended Operation** – extends the capabilities of the IEEE 1149.1-2001 standard:
  - **Class T1** – T0 + Test access port power management, functional reset, and test reset.
  - **Class T2** – T1 + Chip bypass (1-bit) for IR/DR Scans + hot-connection with no errors.
  - **Class T3** – T2 + Star operation (TAPs are paralleled) with series equivalent scans for test.
- **Advanced Operation** – adds capabilities addressing test and debug needs in complex environments:
  - **Class T4** – T3 + Scan with two pins with the Advanced Protocol. A number of protocol optimizations maximize scan performance. TDI(C)/TDO(C) pins are optional and may have programmable function when implemented.

68.2.3 1149.7 TAP signals

The TAP signals for the T0–T4 TAP.7 classes are listed in *Table 2081*. Signal names that end in “C” are associated with expanded functionality (above that provided by the IEEE 1149.1 standard).

The notation used in the table is as follows:

- M = Mandatory signal
- MC = Mandatory signal with expanded functionality
- O = Optional signal
- OC = Optional signal with expanded functionality

The CJTAG module provides T4 capability and implements the TCKC, TMSC, TDIC, TDOC, and nTRST pins.

Table 2081. TAP.7 signal list

Signal Name	Description	Class				
		T4	T3	T2	T1	T0
TCK/TCKC	Test clock	MC	M	M	M	M
TMS/TMSC	Test mode select	MC	M	M	M	M
TDI/TDIC	Test data input	OC	MC	M	M	M
TDO/TDOC	Test data output	OC	MC	M	M	M
nTRST	Test reset	O	O	O	O	O
Mandatory signal count (minimum)		2	4	4	4	4


68.2.4 TAP.7 architecture

The TAP.7 hardware architecture is shown in *Figure 2127*. It is described with the hardware layers listed below:

- **STL System Test Logic** – Logic with 1149.1 compliant behavior and underlying TAP hierarchy (T0 capabilities). Provides an IEEE 1149.1 interface for the T0 TAP.7. This logic is outside the CJTAG module.
- **RSU – Reset and Selection Unit** – A hardware layer that is placed between the APU, EPU, or STL and the TAP.7 signals (Added as an option to support the use of the Control Protocol) Provides reset and TAP.7 Controller selection services.
- **EPU – Extended Protocol Unit** – A hardware layer that is placed between the STL and the TAP.7 signals. (Added for T1, T2, and T3 capabilities). Provides an IEEE 1149.1 interface for the T1–T3 TAP.7s.
- **APU – Advanced Protocol Unit** – A hardware layer that is placed between the STL/EPU and the TAP.7 signals (added for T4 capabilities). Provides a T4 TAP.7 interface that is either narrow or wide, with the wide version providing an IEEE 1149.1 interface.

The CJTAG module supports T4 functionality that includes STL, RSU, EPU, and APU hardware layers.


Figure 2127. TAP.7 Controller Architecture



68.2.5 Protocols

The TAP.7 architecture utilizes the three protocols shown in *Figure 2128*.

Figure 2128. TAP.7 Behaviors



The Standard Protocol transfers data with the TMS(C) signal value being sampled with a TCK(C) edge. The Advanced and Control Protocols use both data transferred with the TMS(C) signal value being sampled with a TCK(C) signal edge and escape sequences. The Standard Protocol may be used to switch to the use of the Advanced Protocol and vice versa. The Control Protocol can also be used to switch between the use of the Standard and the Advanced Protocol. The mandatory and optional deployment of these protocols with the TAP.7 classes is shown in *Table 2082*.

Table 2082. Class/protocol relationship

Class	Protocol		
	Standard	Control	Advanced
T0 – T2	Mandatory	Optional	N/A
T3	Mandatory	Mandatory	N/A
T4	Mandatory	Mandatory	Mandatory

The CJTAG module implements T4 functionality and supports the Standard, Advanced, and Control Protocols.

68.2.5.1 Standard Protocol

The Standard Protocol is the signaling defined by the IEEE 1149.1 standard. This protocol is also used to implement TAP.7 commands using only the TCK(C) and TMS(C) signals in a manner that does not require either TAP.7 controller instruction or data registers. The TAP.7 controller does not add bits to the scan paths of underlying technology. The Standard Protocol can be used to manage the TAP.7 controller functionality independent of the function associated with the availability of the TDI and TDO signals. The Standard Protocol supports STL data transfers only when these signals are present and provide the 1149.1 functionality defined by the IEEE 1149.1 standard.

68.2.5.2 Advanced Protocol

The Advanced Protocol supports both STL data transfers and management of the TAP.7 controller functionality with both the 2-signal (narrow) and 4-signal (wide) configurations. The Advanced Protocol serializes the TMS, TDI, and TDO information used with the Standard Protocol using only the TCK(C) and TMS(C) signals. A number of additional scan formats provide bit sequences optimized for specific use cases. Each of these additional scan formats affects the TMSC signaling sequences.


68.2.5.3 Control Protocol

The Control Protocol uses Escape sequences to reset the TAP.7 controller, place a TAP.7 controller offline or online, and indicate End of Transmission (EOT) with the Advanced Protocol. The characteristics of this protocol provide Hot-Connect-Protection by requiring a preamble of alternating ones and zeroes preceding a selection escape when a TAP controller is started up offline.

68.3 Operating models

Figure 2129 illustrates a simplified view of the CJTAG operating model.

Figure 2129. CJTAG operating model



68.4 CJTAG implementation summary

The CJTAG module is a T4 TAP.7 controller that implements the following functions.

68.4.1 T0 Functions

- IDCODE. - implemented in chip level TAPC (JTAGC module)
- 1149.1 Compliance at start-up
- Isolating / Excluding of embedded TAPs – implemented in chip level TAPC (JTAGC module)
- Operation with other technologies and scan topologies
- Multiple embedded TAPs

68.4.2 T1 functions

- EPU Command processing
- EPU Class-Specific Registers
- Asserting a test reset to the STL (TRESET Register)

68.4.3 T2 functions

- “Super Bypass” function – JScan0, JScan1, JScan2 scan formats. Allows the STL to be coupled or decoupled.

68.4.4 T3 functions

- Generation of a TAP.7 controller reset with a Reset Escape Sequence
- JScan3 Scan Format

68.4.5 T4 functions

- TMSC sampling on rising edge or falling edge of TCKC
- MScan (For test and debug)
- OScan 0-7
- TDIC and TDOC / Alternate pin function multiplexing (wide 4 only)

68.5 Ancillary services

68.5.1 Overview

Ancillary services are pertinent to any TAP.7 controller implemented with an RSU, such as the CJTAG module.

Ancillary services include:

- Resets
- Start-up options
- Escape sequences
- TAPC state machine


68.5.2 Resets

The TAP.7 controller reset function expands the reset function provided by the IEEE 1149.1 standard to provide additional reset types. It supports six reset types, Type-0 – Type-5, listed below. It can be implemented with as few as two reset types (Type-2 and Type-4), or as many as six reset types (all types) of reset inputs: This is determined by the class and options implemented.

The CJTAG module utilizes Type-0, Type-2, Type-3, Type-4, and Type-5 resets.

- **Type-0** – Reset of the TAP.7 by power management logic (power-on reset)
- **Type-1** – Chip level generated Test Reset (equivalent to Type-2)
- **Type-2** – Externally generated Test Reset (nTRST/nTRST_PD pin)
- **Type-3** – TAP.7 controller generated reset
- **Type-4** – *Test-Logic-Reset* state
- **Type-5** – TAP.7 Controller TReset Register reset of the CLTAPC

Figure 2130. Conceptual view of the EPU reset logic and state machines



68.5.2.1 Type 5 reset

A Type-5 reset affects only the STL via the nSYS_TRST pin. It is asserted when the TRESET Register value is a logic 1. This register is set to its inactive state by reset Types 0-4.

68.5.2.2 Type 4 reset

A Type-4 reset is created by the *Test-Logic-Reset* state. It does not affect the TAP.7 TAPC state machine state as this state is the source of this reset, nor does it cause the assertion of the nSYS_TRST signal. It does however affect the coupling and decoupling of the STL. The Type-4 reset initializes the TAP.7 registers and most controller state machines. It affects but does not initialize the control state machine managing TAP.7 controller selection. It also establishes the default operating conditions.

68.5.2.3 Type 3 reset

A Type-3 reset is created by reset requests generated by the TAP.7 controller. A Type-3 reset performs the functions associated with a Type-4 reset and creates the *Test-Logic-Reset* state.

A Type-3 reset is generated in response to reset requests generated by EPU and APU logic

- A reset escape sequence
- Reset protocol sequences (delay packet directive, check packet directive)

A Type-3 reset request is generated with a reset escape sequence. This function is similar to but not the same as the reset function generated by a test reset pin. The Advanced Protocol includes certain bit patterns that initiate Type-3 resets. These bit patterns assist in the initialization of the TAP.7 controller when the TCKC signal is sourced by the TS and the external tool/TS connection is broken. The external tool may also generate these sequences, if desired, while the external tool/TS connection remains intact. These reset requests cause a Type-3 reset that is one clock wide.

With this being the case, consideration may be given to integrating the CJTAG module without the use of the Test Reset signal (nTRST/nTRST_PD pin).

68.5.2.4 Type 2 reset

A Type-2 reset is created by chip level logic to initialize the TAP.7 controller when TAP.7 power control is not implemented. It is unimplemented otherwise. It performs all of the functions of the Type-3 reset in addition to initializing the escape sequence detection logic.

68.5.2.5 Type 1 reset

A Type-1 reset is created with either the nTRST or nTRST_PD pin. It is not created when neither of these pins is implemented. It performs all of the functions of the Type-2 reset. It initiates TAP.7 controller power down provided the TAP.7 power control mode permits power down.

68.5.2.6 Type 0 reset

A Type-0 reset is implemented when TAP.7 controller power down is implemented. It performs all of the functions of a Type-1 reset and also initializes the TAP.7 power control logic.

68.5.2.7 Reset State Machine

The Reset State Machine assists in the translation of the reset inputs to the reset outputs. It handles Type-3 reset controller reset requests. The state machine state assures Type-0, Type-1, and Type-2 resets are forwarded to the STL without modifying their duration.

This state machine allows a Type-3 reset only when its state is “T3 Reset” (two TCK(C) falling edges have occurred in the absence of a Type-0, Type-1, and Type-2 reset).

Figure 2131. Reset state machine




Table 2083. Reset state descriptions

Reset state		Description
ARA	Async. Reset Asserted	An async. reset has occurred or is occurring
ARC	Async. Reset Completed	An async. reset has occurred and has been released
No Reset	No Reset	No Reset
T3 Reset	Type-3 Reset	A Type-3 reset request has been processed.

Type-0, Type-1, and Type-2 resets are fully asynchronous. These resets are passed directly to nSYS_TRST without modification. The Type-3, Type-4, and Type-5 resets are fully synchronous.

The effects of the TAP.7 controller reset types are shown in *Table 2084*.

Table 2084. Reset effects

Reset	CLTAPC	Pin-Hi-Z	State Machines other than CSM	Control State Machine (CSM)	TAPC SM State	Escape Sequence Detection	Power Control State
Type-5	Yes	–	–	–	–	–	–
Type-4	–	Yes	Yes	–	–	–	–
Type-3	Yes	Yes	Yes	Yes	Yes	–	–
Type-2	Yes	Yes	Yes	Yes	Yes	Yes	–
Type-1	Yes	Yes	Yes	Yes	Yes	Yes	–
Type-0	Yes	Yes	Yes	Yes	Yes	Yes	Yes

68.5.3 Start-up Options

68.5.3.1 Overview

The TAP.7 start-up options are shown in *Table 2085*. The only startup option currently supported by the CJTAG module is 1149.1 compliant.

Table 2085. Start-up Options

Start-up Option	Description
1149.1 Compliant	TAP.1 signal functionality, the CLTAPC is coupled
1149.1 Compatible	TAP.7 signal functionality, the CLTAPC is decoupled
1149.1 Protocol Compatible	No, or alternate TDIC/TDOC signal functionality, the CLTAPC is decoupled.
Offline-at-Start-up (Dormant)	The TAP.7 controller is offline and awaits synchronization to external tool operation so as to be placed online, the CLTAPC is decoupled after its state is moved to *Run-Test/Idle*

68.5.3.2 1149.1 Compliant start-up

Start-up behavior with the 1149.1 Compliant behavior start-up option:

- 1149.1-specific behavior / Standard protocol
- The TAPC finite state machine operated in lock step with the CLTAPC finite state machine
- The TDIC and TDOC pins are present and provide the TDI and TDO function
- The CLTAPC is coupled at start-up

With this start-up option, the TAP.7 controller may be programmed and the scan topology may be interrogated. If the scan topology is known to be the Series Scan Topology at power-up, the TAP.7 can be operated as though it is a TAP.1.

Table 2086. Reset values for TAP.7 start-up options

Start-up Option	Type-0 – Type-3 Reset?	Default TAP.7 and TAP.7 controller characteristics				
		TAP.7 Controller online	CLTAPC Coupled	SGC Reg. == 1	SCNFMT	Initial TMSC pin bias
1149.1 Compliant	x	Yes	Yes	Yes	JScan0	PU


68.5.4 RSU operation

The RSU uses TCKC and TMSC with the control protocol for configuration control.

68.5.4.1 General Operation

From a very high level, the RSU enables the remainder of the TAP.7 functionality when the TAP.7 controller is Online and disables the remainder of the TAP.7 functionality otherwise. The RSU either consumes or discards the TMS(C) information while the TAP.7 controller is Offline. The relationship of the escape sequence detection, technology selection logic, and the underlying technology is shown in *Figure 2132*.

Figure 2132. Conceptual view of technology selection mechanism



68.5.4.2 Common Signaling Across Technologies

With the TAP.7 architecture, the signaling conventions chosen for technology selection is multiple data transitions of the TMS(C) signal while the TCK(C) signal is a logic 1. The common signaling space is available when the external tool sources the TCK(C) signal as it is capable of creating these signaling conventions. It is unavailable when the TS sources the TCK(C) signal as the external tool cannot stop the TCKC signal at a logic 1 to create these signaling conventions.

68.5.4.3 Escape Sequence Detection

TAP.7 TAPC interprets the count of the number of TMS(C) edges while TCK(C) is a logic 1 as one of four escape sequences. Each escape sequence has a different function and TMSC edge count. These escape sequences, their edge counts, and their functions are described below:

- **Custom** (2 or 3 edges) – Ends scan and transport transfers with a TAP.7 controller, may be used for other purposes with another technology.
- **Reset** (> 7 edges) – Resets all technologies (generates a Type-3 TAP.7 TAPC reset).

The external tool creates an escape sequence by generating one or more TMS(C) edge pairs while the TCK(C) signal is a logic 1 value. Even and odd TMS(C) edge counts beginning with two are given the same meaning.

An escape sequence:

- Can be detected only when a Type-0, Type-1 or Type-2 reset is **not** asserted.
- Begins and ends while the TCK(C) is a logic 1.
- Uses TMS(C) as a clock while the TCK(C) is a logic 1.
- Overlays additional control information onto the normal information that is transferred with the TCK(C) and the TMS(C) without changing the normal information.
- Must be detected when TCK(C) is a logic 1 regardless of the TCK(C) and TMS(C) drive histories.

68.5.4.3.1 Custom escape sequence

An online technology can use the custom escape sequence in any manner it chooses. It is used as the End of Transmission (EOT) of certain data types (formats OScan4-7) with T4 and above TAP.7s.


68.5.4.3.2 Reset escape sequences

A reset event initializes all technologies sharing the TCK(C) and TMS(C) connectivity. A reset escape sequence resets the technology. It is recommended that this reset occurs with the falling edge of TCKC. With a TAP.7 controller a reset escape sequence generates a Type-3 reset beginning with the falling edge of TCK(C) following the asynchronous detection of the event.

68.5.5 TAPC State Machine

T1 and above TAP.7s require knowledge of the TAPC state machine state. With T2 and above TAPs this knowledge must be developed independently of the CLTAPC. This is generally accomplished by implementing a TAPC state machine within the EPU. This TAPC state machine provides the function of the state machine within a standard 1149.1 TAPC. It is recommended that this state machine is implemented to change state on the falling edge of TCK(C) as this has numerous advantages to a TAP.7 controller. The EPU does not contain 1149.1 Instruction or Data Registers. The APU controls the state changes of this TAPC state machine with T4 and above TAP.7s.

Figure 2133. Falling edge TAP controller state machine



68.6 EPU (Extended Protocol Unit) Operation

68.6.1 EPU Operation

The EPU adds functionality to the BYPASS and IDCODE instructions.

68.6.1.1 Zero-bit DR-Scans (ZBS)

A zero-bit DR-Scan (ZBS) is a TAPC-state sequence that begins with the *Select-DR-Scan* state and ends with an exit from the *Update-DR* state without an intervening *Shift-DR* state. The external tool controls the EPU using ZBSs.

The use of ZBSs can begin immediately following the *Test-Logic-Reset* state since this state initializes the Instruction Registers of TAPs with either the *BYPASS* or *IDCODE* instructions.

68.6.1.2 Utilizing ZBSs for TAP.7 Controller Functionality

Beginning with a ZBS count of zero, the ZBS count is incremented with each consecutive occurrence of a ZBS without encountering a *Shift-DR* state. This count cannot be

incremented past seven. *Run-Test/Idle* is the only state that may occur between consecutive occurrences of ZBSs without terminating the count of consecutive ZBSs.

68.6.1.3 Locking the ZBS Count

When a DR-Scan containing a *Shift-DR* state occurs, and the ZBS count is greater than zero, the ZBS count is not incremented when the *Update-DR* state is reached. It is instead locked at its current value. ZBSs occurring after locking the ZBS count do not affect the locked ZBS count. Locking the ZBS count is the equivalent of storing the count for subsequent use.

68.6.1.4 Control levels

Locking the ZBS count activates a control level that is equal to the locked ZBS count (1-7) when ZBSs are being used for TAP.7 functionality and merely locks the ZBS count otherwise.

1. ZBSs may be used by the STL or another function
2. TAP.7 command generation
3. Reserved control level
4. Accesses to optional TAP.7 scan paths
5. Accesses to optional TAP.7 scan paths
6. Force offline operation (optional)
7. External tool uses

Control level one may be used by the STL since there is no TAP.7 controller functionality associated with this control level.

Control level two enables DR-Scans to create TAP.7 commands. A portfolio of these commands supports the deployment of TAP.7 controllers in the Series or Star Scan Topologies. These commands manage TAP.7 controller registers and perform other functions.

Control level three is reserved for use with a subsequent specification revision.

Control levels four and five provide access to custom (private) scan paths when access to these paths is permitted by a TAP.7 register bit used for this purpose. The EPU provides a 1-bit scan path otherwise. No other EPU functionality is associated with these control levels. The CJTAG module does not support the use of this control level.

Control level six may be optionally used to force offline operation with a TAP.7 controller that supports this capability. The EPU provides a 1-bit scan path for this control level. The CJTAG module does not support the use of this control level.

Control level seven is reserved for external tool use. With this control level, external tool capabilities may be managed using the same infrastructure used to manage TAP.7 controller capability. The EPU provides a 1-bit scan path for this control level.

68.6.1.5 Exiting a Control Level

A control level is exited when one of the following occurs:

- The *Select-IR-Scan* TAP.7 controller state
- The *Test-Logic-Reset* state
- Certain TAP.7 controller commands (Exit Control Level – ECL register bit)
- An event that synchronizes the operation of TAP.7 controllers

68.6.1.6 Zeroing the ZBS Count

Events causing an exit from a control level also zero the ZBS count. Scan Selection Directives (SSDs) associated with T3 and above TAP.7s zero the ZBS count when the control level has not been locked.

68.6.1.7 Utilizing ZBSs within the STL

After the *Test-Logic-Reset* state, ZBSs are used for basic EPU control. ZBSs that are intended for TAP.7 use are henceforth called "***TAP.7 ZBSs***". ZBSs that are intended for other uses are henceforth called "***Other ZBSs***". Two TAP.7 registers enable the STL's use of ZBSs. Storing these registers causes a control level exit, zeroes the ZBS count, and enables the use of Other ZBSs. Storing the Suspend Register (**SUSPEND**) suspends the use of control levels. Storing the ZBS Inhibit Register (**ZBSINH**) inhibits ZBS detection.

When either of these methods is used, the *Test-Logic-Reset* state enables the use of TAP.7 ZBSs in addition to initializing the TAP.7 controller.

The operation of the TAP.7 controller changes with the use of these two paths.

When the System Path is used:

- A count of eight consecutive ZBSs is used to create a logic 0 SUSPEND Register value.
- The CLTAPC supplies the TAP.7 scan path and controls the drive of TDO(C), provided it is not bypasses.
- The EPU supplies the TAP.7 scan path (a one bit bypass) when the CLTAPC is bypassed.
- Functions supporting Boundary Scan in a Star Scan Topology are enabled.

When the EPU Path is used:

- When the control level has not been locked, the TDO(C) signal remains high-impedance.
- The command control level may be created.
- When commands are used, the TDO(C) signal remains high-impedance except during *Shift-DR* states within CR-Scans, and remains high impedance at other times.
- Auxiliary scan paths may be accessed with control levels four and five.

68.6.2 EPU Registers

68.6.2.1 Global

A global register is a register whose value is stored at the same time and with the same value as registers with the same name in all TAP.7 TAPCs sharing an external tool connection. They are stored using TAP.7 TAPC commands dedicated for this purpose.

These commands store a single global register. Global registers manage TAP.7 TAPC functions that affect the synchronized operation of a TAP.7 TAPC. An example of a global register is the Scan Format (SCN_FMT) Register used to define the TAPC signal protocol.

A second means of storing all global registers is available. The selection of the TAP.7 TAPC with the technology selection function stores either the Scan Format register value (short form) or all global registers (long form). Storing all global registers provides a simple means to synchronize the values of all global registers when Technology Selection causes a non-operating TAP.7 TAPC to become operational while other TAPCs are operational.

68.6.2.2 Local

Local registers manage TAP.7 TAPC functions that do not affect the synchronized operation of TAP.7 TAPCs. Local registers are conditionally stored using TAP.7 controller commands dedicated for this purpose. These commands provide for changing the value of these registers one a time with a unique value in a Series Scan Topology based on the TAPC's position on the scan chain. Local registers are stored with a unique value in a Star Scan Topology based on a TAPC address assigned to the TAPC.

Registers programmed with commands are described in this section. The CJTAG module implements all mandatory T4 registers as well as the optional APFC, TRESET, and RDBACK0 registers. There are 16 mandatory and 10 optional registers that can be grouped in classes as shown in Read-only – Configuration and register read back.

- **Control** – TAP.7 controller behaviors and characteristics.
- **Options** – Control of optional functions.
- **Select** – Controls the selection of a TAP.7 for Scan and execution of conditional commands.
- **Read-only** – Configuration and register read back.

Table 2087. TAP.7 controller register list (managed with commands)

Register type	Global/ local	Width	Register mnemonic	Name
Control	Global	1	ECL	Exit Control Level
		1	SUSPEND	Suspend
		1	ZBSINH	ZBS Detect Inhibit
		5	SCNFMT	Scan Format
		1	SSDE	SSD Enable
		2	DLYC	Delay control
		2	RDYC	Ready Control
		1	TRESET	Test Reset
		2	APFC	Aux. Pin Func. Cntl.
Options Select	Local Local	1	CGM	Cond. Group Member
		1	SGC	Scan Group Candidate
		1	SEDGE	Sampling Edge

Table 2087. TAP.7 controller register list (managed with commands) (continued)

Register type	Global/ local	Width	Register mnemonic	Name
		32	RDBACK0	Read-back 0
		32	CNFG0	Configuration Register 0
Read-only	Local	M = Mandatory register O = Optional register		

68.6.2.3 Registers

68.6.2.3.1 Exit Control Level (ECL)

Storing this register zeroes the ZBS count and unlocks the control level.

This register is set using the STMC command. It remains logic 1 only momentarily before immediately returning to logic 0.

This register is cleared by a global register load.

68.6.2.3.2 Suspend (SUSPEND)

Setting this register suspends the use of control levels. When this register is a logic 1, the “System Path” (STL) is used.

- **1** – Suspend use of control levels. Enables “System Path.”
- **0** – Enable use of control levels.

SUSPEND is set with the STMC command.

This register is cleared when 8 consecutive ZBSs are detected without the locking of the ZBS count.

This register is cleared by a global register load.

68.6.2.3.3 ZBS Inhibit (ZBSINH)

Storing to ZBSINH inhibits ZBS detection.

- **1** – Inhibit ZBS detection.
- **0** – Enable ZBS detection.

ZBSINH is set with the STMC command.

This register is cleared by a global register load.

68.6.2.3.4 Scan Format (SCNFMT[4:0])

Set using Store Scan Format (STFMT) command.

Read using Scan String (SCNS) command.

Table 2088. Scan Format Register Values

TAPC.7 Class	SCNFMT	Description
T2–T4	00000	JScan0: – 1149.1 Compliant Operation. – Requests the coupling of the CLTAPC when the Run-Test/Idle state is reached.
	00001	JScan1: – 1149.1 Compatible Operation – Requests the decoupling of the CLTAPC when the Run-Test/Idle state is reached.
	00010	JScan2: – 1149.1 Compatible Operation. – Requests the coupling or decoupling of the CLTAPC when the Run-Test/Idle state is reached based on the value of the CACT register
T3–T4	00011	JScan3: – Non-compatible 1149.1 Operation – Allows the detection of a T2 TAP.7 controller that is deployed in a Star-4 topology. – Enables TDOC signal behavior that prevents drive conflicts in a Star-4 Scan Topology. – Enables the use of SSDs
T4	01000	OScan0 – Data rate dependent components – Single TAP.7 communication – Debug and Test applications
	01001	OScan1 – TAP.1 components – Single/Multi-TAP.7 communication – Debug and Test applications
	01010	OScan2 – TAP.1 components – No TDI or TDO in non-shift states – Debug applications
	01011	OScan3 – TAP.1 components – No TDI in non-shift states – No TDO in any state

Table 2088. Scan Format Register Values (continued)

TAPC.7 Class	SCNFMT	Description
T4	01100	OScan4 – Data rate dependent components – Single TAP.7 communication – Debug and Test applications
	01101	OScan5 – TAP.1 components – Single/Multi-TAP.7 communication – Debug and Test applications
	01110	OScan6 – TAP.1 components – No TDI or TDO in non-shift states – Debug applications
	01111	OScan7 – TAP.1 components – No TDI in non-shift states – No TDO in any state
	10000	MScan – Data rate dependent components – Multi TAP.7 communication – Directed CID assignment – Virtually any IP with compliant or non-compliant 1149.1 behavior
	10001 – 11111	Reserved

The use of a Scan Format value other than 00000b – 10000 shall not change the value of the SCNFMT Register.

68.6.2.3.5 Scan Selection Directive Enable (SSDE)

This register specifies whether the Scan Selection State may be managed using the scan selection directives.

- **0** – Scan selection directives are not enabled.
- **1** – Scan selection directives are enabled.

This register is set using the STMC command.

This register is read using SCNS (Scan String), RDBACK0.

68.6.2.3.6 Delay Control (DLYC[1:0])

The Delay Control register provides a means for the external tool to delay the completion of an SP. This delay is essentially an external tool stall. This delay may be zero, one, two, or n TCKC periods. This delay is especially useful when the TCKC is sourced by the TS and a Standard-to-Advanced Protocol adapter is added to an external tool supporting only the Standard Protocol. It allows an external tool design additional time to receive TDO, advance

the external tool TAPC state, receive TMS and TDI information, and begin generation of a new SP payload. The DLYC register should be programmed before the use of the Advanced Protocol begins after the use of the Standard Protocol.

Set using the STMC command.

Read using SCNS, RDBACK0.

Bits 18-17 of the “Global Register.”

68.6.2.3.7 Ready Control (RDYC[1:0])

The Ready Control register defines behavior exhibited in the SP payload output bit frames when the STL stall opportunities (RDY bits) are included as control information. This register defines the number of additional bits inserted in these bit frames. These bits provide more time for a high-performance external tool to ascertain whether the TAP.7 controller is ready to complete the SP payload. The use of these bits makes a high-performance external tool design easier as input and output buffer delays play less of a role in limiting the TAP.7 controller performance. The RDYC register should be programmed before the use of the Advanced Protocol begins.

Set using the STMC command.

Read using SCNS, RDBACK0.

Bits 18-17 of the Global register state.

68.6.2.3.8 Test Reset (TRESET)

Asserts a test reset to the STL.

- **0** – The nSYS_TRST and SYS_TMS signals presented to the STL is not influenced by this bit.
- **1** – The nSYS_TRST presented to the STL is asserted and the SYS_TMS signal is a logic 1.

Set using the STC1 command.

The effects of the TRESET Register may be modified by a private TAP.7 controller register. When this private register is unimplemented or has a value of zero, the TRESET register causes the maximum initialization of the STL with nSYS_TRST and the SYS_TMS logic 1 value. Otherwise, the value of the private register may modify the function of the TRESET Register bit.

When the TRESET Register is a logic 1, the STL scan path appears broken as the state of CLTAPC remains *Test-Logic-Reset* while the EPUTAPC state progression continues. When the operation of the EPUTAPC and CLTAPC controllers is coupled, as with a T1 TAP.7, the state of these two TAPCs may be resynchronized to the *Run-Test/Idle* state by:

- An STC1 Command that sets the TRESET Register value to a logic 0
- A stay in the Run-Test/Idle state of two or more SYS_TCK periods immediately following the Update-DR state of this command

A failure to follow the guidelines is considered a programming error and will result in erroneous system operation. The EPUTAPC and CLTAPC states will not be synchronized as they progress through the state diagram.

68.6.2.3.9 Auxiliary Pin Function Control (APFC[1:0])

This register enables TDI and TDO alternate functions when 2-pin TAP.7 operation is selected.

- **0x** – TDI and TDO have JTAG function.
- **1x** – TDI and TDO have alternate function.

Set using STC2 command.

Read using SCNS, RDBACK0.

68.6.2.3.10 Conditional Group Member (CGM)

Used by STC1, STC2, STTESTM, and EXC3 – EXC0 commands as the “condition” for updating registers.

Set and cleared using MCM and SCNB commands.

Read using SCNS, RDBACK0.

68.6.2.3.11 Scan Group Candidate (SGC)

This register determines whether the STL is coupled when the *Run-Test/Idle* state is reached when scan formats other than JScan0 and JScan1 are used.

- **0** – Decoupling action.
- **1** – Coupling action.

Set and cleared using STMC, MSC, and SCNB commands.

Read using SCNS, RDBACK0.

68.6.2.3.12 Sampling Edge (SEDGE)

The Sampling Edge register defines the TCKC edge used to sample the TMSC input.

- **0** – Sample TMSC on the TCKC falling edge.
- **1** – Sample TMSC on the TCKC rising edge.

Set and cleared using STC1 command.

Read using SCNS, RDBACK0.

68.6.2.3.13 Read Back 0 (RDBACK0)

Non-transport related register information.

Read using SCNS command.

Unimplemented registers shall read back as “0”.

Table 2089. RDBACK register format

Bit	Width	Register Mnemonic	Name
4:0	5	SCNFMT	Scan Format
6:5	2	PWRMODE	Power-control Modes
7	1	FRESET	Functional Reset
8	1	TRESET	Test Reset

Table 2089. RDBACK register format (continued)

Bit	Width	Register Mnemonic	Name
9	1	SGC	Scan Group Candidate
		CGM	Conditional Group Member
11	1	SSDE	Scan Selection Directive Enable
13:12	2	TOPOL	Topology
14	1	SREDGE	Sampling Edge
16:15	2	DLYC	Delay Control
18:17	2	RDYC	Ready Control
20:19	2	APFC	Auxiliary Pin Functional Control
22:21	2	STCKDC	SYS_TCK Duty Cycle
31:23	11	Reserved	Read as a logic 0

68.6.2.3.14 Configuration Register 0 (CNFG0)

Table 2090. Configuration Register 0 Format

Field	Bit #	Width	Name	Description
CNFG (Class)	3:0	4	CLASS[3:0]	TAP.7 Class
				0000 – TAP.1 or TAP.7 Class T0
				0001 – Class T1
				0010 – Class T2
				0011 – Class T3
				0100 – Class T4
				0101 – Class T5
CNFG (Revision)	7:4	4	REV[3:0]	TAP.7 specification revision. Initial revision = all zeroes (0s)
				0000 – Reserved
				0001 – IEEE Std 1149.7-2008
				0010 – 1111 - Reserved
CNFG (Format)	11:8	4	CNFGFMT[3:0]	Configuration Register Format
				xxx1 – CNFG0[31:12] are implemented
				xx1x – CNFG1 implemented
				x1xx – CNFG2 implemented
				1xxx – CNFG3 implemented

Table 2090. Configuration Register 0 Format (continued)

Field	Bit #	Width	Name	Description
T1 Options	12	1	RDBKS	RDBACK supported
				0 – Unsupported
				1 – Supported
	13	1	TRESETS	TRESET supported
				0 – Unsupported
				1 – Supported
	14	1	FRESETS	TRESET supported
				0 – Unsupported
				1 – Supported
	17:15	3	PWRMODES[2:0]	PWRMODES[x] – Power Control Mode x supported where x = 0,1,2
				0 – Unsupported
				1 – Supported
	18	1	PCMR	PCMR – PM default POWRMODE value
				0 – No
				1 – Yes
T2 Options	19	1	DCAS	DCAS – Decouple at start-up
				0 – No
				1 - Yes

Table 2090. Configuration Register 0 Format (continued)

Field	Bit #	Width	Name	Description
T4 Options	21:20	2	SSCANS[1:0]	x0 – SScan1:0 Unsupported
				x1 – SScan1:0 Supported
				0x – SScan3:2 Unsupported
				1x – SScan3:2 Supported
	24:22	3	OSCANS[2:0]	xx0 – OScan3:2 Unsupported
				xx1 – OScan3:2 Supported
				x0x – OScan5:4 Unsupported
				x1x – OScan5:4 Supported
				0xx – OScan7:6 Unsupported
				1xx – OScan7:6 Supported
	25	1	APFCS	Auxiliary Pin Function Control supported
				0 – Unsupported
				1 – Supported
	26	1	TAPWIDS	TAP Width Default
				0 – 2-pin supported
				1 – 4-pin supported
	27	1	TAPWLCK	TAP Width Locked
				0 – Not locked
				1 – Locked
	28	1	STCKDCS	SYS_TCK Duty Cycle supported
				0 – Unsupported
				1 – Supported
Reserved	31:29	3	Reserved	Reserved, read as zero

68.6.2.3.15 Register reset values

Table 2091. Reset values of TAP.7 controller registers managed with commands

Register type	Width	Register mnemonic	Name	Values for reset type			
				0	1 – 3	4	5
Control	1	ECL	Exit Control Level	0	0	0	NC
	1	SUSPEND	Suspend	0	0	0	
	1	ZBSINH	ZBS Detect Inhibit	0	0	0	
	5	SCNFMT	Scan Format	DF	DF	DF	
	1	SSDE	SSD Enable	0	0	0	
	2	DLYC	Delay control	00	00	00	
	2	RDYC	Ready Control	00	00	00	
Options	1	TRESET	Test Reset	0	0	0	NC
	2	APFC	Aux. Pin Functional Cntl.	DP	DP	NC	
Select	1	CGM	Conditional Group Member	0	0	0	NC
	1	SGC	Scan Group Candidate	DSGM	DSGM	DSGM	
	1	SREDGE	Sampling Rising Edge	0	0	0	
Read-only	32	RDBACK0	Read-back 0	N/A	N/A	N/A	N/A
	32	CNFG0	Configuration Register 0				

NC = No Change

DF = Default Scan Format

DM = Default Power Control Mode

DCA = Default Coupling Action

DT = Default Topology

DP = Default Pin Function

68.6.3 EPU Commands

There are two command types:

- Two-Part Commands
- Three-Part Commands

Any number of two-part and three-part commands may be issued in any combination before the command control level is exited. If the command control level is exited before a two- or three-part command is completed, the command is aborted and becomes a NOP.

68.6.3.1 Two-Part Commands

TAP.7 controller commands are 10-bit values. The 10-bit commands are created by two consecutive DR-Scans when the control level is locked at the command control level (two).

The first DR-Scan provides a five-bit command opcode. The second DR-Scan provides a five-bit operand. These two scans are called the command part one (CP1) and command part two (CP2), respectively. A command created entirely with these two scans is called a two-part command.


68.6.3.2 Three-Part Commands

Some commands are used to send or receive, or both, data values other than values embedded in the command's operand. These commands are called three-part commands. With these commands, CP1 and CP2 are followed by an additional DR-Scan to transport a data value to or from an EPU scan path. When used for this purpose, the DR-Scan is called a Control Register Scan (CR-Scan). The CR-Scan is a minimum of zero bits in length with there being no maximum length. The CR-Scan path is described in SECTION.

68.6.3.3 Command Sequence

The two 5-bit values concatenated to create the 10-bit command represent the number of *Shift-DR* states between the *Capture-DR* and *Update-DR* states of CP1 and CP2. The count within CP1 creates the MSBs of the command while the count within CP2 creates the LSBs of the command. The command is decoded when the *Update-DR* state of the second DR-Scan is reached. A determination as to whether the command is a two- or three-part command is made at this point. The command format is shown in *Figure 2134*.

Figure 2134. DR_Scan sequence used for command creation



The 10-bit command created by CP1 and CP2 determines the command's function and whether the command is a two- or three-part command. If the command is a two-part command, the function specified by the command is performed when command part 2 completes. If the command is a three-part command, the DR-Scan following CP2 performs a TAP.7 controller function designated by the 10-bit controller command. This DR-Scan is called a ***Control-Register Scan*** (CR-Scan) and can be any length. A CR-Scan has many of the attributes of the DR-Scan as it moves data between the external tool and TAP.7 controller and accesses various EPU scan paths. There are many two-part commands, but only 3 three-part commands, each having a special purpose.

68.6.3.4 Commands

There are 11 mandatory and 5 optional commands that can be grouped in classes as shown in the following list:

- Store – The operand is stored in a register or causes an action.
- Select – Controls participation of Scan and conditional command execution.
- Scan – Inputs and outputs with a CR-Scan.
- Enumerate – Controller ID allocation and de-allocation.
- Private – Commands available for chip-specific definition.

The definition of the commands with their operands is shown in *Table 2092*.

Table 2092. TAP.7 controller command list

Command class	Op-code count	Mnemonic	Name	TAP.7 class			
				1	2	3	4
Store	0x00	STMC	Store Miscellaneous Control	M	M	M	M
	0x01	STC1	Store Conditional 1-bit	M	M	M	M
	0x02	STC2	Store Conditional 2-bit	M	M	M	M
	0x03	STFMT	Store Format	-	M	M	M
	0x04	STDCST	Store Data Channel State	-	-	-	-
Select	0x06	MCM	Make Cond. Group Member	M	M	M	M
	0x07	MSC	Make Scan Group Candidate	-	M	M	M
Scan	0x08	SCNB	Scan Bit	M	M	M	M
	0x09	SCNS	Scan String	M	M	M	M
Enumerate(1)	0x0A	CIDA	Allocate Controller ID	-	-	M	M
	0x0B	CIDD	De-allocate Controller ID	-	-	M	M
Reserved	0x0C–0x1F	Reserved	Reserved	-	-	-	-

1. Enumerate commands are not currently supported by the CJTAG module.

68.6.3.4.1 Store Commands

Store commands are two-part commands that are available in both Star and Series Scan Topologies. The Store Miscellaneous Control (STMC) Command performs control functions that affect all TAP.7 controllers sharing a external tool connection. It stores values in one-bit and two-bit registers.

The Store Conditional 1 bit (STC1) and Store Conditional 2 bit (STC2) Commands store one-bit and two-bit values in registers, respectively. These commands operate two ways:

1. Unconditionally storing registers in all TAP.7 controllers or
2. Storing registers in only the TAP.7 controllers that have a logic 1 Conditional Group Member (CGM) Register value.

The Store Format (STFMT) Command unconditionally stores a five-bit Scan Format value.

The Store Data Channel State (STDCST) Command stores a five-bit value identifying the states supporting transport.

68.6.3.4.2 Select Commands

Select commands are two-part commands that are available in both Star and Series Scan Topologies. Their primary use is to select TAP.7 controllers of interest in a Star Scan Topology. These commands define the TAP.7 controller(s) participating in scans and the TAP.7 controllers that conditionally execute STC1 and STC2 Commands.

The Make Conditional Group Member (MCM) Command specifies which TAP.7 controllers execute store conditional commands as it manages the Command and Path Enable (CAPE) Register. This register also affects the execution of private commands and is utilized in EPU scan path selection.

The Make Scan Group Candidate (MSC) command manages the SGC register. This register determines whether the STL is coupled when the *Run-Test/Idle* state is reached when scan formats other than JScan0 and JScan1 are used. Select commands execute only when the CIDI Register is a logic 0, indicating the TAP.7 controller's CID is valid, and are treated as no operations otherwise.

68.6.3.4.3 Scan Commands

Scan commands are three-part commands that are available in both Star and Series Scan Topologies. The CR-Scan portion of Scan Bit (SCNB) and Scan String (SCNS) Commands is used to set and test bits (SCNB) or transfer strings of bits (SCNS). The commands may be used to access both public and private registers.

68.6.3.5 Command Definitions

68.6.3.5.1 Store Commands

68.6.3.5.1.1 Store Miscellaneous Control Command (STMC)

Table 2093. Store Miscellaneous Control

STMC		Store Miscellaneous Control				
Opcode	**Operand**	**bbb**		**x**	**y**	**Description**
00000	bbb x y	000	StateCtl	0	0	NOP
				0	1	ExitCmdLev(ECL)
				1	0	Exit/Suspend (SUSPEND) = 1
				1	1	ZBS Inhibit (ZBSINH) = 1
		001	ScanCtl	0	—	SGC = y
				1	—	CGM = y
		010	RdyCtl	-	—	RDYC = xy
		011	DlyCtl	-	—	DLYC = xy
		100	ScnFunc	0	—	SSDE = y
				1	0	Star-4 Topology Test
				1	1	Reserved
		101	Reserved	—	—	Reserved
		110		—	—	
		111		—	—	

68.6.3.5.1.2 Store Conditional 1-bit (STC1)

Table 2094. Store Conditional 1 bit (STC1)

STC1		Store Conditional 1 bit			
Opcode	Operand	c	bbb	CAPE	Description
00001	c bbb v	0	000	—	SREDGE = v
			001	—	Reserved
			010	—	TRESET = v
			011 – 111	—	Reserved
		1	—	0	No change
			000	1	SREDGE = v
			001	1	Reserved
			010	1	TRESET = v
			011 – 111	1	Reserved

68.6.3.5.1.3 Store Conditional 2-bit (STC2)

Table 2095. Store Conditional 2 bit (STC2)

STC2		Store Conditional 2 bit			
Opcode	Operand	c	bb	CAPE	Description
00010	c bb vv	0	00	—	Reserved
			01	—	STCKDC = vv
			10	—	APFC = vv
			11	—	Reserved
		1	—	0	No change
			00	1	Reserved
			01	1	STCKDC = vv
			10	1	APFC = vv
			11	1	Reserved

68.6.3.5.1.4 Store Scan Format (STFMT)

Table 2096. Store Scan Format (STFMT)

STFMT		Store Scan Format
Opcode	Operand	
00011	nnnnn	SCNFMT = nnnnn

68.6.3.5.2 Select Commands

68.6.3.5.2.1 Make Conditional Group Member (MCM)

This command operates as a no operation when the CIDI Register is a logic 1 (The Controllers CID is invalid). Otherwise it sets the CGM bit in a TAP.7 controller that has a valid CID and the CID matches the operand CID field (iiii). The CGM Register is also stored with the STMC and SCNB commands.

Table 2097. Make Conditional Group Member (MCM)

MCM		Conditional Group Member	
Opcode	**Operand**	**m**	**Description**
00110	m iiii	0	CGM bit of the non-targeted controller is cleared
		1	CGM bit of the targeted controller is set. CGM bit of a non-targeted controller is unaffected.

68.6.3.5.2.2 Make Scan Group Candidate (MSC)

This command operates as a no operation when the CIDI Register is a logic 1 (The Controllers CID is invalid). Otherwise it sets the SGC bit in a TAP.7 controller that has a valid CID and the CID matches the operand CID field (iiii). The SGC Register is also stored with the STMC and SCNB commands.

Table 2098. Make Scan Group Candidate (MSC)

MSC		Make Scan Group Candidate	
Opcode	**Operand**	**m**	**Description**
00111	m iiii	0	SGC bit of the non-targeted controller is cleared
		1	SGC bit of the targeted controller is set. SGC bit of a non-targeted controller is unaffected.

68.6.3.5.3 Scan Commands

68.6.3.5.3.1 Scan Bit (SCNB)

This is a 3-part command. The operand chooses the bit to be read or written by the CR-Scan.

Table 2099. Scan Bit (SCNB)

SCNB			Scan Bit		
Opcode	**Operand**	**CR-Scan**	**yyyyy**	**Description**	**R/W**
01000	yyyyy	-	0	Scan Group Candidate (SGC)	Write only
		-	1	Conditional Group Member (CGM)	Write only
		-	2	CNFG[0]	Read only
		-	3	CNFG[1] (not implemented)	Read only
		-	4	CNFG[2] (not implemented)	Read only
		-	5	CNFG[3] (not implemented)	Read only
		-	6	Functional reset requested (FRESETR)	Read only
		-	7	Series topology detect	Write only
		-	15 – 8	Reserved	Read only

68.6.3.5.3.2 Scan String (SCNS)

This is a 3-part command. The operand chooses the string to be read or written by the CR-Scan.


Table 2100. Scan String (SCNS)

SCNS			Scan String		
Opcode	**Operand**	**CR-Scan**	**yyyyy**	**Description**	**R/W**
01001	yyyyy	-	0	RDBACK[0] Register [31:0]	Read only
		-	1	RDBACK[1] Register [31:0] (not implemented)	Read only
		-	2	CNFG[0] Register [31:0]	Read only
		-	3	CNFG[1] Register [31:0] (not implemented)	Read only
		-	4	CNFG[2] Register [31:0] (not implemented)	Read only
		-	5	CNFG[3] Register [31:0] (not implemented)	Read only
		-	6 - 7	Reserved (read logic 0)	Read only
		-	31 - 8	Private – available for customization	

68.6.4 EPU operating states

The TAP.7 controller and STL share the use of ZBSs. The EPU has three operating states as shown in *Figure 2135*.

Figure 2135. EPU operating states



The values of the SUSPEND and ZBSINH Registers determine the type of operation as shown in *Table 2101*. The Test-Logic-Reset state sets the SUSPEND and ZBSINH Register values to a logic 0.

Table 2101. ZBS use state characteristics with both TAP.7 and other ZBS use

ZBSINH	SUSPEND	EPU operating state	ZBS use by:	Until
0	0	RUNNING	EPU	Command allocates to STL
0	1	SUSPENDED	STL	ZBS sequence allocates to EPU
1	0	STOPPED	STL	Test-Logic-Reset state allocates to EPU
1	1	Not possible		

68.6.5 System and EPU Paths

The System path is utilized when the external tool requires access to system (STL) resources. This path is used when either the SUSPEND Register is a logic 1 or the ZBS count is less than or equal to one. The EPU path is used otherwise.

The EPU scan path is constructed from five types of EPU scan paths:

- **Bypass** – A 1-bit scan path.
- **Bit** – Supports set and test bit operations (a 1-bit shift register).
- **String** – Support 32-bit reads or 32-bit writes.
- **Enumerate** – A 36-bit scan path that transports a TAPC address with T3 and above TAP.7s.
- **Auxiliary** – An n-bit scan path that transports 1 – n bits using a conventional IEEE 1149.1 style DR-Scan path using Control Levels 4 and 5.

68.7 APU (Advanced Protocol Unit) Operation

68.7.1 Overview

The Advanced Protocol Unit (APU) is placed between the EPU and the RSU to create the T4 TAP.7 controller. The APU delivers advanced capabilities with a number of operating modes (new scan formats) that utilize the Standard Protocol and the Advanced Protocol in both the narrow and wide T4 TAP.7 versions.

The APU enables scan transfers with two signals by serializing the information related to a TAPC state machine state. It provides a number of serialization formats to balance scan flexibility and scan performance. It multiplexes the use of the TMSC signal for T4 TAP.7 controller functions. The serialization is bypassed to provide T3 TAP.7 capability.

With a wide TAP.7, the chip architect may choose to implement the TDIC and TDOC signal functions as fixed functionality (the T3 TDIC and TDOC functions) or as programmable between the T3 TDIC and TDOC signal functions and an alternate function using a TAP.7 controller register. In this case, the default signal function may be either of the programmable choices. Programmable TDIC and TDOC functionality provides a means to fully utilize these signals in any scan topology as the T3 TAP.7 functionality is fully supported.

The entire EPU infrastructure (that is, ZBS detection, control-level management, and command generation) is utilized when either the Standard Protocol or the Advanced Protocol is used, as these TAP.7 controller attributes are controlled entirely from the TAPC state machine state progression. The EPU is unaware of the APU's existence. All T4 features are managed outside of the EPU.

The TAP.7 serialization schemes are specified with scan formats that complement the JScan 0-3 Scan Formats inherited from the T3 TAP.7. The scan formats are called advanced scan formats as they support two-signal operation.

Three groups of scan formats (MScan, OScan0-7, and SScan0-3) provide a number of options for the serialization of scan information for use in a Star-2 scan topology. The OScan and SScan Scan Formats are broken into two groups with the same function, one group has better performance but may only be used with an external tool sourced TCKC. The external tool chooses a scan format that matches the constraints imposed by the application, chip components, and possibly the external tool itself.

The MScan and OScan formats address Test and Debug use cases. The mandatory MScan and OScan0-1 formats emphasize flexibility over performance. The remaining optional Oscan2-7 formats emphasize performance over flexibility by not transmitting unneeded information such as TDI and TDO in non-shift TAPC state machine states.

The optional capabilities added with T4 and above TAP.7s change the bit sequences seen at the TAP.7 signals. A TAP.7 controller comprehends only the bit sequences generated by the use of the features it supports. It is never exposed to bit sequences it does not comprehend. A check for supporting an enabled feature is made before the feature is used (alters the bit sequences). When a T4 TAP.7 controller detects the use of an unsupported scan format, it halts its operation and places itself in a state where its operation may be resumed. This state is henceforth called "offline". A TAP.7 controller that is not offline is henceforth called "online". While offline the TAP.7 controller awaits the detection of a special signaling sequence called the Online Activation Protocol. This protocol sequence places an offline TAP.7 controller online and synchronizes the operation of all online TAP.7s.


The Advanced Protocol Unit supports the stall of a transfer by both the external tool and STL at any TAPC state.

The APU provides the following functions:

- Bypass (for operation with the Standard Protocol)
- Scan control (for SP use)
- Configuration Control (for CP use)

The Scan Control, Configuration Control, and Transport Control functions are idled when the Standard Protocol is used as the Bypass Function connects the TCKC and TMSC pins to the EPU.

Figure 2136. Conceptual block diagram of the APU functions



The APU's internal interface includes a connection to EPU registers, the EPU's TAP interface, connections to chip-level data channels (when they are implemented), and reset signaling with the EPU. The APU's TAP interface provides mutually exclusive use of the TMSC pin for:

- Bypass Function
- Scan Control Function
- Configuration Control Function


When the Standard Protocol is used, the APU's Bypass function connects the EPU directly to the TAP.7 pins. When the TDIC and TDOC pin functions are not available (narrow TAP.7 or TDIC and TDOC pin functions are an alternate function), the APU sources a logic 1 to the EPU inputs associated with these pins.

When the Advanced Protocol is used, the APU multiplexes the use of the TMSC pin between the other APU functions. Scan Control acts as a serial to parallel converter, translating the parallel information at the EPU's TAP interface into bidirectional serial transfers. Since the Scan Control is literally a protocol adaptor, the entire EPU infrastructure (ZBS detection, control-level management, and command generation) is utilized when either the Standard or Advanced Protocol is used, as these TAP.7 controller attributes are controlled entirely from the TAPC state progression.

68.7.2 Operation

The conceptual view of the APU operation is shown in *Figure 2137*.

Figure 2137. Conceptual view of APU operation



The APU operating states managing the use of the TAP pins and the ancillary (RSU) services use of the TMSC pin.

APU operating states:

- ***BPA*** – **B**y**P**ass **A**ctive
- ***CPA*** – **C**hange **P**acket **A**ctive
- ***SPA*** – **S**can **P**acket **A**ctive

68.7.2.1 BPA

The *BPA* state allocates the use of the TMSC pin to the Standard Protocol. This state is entered two ways:

- As a result of a TAP.7 controller reset when the TAP.7 controller starts up online.
- From the CPA state when a TAP.7 controller register write specifies the use of the Standard Protocol.

68.7.2.2 CPA

The *CPA* state allocates the use of the TMSC pin to a CP. This state is entered in one of three ways:

- As a result of a TAP.7 controller reset when the TAP.7 controller starts up offline.
- A value specifying the use of the Advanced Protocol is written to the SCNFMT Register when using the Standard Protocol.
- A TAP.7 controller register write occurs when using the Advanced Protocol.

68.7.2.3 SPA

The SPA state allocates the use of the TMSC pin to an SP. This state is entered when the SCNFMT Register specifies the use of the Advance Protocol when a CP ends.

68.7.3 Escape sequences

Escape-sequence detection provides services to the Reset Logic, Scan, Configuration Control, and Transport Control functions as outlined below:

- **Scan and Transport Control** – End of Transfer (EOT) escape sequence detected.
- **Configuration Control** – Synchronize Advanced Protocol (SAP) escape sequence.
- **Reset Logic** – Reset (RES) escape sequence detected.

An EOT escape sequence is used to increase the efficiency of OScan Scan formats.

An SAP escape sequence is used to place TAP.7 controllers online.

A RES escape sequence asynchronously causes generation of a Type-3 Reset. Following a RES escape sequence, the drive of the TMSC pin is inhibited so it is not driven when TCKC becomes a logic 0 immediately following the RES escape sequence.

68.7.4 Signal behaviors

The TCKC signal:

- The test clock

The TMSC signal:

- An input when the Standard Protocol is used
- Bidirectional when the Advanced Protocol is used

The TDI and TDO signals:

- Deleted with a narrow TAP.7
- One of two functions with a wide TAP.7
  - Fixed – as the TAP.7 TDIC and TDOC pin functions, or
  - Programmable – as the TAP.7 TDIC and TDOC signal functions or alternate functions with a TAP.7 controller reset establishing the default signal function.

68.7.5 APU Functions


68.7.5.1 Bypass Active (BPA) Function

When the Standard Protocol is used, the APU connects the EPU inputs and outputs directly to the TAP.7 pins. If the TDIC and TDOC pin functions are not present (for example, a narrow TAP.7, or the TDIC and TDOC pins have an alternate function assigned to them), the APU provides a logic 1 to the EPU for unsupported pin functions and ignores the EPU's TDO output data.

68.7.5.2 Scan Packet Active (SPA) Function

The Scan Control function is encapsulated within the Scan Packet Active (SPA) state. With the Standard Protocol, the external tool and TAP.7 exchange the scan information associated with a single TAPC state machine state in one TCK period using the TMS(C), TDI(C), and TDO(C) pins. With the Advanced Protocol all or part of this information is exchanged serially within a Scan Packet (SP) as shown in *Figure 2138*. There is a one to one correspondence between SPs and TAPC state machine state changes, except when the SPA state precedes the CPA state. In this case the SP preceding a CP does not advance the TAPC state machine state.

Figure 2138. Scan Packet sequence




A comparison of the parallel transfer of TAP information with the Standard Protocol and the serialization and de-serialization of the TAP information using the TCKC and TMSC pins with the Advanced Protocol is shown in *Figure 2138*. The IEEE 1149.1 signals between the EPU and STL are prefixed with SYS_.

The APU manages the serialization and de-serialization of the scan information. The APU converts the TDI and TMS information within a Scan Packet (SP) into the TMS and TDI information presented to the EPU. It converts the combination of the EPU TDO and EPU TDO_OE signals into the TDO information in the same SP. If the EPU indicates that the TDO pin drive is not enabled, logic 1 TDO data is created, otherwise the TDO data is the supplied by either the EPU or STL.

Information within a Scan Packet is first passed from the external tool to the TAP.7 followed by information passed from the TAP.7 to the external tool. In this example the scan format specifies the exchange of the TMS, TDI, and TDO TAPC information. Each TAPC state machine state takes three TCKC periods. Other scan formats specify the exchange of different mixes of information. Control information is added with the most flexible scan formats. Some scan formats send less information and consequently take fewer TCKC periods.

Figure 2139. Serialization and De-serialization of Scan Packet Information



In order to produce comparable TAPC state machine state rates with a TAP.1 and TAP.7 controller:

- Full-cycle timing between the external tool and TAP.7 allows operation at higher TCKC frequencies.
- The number of bits transferred to advance a TAPC state machine is minimized. (reaching as few as one for some scan formats).

The TAP.7 controller provides both full-cycle bit timing (falling TCKC edge to falling TCKC edge) and half-cycle bit timing (falling TCKC edge to rising TCKC edge), with a TAP.7 register used to define the type of timing used. Half-cycle timing is used as the default following a TAP.7 controller reset. The TCKC frequency is reduced to accommodate half-cycle timing.


With full-cycle timing, the TMSC input and output data are both output with and sampled with the falling edge of the TCKC. This means that the entire TCKC period may be spent transferring a bit from the external tool to the TAP.7 or vice-versa. The TCKC frequency can therefore be maximized when full-cycle timing is used. With half-cycle timing, the APU samples the TMSC input data with the rising edge of the TCKC and outputs TMSC data with the falling edge of TCKC.

Minimizing the number of bits transferred per TAPC state machine state is affected by a number of factors. The information that must be transferred per TAPC state machine state varies for different test and debug applications. Also, with some test and debug applications, all TAPC state machine states do not require that the same amount of information be transferred. This is especially true with debug applications where specialized use of the TAP is more likely.

68.7.5.3 Control Process Active (CPA) Function


While using the Advanced Protocol, all TAP.7 configuration changes occur within the CPA state. All online and offline transitions also occur while in the CPA state. When entering the CPA state from the BPA or SPA state, the CPA state checks for the use of supported features affecting the Advanced Protocol. The CPA state is exited when the enabled features affecting the Advanced Protocol are supported.

Figure 2140. CPA State Entry from BPA State with Continued Online Operation



An SP preceding a CP does not advance the TAPC state machine state. This SP performs housekeeping functions that assure the contents of the SP preceding this SP have been fully utilized. This has significance when the SP contains control information that allows the STL to stall the completion of a SP.

Figure 2141. CPA State Entry from the SPA State with Continued Online Operation



When an unsupported feature is enabled, the TAP.7 controller is placed offline. This suspends the TAP.7 controller's operation at a point where its operation may later be synchronized to the remainder of the system. The APU stops advancing the EPU's and CLTAPC's TAPC state machine state while offline. It also suspends Data Channels activity while offline. The detection of the appropriate Online Activation Protocol while the TAP.7 controller is offline places the TAP.7 controller online and causes an exit from the CPA state to the SPA state. An offline to online transition initiates the use of a predefined set of mandatory features in all online TAP.7 controllers to assure they operate synchronously.

Figure 2142. CPA State Entry from the BPA State with Offline Operation





Figure 2143. CPA State Entry from the SPA State with Offline Operation



A TAP.7 controller reset places the TAP.7 controller offline when the offline at start-up option is used. From this point the TAP.7 controller awaits being placed online.

68.7.6 Configuration Change Packets (CP)

A Change Packet (CP) is composed of three element types:

- **Preamble** – A 1-bit value that is a don't care. This bit facilitates a Standard to Advanced Protocol change with some external tool implementations.
- **Body** – Two or more bits representing one or more CP directives:
  - **00** – CP_END
  - **01** – CP_NOP (extends the body by 1-bit)
  - **10** – CP_NOP (extends the body by 1-bit)
  - **11** – CP_RES (Generate a Type-3 TAP.7 controller reset coincident with the post amble bit)
- **Post amble** – A 1-bit value that is a don't care. This bi t facilitates and Advanced to Standard Protocol change with some external tool implementations.

A minimum-length CP has a Preamble, a 2-bit Body, and a Post amble. This can be as simple as four logic zero values.

68.7.7 Scan Packet

A Scan Packet defines the period of TMSC pin activity where control information exchanged by the external tool and TAP.7 controller affects the TAPC state, except when the SP precedes a Change Packet. The external tool should view the Scan Packet as:

- Exchanging only the necessary TAPC information (TMS, TDI, and TDO or some subset thereof).
- Causing an advance of the TAP.7 TAPC state when it is not followed by a Change Packet.
- Causing an advance of the STL TAPC state when it is not followed by a Change Packet and when the STL is coupled.

With this perspective, the external tool views Scan Packets as running a virtual TAPC state machine at the TAP.7 pins. The effects of each Scan Packet take effect when the Scan Packet completes. The real TAP.7 and STL controller state machine states may change state before or after the virtual state machine.

68.7.8 SP Format

A SP serially exchanges the TDI, TMS, and TDO or a subset thereof, between the external tool and TAP.7 controller. Control information may be added to this exchange. A SP has three parts:

- **Payload** – Data + Control information (all scan formats), the payload content is varied to trade-off performance and flexibility. RDY bit(s) within the payload are included with some scan formats to provide the STL a means to stall progression of the TAPC state.
- **Delay** – Control information (optional) providing separation of adjacent payloads in time. Delay elements support simple external tool implementations where a delay element is used to stall progression of the TAPC state while it develops a new SP following the completion of the prior payload.

The header elements, delay elements, and control information within the payload element is consumed by the TAP.7 controller. This and other control information within the SP payload is not visible to the EPU and STL TAPCs.

68.7.8.1 Payload Element Content

68.7.8.1.1 Input and Output Bit Frames

An input bit frame is sourced by the external tool and an output bit frame is sourced by the TAP.7 controller. The payload may contain an input bit frame, an output bit frame, or both. When an input bit frame arrives at the TAP.7 controller, the TDI and TMS information within it is presented in parallel to the TAP.1 controllers within the EPU and STL. The output bit frame begins when the input frame is completed. The payload is completed when the EPU and STL are ready to utilize this information and the TDO data needed to complete the output bit frame is available. This process is repeated for each SP.

With input bit frames, MScan and OScan scan formats have no control bits input bit frames.

With output bit frames:

- TDO information passed to the external tool is a logic 1 when the EPU indicates the TDO pin would be high impedance.
- RDY bits provide TAP.7 stall opportunities with MScan and some OScan formats.
- PC0 and PC1 bits are added to MScan scan formats to allow Wire-ANDed output.

68.7.8.1.2 Varying the content of input and output bit frames

The various scan formats (MScan, OScan0-7) provide a number of options for the serialization of scan information for use in a Star-2 scan topology. These scan formats vary the content of SPs to balance flexibility and performance for different use cases. The amount of information transferred per TAPC state is based on the constraints imposed by these use cases. The MScan and OScan scan formats determine the factors affecting the payload content as shown in *Table 2102*.

Table 2102. Factors determining the SP payload content

Scan format	Payload content determined by the:	
	TAPC state	Header
MScan	–	–
OScan	Yes	–

68.7.8.2 Delay Element Content

A delay element can be zero, one, two, or n bits in length. One and two bit delay elements are fixed length with neither the external tool or TAP.7 controller driving the TMSC pin. The TMSC pin is kept at the last value driven by either the external tool or TS. With an n-bit delay elements, the external tool drives the TMSC pin for the first n-1 bits and may drive the TMSC pin the nth bit. With an n-bit delay element the string of delay element bits is a series of directives virtually the same as those used by a CP (DLY_NOP, DLY_END, and DLY_RES).

68.7.8.3 Scan Formats

68.7.8.3.1 Overview

Scan formats utilizing the Advanced Protocol address different use cases. The amount of information transferred per TAPC state is based on the constraints imposed by these use cases. In one extreme two types of control information, the first allowing the stall of the completion of the Scan Packet, and the second supporting the Wire-AND of TAP.7 controller output are added to the TMS, TDI, and TDO information within the Scan Packet. In the other extreme, the external tool may minimize the information transferred for each TAPC state using its understanding of the application and transfer only the data of interest. In some cases the transfer of only one bit of information per TAPC is required. There are a number of scan formats that operate between these two extremes. The external tool chooses a scan format that best matches the performance/functionality needs of the application.

The scan formats added to specify the use of the Advance Protocol are listed below:

- **MScan** – Maximum flexibility.
- **OScan0-7** – Optimized for test and debug applications.

These scan formats provide seven different functions. Five factors have influenced the definition of these scan formats:

- Supporting the capabilities of the IEEE1149.x and IEEE 1532 Standards.
- Providing the STL and external tool an opportunity to stall the TAPC state progression.
- Providing a minimum pin count and scalable functionality.
- Maximizing the efficiency of scan operations utilized for applications debug operations.
- Providing a rich set of capability for high end applications debug.

The performance and flexibility of MScan and OScan scan formats are shown in *Table 2103* and *Table 2105*, respectively. The performance and flexibility of these scan formats are given subjective/approximate ratings in these tables. These ratings range from least to best. Use cases for these scan formats are also included in these tables.

68.7.8.3.2 MScan scan formats

The MScan scan format provides a universal scan function. It is the most flexible but lowest-performance scan format. The Scan Packets used by these scan formats are packed with data and control information and is the same for all TAPC states. This scan format accommodates the deployment of IEEE 1149.1 IP with non-compliant behavior within the STL. The STL is allowed to stall the TAPC state progression (to pace the arrival of Scan Packets with its ability to process them), and uses Wire-ANDed Output.


Table 2103. MScan scan format use case summary

Scan format	Supporting	Performance	Flexibility	TCKC source
MScan	STL Stalls	Least	Best	External tool or TS
	Test			
	Non-compliant behavior STL IP			
	Multi-chip debug communication			
	Controller ID Allocation			

Table 2104. MScan Scan Packet content

	Non-shift TAP controller states							Shift TAP controller states					
MScan	nTDI	TMS	PC0	RDY	PC1	TDO		nTDI	TMS	PC0	RDY	PC1	TDO


Figure 2144. MScan Transaction



68.7.8.3.3 OScan Scan Formats

The OScan scan formats provide optimization choices where no knowledge of the data content of the scan exchange is needed. The Scan Packet content of these scan formats is modulated by a combination of the scan format and the TAPC state for some OScan scan formats. For instance, TDI data and TDO data is not exchanged for non-shift TAPC states and included in shift TAPC states in certain OScan formats. The modulation of Scan Packet content with TAPC state varies by scan format.

Figure 2145. OScan Scan Packet content/TAPC state relationships



OScan scan formats replicate four functions in two forms:

- **OScan0 – OScan3:** Providing the best performance for a test clock source by the target system.
- **OScan 4 – OScan7:** Providing the best performance for a test clock sourced by the external tool.

The OScan4 – OScan7 scan formats are more efficient, as EOT escape sequences are used to identify an exit from the Shift-xR TAPC state. A Scan Packet associated with the Shift-xR TAPC state does not include a TMS bit. Instead, and EOT escape sequence overlaid on an nTDI bit causes an exit from shift TAPC state with no exit from this state occurring otherwise. A look at the 32-bit DR-Scan shows the impact of this optimization. A total of 96 bits are required when each Scan Packet associated with a Shift TAPC state when TMS is included in these Scan Packets while a total of 64 bits are required when TMS is not included in these Scan Packets. Assuming the EOT escape adds the equivalent of three bit periods, the number of TCK periods for this transfer is 67/96 or roughly 70% of the total without this optimization.

These scan formats may only be used with an external tool sourced TCKC as EOTs are utilized to improve its performance. The OScan0 – OScan3 Scan Formats always have a TMS bit included in the Scan Packet. The OScan scan format use case summary is shown in *Table 2105*.

Table 2105. OScan scan format use case summary

Scan Format	Supporting	Performance	Flexibility	TCKC Source
OScan0	Stalls	↓	Best	External tool
OScan1	Test		↑	
OScan2	Debug Performance			
OScan3	Debug Downloads (input only)	Best		
OScan4	Stalls	↓	Best	External tool or TS
OScan5	Test		↑	
OScan6	Debug Performance			
OScan7	Debug Downloads (input only)	Best		

Certain OScan optimizations are applied in a hierarchical manner.

- **Optimization I:** OScan1/OScan5 – RDY bit(s) and their trailing ONE bits are deleted from all Scan Packets.
- **Optimization II:** OScan2/OScan6 – Optimization I + nTDI and TDO bits are deleted from Scan Packets associated with non-shift TAPC states.
- **Optimization III:** OScan3/OScan7 – Optimization II + TDO bits are deleted from Scan Packets.
- **Optimization IV:** OScan4 – OScan7 – TMS bits are deleted from Scan Packets associated with shift TAPC states.

Table 2106. OScan Scan Format "Payload"

Scan Format	Non-shift TAP controller states					Shift TAP controller states			
OScan0	nTDI	TMS	RDY	TDO		nTDI	TMS	RDY	TDO
OScan1	nTDI	TMS	—	TDO		nTDI	TMS	—	TDO
OScan2	—	TMS	—	—		nTDI	TMS	—	TDO
OScan3	—	TMS	—	—		nTDI	TMS	—	—
OScan4	nTDI	TMS	RDY	TDO		nTDI	—	RDY	TDO
OScan5	nTDI	TMS	–	TDO		nTDI	—	—	TDO
OScan6	—	TMS	—	—	Note 1	nTDI	TMS	—	TDO
					Note 2	nTDI	—	—	TDO
OScan7	—	TMS	—	—		nTDI	—	—	—

Note 1: Following Capture-xR or Exit2-xR Scan Packet.

Note 2: Following Shift-xR Scan Packet.

68.8 Functional Description

This section combines the information given in the Ancillary Services, EPU Operation, and APU Operation sections into a single reference for performing common TAP.7 tasks.

68.8.1 Switching from Standard Protocol to Advanced Protocol

Upon exit of Type-0 to Type-4 reset, the CJTAG begins operation in Standard Protocol 4-pin mode. The following steps are required to move from Standard Protocol 4-pin mode to Advanced Protocol (either 4-pin or 2-pin) mode.

The first step required to move to the Advanced Protocol is to change the CJTAG control level to control level 2 via zero-bit scans (ZBS), as described in *Section 68.6.1.4: Control levels*.

After the control level is set to control level 2, TAP.7 commands can be executed as described in *Section 68.6.3: EPU Commands*. Execution of the Store Scan Format (STFMT) to set the scan format to any OSCAN0-7 or MSCAN format begins the switch from the Standard Protocol to the Advanced Protocol.

Once the STFMT command is executed selecting an Advanced Protocol scan format, the CJTAG transitions to the intermediate Control Protocol mode. The Control Protocol uses TMS inputs to control Configuration Change Packets as described in *Section 68.7.5.3: Control Process Active (CPA) Function* and *Section 68.7.6: Configuration Change Packets (CP)*. Loading a change packet body value of 00 (CP_END) results in the switch to the Advanced Protocol.

If Advanced Protocol 2-pin operation is desired, the APFC register should be written to a value of 10 or 11 prior to the execution of the STFMT command that selects an advanced scan format. The APFC register is written via the Store Conditional 2-bit (STC2) command described in *Section 68.6.3.5.1.3: Store Conditional 2-bit (STC2)*.

69 JTAG Data Communication (JDC)

69.1 Introduction

The JTAG Data Communication (JDC) module provides the capability to move register data between the IPS and JTAG domains. This facilitates communication between internal resources that access memory mapped register space and an external tool that accesses the JTAG port.

69.2 Overview

The JDC module consists of IPS accessible registers, JTAG accessible registers, and associated logic to coordinate movement of data from one register domain to another.


The JDC implements the following IPS data registers, occupying separate memory space:

- 32-bit memory mapped register that can be read or written via IPS (JDC_JOUT_IPS), and whose contents are ported out for capture into a JTAG register (JOUT) to be read via the JTAG port.
- 32-bit memory mapped register that can only be read via IPS (JDC_JIN_IPS), and whose contents are loaded from a JTAG register (JIN).

In addition to the data registers themselves, logic is implemented to indicate when new data has been shifted in via the JTAG port and is ready to be read from the JDC_JIN_IPS register, and when new data has been written to the JDC_JOUT_IPS register and is ready to be read via the JTAG port. The state of these flags is captured into a status register (JDC_MSR), and also provided to a JTAG register (JOUT) for tool visibility.

There is a single bus interface to port register data out to the JTAGC, and a single bus interface to port data in from the JTAGC. The architecture is shown in *Figure 2146*.

Figure 2146. JDC block diagram



69.3 Register definition

Table 2107 shows the JDC module registers. Four 32-bit registers are implemented. Only 32-bit accesses are valid. The effects of access that are not 32 bits are not defined.

Table 2107. JDC memory map

Address offset	Register	Access	Reset value	Location
0x0	Module Configuration Register (JDC_MCR)	R/W	0x0000_0000	*Section 69.3.1.1*
0x4	Module Status Register (JDC_MSR)	W1C	0x0000_0000	*Section 69.3.1.2*
0x8	JTAG Output IPS Data Register (JDC_JOUT_IPS)	R/W	0x0000_0000	*Section 69.3.1.3*
0xC	JTAG Input IPS Data Register (JDC_JIN_IPS)	Read Only	0x0000_0000	*Section 69.3.1.4*

69.3.1 Register descriptions

69.3.1.1 Module configuration register (JDC_MCR)

Figure 2147 shows the JDC_MCR. The JDC_MCR is used to enable the interrupt outputs of the JDC. This register is reset by system destructive reset.




Figure 2147. Module Configuration Register (JDC_MCR)

The JDC_MCR is described in *Table 2108*.

Table 2108. JDC_MCR register field descriptions

Field	Description
15 JIN_IEN	JIN Interrupt Enable. 1 Setting of JDC_MSR[JIN_INT] bit asserts the JIN interrupt 0 Setting of JDC_MSR[JIN_INT] bit does not assert the JIN interrupt
31 JOUT_IEN	JOUT Interrupt Enable. 1 Setting of JDC_MSR[JOUT_INT] bit asserts the JOUT interrupt 0 Setting of JDC_MSR[JOUT_INT] bit does not assert the JOUT interrupt

69.3.1.2 Module status register (JDC_MSR)

Figure 2148 shows the format of the JDC_MSR. The JDC_MSR holds the JTAG register status and interrupt bits. This register is reset by system destructive reset.

Offset: 0x04 Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	JIN_RDY	0	JIN_INT	0	0	0	0	0	0	0	0	0	0	0	0	0	JOUT_RDY	0	JOUT_INT
W																w1c																w1c
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2148. Module Status Register (JDC_MSR)

The JDC_MSR is described in *Table 2109*.

Table 2109. JDC_MSR register field descriptions

Field	Description
13 JIN_RDY	JIN Ready (read only). 1 Set when new data is written to the JDC_JIN_IPS register 0 Cleared upon software read of JDC_JIN_IPS contents via IPS
15 JIN_INT	JIN Interrupt. 1 Set when new data is written to the JDC_JIN_IPS register 0 Cleared by writing logic 1
29 JOUT_RDY	JOUT Ready (read only). 1 Set when new data is written to the JDC_JOUT_IPS register 0 Cleared upon tool read of JOUT register via JTAG port
31 JOUT_INT	JOUT Interrupt. 1 Set when JOUT_RDY bit is cleared by tool reading JOUT register 0 Cleared by writing logic 1

69.3.1.3 JTAG output IPS data register (JDC_JOUT_IPS)

The JDC_JOUT_IPS register holds data written via IPS. The JDC_JOUT_IPS contents are ported out and captured into the JOUT register to be read via the JTAG port. *Figure 2149* shows the format of the JDC_JOUT_IPS register. This register is reset by system destructive reset.

Offset: 0x08 Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	DATA																															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2149. JDC_JOUT_IPS register

The JDC_JOUT_IPS register is described in *Table 2110*.

Table 2110. JDC_JOUT_IPS register field descriptions

Field	Description
0:31 DATA	Contains JOUT_IPS data.

69.3.1.4 JTAG input IPS data register (JDC_JIN_IPS)

Data written to the JTAG input data register (JIN) via the JTAG port is held in the JDC_JIN_IPS register, where it can be read via IPS. *Figure 2150* shows the format of the JDC_JIN_IPS register. This register is reset by system destructive reset.




Figure 2150. JDC_JIN_IPS register

The JDC_JIN_IPS register is described in *Table 2111*.

Table 2111. JDC_JIN_IPS register field descriptions

Field	Description
0:31 DATA	Contains JIN_IPS data.


69.3.2 Non-Memory mapped register definition

The JDC also implements two JTAG accessible registers that are not memory mapped. One JTAG register is used to shift in data to be placed in the JDC_JIN_IPS register. The other JTAG register captures data from the JDC_JOUT_IPS register and ready status from the JDC_MSR to be shifted out via the JTAG port.

69.3.2.1 JTAG output data register (JOUT)

The JOUT register captures data from the JDC_JOUT_IPS register upon execution of the JOUT_READ JTAG instruction. It also holds the JDC_JIN_RDY and JDC_JOUT_RDY status bits. *Figure 2151* shows the format of the JOUT register. This register is reset by system destructive reset and JTAG reset.

Figure 2151. JOUT JTAG register



1. The reset value of the JOUT register is 34'b0.

The JOUT register is described in *Table 2112*.


Table 2112. JOUT JTAG register field descriptions

Field	Description
JOUT_IPS Data	Data value from JOUT_IPS register
JIN_RDY	State of JIN_RDY bit from JDC_MSR
JOUT_RDY	State of JOUT_RDY bit from JDC_MSR

69.3.2.2 JTAG input data register (JIN)

Data is written to the JIN register via JTAG during execution of the JIN_WRITE JTAG instruction. The JIN data is later captured in the JDC_JIN_IPS register to be read via IPS. *Figure 2152* shows the format of the JIN register. This register is reset by system destructive reset and JTAG reset.

Figure 2152. JIN JTAG Register



1. The reset value of the JIN register is 32'b0.

The JIN register is described in *Table 2113*.

Table 2113. JIN JTAG register field descriptions

Field	Description
JIN Data	Contains data to be captured in JDC_JIN_IPS register upon exit of Update-DR state when executing WRITE_JIN JTAG instruction.

69.4 Functional description

The JDC module provides the ability to shift in data via the JTAG port and capture that data into a memory mapped register that can be accessed via IPS. It also provides the ability to capture data written to a memory mapped register into a JTAG shift register for output via the JTAG port. An overview of the module functionality is described below.

- A software write to the JOUT_IPS register sets the JOUT_RDY flag bit, indicating new data is available to be read from the JOUT register via the JTAG port. The state of the JOUT_RDY bit is reflected in the MSR and also ported out to the JOUT register. A JTAG read of the JOUT register via execution of the JOUT_READ instruction with a JOUT_RDY bit whose value is logic 1 indicates the register contains new data. The JOUT_RDY flag bit is cleared upon exit of the Capture-DR JTAG state during execution of the JOUT_READ instruction. Clearing the JOUT_RDY bit indicates to software that a new data value can be written to the JOUT_IPS register.
- A JTAG write to the JIN register via execution of the JIN_READ JTAG instruction updates the contents of the JDC_JIN_IPS register upon exit of the Update-DR state. An update of the JDC_JIN_IPS register sets the JIN_RDY flag bit, indicating new data

is available to be read via IPS. The state of the JIN_RDY bit is reflected in the MSR register and also ported out to the JOUT register. The JIN_RDY flag bit is cleared upon software read of the JDC_JIN_IPS register. A JTAG read of the JOUT register with a JIN_RDY value of logic 0 indicates new data can be written to the JIN register.

69.4.1 IPS register access

IPS access is available to the registers described in *Section 69.3.1*.

69.4.2 JTAG register access

Refer to the JTAGC documentation for information on how to access the JTAG registers.

69.4.2.1 JDC block instructions

The JDC block implements the IEEE 1149.1-2001 defined instructions listed in *Table 2114*. This section gives an overview of each instruction; refer to the IEEE 1149.1-2001 standard for more details. All undefined opcodes are reserved.

Table 2114. JTAG instructions

Instruction	Code[4:0]	Instruction Summary
Reserved	00001	Factory debug reserved
JOUT_READ	00010	Selects JOUT data register. Data from JOUT_IPS is captured into JOUT data register upon entry to Capture-DR state while JOUT_READ is active.
JIN_WRITE	01110	Selects JIN data register. Data from JIN is captured into JIN_IPS upon exit of Update-DR state while JIN_WRITE is active.
BYPASS	11111	Selects bypass register for data operations
Reserved	All other opcodes	Decoded to select bypass register

69.5 Use case example

A summary of how the JDC can be used to interact with the Hardware Security Module (HSM) to perform challenge/response password authorization is as follows:

1. After exit of reset, all registers are at their reset values. JIN_RDY bit value of 0 indicates the tool may write data to the JIN register. JOUT_RDY bit value of 0 indicates that software may write data to the JOUT_IPS register.
2. The JDC_MCR register is programmed to enable JOUT and JIN interrupts, or not.
3. Once the tool is ready to start the authorization process, it writes a value to the JIN register via execution of the JTAGC JIN_WRITE instruction.
4. Software monitors the state of the JIN_RDY bit or enables the JIN interrupt and uses the interrupt assertion as a trigger to start the authorization process.
5. Once the authorization process is started, software writes the first JOUT value to the JOUT_IPS register. This sets the JOUT_RDY bit value to 1.
6. Following the initial tool write to the JIN register, the tool polls the JOUT register to determine when software has provided a challenge word. Upon reading the JOUT register with JOUT_RDY bit set, the tool records the data value to be used to generate

the appropriate response. The read of the JOUT register clears the JOUT_RDY bit. The clearing of the JOUT_RDY bit also sets the JOUT_INT bit and asserts the JOUT interrupt if the JDC_MCR[JOUT_IEN] is set.

7. With the JOUT_RDY bit cleared, software may now provide the next challenge word.
8. Once the tool has generated a response word, it uses the value of the JIN_RDY bit from the JOUT register read to determine when it can perform a write to the JIN register to provide the response.
9. The HSM can provide additional challenge words and read back the corresponding response words as needed, repeating the process.

Simply providing a password without using the challenge/response protocol can be done in a similar way. The tool provides 32-bits of the password at a time with each write to the JIN register, and monitors the JIN_RDY bit value of the JOUT register to determine when the next JIN register value can be written. There is no need for software to write the JOUT_IPS register in this case.

70 Sequence Processing Unit (SPU)

70.1 Introduction


The Sequence Processing Unit (SPU) provides an on-device trigger functions similar to those found on a logic analyzer. In a complex SoC, performance monitor functions are available at two levels: system level and CPU level. Complex trigger and system performance monitor functions are implemented in the SPU module. System level performance monitor functions are integrated into the SPU complex trigger logic, and thus allow counting and timing of any debug trigger combinations supported by the SPU.

Various clients such as the cores or crossbar switch, generate watchpoints and triggers when operating in their debug mode. The SPU collects these triggers (such as interrupt occurrence, address watchpoint, and so on) and uses them as conditions to sequence through states, with resultant actions (such as start/stop trace, start/stop counter, capture timebase, and so on). The SPU provides the capability to create complex debug triggers. By configuring each of the events to trigger specific actions, complex logic-analyzer-like behavior can be achieved, providing vital real-time visibility and debug ability of the activities of the system.

70.1.1 SPU block diagram

Figure 2153 shows a top-level block diagram of the SPU.

Figure 2153. SPU block diagram



70.1.2 Overview

The SPU is able to generate complex debug events, based upon input events from sources (CPUs, and system bus clients) throughout the SoC. The SPU has the ability to create a state machine to trigger a debug action. Single or multiple actions can be triggered by a state machine, which results in debug events being created. There are a selection of timers and counters available to assist comparison events.

Complex trigger support is implemented in the State Logic Unit (SLU). There are numerous inputs coming from different clients. Users can choose 63 inputs from a set of 209 inputs at the level one Mux. There are actually 64 inputs to the Muxes, but one of the inputs is permanently connected to a high level so users can only choose 63 of the inputs. Of these 63 inputs, users can select 16 inputs for each SLU, shown in *Figure 2192*.

One SLU consists of four input AND gates, the output of which are ORed together. One of the inputs of each AND gate has the option to invert it. Also, the output of each AND gate can be optionally inverted. Finally, the output of each SLU has the option of inversion. The block diagram for one SLU state is shown in *Figure 2193*. The SPU includes eight SLUs states.

Users can utilize these states to form a configurable state machine. This allows users to join states together with the if-then-else operations to create a sequence. Each state in a sequence has the ability to move to another state based on the true condition from the state logic, and the ability to route to another state based on the a false condition from the state logic. This is shown in *Figure 2194* and *Figure 2195*. At a given time, a maximum of four sequences are allowed. Each sequence can have one state or maximum of eight states. Each state can only be used in one unique sequence. The number of states in all the sequences cannot exceed eight. Each state has the ability to trigger one to four actions based on a true/false condition in the active sequence.

An example of typical complex trigger for the SPU would be: if FunctionA is entered, monitor CPU writes to VariableB. If CPU writes a value to VariableB which is 0x100, then enable trace for the halt CPU.

The SPU consists of the following sub-blocks:

- Input Mux Unit: receives the numerous triggers from various clients and reduces them down into a user selected set. The muxing unit selects sixteen inputs for each sequencing SLU from a set of 63 static inputs. This selection is done using two levels of muxing. At the first level of muxing, users select 63 out of 209 inputs. At the second level of muxing, out of these 63 inputs, one input can be selected for each of the four input AND gates. There are 128 64 $\times$ 1 Muxes to cater the needs of 128 inputs of all the eight states. This input mux selection logic is shown in *Figure 2192*.
- State Logic Units (SLU): responsible for performing operations on the selected input events to produce desired events. Each SLU has a control register that manages how the various inputs are combined to produce a desired event. Only one input of each four input AND gate can be independently inverted. The combined event can also be optionally inverted and, coupled with DeMorgan's law, allows for generalized signal combinations. This is shown in *Figure 2193*.
- Action Processing Unit: takes an action request from a SLU state and converts this into one or multiple actions. The action unit can be programmed to trigger various actions in response to each processed event from the SLU unit. The user can define the actions associated with each state from each SLU.
- Counters/Timers: the SPU implements 16 32-bit timer/counter functionality. Timer or counter selection is done via a configurable register in the SPU. Each counter/timer

has its own control register. A 32-bit comparator value can optionally be compared against the timer/counter. These registers are accessible via JTAG.

70.1.3 Features

The features of the SPU are as follows:

- clients:
  - 3 CPUs
  - 2 System Bus clients (NXMC)
- Input watchpoints/triggers selection
- Input debug triggers for instruction execution selection
- Input interrupt selection
- Sequences and states criteria
  - Up to 4 user programmable number of active/simultaneous sequences
  - Up to 8 user programmable states that can be split between all four sequences
  - Each state can only be used in one unique sequence
  - A sequence can consist of a single state or any number of states up to 8
- State logic
  - Each state logic consist of sum of products (SOP)
  - SOP consist of four 4-input AND gates, and one 4-input OR gate
  - Optional inversion on one input of each AND gate of each state logic
  - Optional inversion on output of each AND gate
  - Optional inversion on output of OR gate of each state
  - States are joined together with if-then-else statement to create a sequence
- SLU events
  - Up to 8 user programmable derived events/actions
  - Any state can optionally trigger of 1 to 4 actions based on a true condition
  - Any state can optionally trigger of 1 to 4 actions based on a false condition
  - User selection of trigger actions generated in response to each programmed trigger
- SPU counters/timers
  - 16 32-bit counters/timers
  - Timer/counter configurability selection via a register
  - Start/increment when used as timer/counter respectively
  - Reset when used as timer/counter respectively
  - Counter value compare match
  - Counter overflow event status
  - Generation of a greater than condition against a 32-bit comparator value (no support for range condition from single counter)
  - Range support using two counters
  - Use of counter/timer registers to generate counted or timed triggers
  - Use of counter/timer registers to capture system performance statistics
  - Each timer/counter value has the ability to be inserted into the Nexus trace stream upon an SPU action

  - Access to timer/counter values via JTAG
- Prescaler for timer mode only
  - Configurable prescaler of /1, /4, /16 or /32 of the clock for timer operation inside the SPU
- Asynchronous interfaces
  - SPU to/from CPU (fastest clock)
  - SPU to/from NXMC
  - SPU to/from DCI
  - SPU to/from JTAGM
- Interfaces
  - CPU
  - System bus
  - DCI
- Configuration registers: 32-bit double word aligned configuration registers (byte and halfword access not supported)
- SPU actions: SPU block triggers various actions based on the derived events, these actions are defined in *Section 70.2*

70.2 SPU actions

Sequence actions describe what is triggered. A sequence state may only have a GoTo action to determine the next sequence state. The complete set of actions are as follows:

- Start/stop trace for a source
- Start/stop/increment counter/timer counter/timer[0–15]
- Reset counter/timer[0–15]
- Halt1: single signal (EVTI0) that can be used to halt a pre-configured DCI group1
- Halt2: single signal (EVTI1) that can be used to halt a pre-configured DCI group2
- Single interrupt for INTC to interrupt a CPU: de-assert (cleared) via JTAGM
- Generate a pulse on the EVTO pin: output pulse over EVTO1 and EVTO2
- Start or Stop Performance Counters (PMC) for a CPU source: Start/Stop CPUn
- Optional trace group 1 (Start/Stop Trace a pre-configured set of trace signals): four (DTM,PTM,WTM,OTM) independent start/stop trace groups can be formed. One or more clients (CPUn and Nexus) can be part of a particular group.

Note: GoTo is not part of the Action list described above but it is implemented in the state logic to move from one state to another. If there is nothing defined for GoTo, it signifies the end of the sequence.

In the condition where a state (State n) updates a counter and the next state in the sequence (State n+1) evaluates the value of the same counter (for example, to compare if the counter is less-than a certain value), the update to the counter (from State n) is not applied before the counter evaluation in the next state (State n+1). This results in the old value of the counter being evaluated (in State n+1), rather than the desired updated value. This is due to hardware limitations of the SPU as the update to the counter does not complete until the clock cycle after the evaluation of the next state. This limitation is only applicable in Div1 mode and not in Div4 mode.

To workaround this hardware limitation, a delay should be inserted between the update to a counter and the evaluation of this counter. A dummy state can be used between the counter update (State n) and the counter evaluation (State n+1). A dummy state is a state with any input, that on both then/else conditions, the action proceeds to the next state (State n+1) where the counter evaluation occurs. The insertion of this dummy state provides sufficient time for the update of the counter to be applied, in time for the counter evaluation. The same outcome is also possible in a complex sequence with multiple states by scheduling states so that counter update and counter evaluation are not performed on consecutive states in a sequence.

70.3 Operation mode

70.3.1 SPU enable/disable

By default, the SPU is in disabled mode. In this state:


- All events/inputs are disabled such that no counting or other actions occur.
- All the SPU control registers are accessible.

The user must configure the control registers before enabling the SPU via the SPU Enable/Disable register.

70.4 SPU module interface

The SPU is connected to many clients such as the cores, system bus and Nexus clients. The SPU also interfaces to the DCI and the JTAG modules as shown in *Figure 2154*.

Figure 2154. SPU module interface



70.5 Register definition

The SPU contains 32-bit aligned registers (byte and half-word access are not supported). All configuration registers in the SPU are JTAG registers such that these registers are accessible via JTAG interface only. Write access to reserved locations have no impact while read access to reserved locations always return 0. These registers have Nexus reset and JTAG reset control.

Note: The SPU does not check for correctness of the programmed values in the registers and programmers must ensure that correct values are being written.

Table 2115 lists the memory mapped registers which control the operation of the SPU. There are two instructions for the SPU registers:

- Instruction to enable the SLU (first set of registers with offsets 0x01–0x49) registers is 4'h3.
- Instruction to enable the Counter Control Unit (second set of registers with offsets 0x01–0x72) is 4'h2.

Table 2115. SPU register summary

Offset	Register	Location
0x01	Level1 Mux Selection 0 (L1SEL0)	*Section 70.5.1.1.1*
0x02	Level1 Mux Selection 1 (L1SEL1)	*Section 70.5.1.1.2*
0x03	Level1 Mux Selection 2 (L1SEL2)	*Section 70.5.1.1.3*
0x04	Level1 Mux Selection 3 (L1SEL3)	*Section 70.5.1.1.4*
0x05	Level1 Mux Selection 4(L1SEL4)	*Section 70.5.1.1.5*
0x06	Level1 Mux Selection 5 (L1SEL5)	*Section 70.5.1.1.6*
0x07	Level1 Mux Selection 6 (L1SEL6)	*Section 70.5.1.1.7*
0x08	Level1 Mux Selection 7 (L1SEL7)	*Section 70.5.1.1.8*
0x09–0x0A	Reserved for future use	
0x0B	Input Trigger Level Detection 2 (ITLD2)	*Section 70.5.1.1.9*
0x0C	Input Trigger Level Detection 3 (ITLD3)	*Section 70.5.1.1.10*
0x0D	CPU0 Processor Except Vector Prefix (C0PEVP)	*Section 70.5.1.1.11*
0x0E	CPU1 Processor Except Vector Prefix (C1PEVP)	*Section 70.5.1.1.12*
0x0F	CPU2 Processor Except Vector Prefix (C2PEVP)	*Section 70.5.1.1.13*
0x10–0x11	Reserved for future use	
0x12	CPU0 Interrupt Priority Selection (C0PIS)	*Section 70.5.1.1.14*
13	CPU1 Interrupt Priority Selection (C1PIS)	*Section 70.5.1.1.15*
14	CPU2 Interrupt Priority Selection (C2PIS)	*Section 70.5.1.1.16*
0x15–0x16	Reserved for future use	
0x17	Level2 Mux State0 Selection 0 (L20SEL0)	*Section 70.5.1.2.1*
0x18	Level2 Mux State0 Selection 1 (L20SEL1)	*Section 70.5.1.2.2*
0x19	Level2 Mux State0 Selection 2 (L20SEL2)	*Section 70.5.1.2.3*
0x1A	Level2 Mux State0 Selection 3 (L20SEL3)	*Section 70.5.1.2.4*
0x1B	Level2 Mux State1 Selection 0 (L21SEL0)	*Section 70.5.1.2.1*
0x1C	Level2 Mux State1 Selection 1 (L21SEL1)	*Section 70.5.1.2.2*
0x1D	Level2 Mux State1 Selection 2 (L21SEL2)	*Section 70.5.1.2.3*
0x1E	Level2 Mux State1 Selection 3 (L21SEL3)	*Section 70.5.1.2.4*
0x1F	Level2 Mux State2 Selection 0 (L22SEL0)	*Section 70.5.1.2.1*

Table 2115. SPU register summary (continued)

Offset	Register	Location
0x20	Level2 Mux State2 Selection 1 (L22SEL1)	*Section 70.5.1.2.2*
0x21	Level2 Mux State2 Selection 2 (L22SEL2)	*Section 70.5.1.2.3*
0x22	Level2 Mux State2 Selection 3 (L22SEL3)	*Section 70.5.1.2.4*
0x23	Level2 Mux State3 Selection 0 (L23SEL0)	*Section 70.5.1.2.1*
0x24	Level2 Mux State3 Selection 1 (L23SEL1)	*Section 70.5.1.2.2*
0x25	Level2 Mux State3 Selection 2 (L23SEL2)	*Section 70.5.1.2.3*
0x26	Level2 Mux State3 Selection 3 (L23SEL3)	*Section 70.5.1.2.4*
0x27	Level2 Mux State4 Selection 0 (L24SEL0)	*Section 70.5.1.2.1*
0x28	Level2 Mux State4 Selection 1 (L24SEL1)	*Section 70.5.1.2.2*
0x29	Level2 Mux State4 Selection 2 (L24SEL2)	*Section 70.5.1.2.3*
0x2A	Level2 Mux State4 Selection 3 (L24SEL3)	*Section 70.5.1.2.4*
0x2B	Level2 Mux State5 Selection 0 (L25SEL0)	*Section 70.5.1.2.1*
0x2C	Level2 Mux State5 Selection 1 (L25SEL1)	*Section 70.5.1.2.2*
0x2D	Level2 Mux State5 Selection 2 (L25SEL2)	*Section 70.5.1.2.3*
0x2E	Level2 Mux State6 Selection 3 (L25SEL3)	*Section 70.5.1.2.4*
0x2F	Level2 Mux State6 Selection 0 (L26SEL0)	*Section 70.5.1.2.1*
0x30	Level2 Mux State6 Selection 1 (L26SEL1)	*Section 70.5.1.2.2*
0x31	Level2 Mux State6 Selection 2 (L26SEL2)	*Section 70.5.1.2.3*
0x32	Level2 Mux State6 Selection 3 (L26SEL3)	*Section 70.5.1.2.4*
0x33	Level2 Mux State7 Selection 0 (L27SEL0)	*Section 70.5.1.2.1*
0x34	Level2 Mux State7 Selection 1 (L27SEL1)	*Section 70.5.1.2.2*
0x35	Level2 Mux State7 Selection 2 (L27SEL2)	*Section 70.5.1.2.3*
0x36	Level2 Mux State7 Selection 3 (L27SEL3)	*Section 70.5.1.2.4*
0x37	Input/Output Inversion Control State0 (IOIC0)	*Section 70.5.1.3.1*
0x38	Input/Output Inversion Control State1 (IOIC1)	*Section 70.5.1.3.1*
0x39	Input/Output Inversion Control State2 (IOIC2)	*Section 70.5.1.3.1*
0x3A	Input/Output Inversion Control State3 (IOIC3)	*Section 70.5.1.3.1*
0x3B	Input/Output Inversion Control State4 (IOIC4)	*Section 70.5.1.3.1*
0x3C	Input/Output Inversion Control State5 (IOIC5)	*Section 70.5.1.3.1*
0x3D	Input/Output Inversion Control State6 (IOIC6)	*Section 70.5.1.3.1*
0x3E	Input/Output Inversion Control State7 (IOIC7)	*Section 70.5.1.3.1*
0x3F	Sequence Control (SCTRL)	*Section 70.5.1.3.2*
0x40	State0 Goto Control (S0GC)	*Section 70.5.1.3.3*
0x41	State1 Goto Control (S1GC)	*Section 70.5.1.3.3*
0x42	State2 Goto Control (S2GC)	*Section 70.5.1.3.3*

Table 2115. SPU register summary (continued)

Offset	Register	Location
0x43	State3 Goto Control (S3GC)	*Section 70.5.1.3.3*
0x44	State4 Goto Control (S4GC)	*Section 70.5.1.3.3*
0x45	State5 Goto Control (S5GC)	*Section 70.5.1.3.3*
0x46	State6 Goto Control (S6GC)	*Section 70.5.1.3.3*
0x47	State7 Goto Control (S7GC)	*Section 70.5.1.3.3*
0x48	SLU Status (SS)	*Section 70.5.1.4*
0x49	SPU Enable (SE)	*Section 70.5.1.5*
0x01	State0 True Action 0 (S0TA0)	*Section 70.5.1.7.1*
0x02	State0 True Action 1 (S0TA1)	*Section 70.5.1.7.2*
0x03	State1 True Action 0 (S1TA0)	*Section 70.5.1.7.1*
0x04	State1 True Action 1 (S1TA1)	*Section 70.5.1.7.2*
0x05	State2 True Action 0 (S2TA0)	*Section 70.5.1.7.1*
0x06	State2 True Action 1 (S2TA1)	*Section 70.5.1.7.2*
0x07	State3 True Action 0 (S3TA0)	*Section 70.5.1.7.1*
0x08	State3 True Action 1 (S3TA1)	*Section 70.5.1.7.2*
0x09	State4 True Action 0 (S4TA0)	*Section 70.5.1.7.1*
0x0A	State4 True Action 1 (S4TA1)	*Section 70.5.1.7.2*
0x0B	State5 True Action 0 (S5TA0)	*Section 70.5.1.7.1*
0x0C	State5 True Action 1(S5TA1)	*Section 70.5.1.7.2*
0x0D	State6 True Action 0 (S6TA0)	*Section 70.5.1.7.1*
0x0E	State6 True Action 1(S6TA1)	*Section 70.5.1.7.2*
0x0F	State7 True Action 0 (S7TA0)	*Section 70.5.1.7.1*
0x10	State7 True Action 1(S7TA1)	*Section 70.5.1.7.2*
0x11	State0 False Action 0 (S0FA0)	*Section 70.5.1.7.3*
0x12	State0 False Action 1 (S0FA1)	*Section 70.5.1.7.4*
0x13	State1 False Action 0 (S1FA0)	*Section 70.5.1.7.3*
0x14	State1 False Action 1(S1FA1)	*Section 70.5.1.7.4*
0x15	State2 False Action 0 (S2FA0)	*Section 70.5.1.7.3*
0x16	State2 False Action 1(S2FA1)	*Section 70.5.1.7.4*
0x17	State3 False Action 0 (S3FA0)	*Section 70.5.1.7.3*
0x18	State3 False Action 1(S3FA0)	*Section 70.5.1.7.4*
0x19	State4 False Action 0 (S4FA0)	*Section 70.5.1.7.3*
0x1A	State4 False Action 1 (S4FA1)	*Section 70.5.1.7.4*
0x1B	State5 False Action 0 (S5FA0)	*Section 70.5.1.7.3*
0x1C	State5 False Action 1 (S5FA1)	*Section 70.5.1.7.4*

Table 2115. SPU register summary (continued)

Offset	Register	Location
0x1D	State6 False Action 0 (S6FA0)	*Section 70.5.1.7.3*
0x1E	State6 False Action 1 (S6FA1)	*Section 70.5.1.7.4*
0x1F	State7 False Action 0 (S7FA0)	*Section 70.5.1.7.3*
0x20	State7 False Action 1 (S7FA1)	*Section 70.5.1.7.4*
0x21	DTM Trace Group Configuration (DTMTGC)	*Section 70.5.1.7.5*
0x22	PTM Trace Group Configuration (PTMTGC)	*Section 70.5.1.7.5*
0x23	OTM Trace Group Configuration (OTMTGC)	*Section 70.5.1.7.5*
0x24	WTM Trace Group Configuration (WTMTGC)	*Section 70.5.1.7.5*
0x25	Interrupt Status (INTS)	*Section 70.5.1.7.6*
0x26	Counter Control 0 (CCTRL0)	*Section 70.5.1.8*
0x27	Counter Control 1 (CCTRL1)	*Section 70.5.1.8*
0x28	Counter Control 2 (CCTRL2)	*Section 70.5.1.8*
0x29	Counter Control 3 (CCTRL3)	*Section 70.5.1.8*
0x2A	Counter Control 4 (CCTRL4)	*Section 70.5.1.8*
0x2B	Counter Control 5 (CCTRL5)	*Section 70.5.1.8*
0x2C	Counter Control 6 (CCTRL6)	*Section 70.5.1.8*
0x2D	Counter Control 7 (CCTRL7)	*Section 70.5.1.8*
0x2E	Counter Control 8 (CCTRL8)	*Section 70.5.1.8*
0x2F	Counter Control 9 (CCTRL9)	*Section 70.5.1.8*
0x30	Counter Control 10 (CCTRL10)	*Section 70.5.1.8*
0x31	Counter Control 11 (CCTRL11)	*Section 70.5.1.8*
0x32	Counter Control 12 (CCTRL12)	*Section 70.5.1.8*
0x33	Counter Control 13 (CCTRL13)	*Section 70.5.1.8*
0x34	Counter Control 14 (CCTRL14)	*Section 70.5.1.8*
0x35	Counter Control 15 (CCTRL15)	*Section 70.5.1.8*
0x36	Counter Compare 0(CCMP0)	*Section 70.5.1.9*
0x37	Counter Compare 1 (CCMP1)	*Section 70.5.1.9*
0x38	Counter Compare 2 (CCMP2)	*Section 70.5.1.9*
0x39	Counter Compare 3 (CCMP3)	*Section 70.5.1.9*
0x3A	Counter Compare 4 (CCMP4)	*Section 70.5.1.9*
0x3B	Counter Compare 5 (CCMP5)	*Section 70.5.1.9*
0x3C	Counter Compare 6 (CCMP6)	*Section 70.5.1.9*
0x3D	Counter Compare 7 (CCMP7)	*Section 70.5.1.9*
0x3E	Counter Compare 8 (CCMP8)	*Section 70.5.1.9*
0x3F	Counter Compare 9 (CCMP9)	*Section 70.5.1.9*

Table 2115. SPU register summary (continued)

Offset	Register	Location
0x40	Counter Compare 10 (CCMP10)	*Section 70.5.1.9*
0x41	Counter Compare 11 (CCMP11)	*Section 70.5.1.9*
0x42	Counter Compare 12 (CCMP12)	*Section 70.5.1.9*
0x43	Counter Compare 13 (CCMP13)	*Section 70.5.1.9*
0x44	Counter Compare 14 (CCMP14)	*Section 70.5.1.9*
0x45	Counter Compare 15 (CCMP15)	*Section 70.5.1.9*
0x46	Counter Compare Status (CCOMS)	*Section 70.5.1.10.1*
0x47	Counter Overflow Status (COS)	*Section 70.5.1.10.2*
0x48	Counter Capture Status (CCAPS)	*Section 70.5.1.10.3*

70.5.1 Registers description

70.5.1.1 Level1 input Mux configurations registers

A set of input Mux control registers is used to narrow down the large number of SPU watchpoints to a manageable set. There are sixty-four 8 × 1 (eight inputs and one output) multiplexers. Three bits per Mux are used to select one input out of 8 inputs. 8 Muxes are configured with each 32-bit register; in other words, 8 inputs out of 64 for each register. This provides the flexibility to the programmer to route any input trigger to any state input. The detail of this selection is shown in *Figure 2192*.

Note: Users cannot program MUX 63 in L1SEL7 (the 64th mux). All eight inputs of the 63rd mux are tied to high and the output is always high (1'b1).

70.5.1.1.1 Level1 Mux Selection 0 (L1SEL0)

Figure 2155 shows the format of the L1SEL0 register. The values for the fields of the L1SEL0 register are device dependent. For a description of these fields, see Calibration and Debug (or Debug and Trace) chapter that describes how the modules are configured.

Offset: 0x01 Access: Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	MUX 7			0	MUX 6			0	MUX 5			0	MUX 4		
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	MUX 3			0	MUX 2			0	MUX 1			0	MUX 0		
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2155. Level1 Mux Selection 0 (L1SEL0)

70.5.1.1.2 Level1 Mux Selection 1 (L1SEL1)

Figure 2156 shows the format of the L1SEL1 register. The values for the fields of the L1SEL1 register are device dependent. For a description of these fields, see Calibration and Debug (or Debug and Trace) chapter that describes how the modules are configured.

Offset: 0x02 Access: Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	MUX 15			0	MUX 14			0	MUX 13			0	MUX 12		
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	MUX 11			0	MUX 10			0	MUX 9			0	MUX 8		
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2156. Level1 Mux Selection 1 (L1SEL1)

70.5.1.1.3 Level1 Mux Selection 2 (L1SEL2)

Figure 2157 shows the format of the L1SEL2 register. The values for the fields of the L1SEL2 register are device dependent. For a description of these fields, see Calibration and Debug (or Debug and Trace) chapter that describes how the modules are configured.

Offset: 0x03 Access: Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	MUX 23			0	MUX 22			0	MUX 21			0	MUX 20		
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	MUX 19			0	MUX 18			0	MUX 17			0	MUX 16		
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2157. Level1 Mux Selection 2 (L1SEL2)

70.5.1.1.4 Level1 Mux Selection 3 (L1SEL3)

Figure 2158 shows the format of the L1SEL3 register. The values for the fields of the L1SEL3 register are device dependent. For a description of these fields, see Calibration and Debug (or Debug and Trace) chapter that describes how the modules are configured.

Offset: 0x04 Access: Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	MUX 31			0	MUX 30			0	MUX 29			0	MUX 28		
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	MUX 27			0	MUX 26			0	MUX 25			0	MUX 24		
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2158. Level1 Mux Selection 3 (L1SEL3)

70.5.1.1.5 Level1 Mux Selection 4 (L1SEL4)

Figure 2159 shows the format of the L1SEL4 register. The values for the fields of the L1SEL4 register are device dependent. For a description of these fields, see Calibration and Debug (or Debug and Trace) chapter that describes how the modules are configured.

Offset: 0x05 Access: Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	MUX 39			0	MUX 38			0	MUX 37			0	MUX 36		
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	MUX 35			0	MUX 34			0	MUX 33			0	MUX 32		
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2159. Level1 Mux Selection 4 (L1SEL4)

70.5.1.1.6 Level1 Mux Selection 5 (L1SEL5)

Figure 2160 shows the format of the L1SEL5 register. The values for the fields of the L1SEL5 register are device dependent. For a description of these fields, see Calibration and Debug (or Debug and Trace) chapter that describes how the modules are configured.

Offset: 0x06 Access: Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	MUX 47			0	MUX 46			0	MUX 45			0	MUX 44		
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	MUX 43			0	MUX 42			0	MUX 41			0	MUX 40		
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2160. Level1 Mux Selection 5 (L1SEL5)

70.5.1.1.7 Level1 Mux Selection 6 (L1SEL6)

Figure 2161 shows the format of the L1SEL6 register.The values for the fields of the L1SEL6 register are device dependent. For a description of these fields, see Calibration and Debug (or Debug and Trace) chapter that describes how the modules are configured.

Offset: 0x07 Access: Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	MUX 55			0	MUX 54			0	MUX 53			0	MUX 52		
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	MUX 51			0	MUX 50			0	MUX 49			0	MUX 48		
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2161. Level1 Mux Selection 6 (L1SEL6)

70.5.1.1.8 Level1 Mux Selection 7 (L1SEL7)

Figure 2162 shows the format of the L1SEL7 register. The values for the fields of the L1SEL7 register are device dependent. For a description of these fields, see Calibration and Debug (or Debug and Trace) chapter that describes how the modules are configured. All eight inputs of MUX 63 are tied to logic high (1'b1) and output is always high.

Offset: 0x08 Access: Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	MUX 63			0	MUX 62			0	MUX 61			0	MUX 60		
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	MUX 59			0	MUX 58			0	MUX 57			0	MUX 56		
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2162. Level1 Mux Selection 7 (L1SEL7)

70.5.1.1.9 Input triggers level detection control 2 (ITLD2)

Only a rising edge is detected on the outputs of the first 32 level1 Muxes and therefore these values are not programmable. The last 32 level1 Muxes (Mux 32–63) trigger level is programmable in the Input Triggers Level Detection Control 2 and 3 registers. *Figure 2163* shows the format of the ITLD2 register. All of the Mux fields in the ITLD2 register have the same description.

Offset: 0x0B Access: Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	Mux47				Mux46				Mux45				Mux44			
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	Mux43				Mux42				Mux41				Mux40			
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	Mux39				Mux38				Mux37				Mux36			
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	Mux35				Mux34				Mux33				Mux32			
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2163. Input triggers level detection control 2 (ITLD2)

The ITLD2 registers Mux fields are described in *Table 2116*.

Table 2116. ITLD2 register field descriptions

Field	Description
0:1 Mux*47*	Mux47 Output Signal Detection 00 Level is passed after synchronization (default) 01 Posedge detection 10 Toggle detection 11 Level is passed after synchronization
2:3 Mux*46*	Mux46 Output Signal Detection 00 Level is passed after synchronization (default) 01 Posedge detection 10 Toggle detection 11 Level is passed after synchronization

Table 2116. ITLD2 register field descriptions (continued)

Field	Description
4:5 Mux*45*	Mux45 Output Signal Detection 00 Level is passed after synchronization (default) 01 Posedge detection 10 Toggle detection 11 Level is passed after synchronization
6:7 Mux*44*	Mux44 Output Signal Detection 00 Level is passed after synchronization (default) 01 Posedge detection 10 Toggle detection 11 Level is passed after synchronization
8:9 Mux*43*	Mux43 Output Signal Detection 00 Level is passed after synchronization (default) 01 Posedge detection 10 Toggle detection 11 Level is passed after synchronization
10:11 Mux*42*	Mux42 Output Signal Detection 00 Level is passed after synchronization (default) 01 Posedge detection 10 Toggle detection 11 Level is passed after synchronization
12:13 Mux*41*	Mux41 Output Signal Detection 00 Level is passed after synchronization (default) 01 Posedge detection 10 Toggle detection 11 Level is passed after synchronization
14:15 Mux*40*	Mux40 Output Signal Detection 00 Level is passed after synchronization (default) 01 Posedge detection 10 Toggle detection 11 Level is passed after synchronization
16:17 Mux*39*	Mux39 Output Signal Detection 00 Level is passed after synchronization (default) 01 Posedge detection 10 Toggle detection 11 Level is passed after synchronization
18:19 Mux*38*	Mux38 Output Signal Detection 00 Level is passed after synchronization (default) 01 Posedge detection 10 Toggle detection 11 Level is passed after synchronization
20:21 Mux*37*	Mux37 Output Signal Detection 00 Level is passed after synchronization (default) 01 Posedge detection 10 Toggle detection 11 Level is passed after synchronization

Table 2116. ITLD2 register field descriptions (continued)

Field	Description
22:23 Mux*36*	Mux36 Output Signal Detection 00 Level is passed after synchronization (default) 01 Posedge detection 10 Toggle detection 11 Level is passed after synchronization
24:25 Mux*35*	Mux35 Output Signal Detection 00 Level is passed after synchronization (default) 01 Posedge detection 10 Toggle detection 11 Level is passed after synchronization
26:27 Mux*34*	Mux34 Output Signal Detection 00 Level is passed after synchronization (default) 01 Posedge detection 10 Toggle detection 11 Level is passed after synchronization
28:29 Mux*33*	Mux33 Output Signal Detection 00 Level is passed after synchronization (default) 01 Posedge detection 10 Toggle detection 11 Level is passed after synchronization
30:31 Mux*32*	Mux32 Output Signal Detection 00 Level is passed after synchronization (default) 01 Posedge detection 10 Toggle detection 11 Level is passed after synchronization

70.5.1.1.10 Input triggers level detection control 3 (ITLD3)

Only a rising edge is detected on the outputs of the first 32 level1 Muxes and so these values are not programmable. The last 32 level1 Muxes (Mux 32–63) trigger level is programmable in the Input Triggers Level Detection Control 2 and 3 registers. *Figure 2164* shows the format of the ITLD3 register.All of the Mux fields in the ITLD3 register have the same description.

Offset: 0x0C Access: Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	Mux63				Mux62				Mux61				Mux60			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	Mux55				Mux54				Mux53				Mux52			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2164. Input triggers level detection control 3 (ITLD3)

The ITLD3 registers Mux fields are described in *Table 2117*.

Table 2117. ITLD3 register field descriptions

Field	Description
0:1 Mux*63*	Mux63 Output Signal Detection 00 Level is passed after synchronization (default) 01 Posedge detection 10 Toggle detection 11 Level is passed after synchronization
2:3 Mux*62*	Mux62 Output Signal Detection 00 Level is passed after synchronization (default) 01 Posedge detection 10 Toggle detection 11 Level is passed after synchronization
4:5 Mux*61*	Mux61 Output Signal Detection 00 Level is passed after synchronization (default) 01 Posedge detection 10 Toggle detection 11 Level is passed after synchronization
6:7 Mux*60*	Mux60 Output Signal Detection 00 Level is passed after synchronization (default) 01 Posedge detection 10 Toggle detection 11 Level is passed after synchronization
8:9 Mux*59*	Mux59 Output Signal Detection 00 Level is passed after synchronization (default) 01 Posedge detection 10 Toggle detection 11 Level is passed after synchronization
10:11 Mux*58*	Mux58 Output Signal Detection 00 Level is passed after synchronization (default) 01 Posedge detection 10 Toggle detection 11 Level is passed after synchronization
12:13 Mux*57*	Mux57 Output Signal Detection 00 Level is passed after synchronization (default) 01 Posedge detection 10 Toggle detection 11 Level is passed after synchronization
14:15 Mux*56*	Mux56 Output Signal Detection 00 Level is passed after synchronization (default) 01 Posedge detection 10 Toggle detection 11 Level is passed after synchronization
16:17 Mux*55*	Mux55 Output Signal Detection 00 Level is passed after synchronization (default) 01 Posedge detection 10 Toggle detection 11 Level is passed after synchronization

Table 2117. ITLD3 register field descriptions (continued)

Field	Description
18:19 Mux*54*	Mux54 Output Signal Detection 00 Level is passed after synchronization (default) 01 Posedge detection 10 Toggle detection 11 Level is passed after synchronization
20:21 Mux*53*	Mux53 Output Signal Detection 00 Level is passed after synchronization (default) 01 Posedge detection 10 Toggle detection 11 Level is passed after synchronization
22:23 Mux*52*	Mux52 Output Signal Detection 00 Level is passed after synchronization (default) 01 Posedge detection 10 Toggle detection 11 Level is passed after synchronization
24:25 Mux*51*	Mux51 Output Signal Detection 00 Level is passed after synchronization (default) 01 Posedge detection 10 Toggle detection 11 Level is passed after synchronization
26:27 Mux*50*	Mux50 Output Signal Detection 00 Level is passed after synchronization (default) 01 Posedge detection 10 Toggle detection 11 Level is passed after synchronization
28:29 Mux*49*	Mux49 Output Signal Detection 00 Level is passed after synchronization (default) 01 Posedge detection 10 Toggle detection 11 Level is passed after synchronization
30:31 Mux*48*	Mux48 Output Signal Detection 00 Level is passed after synchronization (default) 01 Posedge detection 10 Toggle detection 11 Level is passed after synchronization

70.5.1.1.11 CPU0 processor exception vector prefix (C0PEVP)

The SPU captures the exception vector from CPU0 when the exception enable signal is asserted. The exception vector decoding is defined in *Table 2145*. The SPU compares this captured vector with the value in the C0PEVP register. *Figure 2165* shows the format of the C0PEVP register.

Offset: 0x0D Access: Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	CPU0															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2165. CPU0 processor exception vector prefix (C0PEVP)

The C0PEVP register is described in *Table 2118*.

Table 2118. C0PEVP register field descriptions

Field	Description
16:31 CPU0	CPU0 processor exception vector Program this field with one of the vector values from *Table 2145* to select the corresponding processor exception. This field must use the byte swapped values in the CnPEVP register CPUn field value column in *Table 2145*.

70.5.1.1.12 CPU1 processor exception vector prefix (C1PEVP)

The SPU captures the exception vector from CPU1 when the exception enable signal is asserted. The exception vector decoding is defined in *Table 2145*. The SPU compares this captured vector with the value in the C1PEVP register. *Figure 2166* shows the format of the C1PEVP register.

Offset: 0x0E Access: Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	CPU1															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2166. CPU1 processor exception vector prefix (C1PEVP)

The C1PEVP register is described in *Table 2119*.

Table 2119. C1PEVP register field descriptions

Field	Description
0:15 CPU1	CPU1 processor exception vector Program this field with one of the vector values from *Table 2145* to select the corresponding processor exception. This field must use the byte swapped values in the CnPEVP register CPUn field value column in *Table 2145*.

70.5.1.1.13 CPU2 processor exception vector prefix (C2PEVP)

The SPU captures the exception vector from CPU2 when the exception enable signal is asserted. The exception vector decoding is defined in *Table 2145*. The SPU compares this captured vector with the value in the C2PEVP register. *Figure 2167* shows the format of the C2PEVP register.

Offset: 0x0F Access: Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	CPU2															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2167. CPU2 processor exception vector prefix (C2PEVP)

The C2PEVP register is described in *Table 2120*.

Table 2120. C2PEVP register field descriptions

Field	Description
0:15 CPU2	CPU2 processor exception vector Program this field with one of the vector values from *Table 2145* to select the corresponding processor exception. **Note:** This field must use the byte swapped values in the CnPEVP register CPUn field value column in *Table 2145*.

70.5.1.1.14 CPU0 interrupt priority selection (C0PIS)

Figure 2168 shows the format of the C0PIS register. The SPU compares the input CPR vector from CPU0 with the value programmed to the C0PIS register and generates a match signal if necessary. The typical use case would be for posedge detection on match (to detect when the priority level is set to the compare value) or high detection while match remains.

Offset: 0x12 Access: Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	CPU0							
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2168. CPU0 interrupt priority selection (C0PIS)

The C0PIS register field is described in *Table 2121*.

Table 2121. C0PIS register field descriptions

Field	Description
24:31 CPU0	CPU0 Priority Interrupt Selection

70.5.1.1.15 CPU1 interrupt priority selection (C1PIS)

Figure 2169 shows the format of the C1PIS register. The SPU compares the input CPR vector from CPU1 with the value programmed to the C1PIS register and generates a match signal if necessary. The typical use case would be for posedge detection on match (to detect when the priority level is set to the compare value) or high detection while match remains.

Offset: 0x13 Access: Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	CPU1							
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2169. CPU1 interrupt priority selection (C1PIS)

The C1PIS register is described in *Table 2122*.

Table 2122. C1PIS register field descriptions

Field	Description
24:31 CPU1	CPU1 Priority Interrupt Selection

70.5.1.1.16 CPU2 interrupt priority selection (C2PIS)

Figure 2170 shows the format of the C2PIS register. The SPU compares the input CPR vector from CPU2 with the value programmed to the C2PIS register and generates a match signal if necessary. The typical use case would be for posedge detection on match (to detect when the priority level is set to the compare value) or high detection while match remains.

Offset: 0x14 Access: Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	CPU2							
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2170. CPU2 interrupt priority selection (C2PIS)

The C2PIS register is described in *Table 2123*.

Table 2123. C2PIS register field descriptions


Field	Description
24:31 CPU2	CPU2 Priority Interrupt Selection

70.5.1.2 Level2 input Mux configurations registers

At level1, the set of input Mux control registers (described in *Section 70.5.1.1: Level1 input Mux configurations registers*) narrows down the large number of SPU watchpoints to a manageable set using sixty-four 8 × 1 multiplexers. At Level2, 16 inputs are selected for each SLU from the 64 level1 outputs using 16 64 × 1 multiplexers. Six bits per Mux select one input out of 64 (in fact 63) inputs. Each 32-bit register configures the AND gates of one state; therefore, eight registers are used to configure inputs for the 8 SLUs. All the 63 inputs are static for all the eight states. Any 16 inputs can be selected from the 63 input triggers for a state.

The detail selection is shown in the *Figure 2192* for State0. Similar logic is provided for States 1 to 7.

Figure 2171. Level2 Mux AND gates input pin routing for State0



Note: If any SLU AND gate is unused, then its output is logic low (1'b0). Thus, if all four inputs of a particular AND gate are at the default value 1'b1 (none of the inputs have been routed from the Level 2 mux to the inputs of AND gates), then the output of that AND gate is logic low. This provides protection to avoid the masking of other inputs to the OR gate.

70.5.1.2.1 Level2 Mux state n selection 0 (L2nSEL0)

Figure 2172 shows the format of the L2nSEL0 register where the state number, n = 0 to 7.

Offset: 0x17 +n*0x4 (n=0 to 7) Access: Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	FirstANDInput4						0	0	FirstANDInput3					
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	FirstANDInput2						0	0	FirstANDInput1					
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2172. Level2 Mux state n selection 0 (L2nSEL0)

The L2nSEL0 register fields are described in *Table 2124*.

Table 2124. L2nSEL0 register field descriptions

Field	Description
2:7 FirstANDInput4	First AND Gate Input 4 Selection 000000 No Input is selected (tie to 1'b1) 000001 Level1 MUX 0 output 000010 Level1 MUX 1 output 000011 Level1 MUX 2 output … 111110 Level1 MUX 61 output 111111 Level1 MUX 62 output
10:15 FirstANDInput3	First AND Gate Input 3 Selection 000000 No Input is selected (tie to 1'b1) 000001 Level1 MUX 0 output 000010 Level1 MUX 1 output 000011 Level1 MUX 2 output … 111110 Level1 MUX 61 output 111111 Level1 MUX 62 output
18:23 FirstANDInput2	First AND Gate Input 2 Selection 000000 No Input is selected (tie to 1'b1) 000001 Level1 MUX 0 output 000010 Level1 MUX 1 output 000011 Level1 MUX 2 output … 111110 Level1 MUX 61 output 111111 Level1 MUX 62 output
26:31 FirstANDInput1	First AND Gate Input 1 Selection 000000 No Input is selected (tie to 1'b1) 000001 Level1 MUX 0 output 000010 Level1 MUX 1 output 000011 Level1 MUX 2 output … 111110 Level1 MUX 61 output 111111 Level1 MUX 62 output

70.5.1.2.2 Level2 Mux state n selection 1 (L2nSEL1)

Figure 2173 shows the format of the L2nSEL1 register where the state number, n = 0 to 7.

Offset: 0x18 +n*0x4 (n=0 to 7) Access: Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	SecondANDInput4						0	0	SecondANDInput3					
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	SecondANDInput2						0	0	SecondANDInput1					
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2173. Level2 Mux state n selection 1 (L2nSEL1)

The L2nSEL1 register fields are described in *Table 2125*.

Table 2125. L2nSEL1 register field descriptions

Field	Description
2:7 SecondANDInput4	Second AND Gate Input 4 Selection 000000 No Input is selected (tie to 1'b1) 000001 Level1 MUX 0 output 000010 Level1 MUX 1 output 000011 Level1 MUX 2 output … 111110 Level1 MUX 61 output 111111 Level1 MUX 62 output
10:15 SecondANDInput3	Second AND Gate Input 3 Selection 000000 No Input is selected (tie to 1'b1) 000001 Level1 MUX 0 output 000010 Level1 MUX 1 output 000011 Level1 MUX 2 output … 111110 Level1 MUX 61 output 111111 Level1 MUX 62 output
18:23 SecondANDInput2	Second AND Gate Input 2 Selection 000001 Level1 MUX 1 output 000011 Level1 MUX 2 output … 111110 Level1 MUX 61 output 111111 Level1 MUX 62 output
26:31 SecondANDInput1	Second AND Gate Input 1Selection 000000 No Input is selected (tie to 1'b1) 000001 Level1 MUX 0 output 000010 Level1 MUX 1 output 000011 Level1 MUX 2 output … 111110 Level1 MUX 61 output 111111 Level1 MUX 62 output

70.5.1.2.3 Level2 Mux state n selection 2 (L2nSEL2)

Figure 2174 shows the format of the L2nSEL2 register where the state number, n = 0 to 7.

Offset: 0x19 n*0x4 (n=0 to 7) Access: Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	ThirdANDInput4						0	0	ThirdANDInput3					
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	ThirdANDInput2						0	0	ThirdANDInput1					
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2174. Level2 Mux state n selection 2 (L2nSEL2)

The L2nSEL2 register fields are described in *Table 2126*.

Table 2126. L2nSEL2 register field descriptions

Field	Description
2:7 ThirdANDInput4	Third AND Gate Input 4 Selection 000000 No Input is selected (tie to 1'b1) 000001 Level1 MUX 0 output 000010 Level1 MUX 1 output 000011 Level1 MUX 2 output … 111110 Level1 MUX 61 output 111111 Level1 MUX 62 output
10:15 ThirdANDInput3	Third AND Gate Input 3 Selection 000000 No Input is selected (tie to 1'b1) 000001 Level1 MUX 0 output 000010 Level1 MUX 1 output 000011 Level1 MUX 2 output … 111110 Level1 MUX 61 output 111111 Level1 MUX 62 output

Table 2126. L2nSEL2 register field descriptions (continued)

Field	Description
18:23 ThirdANDInput2	Third AND Gate Input 2 Selection 000000 No Input is selected (tie to 1'b1) 000001 Level1 MUX 0 output 000010 Level1 MUX 1 output 000011 Level1 MUX 2 output … 111110 Level1 MUX 61 output 111111 Level1 MUX 62 output
26:31 ThirdANDInput1	Third AND Gate Input 1 Selection 000000 No Input is selected (tie to 1'b1) 000001 Level1 MUX 0 output 000010 Level1 MUX 1 output 000011 Level1 MUX 2 output … 111110 Level1 MUX 61 output 111111 Level1 MUX 62 output

70.5.1.2.4 Level2 Mux state n selection 3 (L2nSEL3)

Figure 2175 shows the format of the L2nSEL3 register where the state number, n = 0 to 7.

Offset: 0x1A +n*0x4 (n=0 to 7) Access: Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	FourthANDInput4						0	0	FourthANDInput3					
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	FourthANDInput2						0	0	FourthANDInput1					
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2175. Level2 Mux state n selection 3 (L2nSEL3)

The L2nSEL3 register fields are described in *Table 2127*.

Table 2127. L2nSEL3 register field descriptions

Field	Description
2:7 FourthANDInput4	Fourth AND Gate Input 4 Selection 000000 No Input is selected (tie to 1'b1) 000001 Level1 MUX 0 output 000010 Level1 MUX 1 output 000011 Level1 MUX 2 output … 111110 Level1 MUX 61 output 111111 Level1 MUX 62 output
10:15 FourthANDInput3	Fourth AND Gate Input 3 Selection 000000 No Input is selected (tie to 1'b1) 000001 Level1 MUX 0 output 000010 Level1 MUX 1 output 000011 Level1 MUX 2 output … 111110 Level1 MUX 61 output 111111 Level1 MUX 62 output
18:23 FourthANDInput2	Fourth AND Gate Input 2 Selection 000000 No Input is selected (tie to 1'b1) 000001 Level1 MUX 0 output 000010 Level1 MUX 1 output 000011 Level1 MUX 2 output … 111110 Level1 MUX 61 output 111111 Level1 MUX 62 output
26:31 FourthANDInput1	Fourth AND Gate Input 1 Selection 000000 No Input is selected (tie to 1'b1) 000001 Level1 MUX 0 output 000010 Level1 MUX 1 output 000011 Level1 MUX 2 output … 111110 Level1 MUX 61 output 111111 Level1 MUX 62 output

70.5.1.3 Sequence unit registers

70.5.1.3.1 Input/output Inversion control state n (IOICn)

An input control register is provided for each event generated by the SLU. This register is programmed to specify how the input signals to each SLU are combined to generate the resulting event for that particular sequence. In total, there are 16 inputs for each state and only one (the first) of the inputs can be used with or without inversion. The input can be left unused if not required for that state by selecting 000000 (No input selected option) in the L2nSEL registers. The output of each AND gate has the optional inversion control as well. The output can be routed directly or with inversion from each AND gate to the input of OR gate. *Figure 2176* shows the format of the IOICn register where the state number, n = 0 to 7.

Offset: 0x37 n*0x1 (n=0 to 7) Access: Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	OutOR	OutAND4	OutAND3	OutAND2	OutAND1	InAND4	InAND3	InAND2	InAND1
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2176. Input/output Inversion control state n (IOICn)

The IOICn register fields are described in *Table 2128*.

Table 2128. IOICn register field descriptions

Field	Description
23 OutOR	Output OR GATE Control 0 Output is used directly (without inversion) for this event 1 Output is inverted for this event
24 OutAND4	Output of AND Gate 4 Control 0 Output is used directly (without inversion) for this event 1 Output is inverted for this event
25 OutAND3	Output AND Gate 3 Control 0 Output is used directly (without inversion) for this event 1 Output is inverted for this event
26 OutAND2	Output AND Gate 2 Control 0 Output is used directly (without inversion) for this event 1 Output is inverted for this event
27 OutAND1	Output AND Gate 1 Control 0 Output is used directly (without inversion) for this event 1 Output is inverted for this event
28 InAND4	Input 1 AND Gate 4 Control 0 Input 1 is used directly (without inversion) for this event 1 Input 1 is inverted for this event
29 InAND3	Input 1 AND Gate 3 Control 0 Input 1 is used directly (without inversion) for this event 1 Input 1 is inverted for this event
30 InAND2	Input 1 AND Gate 2 Control 0 Input 1 is used directly (without inversion) for this event 1 Input 1 is inverted for this event
31 InAND1	Input 1 AND Gate 1 Control 0 Input 1 is used directly (without inversion) for this event 1 Input 1 is inverted for this event

70.5.1.3.2 Sequence control (SCTRL)

This configuration register is provided to enable the sequence and to select the states that are part of a particular sequence. There can be at most four active sequences. Each sequence can have one state or a maximum of eight states. However, each state can only be used in one unique sequence. In other words, if one state has been selected for a sequence, then this state cannot be used for any other defined sequence. Each sequence has a start state and end state. *Figure 2177* shows the format of the SCTRL register.

Offset: 0x3F Access: Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	S4ST2			S4ST1			S4ST0	0	S3ST2			S3ST1			S3ST0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	S2ST2			S2ST1			S2ST0	0	S1ST2			S1ST1			S1ST0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2177. Sequence control (SCTRL)

The SCTRL register fields are described in *Table 2129*.

Table 2129. SCTRL register field descriptions

Field	Description
1:3 S4ST2	Sequence 4 End State 000 State 0 is the Stop state for sequence 4 001 State 1 is the Stop state for sequence 4 010 State 2 is the Stop state for sequence 4 011 State 3 is the Stop state for sequence 4 100 State 4 is the Stop state for sequence 4 101 State 5 is the Stop state for sequence 4 110 State 6 is the Stop state for sequence 4 111 State 7 is the Stop state for sequence 4
4:6 S4ST1	Sequence 4 Start State(1) 000 State 0 is the Start state for sequence 4 001 State 1 is the Start state for sequence 4 010 State 2 is the Start state for sequence 4 011 State 3 is the Start state for sequence 4 100 State 4 is the Start state for sequence 4 101 State 5 is the Start state for sequence 4 110 State 6 is the Start state for sequence 4 111 State 7 is the Start state for sequence 4
7 S4ST0	Sequence 4 Enable/Disable(2) Once enabled, this bit is disabled at the end of the Sequence 4. 0 Sequence 4 is disabled 1 Sequence 4 is enabled

Table 2129. SCTRL register field descriptions (continued)

Field	Description
9:11 S3ST2	Sequence 3 End State 000 State 0 is the Stop state for sequence 3 001 State 1 is the Stop state for sequence 3 010 State 2 is the Stop state for sequence 3 011 State 3 is the Stop state for sequence 3 100 State 4 is the Stop state for sequence 3 101 State 5 is the Stop state for sequence 3 110 State 6 is the Stop state for sequence 3 111 State 7 is the Stop state for sequence 3
12:14 S3ST1	Sequence 3 Start State(1) 000 State 0 is the Start state for sequence 3 001 State 1 is the Start state for sequence 3 010 State 2 is the Start state for sequence 3 011 State 3 is the Start state for sequence 3 100 State 4 is the Start state for sequence 3 101 State 5 is the Start state for sequence 3 110 State 6 is the Start state for sequence 3 111 State 7 is the Start state for sequence 3
15 S3ST0	Sequence 3 Enable/Disable(2) Once enabled, this bit is disabled at the end of the Sequence 3. 0 Sequence 3 is disabled 1 Sequence 3 is enabled
17:19 S2ST2	Sequence 2 End State 000 State 0 is the Stop state for sequence 2 001 State 1 is the Stop state for sequence 2 010 State 2 is the Stop state for sequence 2 011 State 3 is the Stop state for sequence 2 100 State 4 is the Stop state for sequence 2 101 State 5 is the Stop state for sequence 2 110 State 6 is the Stop state for sequence 2 111 State 7 is the Stop state for sequence 2
20:22 S2ST1	Sequence 2 Start State(1) 000 State 0 is the Start state for sequence 2 001 State 1 is the Start state for sequence 2 010 State 2 is the Start state for sequence 2 011 State 3 is the Start state for sequence 2 100 State 4 is the Start state for sequence 2 101 State 5 is the Start state for sequence 2 110 State 6 is the Start state for sequence 2 111 State 7 is the Start state for sequence 2
23 S2ST0	Sequence2 Enable/Disable(2) Once enabled, this bit is disabled at the end of the Sequence 2. 0 Sequence 2 is disabled 1 Sequence 2 is enabled

Table 2129. SCTRL register field descriptions (continued)

Field	Description
25:27 S1ST2	Sequence 1 End State 000 State 0 is the Stop state for sequence 1 001 State 1 is the Stop state for sequence 1 010 State 2 is the Stop state for sequence 1 011 State 3 is the Stop state for sequence 1 100 State 4 is the Stop state for sequence 1 101 State 5 is the Stop state for sequence 1 110 State 6 is the Stop state for sequence 1 111 State 7 is the Stop state for sequence 1
28:30 S1ST1	Sequence 1 Start State 000 State 0 (Always)
31 S1ST0	Sequence1 Enable/Disable(2) Once enabled, this bit is disabled at the end of the Sequence 1. 0 Sequence 1 is disabled 1 Sequence 1 is enabled

1. Ideally, the start state for a sequence should be the state immediately after the stop state for the previous sequence. For example, if sequence 1 starts at state 0 and ends at state3, sequence 2 should start at state4.
2. Multiple active sequences such as Sequence 2, Sequence 3 and Sequence 4 must be programmed with Div4 option only.

70.5.1.3.3 State n goto control (SnGC)

SLU states are linked to each other based on if-then-else conditions. There are two conditions: true and false. A SLU state can remain in the same state or jump to any other state. The state goto control register is programmed to specify the GoTo a particular state from current state.

Figure 2178 shows the format of the SnGC register where the state number, n = 0 to 7.

Offset: 0x40 +n*0x1 (n= 0 to 7) Access: Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	NF			FE	NT			TE
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2178. State n goto control (SnGC)

The SnGC register fields are described in *Table 2130*.

Table 2130. SnGC register field descriptions

Field	Description
24:26 NF	Next State on False Condition Defines the Goto next state in case of false condition from the present state. States may remain in the same state on a false condition if the same state is chosen as the next state. 000 Goto State 0 001 Goto State 1 010 Goto State 2 011 Goto State 3 100 Goto State 4 101 Goto State 5 110 Goto State 6 111 Goto State 7
27 FE	GOTO Control of State Under False Condition Defines the Goto control of a state under the false condition. If this bit is enabled, then the state moves to the next state based on bits[7:5]. If disabled, then this is the is end of a sequence when the sequence comes to this state. Actions associated with states under false condition are executed. Disabling this bit end the sequence under a false condition. 0 Disable Goto control 1 Enable Goto control
28:30 NT	Next State on True Condition Defines the Goto next state in case of true condition from the present state. States may remain in the same state on a true condition if the same state is chosen as the next state. 000 Goto State 0 001 Goto State 1 010 Goto State 2 011 Goto State 3 100 Goto State 4 101 Goto State 5 110 Goto State 6 111 Goto State 7
31 TE	GoTo Control of State Under True Condition Defines the Goto control of a state under the true condition. If this bit is enabled, then the State moves to the next state based on bits[3:1]. If disabled, then this is the end of a sequence when the sequence comes to this state. Actions associated with states under true condition are executed. Disabling this bit ends the sequence under a true condition. 0 Disable Goto control 1 Enable Goto control

70.5.1.4 SLU status register (SS)

The SLU status register indicates the states that have been hit/encountered in any of the active sequences. *Figure 2179* shows the format of the SS register.

Offset: 0x48 Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	IM2	IM1	IM0	EM2	EM1	EM0	SAS4			SAS3
W							w1c	w1c	w1c	w1c	w1c	w1c	w1c			w1c
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	SAS3		SAS2			SAS1			SH7	SH6	SH5	SH4	SH3	SH2	SH1	SH0
W	w1c		w1c			w1c			w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2179. SLU status register (SS)

The SS register fields are described in *Table 2131*.

Table 2131. SS register field descriptions

Field	Description
6 IM2	Interrupt Match 2 This bit indicates the status of the match value on interrupt priority register of CPU2. 0 No match 1 Match occurred
7 IM1	Interrupt Match 1 This bit indicates the status of the match value on interrupt priority register of CPU1. 0 No match 1 Match occurred
8 IM0	Interrupt Match 0 This bit indicates the status of the match value on interrupt priority register of CPU0. 0 No match 1 Match occurred
9 EM2	Exception Match 2 This bit indicates the status of the processor exception vector match value of CPU2. 0 No match 1 Match occurred
10 EM1	Exception Match 1 This bit indicates the status of the processor exception vector match value of CPU1. 0 No match 1 Match occurred
11 EM0	Exception Match 0 This bit indicates the status of the processor exception vector match value of CPU0. 0 No match 1 Match occurred

Table 2131. SS register field descriptions (continued)

Field	Description
12:14 SAS4	Sequence 4 Active State Two consecutive read cycles are required to know the active state.These bits capture the active state of sequence 4 at the clock when these bits are read. The active state might be different in the previous clock and the next clock. 000 State0 is the active state 001 State1 is the active state 010 State2 is the active state 011 State3 is the active state 100 State4 is the active state 101 State5 is the active state 110 State6 is the active state 111 State7 is the active state
15:17 SAS3	Sequence 3 Active State Two consecutive read cycles are required to know the active state. These bits capture the active state of sequence 3 at the clock when these bits are read. The active state might be different in the previous clock and the next clock. 000 State0 is the active state 001 State1 is the active state 010 State2 is the active state 011 State3 is the active state 100 State4 is the active state 101 state5 is the active state 110 State6 is the active state 111 State7 is the active state
18:20 SAS2	Sequence 2 Active State Two consecutive read cycles are required to know the active state.These bits capture the active state of sequence 2 at the clock when these bits are read. The active state might be different in the previous clock and the next clock. 000 State0 is the active state 001 State1 is the active state 010 State2 is the active state 011 State3 is the active state 100 State4 is the active state 101 State5 is the active state 110 State6 is the active state 111 State7 is the active state
21:23 SAS1	Sequence 1 Active State Two consecutive read cycles are required to know the active state. These bits capture the active state of sequence 1 at the clock when these bits are read. The active state might be different in the previous clock and the next clock. 000 State0 is the active state 001 State1 is the active state 010 State2 is the active state 011 State3 is the active state 100 State4 is the active state 101 State5 is the active state 110 State6 is the active state 111 State7 is the active state

Table 2131. SS register field descriptions (continued)

Field	Description
24 SH7	State Hit 7 This bit is set when State7 is hit/encountered in any of the active sequences 0 State not hit 1 State hit
25 SH6	State Hit 6 This bit is set when State6 is hit/encountered in any of the active sequences 0 State not hit 1 State hit
26 SH5	State Hit 5 This bit is set when State5 is hit/encountered in any of the active sequences 0 State not hit 1 State hit
27 SH4	State Hit 4 This bit is set when State4 is hit/encountered in any of the active sequences 0 State not hit 1 State hit
28 SH3	State Hit 3 This bit is set when State3 is hit/encountered in any of the active sequences 0 State not hit 1 State hit
29 SH2	State Hit 2 This bit is set when State2 is hit/encountered in any of the active sequences 0 State not hit 1 State hit
30 SH1	State Hit 1 This bit is set when State1 is hit/encountered in any of the active sequences 0 State not hit 1 State hit
31 SH0	State Hit 0 This bit is set when State0 is hit/encountered in any of the active sequences 0 State not hit 1 State hit

70.5.1.5 SPU enable register (SE)

The SPU enable/disable register is used to enable and disable the SPU. If disabled, all inputs are masked. *Figure 2180* shows the format of the SE register.

Offset: 0x49 Access: Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DIV	SED
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2180. SPU enable register (SE)

The SE register fields are described in *Table 2132*.

Table 2132. SE register field descriptions

Field	Description
30 DIV	Div Option Select Div4 and Div1 programmable options based on number of active sequences. 0 Use Div4 option, when multiple up to four sequences are active or only one sequence is active which does not require the highest resolution 1 Use a Div1 option, when only one sequence (Sequence1) is active and highest resolution is required
31 SED	SPU Enable/Disable This bit should be set after programming all of the SPU configuration registers. 0 SPU is disabled 1 SPU is enabled

Note: Div option mapping with active sequences must be correctly programmed by the user. No hardware checks are implemented.

70.5.1.6 Sample and hold mechanism

SPU supports Div4/Div1 sample and state processing frequency (both are effectively the same). For the Div1 option, the sample and state processing frequency is the SPU clock frequency. Likewise, for the Div4 option, the sample and state processing frequency is 1/4th the SPU clock frequency.

The Div1 or Div4 is related to hold circuitry (among other circuits as well), but the sample circuitry is always Div1. Therefore, if Div4 is selected for hold circuitry, then four samples are taken and then latched into a hold circuitry (for the next four Div1 clocks, synchronized for all inputs).

This sample and hold mechanism is applicable for external signals only, but counters logic process differently. These external signals may be considered as selected conditions for any sequence, and for any of the states of any sequence. There is no difference based on state or sequence, as all inputs are treated the same regardless.

70.5.1.6.1 Functional limitations

If there are multiple true conditions in a Div4 period, only one condition is registered. Never are there any missed true conditions, except for extra true conditions in a Div4 period. Therefore, the user should select the resolution of SPU based on number of active sequences.

- If the signal changes faster than the sample and state frequency, then the SPU would probably only detect one event per the sample period (for example, if there are multiple true conditions in a Div4 period, only one condition is registered).
- If the signal changes faster than the sample and state frequency, then the SPU would only be able to process one event per state processing frequency.

70.5.1.6.2 Assumption

When using Div1, SPU counter operations are not available for state evaluation in the immediately next clock cycle. Therefore, special handling must be done in state evaluation during this delayed effect to assure that it does not create undesirable results. Refer to counter workaround description in *Section 70.2*.

When using Div4, however, there are no delayed effects when using SPU counter operations. This is because subsequent state evaluations are done four clocks apart, instead of every clock for Div1 selection. Therefore, counter workaround description in *Section 70.2*, becomes redundant with Div4 option.

70.5.1.7 SLU action unit registers

The action unit of the SPU is responsible for generating the action triggers supported by various actions, listed in *Section 70.2*. The action triggers are mapped to the events by programming the action registers. Each event can be programmed to trigger interrupts, watchpoints, trace signals, counter stop/reset/increment and many other general actions. *Table 2133* shows the bit mapping for all the possible actions divided in three groups: client based, counter based, system related.

Table 2133. SPU action decoder

Group bit [11:10]		Client/counter bit [9:5]		Action bit [4:1]			Enable bit [0]
ID	Name	ID	Name	ID	Name	Comment	
00	Client group	00000	CPU0	0000	No action	—	0=Stop 1=Start
		00001	CPU1	0001	DTM/gtm_gen0 trace	Valid for Cores, AHB and trace group actions	
		00010	CPU2	0010			
		00011–00111	Reserved	0011	—		
		01000	Reserved	0100	—		
		01001–01111	Reserved	0101	PMC1—	Valid for the cores as PMC—	For PMCn 0= Stop 1= Start
		10000	NXMC1	0110	PMC2—		
		10001	NXMC2	0111	PMC3—		
		10010–10111	Reserved	1000	PMC4—		
		11000	Reserved	1001	—	—	0=Stop 1=Start
		11001–11110	Reserved	1010	—		
				1011	—		
				1100	—		
		11111	Trace group(1)	1101–1111	Reserved	Valid for CPU cores and AHB	
01	Counter group	00000	Counter0	0000	No action	—	Don’t care
		00001	Counter1	0001	Start timer/Incr counter	Valid for all counters/timers	
		00010	Counter2	0010	Stop timer		
		…	…	0011	Reset counter		
		01111	Counter15	0100	Capture		
		10000–11111	Reserved	0101–1111	Reserved		

Table 2133. SPU action decoder (continued)

Group bit [11:10]		Client/counter bit [9:5]		Action bit [4:1]			Enable bit [0]
ID	Name	ID	Name	ID	Name	Comment	
10	System group	00000	System action	0000	No action	—	Don't care
		00001–11111	Reserved	0001	Halt1_dci_evti	—	
				0010	Halt2_dci_evti	—	
				0011	—	—	
				0100	—	—	
				0101	—	—	
				0110	—	—	
				0111	Evto1	—	
				1000	Evto2	—	
				1001	Reserved	—	
				1010	Core INTR	—	
				1011–1111	Reserved	—	—
11	Reserved						

1. The valid actions for Trace group are OTM trace, PTM trace, DTM trace or WTM trace. No other actions can be selected with Trace group. The group can be defined using the Trace group configuration registers.

70.5.1.7.1 State n true action 0 (SnTA0)

The SPU can be programmed to enable up to four different actions against a true condition of every state. All the possible actions and their encoding are listed in *Table 2133*. A total of 12 bits are needed to code every action. The first two actions for true condition are defined in SnTA0 and the next two actions are defined in SnTA1.

Figure 2181 shows the format of the SnTA0 register where the state number, n = 0 to 7.

Offset: 0x01 + n*0x2 (n=0 to 7) Access: Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	ACTION2											
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	ACTION1											
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2181. State n true action 0 (SnTA0)

The SnTA0 register fields are described in *Table 2134*.

Table 2134. SnTA0 register field descriptions

Field	Description
4:15 ACTION2	Action 2 to be performed for State n true condition The decoding of these bits is defined in *Table 2133*.
20:31 ACTION1	Action 1 to be performed for State n true condition The decoding of these bits is defined in *Table 2133*.

70.5.1.7.2 State n true action 1 (SnTA1)

The SPU can be programmed to enable up to four different actions against a true condition of every state. All the possible actions and their encoding are listed in *Table 2133*. A total of 12 bits are needed to code every action. The first two actions for true condition are defined in SnTA0 and the next two actions are defined in SnTA1. *Figure 2182* shows the format of the SnTA1 register where the state number, n = 0 to 7.

Offset: 0x02 + n*0x2 (n= 0 to 7) Access: Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	ACTION4											
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	ACTION3											
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2182. State n true action 1 (SnTA1)

The SnTA1 register fields are described in *Table 2135*.

Table 2135. SnTA1 register field descriptions

Field	Description
4:15 ACTION4	Action 4 to be performed for State n true condition The decoding of these bits is defined in *Table 2133*.
20:31 ACTION3	Action 3 to be performed for State n true condition The decoding of these bits is defined in *Table 2133*.

70.5.1.7.3 State n false action 0 (SnFA0)

The SPU can be programmed to enable up to four different actions against a false condition of every state. All the possible actions and their encoding are listed in *Table 2133*. A total of 12 bits are needed to code every action. The first two actions for a false condition are defined in SnFA0 and the next two actions are defined in SnFA1. *Figure 2183* shows the format of the SnFA0 register where the state number, n = 0 to 7.

Offset: 0x11 + n*0x2 (n=0 to 7) Access: Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	ACTION2											
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	ACTION1											
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2183. State n false action 0 (SnFA0)

The SnFA0 register fields are described in *Table 2136*.

Table 2136. SnFA0 register field descriptions

Field	Description
4:15 ACTION2	Action 2 to be performed for State n false condition The decoding of these bits is defined in *Table 2133*.
20:31 ACTION1	Action 1 to be performed for State n false condition The decoding of these bits is defined in *Table 2133*.

70.5.1.7.4 State n false action 1 (SnFA1)

The SPU can be programmed to enable up to four different actions against a false condition of every state. All the possible actions and their encoding are listed in *Table 2133*. A total of 12 bits are needed to code every action. The first two actions for false condition are defined in SnFA0 and the next two actions are defined in SnFA1. *Figure 2184* shows the format of the SnFA1 register where the state number, n = 0 to 7.

Offset: 0x12 + n*0x2 (n=0 to 7) Access: Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	ACTION4											
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	ACTION3											
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2184. State n false action 1 (SnFA1)

The SnFA1 register fields are described in *Table 2137*.

Table 2137. SnFA1 register field descriptions

Field	Description
5:15 ACTION4	Action 4 to be performed for State n false condition The decoding of these bits is defined in *Table 2133*.
20:31 ACTION3	Action 3 to be performed for State n false condition The decoding of these bits is defined in *Table 2133*.

70.5.1.7.5 Trace group configuration registers (DTMTGC, PTMTGC, OTMTGC, WTMTGC)

There are four action trace groups and a configuration register for each trace group:

- DTM trace: clients are configured with the DTM trace group configuration (DTMTGC) register
- PTM trace: clients are configured with the PTM trace group configuration (PTMTGC) register
- OTM trace: clients are configured with the OTM trace group configuration (OTMTGC) register
- WTM trace: clients are configured with the WTM trace group configuration (WTMTGC) register

Each of these groups are specific to a trace. Any number of clients can be enabled for one trace using the action trace group.

Figure 2185 shows the format of the trace group configuration registers.

Offset: 0x21 (DTMTGC), 0x22 (PTMTGC), 0x23 (OTMTGC), 0x24 (WTMTGC)

Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	AHB2	AHB1
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	CPU2	CPU1	CPU0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2185. Trace group configuration register format (DTMTGC, PTMTGC, OTMTGC, WTMTGC)

The trace group configuration register fields are described in *Table 2138*.

Table 2138. DTMTGC, PTMTGC, OTMTGC, WTMTGC field descriptions

Field	Description
14 AHB2	0 Disable trace for AHB2 1 Enable trace for AHB2
15 AHB1	0 Disable trace for AHB1 1 Enable trace for AHB1
29 CPU2	0 Disable trace for CPU2 1 Enable trace for CPU2
30 CPU1	0 Disable trace for CPU1 1 Enable trace for CPU1
31 CPU0	0 Disable trace for CPU0 1 Enable trace for CPU0

70.5.1.7.6 Interrupt status (INTS)

The status of the external interrupt request to the processor core through the JTAGM is registered in the Interrupt status (INTS) register. This status bit is cleared when the acknowledge is received from the JTAGM. *Figure 2186* shows the format of the INTS register.

Offset: 0x25 Access: Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	INT
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2186. Interrupt status (INTS)

The INTS register fields are described in *Table 2139*.

Table 2139. INTS register field descriptions

Field	Description
31 INT	1 Interrupt status bit is cleared from JTAGM

70.5.1.8 Counters control n registers (CCTRLn)

There are 16 configurable counters/timers in the SPU. Configuration control of these counters is defined in the counter control registers. *Figure 2187* shows the format of the CCTRLn registers where the counter number, n = 0 to 15.

Offset: 0x26 + n*0x1 (n = 0 to 15) Access: Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	SW_RESET	PRESCALING			0	COUNT_INCR	MODE	ENABLE
W								0								
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2187. Counters control n registers (CCTRLn)

The CCTRLn register fields are described in *Table 2140*.

Table 2140. CCTRLn register field descriptions

Field	Description
23	Reserved. This bit is for internal use only and must be set to 0.
24 SW_RESET	Reset Counter can be reset by software. 0 Software reset is disabled 1 Software reset
25:27 PRESCALING	Prescaling Divides the timer clock by a defined value. 000 No scaling, divide by 1 001 Divide by 4 010 Divide by 16 011 Divide by 32 100 Reserved 101 Reserved 110 Reserved 111 Reserved
29 COUNT_INCR	Count Increment 0 Increment the counter based on the actions generated from the sequences 1 Increment the counter based on the PMC input. The mapping of the PMC inputs with the counters is shown in *Figure 2199*.
30 MODE	Mode Select Select counter or timer operation. 0 Counter 1 Timer
31 ENABLE	Enable 0 Counter disabled 1 Counter enabled

70.5.1.9 Counters compare n registers (CCMPn)

A 32-bit comparator value can be programmed for each of the counters. This value is compared with the corresponding counter/timer to generate an event for the SPU. *Figure 2188* shows the format of the CCMPn registers where the counter number, n = 0 to 15.

Offset: 0x36 + n*0x1 (n = 0 to 15) Access: Read/Write




Figure 2188. Counters compare n registers (CCMPn)

The CCMPn register fields are described in *Table 2141*.

Table 2141. CCMPn register field descriptions

Field	Description
0:31 COMPARE_VAL	Compare value This value is compared with the corresponding counter/timer value to generate an event for the SPU.

70.5.1.10 Status registers

70.5.1.10.1 Counter compare status (CCOMS)

The counter compare status register shows the status of the comparisons for all the counters. The bits in this register can be cleared by writing a 1 to them. *Figure 2189* shows the format of the CCOMS register. All of the CC fields in the CCOMS register have the same description as shown in *Table 2142*.

Note: Counter compare values and other settings are not recommended to change dynamically, so w1c on CCOMS should be performed in either condition:

- *Counter is in disabled state (ENABLE bit of CCTRLn set to 0)*
- *SW-Reset bit (SW_RESET) is set*

Offset: 0x46 Access: Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	CC15	CC14	CC13	CC12	CC11	CC10	CC9	CC8	CC7	CC6	CC5	CC4	CC3	CC2	CC1	CC0
W	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2189. Counter compare status (CCOMS)

The CCOMS register fields are described in *Table 2142*.

Table 2142. CCOMS register field descriptions

Field	Description
16 CC15	Counter 15 Compare 0 Counter status is not true 1 Counter status is true
17 CC14	Counter 14 Compare 0 Counter status is not true 1 Counter status is true
18 CC13	Counter 13 Compare 0 Counter status is not true 1 Counter status is true
19 CC12	Counter 12 Compare 0 Counter status is not true 1 Counter status is true
20 CC11	Counter 11 Compare 0 Counter status is not true 1 Counter status is true
21 CC10	Counter 10 Compare 0 Counter status is not true 1 Counter status is true
22 CC9	Counter 9 Compare 0 Counter status is not true 1 Counter status is true
23 CC8	Counter 8 Compare 0 Counter status is not true 1 Counter status is true
24 CC7	Counter 7 Compare 0 Counter status is not true 1 Counter status is true

Table 2142. CCOMS register field descriptions (continued)

Field	Description
25 CC6	Counter 6 Compare 0 Counter status is not true 1 Counter status is true
26 CC5	Counter 5 Compare 0 Counter status is not true 1 Counter status is true
27 CC4	Counter 4 Compare 0 Counter status is not true 1 Counter status is true
28 CC3	Counter 3 Compare 0 Counter status is not true 1 Counter status is true
29 CC2	Counter 2 Compare 0 Counter status is not true 1 Counter status is true
30 CC1	Counter 1 Compare 0 Counter status is not true 1 Counter status is true
31 CC0	Counter 0 Compare 0 Counter status is not true 1 Counter status is true

70.5.1.10.2 Counter overflow status (COS)

Whenever a counter overflow occurs, the corresponding counter overflow status register bit is set. The bits in this register can be cleared by writing a 1 to them. *Figure 2190* shows the format of the COS register. All of the CO fields in the COS register have the same description as shown in *Table 2143*.

Offset: 0x47 Access: Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	CO15	CO14	CO13	CO12	CO11	CO10	CO9	CO8	CO7	CO6	CO5	CO4	CO3	CO2	CO1	CO0
W	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2190. Counter overflow status (COS)

The COS register fields are described in *Table 2143*.

Table 2143. COS register field descriptions

Field	Description
16 CO15	Counter 15 Overflow 0 Counter did not overflow 1 Counter overflow occurred
17 CO14	Counter 14 Overflow 0 Counter did not overflow 1 Counter overflow occurred
18 CO13	Counter 13 Overflow 0 Counter did not overflow 1 Counter overflow occurred
19 CO12	Counter 12 Overflow 0 Counter did not overflow 1 Counter overflow occurred
20 CO11	Counter 11 Overflow 0 Counter did not overflow 1 Counter overflow occurred
21 CO10	Counter10 Overflow 0 Counter did not overflow 1 Counter overflow occurred
22 CO9	Counter 9 Overflow 0 Counter did not overflow 1 Counter overflow occurred
23 CO8	Counter 8 Overflow 0 Counter did not overflow 1 Counter overflow occurred
24 CO7	Counter 7 Overflow 0 Counter did not overflow 1 Counter overflow occurred
25 CO6	Counter 6 Overflow 0 Counter did not overflow 1 Counter overflow occurred
26 CO5	Counter 5 Overflow 0 Counter did not overflow 1 Counter overflow occurred
27 CO4	Counter 4 Overflow 0 Counter did not overflow 1 Counter overflow occurred
28 CO3	Counter 3 Overflow 0 Counter did not overflow 1 Counter overflow occurred
29 CO2	Counter 2 Overflow 0 Counter did not overflow 1 Counter overflow occurred

Table 2143. COS register field descriptions (continued)

Field	Description
30 CO1	Counter 1 Overflow 0 Counter did not overflow 1 Counter overflow occurred
31 CO0	Counter 0 Overflow 0 Counter did not overflow 1 Counter overflow occurred

70.5.1.10.3 Counter capture status (CCAPS)

Whenever a counter value is captured, the corresponding capture status register bit for that counter is set. If the counter capture value causes a FIFO overflow, the captured value is lost and the status bit is not set. The bits in this register can be cleared by writing a 1 to them. *Figure 2191* shows the format of the CCAPS register.

Offset: 0x48 Access: Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	CC15	CC14	CC13	CC12	CC11	CC10	CC9	CC8	CC7	CC6	CC5	CC4	CC3	CC2	CC1	CC0
W	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2191. Counter capture status (CCAPS)

The CCAPS register fields are described in *Table 2144*.

Table 2144. CCAPS register field descriptions

Field	Description
16 CC15	Counter 15 Captured 0 Counter not captured 1 Counter captured
17 CC14	Counter 14 Captured 0 Counter not captured 1 Counter captured
18 CC13	Counter13 Captured 0 Counter not captured 1 Counter captured
19 CC12	Counter 12 Captured 0 Counter not captured 1 Counter captured

Table 2144. CCAPS register field descriptions (continued)

Field	Description
20 CC11	Counter 11 Captured 0 Counter not captured 1 Counter captured
21 CC10	Counter 10 Captured 0 Counter not captured 1 Counter captured
22 CC9	Counter 9 Captured 0 Counter not captured 1 Counter captured
23 CC8	Counter 8 Captured 0 Counter not captured 1 Counter captured
24 CC7	Counter 7 Captured 0 Counter not captured 1 Counter captured
25 CC6	Counter 6 Captured 0 Counter not captured 1 Counter captured
26 CC5	Counter 5 Captured 0 Counter not captured 1 Counter captured
27 CC4	Counter 4 Captured 0 Counter not captured 1 Counter captured
28 CC3	Counter 3 Captured 0 Counter not captured 1 Counter captured
29 CC2	Counter 2 Captured 0 Counter not captured 1 Counter captured
30 CC1	Counter 1 Captured 0 Counter not captured 1 Counter captured
31 CC0	Counter 0 Captured 0 Counter not captured 1 Counter captured

70.6 Functional description

70.6.1 Input Mux unit


The SPU receives numerous inputs in the form of complex triggers from various clients to create a predefined sequence. One state logic can accommodate 16 inputs at one point of time. Therefore, an input Muxing unit becomes essential for reducing the debug and performance events to a manageable set of 16 inputs for each SLU. In addition to client

input signals, there are certain performance events which are fed directly to the different counters inside the SPU.

The selection of 16 inputs for each state logic is done at two levels of muxing both of which are shown in *Figure 2192*.

- Level 1 Muxing: At this level, there are 209 inputs. Out of these possible inputs, 63 inputs are selected. This selection is done using an 8:1 Mux. Therefore, sixty-four 8×1 muxes are required. The set of 63 watchpoints are passed to the second level of muxing. The selection mechanism is shown in *Figure 2192*.
- Level 2 Muxing: At this level, 16 inputs are selected out of the 63 possible inputs for each SLU. These 63 inputs consist of multiple set of 8 watchpoints from different clients, processor exception signals, interrupt from clients, and event IN/OUT signals. In addition, certain events from counters are used as feedback in the present state logic of each state.
  At level two there are 16 banks of 64:1 muxes for the selection of 16 inputs for one state logic. The inputs to these Muxes are expected to be somewhat unique. In general, care should be taken to choose signal assignments that allow for key use cases to be achieved without encountering concurrency restrictions. Since there are eight such states, 16×8 banks of 64:1 mux are required. The selection mechanism is shown in *Figure 2192*.

Figure 2192. Input Mux unit block diagram



70.6.2 Processor exception vector encoding

Active-high input signals from the CPU indicate the particular exception being processed when the CPU exception enable signal is asserted. These signals can be used for debug triggering mechanisms. The SPU captures the CPU exception vector whenever the CPU exception enable signal is asserted and the SPU uses the exception vector as an input

condition as shown in *Table 2145*. The CPU exception vector values from the CPUs must be byte swapped before they are programmed to the CPUn field of the CnPEVP (n = 0 to 2) registers as shown in *Table 2145*.

Table 2145. Processor exception processing conditions


CPU exception vector	CnPEVP register CPUn field value	Exception condition
0x0000	0x0000	Critical Input: autovectored
0x0010	0x1000	Machine check
0x0020	0x2000	Data storage
0x0030	0x3000	Instruction storage
0x0040	0x4000	External input: autovectored
0x0050	0x5000	Alignment
0x0060	0x6000	Program trap
0x0061	0x6100	Program illegal
0x0062	0x6200	Program privileged
0x0070	0x7000	Performance monitor
0x0080	0x8000	System call
0x0090	0x9000	Debug
0x00A0	0xA000	EFPU data exception
0x00B0	0xB000	EFPU round exception
0xVVVV3, low two bits = 01	0xVVVV3, high two bits = 01	External input: vectored
0xVVVV3, low two bits = 01	0xVVVV3, high two bits = 01	Critical input: vectored

70.6.3 State logic unit (SLU)

Complex triggers and system performance monitor functions are implemented in the SLU. The SPU creates debug events based upon states in a sequence. A sequence can consist of a single state, or any number of states up to 8. Each state consists of combinational logic allowing AND/OR operations on inputs from the trigger source unit. Single or multiple (up to 8) actions can be triggered by a state machine.

A logic diagram of one SLU state is shown in *Figure 2193*.

Figure 2193. SLU block diagram



Each state consists of AND gates, the outputs of which are ORed together.

- Each AND gate can have up to 4 inputs, selected from the trigger source unit by the user.
- The user has an option to invert one input signal into the AND gate.
- The OR gate has a user selectable option to invert the output.
- The output of the OR gate is used as the trigger to move to the next state in the sequence.

The SLUs are responsible for performing operations on the selected input events to produce derived events. Each SLU has a control register that manages how the various inputs are combined to produce a derived event.

An event is triggered from each state based on all the possible selected inputs for each state. This event is used to trigger an Action.

Note: With only one optional inversion at the input of each AND gate and optional inversion at the output of the OR gate, many combinations are not possible.

70.6.4 Sequence formation

Event sequencing can be accomplished with the if-then-else operations. The next event can be fed back as a necessary condition for the current event. For example, event5 can be designated as a necessary condition for event4 in case test condition fails in event5. Event5 can be in turn designated as necessary for event6 in case test condition passes, and so on. In this way, events can be chained together to create a sequence.

To create complex triggers, a configurable state machine is implemented. This allows the user to join states together with if-then-else operations to create a sequence. The SPU supports up to four simultaneous sequences, however only eight states are supported regardless of the number of active sequences, and each state can only be used in one unique sequence.


For example, the following state configurations are possible:

- 1 active sequence, with 8 states
- 2 active sequences, each with 4 states
- 2 active sequences, the first with 3 states and the second with 5 states
- 4 active sequences, each with 2 states
- 4 active sequences, each with 1 state

Each sequence has the following options which are shown in *Figure 2194*:

- The ability to optionally trigger one or more actions based on a true condition from any state in the sequence.
- The ability to optionally trigger one or more actions based on a false condition from any state in the sequence.
- Each state in a sequence has the ability to route to another state on a true condition from the state logic, and the ability to route to a different state based on a false condition from the state logic.


Figure 2194. Example of a simple configurable if-then-else sequence



70.6.4.1 Complex sequence example

A user can create a complex sequence using five states as shown in the state transition diagram in *Figure 2195*.

Figure 2195. Complex sequence example



70.6.4.2 Typical sequence example

For this example, the user would like to create a timestamp in the trace stream each time a function is entered and stop the trace signal on the 12th occurrence of the function. This use case can be implemented as follows:

- State 0 takes an instruction address compare as its input. On a match of the instruction address to a specific function, called function_x, the sequence moves to State 1. Upon this action, State0 is configured to insert a timestamp into the trace stream and also increment an SPU counter, say counter[0].
- The sequence is now in State 1. State 1 takes an input from counter[0]. Counter[0] has been pre-configured to create a match event when the counter value is equal to 12.
  - If the value of counter[0] is less than 12, then the sequence moves back to State0.
  - If the value of couner[0] is equal to 12, then the sequence completes and an action from State1 disables the trace signal.

70.6.4.3 Sequence status register description

A status register providing feedback on each sequence is provided to allow debug tools to identify the source of a debug event from the SPU. The status register consists of two field types:


- States: each state has a sticky bit that is set upon a true match of the state logic. This sticky bit is cleared upon a write to this register
- Sequence status: each sequence has a field indicating the active state of the state machine. This is a read only field

70.6.5 Performance counters/timers unit

The 32-bit SPU counters may be used to delay events, count distances, count latencies or count events as shown in *Figure 2196*. Each counter can be configured as either a counter or a timer via the configuration register. The basic counting operation is straightforward: once enabled (default is disabled mode), the counter increments using the platform clock whenever the selected input is driven to a logic 1.

Access (via the JTAG interface) to each of the counter/timer registers allows the configuration of the timer/counter, the compare registers and global SPU timer/counter status registers. These registers are accessible via the JTAG interface even when the SPU is in disabled mode.

Figure 2196. Counters/timers overview



70.6.5.1 Counter events and actions

Each counter is capable of detecting one event condition, such as compare value match. The compare value match is used for triggering actions in the SPU. Each counter can be reset in response to a reset action generated from the SPU. Capture registers are available for capturing the counter state in response to a SPU trigger condition. This capture information is updated in the status register, which is accessible to users via JTAG interface. These status registers are type write 1 to clear (W1C).

There are two classes of signals, actions and events:


- Actions: each timer/counter has an interface from the action unit to start/increment and reset as appropriate. The start/increment signal is a single signal, with the operation selected in the SPU configuration registers. The generation of the appropriate count/reset signal is generated in the SPU.

  On an action to insert the timer/counter value into the trace stream, the value stored in the timer/counter is buffered inside the SPU and routed to the appropriate SoC block to insert the value into the trace stream one by one.
- Event: on a match event where a timer/counter value matches the value of the respective compare register, a signal is sent to the trigger source unit to indicate this.

70.6.5.2 Counter input selection at SPU level

Counter increment inputs derive from the SPU action or direct from the CPU performance measurement counters (CPU_PMC), as shown in *Figure 2197*. These inputs include signals from the primary SPU muxes or SPU events of counters.


Figure 2197. nput selection for count increment



70.6.5.3 Counters increment assignment

When configured as a counter, the counter has an increment signal. This can optionally be routed from the SPU action unit, or directly from a CPU performance counter signal. The assignment of which signal is used to increment a counter is handled in the SPU, and is configurable by user. The assignment of increment signals to counters is shown in *Figure 2198*.


Figure 2198. SPU counters increment assignment



70.6.5.4 CPU PMC mapping to counters

Each of the CPUs in the system has four performance measurement counters (PMC). The outputs (overflow signals) from these counters (of CPUn) are routed to the SPU debug unit. The counters inside the SPU can be configured to count the pulses from the PMCs. There is a one-to-one mapping between the PMC inputs and the counters that they trigger. Their mapping is shown in the *Figure 2199*.

Figure 2199. CPU PMC mapping inside the SPU unit



70.6.6 Action unit

The action unit block of the SPU is responsible for the generating the action triggers supported by various actions. A state has true and false (if-else-than) condition. Four simultaneous actions can be generated under true/false condition of a particular state. The list of the actions is given in the *Section 70.2*. The actions triggers are mapped to the events by programming the set of SPU group action control for events registers**.** Each event can be programmed to trigger interrupts, timestamp watch points, trace signals, PMCs, start/reset/increment counters and many other general actions.

70.6.7 Optional trace group

User defined trace group can be defined through the configuration register. Configuration registers, defined in *Table 2138*, are available where the user can group the different traces from same or different clients.

70.6.8 Format for CKSRC & CKDATA Values

The format of the CKSRC is defined for the SPU Peripheral (as In-Circuit trace client):

Table 2146. CKSRC format

ICT CLIENTS	CKSRC Value
SPU Counter Trace Client	b00_0000
Reserved	b00_0001–b11_1111

The format for the CKDATA field for the SPU Counter trace client is:

Table 2147. CKDATA format

CKDATA	
CKDATA[CTR_Index]	CKDATA[CTR_VALUE]
4 bits	32-bits

71 JTAG Master (JTAGM)

71.1 Introduction

The JTAG Master (JTAGM) is a module that is able to act as JTAG master inside the device. The module has a parallel interface that can exchange data with another serial communication module or via customer software.

The data transferred to this module is transformed to produce TCK, TMS, TDI and TRST outputs and to accept TDO inputs. The JTAGM is connected in the device to allow these five signals to connect to the JTAGC as if the JTAG data is coming from an outside tool. The JTAGM generates all required JTAG scan chains to allow software and high speed serial communication access to all JTAG mapped resources.

71.1.1 Overview

The JTAGM is the master to drive JTAG signals from within the device. It has options to receive parallel data from software through the IPS interface. It then sends this data on TDI, TMS and TCK to the DCI. The JTAGM also receives serial data through TDO from the DCI and transfers this data through another parallel interface. The JTAGM has the following registers:


- Configuration register
- Status register
- Four data output registers
- Two data input registers

All these registers, described in detail in *Section 71.4*, are memory mapped and can be accessed by software.

The clocks for the JTAGM are derived from the system clock. The JTAGM also samples the ready signal from the Nexus, to provide a more efficient handshake to the external tool to read and write any memory mapped address location within the device.

Figure 2200 shows the block diagram of the JTAGM.

Figure 2200. JTAGM block diagram



71.1.2 Feature description

The main features of the JTAGM are the following:

- Provides efficient handshake to the external tool to read any memory mapped address location within the device
- Provides software the option to write data for driving JTAG

71.2 Functional description

71.2.1 Module architecture

The JTAGM is simple in concept. TCK is generated from the device system clock. Data is pushed to the modules via a 32-bit wide parallel interface. The data is in the form of 60 bits of TMS data and 60 bits of TDI data. This data is the logical state to be driven onto the TMS and TDI output pins on each of the 60 TCK cycles. During these 60 TCK cycles, the TDO pin is sampled and the 60 bits of sampled data is transferred to the 32-bit wide module interface. This concept allows complete flexible generation on TMS and TDI data and capture of TDO data. The only limitation is that JTAG signals can only be generated in 60 TCK cycles packets. Extra cycles are wasted in idle cycles at the end of a scan chain.

71.2.2 JTAGM Ready signal

The Nexus Read/Write Access (RWA) module allows an external tool to read and write any memory mapped address location within the device via JTAG commands. Read accesses to memory take a finite amount of time and a JTAG read of the data register too soon results in erroneous data being read back. There is a bit in a JTAG register to show the read data is available.

71.2.2.1 Status register ready bit

A bit is provided in the JTAGM status register to indicate the status of the ready signal. To provide this ready signal functionality, the ready signal is monitored. If the ready signal has toggled between the start of the previous 60 TCK shift period and start of the current 60 TCK shift period, the ready bit in the JTAGM status register is set. Otherwise the ready bit in the status register is cleared.

The entire content of the 32-bit status register is appended to the 60 bits of JTAG TDO data captured along with 4 bits of 0-padding and sent as output on the parallel output port as a 96-bit payload on channel A. This provides back to the tool, an indication that the data read in the current transaction is valid.

71.2.2.2 Inter-JTAG frame gap timer

To operate in conjunction with the status register ready bit, a configurable timer is provided to force a programmable gap between the end of one 60-bit JTAG frame and the start of the next. This timer is configured via the JTAGM configuration register from 1 to 64 TCKs in 1 TCK intervals. Furthermore, if the ready signal asserts during this inter-frame gap period, the gap timer is aborted and the next JTAG frame starts immediately.

71.2.3 $\overline{\text{EVTO}}$ and $\overline{\text{EVTI}}$ signals

The standard Nexus EVTI (Event In) and EVTO (Event Out) signals are optionally present on dedicated package pins and are used by an external tool in conjunction with the JTAG interface to pass information, events and triggers between the tool and the MCU.

The JTAGM as well as providing a higher speed alternative to the standard JTAG interface, also allows control and status of the EVTI and EVTO signals to be embedded into the serial protocol. The EVTI0 and EVTI1 signals can be asserted by writing control bits in the Module Configuration Register (JTAGM_MCR). The JTAGM can be configured by bits in the Module Configuration Register (JTAGM_MCR) to respond to a rising/falling/both edge transition of either EVTO0 or EVTO1. The response is a CPU interrupt.

The CPU interrupt is gated by an Interrupt enable bit, in MCR and reported by Interrupt Status flags in the Status Register (JTAGM_SR). The status bits stay set until cleared by writing to the clear bits in the JTAG_SR.

Asserting the evti0_assert bit in the JTAGM_MCR register can trigger debug mode in the DCI. Asserting the evti1_assert bit in the JTAGM_MCR register can trigger debug mode in the DCI.

Note: EVTI generation and EVTO detection bits of JTAGM can be used by debugger to detect EVTI assertion and to generate EVTO. This method is useful when EVTI/O pins are not available on SoC PADs.


71.2.4 JTAGM configuration and status monitoring

The JTAGM module requires some level of configuration and status monitoring. The JTAGM includes a 32-bit configuration register (JTAGM_MCR) and a 32-bit status register (JTAGM_SR, which includes the ready bit mentioned in *Section 71.2.2.1: Status register ready bit*). The status register also includes status bits provided by the DCI module.

71.2.5 JTAGM to DCI serial interface

Figure 2201 shows the data transfer timings between JTAGM and DCI.

Figure 2201. JTAGM to DCI serial interface diagram



71.2.6 Software interface

It is possible for software to write the 120 bits of JTAG data to be output and to read the 60 bits of data. The JTAGM module has an IPS interface.

71.3 Modes of operation

There are no special modes of operation. The JTAGM works normally in the debug mode.

71.4 Memory map and register definition

Table 2148 contains the memory map of the JTAGM registers.

Table 2148. Memory map

Offset	Register	Location
0x00	Module Configuration Register (JTAGM_MCR)	*Section 71.4.1.1*
0x04	Status Register (JTAGM_SR)	*Section 71.4.1.2*

Table 2148. Memory map (continued)

Offset	Register	Location
0x08	Data Out Register 0 (JTAGM_DOR0)	*Section 71.4.1.3*
0x0C	Data Out Register 1 (JTAGM_DOR1)	*Section 71.4.1.4*
0x10	Data Out Register 2 (JTAGM_DOR2)	*Section 71.4.1.5*
0x14	Data Out Register 3 (JTAGM_DOR3)	*Section 71.4.1.6*
0x18	Reserved	
0x1C	Data Input Register 0 (JTAGM_DIR0)	*Section 71.4.1.7*
0x20	Data Input Register 1 (JTAGM_DIR1)	*Section 71.4.1.8*

71.4.1 Register descriptions

71.4.1.1 Module configuration register (JTAGM_MCR)

This register contains the status bits for the current transfer. *Figure 2202* shows the format of the JTAGM_MCR.

Offset 0x00 Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	SWRESET	evto0_sense		evto1_sense		evto_IE	evti0_assert	evti1_assert	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	1	1	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	inter_jtag_frame_timer						0	SIE	IIE	TCKSEL			jtagm_JCOMP	DTM
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0

Figure 2202. JTAGM_MCR register

The JTAGM_MCR register is described in *Table 2149*.

Table 2149. JTAGM_MCR register field descriptions

Field	Description
0 SWRESET	Software Reset. Writing a 1 resets the state machine and counters inside JTAGM. It is a self clearing bit. Writing a 0 has no effect. **Note:** After being written to “1”, this bit is auto cleared within 3 TCK cycles.
1:2 evto0_sense	Determines JTAGM response to activity on $\overline{\text{EVTO}}$0 00 No action is taken by the JTAGM in response to any $\overline{\text{EVTO}}$0 edges (default setting) 01 evto0_edge status bit is set whenever a falling edge is detected on $\overline{\text{EVTO}}$0 10 evto0_edge status bit is set whenever a rising edge is detected on $\overline{\text{EVTO}}$0 11 evto0_edge status bit is set whenever a falling or rising edge is detected on $\overline{\text{EVTO}}$0

Table 2149. JTAGM_MCR register field descriptions (continued)

Field	Description
3:4 evto1_sense	Determines JTAGM response to activity on $\overline{\text{EVTO}}$1 line 00 No action is taken by the JTAGM in response to any $\overline{\text{EVTO}}$1 edges (default setting) 01 evto1_edge status bit is set whenever a falling edge is detected on $\overline{\text{EVTO}}$1 10 evto1_edge status bit is set whenever a rising edge is detected on $\overline{\text{EVTO}}$1 11 evto1_edge status bit is set whenever a falling or rising edge is detected on $\overline{\text{EVTO}}$1
5 evto_IE	Enables $\overline{\text{EVTO}}$ triggered JTAGM interrupt 0 No JTAGM interrupt is generated In response to any $\overline{\text{EVTO}}$0 or $\overline{\text{EVTO}}$1 activity 1 JTAGM interrupt is generated when evto0_edge or evto1_edge are set
6 evti0_assert	EVTI0 Assert 0 Set jtagm_evti0 low/asserted 1 Set jtagm_evti0 high/de-asserted
7 evti1_assert	EVTI1 Assert 0 Set jtagm_evti1 low/asserted 1 Set jtagm_evti1 high/de-asserted **Note:** In the SW mode (when DTM =1), regardless of the state of “evti1_assert” bit the internal “evti” signal remains de-asserted. Though this bit can be written, writing to this bit has no effect.
18:23 inter_jtag_frame_timer	TCK delay 000000 0 TCK cycle 000001 1 TCK cycle … 111111 63 TCK cycles
25 SIE	SPU Interrupt Enable 0 JTAGM does not generate an interrupt to the CPU 1 JTAGM generates an interrupt to the CPU if the SPU interrupt request is asserted
26 IIE	Idle Interrupt Enable 0 JTAGM does not generate an interrupt to the CPU upon completion of a 60-bit JTAG transfer 1 JTAGM generates an interrupt to the CPU upon completion of a 60-bit JTAG transfer **Note:** Before enabling a JTAGM idle interrupt by setting JTAGM_MCR[IIE] = 0b1, set the Idle bit (JTAGM_SR[Idle]) to 0b1 to clear any previous interrupts.
27:29 TCKSEL	TCK Divider division factor control value. (TCK Divider divides the clock input to JTAGM IP to generate TCK out (input to DCI)). 000 TCK Divider division factor is 1 001 TCK Divider division factor is 2 010 TCK Divider division factor is 3 011 TCK Divider division factor is 4 100 TCK Divider division factor is 5 101 TCK Divider division factor is 6 110 TCK Divider division factor is 7 111 TCK Divider division factor is 8 **Note:** It should be taken care that the maximum frequency of TCK input to DCI, should be equal or less than half of system clock.

Table 2149. JTAGM_MCR register field descriptions (continued)

Field	Description
30 jtagm_JCOMP	JTAG reset 0 JCOMP low/asserted 1 JCOMP high/not asserted (default)
31 DTM	Data Transfer Mode 1 Data for JTAG transferred by software. 0 Data transferred by software disabled.

71.4.1.2 Status register (JTAGM_SR)

Figure 2203 shows the format of the JTAGM_SR.

Offset 0x04 Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0						dci_status							
W																
Reset	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	evto0_ edge	evto1_ edge	SPU_ INT_CLR	SPU_INT	0	Nexus_err	Idle	NR			0	0	0	0	0	0
W									evto0_ clr	evto1_ clr						
Reset	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0

Figure 2203. JTAGM_SR register

The JTAGM_SR register is described in *Table 2150*.

Table 2150. JTAGM_SR register field descriptions

Field	Description
8:15 dci_status	Status information from the DCI. The composition of these bits is as follows: bit 8 Reserved to 0 bit 9 Reserved bit 10 DCI JTAG port enable bit 11 Reserved bit 12 DCI JTAG safe mode bit 13 Reserved bit 14 Reserved bit 15 DCI tool present, set when a debug tool is connected
16 evto0_edge	In software mode (DTM = 1), the bit stays set until cleared by writing to evto0_clr bit 0 No activity sensed on $\overline{\text{EVTO0}}$ 1 Activity defined by evto0_sense detected on $\overline{\text{EVTO0}}$

Table 2150. JTAGM_SR register field descriptions (continued)

Field	Description
17 evto1_edge	In software mode (DTM = 1), the bit stays set until cleared by writing to evto1_clr bit 0 No activity sensed on $\overline{\text{EVTO1}}$ 1 Activity defined by evto1_sense detected on $\overline{\text{EVTO1}}$
18 SPU_INT_CLR	Write 1 clears the SPU_INT This is a self clearing bit. If SPU_INT is not set then SPU_INT_CLR remains set until SPU_INT is set, and both are cleared.
19 SPU_INT	This bit is set when the SPU interrupt request input rising edge is detected. Writing a 1 to SPU_INT_CLR resets this bit.
21 Nexus_err	Nexus error bit. It is set when there is an error, else it is 0.
22 Idle	Idle bit. Idle bit is cleared while a JTAG frame is in progress. This bit is set to '1' when a JTAG frame ends. Writing a 1 to the Idle bit clears the Idle_interrupt in SW Mode. A read always gives the JTAG frame status but does not give the write value.
23 NR	Status of Ready bit from Nexus RWA. This bit is automatically cleared when a new JTAG message is started. 0 RDY has not asserted indicating Nexus RWA is not ready **Note:** 1 RDY has asserted indicating a Nexus RWA has completed bus access and is ready for the data register to be read
24 evto0_clr	Used for clearing the evto0_edge bit.
25 evto1_clr	Used for clearing the evto1_edge bit.

71.4.1.3 Data out register 0 (JTAGM_DOR0)

Figure 2204 shows the format of the JTAGM_DOR0.

Offset 0x08 Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	TMS_HIGH																															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2204. JTAGM_DOR0 register

The JTAGM_DOR0 register is described in *Table 2151*.

Table 2151. JTAGM_DOR0 register field descriptions

Field	Description
0:31 TMS_HIGH	Higher word of data for TMS, bits 59-28. **Note:** If application software generated data is required to be written to the JTAGM Data Output Registers then the permissions to write to these registers should be handled within the software to ensure no genuine JTAG Data required is overwritten.

71.4.1.4 Data out register 1 (JTAGM_DOR1)

Figure 2205 shows the format of the JTAGM_DOR1.




Figure 2205. JTAGM_DOR1 register

The JTAGM_DOR1 register is described in *Table 2152*.

Table 2152. JTAGM_DOR1 register field descriptions

Field	Description
0:27 TMS_LOW	Lower word of data for TMS, bits 27–0. TMS_LOW[0] is shifted out first. **Note:** If application software generated data is required to be written to the JTAGM Data Output Registers then the permissions to write to these registers should be handled within the software to ensure no genuine JTAG Data required is overwritten.

71.4.1.5 Data out register 2 (JTAGM_DOR2)

Figure 2206 shows the format of the JTAGM_DOR2.




Figure 2206. JTAGM_DOR2 register

The JTAGM_DOR2 register is described in *Table 2153*.

Table 2153. JTAGM_DOR2 register field descriptions

Field	Description
0:31 TDI_HIGH	Higher word of data for TDI, bits 59–28. **Note:** If application software generated data is required to be written to the JTAGM Data Output Registers then the permissions to write to these registers should be handled within the software to ensure no genuine JTAG Data required is overwritten.

71.4.1.6 Data out register 3 (JTAGM_DOR3)

Figure 2207 shows the format of the JTAGM_DOR3.




Figure 2207. JTAGM_DOR3 register

The JTAGM_DOR3 register is described in *Table 2154*.

Table 2154. JTAGM_DOR3 register field descriptions

Field	Description
0:27 TDI_LOW	Lower word of data for TDI, bits 27–0. TDI_LOW[0] is shifted out first. **Note:** If application software generated data is required to be written to the JTAGM Data Output Registers then the permissions to write to these registers should be handled within the software to ensure no genuine JTAG Data required is overwritten.
31 Send	Send bit. When this bit is set, data is sent to the DCI. It is a self-clearing bit and is always read as 0. Writable by software only when DTM = 1

71.4.1.7 Data input register 0 (JTAGM_DIR0)

Figure 2208 shows the format of the JTAGM_DIR0.




Figure 2208. JTAGM_DIR0 register

The JTAGM_DIR0 register is described in *Table 2155*.

Table 2155. JTAGM_DIR0 register field descriptions

Field	Description
0:31 TDO_LOW	Lower word of data received on TDO, bits 0–31

71.4.1.8 Data input register 1 (JTAGM_DIR1)

Figure 2209 shows the format of the JTAGM_DIR1.

Offset 0x20 Access: Read

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	TDO_HIGH																												0	0	0	0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2209. JTAGM_DIR1 register

The JTAGM_DIR1 register is described in *Table 2156*.

Table 2156. JTAGM_DIR1 register field descriptions

Field	Description
0:27 TDO_HIGH	Higher word of data received on TDO, bits 32–59

72 Development Trigger Semaphore (DTS)

72.1 Introduction

The Development Trigger Semaphore (DTS) module enables software to signal an external tool by driving a persistent (affected only by reset or an external tool) signal on an external device pin. There are a variety of ways this module can be used, including as a component of an external real-time data acquisition system.

Note: When used as a component of a triggered data acquisition system, Nexus read/write access is different than the data acquisition protocol defined in the IEEE-ISTO 5001-2003 or IEEE-ISTO 5001-2011 Nexus standards, which use the Nexus Auxiliary port.


72.2 Overview

The Development Trigger Semaphore (DTS) module consists of registers and a small amount of combinational logic to generate an output signal, DTS Trigger Output ($\overline{\text{DTO}}$). The registers are as follows:

- DTS_SEMAPHORE register: Any bit in this 32-bit register, when set to a value of logic '1', causes the DTS module output signal to be asserted if the corresponding DTS_EN bit is set in the DTS_ENABLE register. This enables an external tool to detect up to 32 signals from the application software. In an application, each bit is generally associated with a specific data set. Only the processor core and DMA module can set bits in this register. The bits can only be cleared by a tool access via Nexus Read/Write Access or debug Zipwire.
- DTS_STARTUP register: This register provides a mechanism for the external tool to notify software running on the CPU that the tool is connected and can provide information about either the type of tool or options that can be used by the software.
- DTS_ENABLE register: This register provides an enable/disable capability for the DTS feature.

The architecture is shown in *Figure 2210*.

Figure 2210. DTS block diagram




The DTS Trigger Output ($\overline{\text{DTO}}$) signal is connected to one of the $\overline{\text{EVTO}}$ inputs of the Debug and Calibration Interface (DCI). The other $\overline{\text{EVTO}}$ inputs are connected to the other Nexus modules in the device. $\overline{\text{DTO}}$ is asserted when any bit in a semaphore register is set and the DTS function of that register is enabled.

Note: When the DTS module is enabled (DTS_ENABLE[DTS_EN] = 0b1), all other Nexus EVTO functions associated should be disabled by the tool and $\overline{\text{EVTO}}$ becomes the $\overline{\text{DTO}}$. Unlike the $\overline{\text{EVTO}}$ function that only asserts for one clock, the $\overline{\text{DTO}}$ function remains asserted until the tool reads the semaphore register that is the source of the assertion, clearing the register's contents.

Figure 2211 shows an example of the chain of events that begins with setting of a bit in the DTS_SEMAPHORE register and the clearing of the register caused by a Nexus read.


Figure 2211. $\overline{\text{DTO}}$ event sequence example



72.3 DTS device connections

Figure 2212 shows the DTS device connections. The DTS module connects to the Peripheral Bridge (PBRIDGE) for access to the registers. The PBRIDGE is connected to the device modules through a slave port of the Crossbar bus interface (XBAR).

Figure 2212. DTS device connections



The registers have limited access as described in *Section 72.3.1: DTS register access*. Access is based on the XBAR Master ID of the accessing module. Writing to the semaphore register is limited to the cores and the eDMA module and is restricted to only setting bits. Only an access via a Nexus Read/Write Access from an external tool or debug Zipwire can clear bits in the semaphore register (semaphore register bits are cleared automatically when read via Nexus/Write Access). Similarly, the DTS_ENABLE and DTS_STARTUP registers can only be written via a Nexus Read/Write Access or debug Zipwire.

Note: Nexus Read/Write Accesses use the core load/store bus to perform accesses, but Nexus accesses have a different Master ID than normal core load/stores.

72.3.1 DTS register access

A summary of accesses to all DTS registers by bus masters is provided in *Table 2157*. Only proper 32-bit accesses are valid. The effects of write accesses that are not 32 bits are not defined.

Table 2157. DTS register access effects

Register	32-bit read				32-bit write			
	RWA(1)	Core	eDMA	Other crossbar masters	RWA(1)	Core	eDMA	Other crossbar masters
DTS_ENABLE	Data	Data	Data	Data	Data	No effect	No effect	No effect
DTS_STARTUP	Data	Data	Data	Data	Data	No effect	No effect	No effect
DTS_SEMAPHORE	Data and Clear(2)	Data	Data	Data	No effect	Bit OR	Bit OR	No effect

1. Nexus Read/Write access via an external tool
2. A read of the semaphore register by Nexus Read/Write Access module is destructive and clears all bits in the register

Access to DTS module registers is controlled based on the XBAR Master ID of the accessing module.

Note: The XBAR Master ID should not be confused with the Master Port number of the XBAR. See Chapter 17: Crossbar switch (XBAR), for details.

Tools must access the DTS registers through the Nexus Read/Write Access mechanism of a core or debug Zipwire. External tool accesses through either core appear as if the access is

via the core and therefore do not have the same level of access as a Nexus Read/Write Access.

72.4 Memory map and register definition

Table 2158 shows the memory map of the DTS module registers.

Table 2158. DTS memory map

Offset address	Register name	Access	Reset Value	Location
0x0000	DTS Output Enable register (DTS_ENABLE)	Restricted R/W(1)	0x0000_0000	*Section 72.4.1.1*
0x0004	DTS Startup register (DTS_STARTUP)	Restricted R/W(1)	0x0000_0000	*Section 72.4.1.2*
0x0008	DTS Semaphore Register (DTS_SEMAPHORE)	Restricted R/W(1)	0xFFFF_FFFF	*Section 72.4.1.3*
0x000C	DTS Semaphore Extension (DTS_SEMAPHORE_B)	Restricted R/W(1)	0xFFFF_FFFF	*Section 72.4.1.4*

1. Only certain types of accesses are allowed. See the register figure note of each register for a description of the accesses that are allowed.

72.4.1 Register descriptions

72.4.1.1 DTS output enable register (DTS_ENABLE)

The DTS_ENABLE register controls the DTS Trigger Output ($\overline{DTO}$) and whether $\overline{DTO}$ is active on the $\overline{EVTO}$ output pin of the device. *Figure 2213* shows the format of the DTS_ENABLE register. The DTS_ENABLE register can be read by the core, but can only be written by a Nexus Read Write Access (RWA) or debug Zipwire.

Note: Access to the DTS_SEMAPHORE and DTS_STARTUP registers are unaffected by the state of this register.

Offset 0x0000 Access: Restricted R/W(1)

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DTS_EN
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

1. The DTS_ENABLE register can be read by the core, but can only be written by a Nexus Read Write Access (RWA).

Figure 2213. DTS output enable register (DTS_ENABLE)

Table 2159. DTS_ENABLE field descriptions

Field	Description
31 DTS_EN	DTS Enable Controls whether the DTO signal is routed to the EVTO pin. The DTS Enable bit is cleared by a device reset (either the assertion of the external RESET or by an internally generated reset). A Nexus reset does not change the state of this register. 0 DTS output disabled. Any bit set in the DTS_SEMAPHORE register does not assert the DTS trigger output signal. 1 DTS output enabled. Any bit set in the DTS_SEMAPHORE register asserts the DTS trigger output signal (DTO).

72.4.1.2 DTS startup register (DTS_STARTUP)

Figure 2214 shows the format of the DTS_STARTUP register, used for tool detection and startup information exchange between external data acquisition tool and the embedded controller. DTS_STARTUP register can be read by the core, the eDMA modules and other crossbar masters but can only be updated by a Nexus Read Write Access (RWA) or debug Zipwire.

Offset 0x0004 Access: Restricted R/W(1)

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	AD															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	AD															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

1. The DTS_STARTUP register can be read by the cores, the eDMA module and Nexus but can only be updated by a Nexus Read Write Access (RWA).

Figure 2214. DTS startup register (DTS_STARTUP)

Table 2160. DTS_STARTUP field descriptions

Field	Description
0:31 AD	Application Dependent register bits. The bits have no defined meaning to the microcontroller. They are used to by an external tool to pass information (for example, application options and status) to application software running on target microcontroller at startup time. Use a Nexus RWA 32-bit write access or debug Zipwire to update the contents of this register. **Note:** A device reset (either from the RESET pin or an internally generated reset) clears all bits in the register. A Nexus reset does not change the contents of the register.

72.4.1.3 DTS semaphore register (DTS_SEMAPHORE)

Figure 2215 shows the format of the DTS_SEMAPHORE register. The DTS_SEMAPHORE register is used by software to assert the DTO signal on the device EVTO pin. A one in any

bit of this register causes the $\overline{\text{DTO}}$ signal on the $\overline{\text{EVTO}}$ pin to be driven low. The intended use of this register is for the $\overline{\text{DTO}}$ signal to notify tools that data is available. Individual bits are used to identify the specific data.

Offset 0x08 Access: Restricted R/W

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	ST															
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	ST															
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Figure 2215. DTS semaphore register (DTS_SEMAPHORE)

Table 2161. DTS_SEMAPHORE field descriptions

Field	Description
0:31 ST	Semaphore Trigger. When a core or eDMA writes a logical ‘1’ to a bit, the bit is set. A write of ‘0’ by the core or DMA does not change the state of the bit. – All register bits are set to ‘1’ by a device reset. – A Nexus reset does not change the state of this register. – The register can be accessed, with restrictions, by any core, DMA or any Nexus RWA or debug Zipwire. – For the core or DMA, only 32-bit write or read accesses are valid. – A core or DMA valid read access returns the current value of the register and leaves the register unchanged. 0 No flag 1 Flag is set

72.4.1.4 DTS semaphore extension (DTS_SEMAPHORE_B)

Figure 2216 shows the format of the DTS_SEMAPHORE_B register. The DTS_SEMAPHORE_B register is used by software to assert the $\overline{\text{DTO}}$ signal on the device $\overline{\text{EVTO}}$ pin. A one in any bit of this register causes the $\overline{\text{DTO}}$ signal on the $\overline{\text{EVTO}}$ pin to be driven low. The intended use of this register is for the $\overline{\text{DTO}}$ signal to notify tools that data is available. Individual bits are used to identify the specific data.




Figure 2216. DTS Semaphore extension register (DTS_SEMAPHORE_B)

Table 2162. DTS_SEMAPHORE_B field descriptions

Field	Description
0:31 ST_B	Semaphore Trigger Extension. When a core or eDMA writes a logical '1' to a bit, the bit is set. A write of '0' by the core or DMA does not change the state of the bit. – All register bits are set to '1' by a device reset. – A Nexus reset does not change the state of this register. – The register can be accessed, with restrictions, by any core, DMA or any Nexus RWA or debug Zipwire. – For the core or DMA, only 32-bit write or read accesses are valid. – A core or DMA valid read access returns the current value of the register and leaves the register unchanged. 0 No flag 1 Flag is set

72.5 Example application

The calibration process of a new engine requires real-time access to calibration tables and the ability to update the tables in real-time The DTS module enables this capability by enabling software to assert a signal to an external device pin to notify an external tool that data is available. The tool can then retrieve the data.


In this type of application the DTS_SEMAPHORE register and DTS Trigger Output (DTO) signal provide a mechanism to notify the calibration tool that the calibration variable or variables (or sets of measurements), up to 32, have been updated with new values and are available for the tool to access.

Note: It is the user's responsibility to ensure that the tool has time to retrieve the data prior to that particular trigger being set a second time. It is also permissible to have multiple triggers active at the same time or for a second trigger to be set before a previous trigger has been serviced, as long as it is not the same trigger (unless it is acceptable to the tool to not receive every data set).

Figure 2217 shows an example DTS startup sequence for an external real-time data acquisition system. The startup and synchronization sequence can be as simple or as complicated as the need requires. However, a typical startup sequence is as follows:

1. The DTS_STARTUP register is cleared by a power on reset or any CPU reset.
2. The tool writes a non-zero value to the DTS_STARTUP register.
3. The CPU (user application software) then reads the value of the DTS_STARTUP register. Based on this value, different initialization options can be selected. The bits can be used for any application specific definitions.
4. Since the DTS_SEMAPHORE register is cleared when the tool reads the current value. The tool should perform all necessary initialization before reading this register. The application software can then check that the DTS_SEMAPHORE register was cleared by the tool, to determine that it is safe to start using it for its intended raster trigger semaphore function.
5. An optional hand shake from the CPU can be used to inform the tool that the user software has detected that the tool is attached and the CPU has performed the proper initialization for the tool by writing a predefined value to the DTS_SEMAPHORE register (the example shown in the figure above uses 0xAAAA_AAAA, all A's was used since it is unrealistic that 16 channels could be enabled very quickly after start up after a reset).

Figure 2217. DTS startup sequence example



73 Nexus Port Controller (NPC)

73.1 Information specific to this device

This section presents device-specific parameterization, customization, and feature availability information not specifically referenced in the remainder of this chapter.

73.1.1 Parameter values

The following table provides the parameter values for this device.


Table 2163. Device parameter values

Parameter	Value
Number of MDO pins available in reduced-port mode	4
Number of MDO pins available in full-port mode	12
Number of $\overline{\text{MSEO}}$ pins available	2

73.2 Introduction

The following figure shows the Nexus Port Controller (NPC) block diagram.

Figure 2218. Nexus port controller block diagram



73.2.1 Overview

On a system-on-a-chip device, there are often multiple blocks that require development support. Each of these blocks implements a development interface based on the IEEE-ISTO 5001-2003 standard. The blocks share input and output ports that interface with the development tool. The NPC controls the usage of the input and output port in a manner that allows all the individual development interface blocks to share the port, and appear to the development tool to be a single block.

73.2.2 Features

The NPC block performs the following functions:

- Controls arbitration for ownership of the Nexus Auxiliary Output Port
- Nexus Device Identification Register and Messaging
- Generates MCKO enable and frequency division control signals
- Controls sharing of $\overline{\text{EVTO}}$
- Generates an MCKO clock gating control signal to enable gating of MCKO when the auxiliary output port is idle
- Generates power-on reset status
- Provides Nexus support for censorship mode
- $\overline{\text{RDY}}$ pin support to increase the transfer rate of the IEEE 1149.1 port for large data read requests

73.2.3 Modes of operation

The NPC block uses the censorship status and an internal power-on reset indication as its primary reset signals. Upon exit of reset, the mode of operation is determined by the Port Configuration Register (PCR) settings.

73.2.3.1 Reset

The NPC block is asynchronously placed in reset when either power-on reset is asserted, the device enters censored mode, or the TAP controller state machine is in the Test-Logic-Reset state. Holding TMS high for five consecutive rising edges of TCK guarantees entry into the Test-Logic-Reset state regardless of the current TAP controller state. Following negation of power-on reset, the NPC remains in reset until the system clock achieves lock. The NPC is unaffected by other sources of reset. While in reset, the following actions occur:

- The TAP controller is forced into the Test-Logic-Reset state
- The auxiliary output port pins are negated
- The TDI, TMS, and TCK TAP inputs are ignored (when in power-on reset or censored mode only)
- Registers default back to their reset values

73.2.3.2 Disabled-Port mode

In disabled-port mode, auxiliary output pin port enable signals are negated, thereby disabling message transmission. Any debug feature that generates messages cannot be used. The primary features available are class 1 features and read/write access to the registers. Class 1 features include the ability to trigger a breakpoint event indication through $\overline{\text{EVTO}}$.

73.2.3.3 Full-Port mode

Full-port mode (FPM) is entered by asserting the MCKO_EN and FPM bits in the PCR. All trace features are enabled or can be enabled by writing the configuration registers via the TAP. The number of MDO pins available is device-specific.

73.2.3.4 Reduced-Port mode

Reduced-port mode (RPM) is entered by asserting the MCKO_EN bit and deasserting the FPM bit in the PCR. All trace features are enabled or can be enabled by writing the configuration registers via the TAP. The number of MDO pins available is device-specific.

73.2.3.5 Censored mode

When the device is in censored mode, reading the contents of internal flash externally is not allowed. To prevent Nexus modules from violating censorship, the NPC is held in reset when in censored mode, asynchronously holding all other Nexus modules in reset as well. This prevents Nexus read/write to memory mapped resources and the transmission of Nexus trace messages.

73.2.3.6 Nexus Double Data Rate mode

Nexus double data rate (DDR) mode is enabled by asserting the DDR_EN bit in the PCR. DDR mode is only supported for MCKO_DIV settings of sys_clk/2, sys_clk/4 and sys_clk/8. In double data rate mode, message data is updated between the edges (both rising and falling) of MCKO, effectively doubling message throughput.

73.3 External signal description

73.3.1 Overview

The NPC pin interface provides for the transmission of messages from Nexus blocks to the external development tools and for access to Nexus client registers. The NPC pin definition is outlined in the following table.

Table 2164. NPC signal properties

Name	Port	Function	Reset state	Pull(1)
EVTO	Auxiliary	Event Out pin	0b1	—
MDO	Auxiliary	Message Data Out pins	0	—
MSEO	Auxiliary	Message Start/End Out pin	0b1	—
TCK	JTAG	Test Clock Input	—	Down
TDI	JTAG	Test Data Input	—	Up
TDO	JTAG	Test Data Output	High Z(2)	—
TMS	JTAG	Test Mode Select Input	—	Up
RDY	JTAG	Data ready for transfer to/from NRRs	—	—

1. The pull is not implemented in this block. Pullup/pulldown devices are implemented in the pads.
2. TDO output buffer enable is negated when the NPC is not in the Shift-IR or Shift-DR states. A weak pull may be implemented on TDO at the SoC level.

73.3.2 Detailed signal descriptions

This section describes each of the signals listed in *Table 2164* in more detail. The JTAG test clock (TCK) input from the pin is not a direct input to the NPC. The NPC requires two separate input clocks for TCK clocked logic, one for posedge (rising edge TCK) logic and one for negedge (falling edge TCK) logic. Both clocks are derived from the pin TCK, and generated external to the NPC.

73.3.2.1 $\overline{\text{EVTO}}$ - Event Out

Event Out ($\overline{\text{EVTO}}$) is an output pin that is asserted upon breakpoint occurrence to provide breakpoint status indication. The $\overline{\text{EVTO}}$ output of the NPC is generated based on the values of the individual $\overline{\text{EVTO}}$ signals from all Nexus blocks that implement the signal.

73.3.2.2 MDO - Message Data Out

Message Data Out (MDO) are output pins used for uploading OTM, BTM, DTM, and other messages to the development tool. The development tool should sample MDO on the rising edge of MCKO. The width of the MDO bus used is determined by reset configuration.

73.3.2.3 MSEO_B - Message Start/End Out

Message Start/End Out ($\overline{\text{MSEO}}$) is one output pin that indicates when a message on the MDO pins has started, when a variable length packet has ended, or when the message has ended. The development tool should sample $\overline{\text{MSEO}}$ on the rising edge of MCKO.

73.3.2.4 TCK - Test Clock Input

Test Clock Input (TCK) pin is used to synchronize the test logic and control register access through the JTAG port.

73.3.2.5 TDI - Test Data Input

Test Data Input (TDI) pin receives serial test instruction and data. TDI is sampled on the rising edge of TCK.

73.3.2.6 TDO - Nexus Test Data Output

Test Data Output (TDO) pin transmits serial output for instructions and data. TDO is three-stateable and is actively driven in the SHIFT-IR and SHIFT-DR controller states. TDO is updated on the falling edge of TCK and sampled by the development tool on the rising edge of TCK.

73.3.2.7 TMS - Test Mode Select

Test Mode Select Input (TMS) pin is used to sequence the IEEE 1149.1-2001 TAP controller state machine. TMS is sampled on the rising edge of TCK.

73.3.2.8 $\overline{\text{RDY}}$ - Data ready for transfer

The $\overline{\text{RDY}}$ pin exists to increase the transfer rate of the IEEE 1149.1 port. It is used to signal when data are ready to be transferred to and from NRRs. This may eliminate the need to poll NRRs for status information for synchronization purposes. This capability becomes especially important when performing read/write access transfers to different speed target memories.

The $\overline{\text{RDY}}$ pin asserts (asynchronously) a logic low whenever the read/write access transfer has completed without error and then deasserts when the IEEE 1149.1 state machine has reached the CAPTURE_DR state.

73.4 Register definition

This section provides a detailed description of the NPC registers accessible to the end user. Individual bit-level descriptions and reset states of the registers are included.

Table 2165 shows the NPC registers by index values. The registers are not memory-mapped and can only be accessed via the TAP. The NPC block does not implement the client select control register because the value does not matter when accessing the registers. Note that the bypass and instruction registers have no index values. These registers are not accessed in the same manner as Nexus client registers. Refer to the individual register descriptions for more detail.

Table 2165. NPC registers

Index	Register
0	Device ID Register (DID)
127	Port Configuration Register (PCR)

73.4.1 Register descriptions

This section contains the NPC register descriptions.

73.4.1.1 Bypass Register

The bypass register is a single-bit shift register path selected for serial data transfer between TDI and TDO when the BYPASS instruction or any unimplemented instructions are active. After entry into the Capture-DR state, the single-bit shift register is set to a logic 0. Therefore, the first bit shifted out after selecting the bypass register is always a logic 0.

73.4.1.2 Instruction Register

The NPC block uses a 4-bit instruction register as shown in *Figure 2219*. The instruction register is accessed via the SELECT_IR_SCAN path of the tap controller state machine, and allows instructions to be loaded into the block to enable the NPC for register access (NEXUS_ENABLE) or select the bypass register as the shift path from TDI to TDO (BYPASS or unimplemented instructions).

Instructions are shifted in through TDI while the TAP controller is in the Shift-IR state, and latched on the falling edge of TCK in the Update-IR state. The latched instruction value can only be changed in the Update-IR and Test-Logic-Reset TAP controller states. Synchronous entry into the Test-Logic-Reset state results in synchronous loading of the BYPASS instruction. Asynchronous entry into the Test-Logic-Reset state results in asynchronous loading of the BYPASS instruction. During the Capture-IR TAP controller state, the instruction register is loaded with the value of the previously executed instruction, making this value the register's read value when the TAP controller is sequenced into the Shift-IR state.

Figure 2219. 4-bit Instruction Register

	0	1	2	3
R	Previous Instruction Opcode			
W	Instruction Opcode			
Reset:	BYPASS Instruction Opcode (0xF)			

73.4.1.3 Nexus Device ID Register (DID)

The device identification register allows identification information of the part to be determined through the auxiliary output port.

Register index: 0

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	1	Manufacturer_ID											0	Sub_Family		
W																
Reset	1	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	Sub_ Family	Application_Family			Technology _Node		Design_Center						Minor_Mask			
W																
Reset	1	0	1	0	0	1	0	0	0	0	0	0	0	0	0	0

Figure 2220. Nexus Device ID Register

Table 2166. DID field descriptions

Field	Description
1:11 Manufacturer_ID	These bits contain the Joint Electron Device Engineering Council (JEDEC) manufacturer's identification code. 00000100000 STMicroelectronics
13:16 Sub_Family	0001 SPC58xHx
17:19 Application_Family	010 SPC58x - Chassis & Safety
20:21 Technology_Node	01 40 nm
22:27 Design_Center	These bits indicate the device Design Center.
28:31 Minor_Mask	Minor mask revision

73.4.1.4 Port Configuration Register (PCR)

The PCR is used to select the NPC mode of operation, enable MCKO and select the MCKO frequency, and enable or disable MCKO gating. This register should be configured as soon as the NPC is enabled.

Note: The mode or clock division must not be modified after MCKO has been enabled. Changing the mode or clock division while MCKO is enabled can produce unpredictable results.

Register index: 127

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	FPM	MCKO_GT	MCKO_EN	MCKO_DIV[2:0]			EVT_EN	DDR_EN	Reserved	0	0	0	Reserved	Reserved	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	LP_DBG_EN	0	0	0	0	0	LP2_SYN	LP1_SYN	0	0	0	0	0	0	0	Reserved
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2221. Port Configuration Register (PCR)

Table 2167. PCR field descriptions

Name	Description
0 FPM	Full Port Mode The value of the FPM bit determines if the auxiliary output port uses the full MDO port or a reduced MDO port to transmit messages. 1 All MDO pins are used to transmit messages 0 A subset of MDO pins are used to transmit messages
1 MCKO_GT	MCKO Clock Gating Control This bit is used to enable or disable MCKO clock gating. If clock gating is enabled, the MCKO clock is gated when the NPC is in enabled mode but not actively transmitting messages on the auxiliary output port. When clock gating is disabled, MCKO is allowed to run even if no auxiliary output port messages are being transmitted. 1 MCKO gating is enabled. 0 MCKO gating is disabled.
2 MCKO_EN	MCKO Enable This bit enables the MCKO clock to run. When enabled, the frequency of MCKO is determined by the MCKO_DIV field. 1 MCKO clock is enabled. 0 MCKO clock is driven to zero.
3:5 MCKO_DIV[2:0]	MCKO Division Factor The value of this signal determines the frequency of MCKO relative to the system clock frequency when MCKO_EN is asserted. *Table 2168* shows the meaning of MCKO_DIV values. In this table, SYS_CLK represents the system clock frequency.
6 EVT_EN	$\overline{\text{EVTO}}$/$\overline{\text{EVTI}}$ Enable This bit enables the $\overline{\text{EVTO}}$/$\overline{\text{EVTI}}$ port functions. 0 $\overline{\text{EVTO}}$/$\overline{\text{EVTI}}$ port disabled 1 $\overline{\text{EVTO}}$/$\overline{\text{EVTI}}$ port enabled

Table 2167. PCR field descriptions (continued)

Name	Description
7 DDR_EN	Double Data Rate Mode Enable This bit enables Nexus Double Data Rate (DDR) mode. In DDR mode, message data is updated on both rising and falling edges of MCKO, effectively doubling message throughput. 1 DDR mode enabled 0 DDR mode disabled
16 LP_DBG_EN	Low Power Debug Enable This bit enables debug functionality on exit from low power modes on supported devices. 1 Low power debug enabled 0 Low power debug disabled
22 LP2_SYN	Low Power Mode 2 Synchronization This bit is used to synchronize the entry into low power mode between the device and debug tool. Supported devices set this bit before a pending entry into low power mode. After reading the bit as set, the debug tool then clears the bit to acknowledge to the device that it may enter the low power mode. 1 Low power mode entry pending 0 Low power mode entry acknowledged
23 LP1_SYN	Low Power Mode 1 Synchronization This bit is used to synchronize the entry into low power mode between the device and debug tool. Supported devices set this bit before a pending entry into low power mode. After reading the bit as set, the debug tool then clears the bit to acknowledge to the device that it may enter the low power mode. 1 Low power mode entry pending 0 Low power mode entry acknowledged

Table 2168. PCR[MCKO_DIV] values

MCKO_DIV[2:0]	MCKO frequency
0d (000b)	SYS_CLK(1)
1d (001b)	SYS_CLK/2
2d (010b)	SYS_CLK/3(2)
3d (011b)	SYS_CLK/4
4d (100b)	Reserved
5d (101b)	Reserved
6d (110b)	Reserved
7d (111b)	SYS_CLK/8

1. The SYS_CLK setting for MCKO frequency should only be used if this setting does not violate the maximum operating frequency of the auxiliary port pins.
2. SYS_CLK/3 setting must not be used in DDR mode.

73.5 Functional description

73.5.1 NPC reset configuration

The NPC is placed in disabled mode upon exit of reset. If message transmission via the auxiliary port is desired, a write to the PCR is then required to enable the NPC and select the mode of operation. Asserting MCKO_EN places the NPC in enabled mode and enables MCKO. The frequency of MCKO is selected by writing the MCKO_DIV field. Asserting or negating the FPM bit selects full-port or reduced-port mode, respectively.

The following table describes the NPC reset configuration options.

Table 2169. NPC reset configuration options

NPC_PCR[MCKO_EN]	NPC_PCR[FPM]	Configuration
X	X	Reset
0	X	Disabled
1	1	Full-Port mode
1	0	Reduced-Port mode

73.5.2 Auxiliary output port


The auxiliary output port is shared by each of the Nexus modules on the device. The NPC communicates with each of the Nexus modules and arbitrates for access to the port.

73.5.2.1 Output Message Protocol

The protocol for transmitting messages via the auxiliary port is accomplished with the MSEO functions. The MSEO pin is used to signal the end of variable-length packets and the end of messages. It is not required to indicate the end of fixed-length packets. MDO and MSEO are sampled on the rising edge of MCKO.

Figure 2222 illustrates the state diagram for MSEO transfers. All transitions not included in the figure are reserved, and must not be used.

Figure 2222. $\overline{\text{MSEO}}$ transfers (for 1-bit $\overline{\text{MSEO}}$)



73.5.2.2 Output messages

In addition to sending out messages generated in other Nexus blocks, the NPC can also output the device ID message contained in the device ID register and the port replacement output message on the MDO pins. The device ID message can also be sent out serially through TDO.

Table 2170 describes the device ID and port replacement output messages that the NPC can transmit on the auxiliary port. The TCODE is the first packet transmitted.

Table 2170. NPC output messages

Message name	Packet				
	Size (bits)		Type	Name	Description
	Min	Max			
Device ID Message	6	6	fixed	TCODE	Value = 1
	32	32	fixed	ID	DID register contents

Figure 2223 shows the various message formats that the pin interface formatter has to encounter. Note that for variable-length fields, the transmitted size of the field is determined from the range of the least significant bit to the most significant non-zero-valued bit (that is most significant zero-valued bits are not transmitted).

Figure 2223. Message field sizes

Message	TCODE	Field #1	Field #2	Field #3	Field #4	Field #5	Size (bits)	
							Min(1)	Max(2)
Device ID Message	1	Fixed = 32	—	—	—	—	38	38


1. Minimum information size. The actual number of bits transmitted depends on the number of MDO pins.
2. Maximum information size. The actual number of bits transmitted depends on the number of MDO pins.

The double edges in *Figure 2223* indicate the starts and ends of messages. Fields without shaded areas between them are grouped into super-fields and can be transmitted together without end-of-packet indications between them.

73.5.2.3 Rules of message

- A variable-sized field within a message must end on a port boundary. (Port boundaries depend on the number of MDO pins active with the current reset configuration.)
- A variable-sized field may start within a port boundary only when following a fixed-length field.
- Super-fields must end on a port boundary.
- When a variable-length field is sized such that it does not end on a port boundary, it is necessary to extend and zero fill the remaining bits after the highest order bit so that it can end on a port boundary.
- Multiple fixed-length packets may start and/or end on a single clock.
- When any packet follows a variable-length packet, it must start on a port boundary.
- The field containing the TCODE number is always transferred out first, followed by subsequent fields of information.
- Within a field, the lowest significant bits are shifted out first. *Figure 2224* shows the transmission sequence of a message that is made up of a TCODE followed by two fields.

Figure 2224. Transmission sequence of messages



73.5.3 IEEE 1149.1-2001 (JTAG) TAP

The NPC block uses the IEEE 1149.1-2001 TAP for accessing registers. Each of the individual Nexus blocks on the device implements a TAP controller for accessing its registers as well. TAP signals include TCK, TDI, TMS, and TDO. There may also be other blocks on the MCU that use the TAP and implement a TAP controller.

Refer to the IEEE 1149.1-2001 specification for further detail on electrical and pin protocol compliance requirements.

The NPC implements a Nexus controller state machine that transitions based on the state of the IEEE 1149.1-2001 state machine shown in *Figure 2226*. The Nexus controller state machine is defined by the IEEE-ISTO 5001-2001 standard. It is shown in *Figure 2227*.


The instructions implemented by the NPC TAP controller are listed in *Table 2171*. The value of the NEXUS-ENABLE instruction is 0b0000. Each unimplemented instruction acts like the BYPASS instruction. The size of the NPC instruction register is 4 bits.

Table 2171. Implemented instructions

Instruction name	Private/Public	Opcode	Description
NEXUS-ENABLE	Public	0x0	Activate Nexus controller state machine to read and write NPC registers.
BYPASS	private	0xF	NPC BYPASS instruction. Also the value loaded into the NPC IR upon exit of reset.

Data is shifted between TDI and TDO starting with the least significant bit as illustrated in *Figure 2225*. This applies for the instruction register and all Nexus tool-mapped registers.

Figure 2225. Shifting data into register




73.5.3.1 Enabling the NPC TAP controller

Assertion of the power-on reset signal or entry into censored mode resets the NPC TAP controller.

When not in power-on reset or censored mode, the NPC TAP controller is enabled exiting the Test-Logic-Reset state loading the NEXUS-ENABLE instruction in NPC TAP controller.

Figure 2226. IEEE 1149.1-2001 TAP controller state machine



Note: The value shown adjacent to each state transition in this figure represents the value of TMS at the time of a rising edge of TCK.

73.5.3.2 Retrieving device IDCODE

The Nexus TAP controller does not implement the IDCODE instruction. However, the device identification message can be output by the NPC through the auxiliary output port or shifted out serially by accessing the Nexus Device ID register through the TAP. Transmission of the device identification message on the auxiliary output port MDO pins occurs immediately after a write to the PCR, if the NPC is enabled. Transmission of the device identification message serially via TDO is achieved by performing a read of the register contents as described in *Section 73.5.3.4: Selecting a Nexus client register*.

73.5.3.3 Loading NEXUS-ENABLE instruction

Access to the NPC registers is enabled when the TAP controller instruction register is loaded with the NEXUS-ENABLE instruction. This instruction is shifted in via the SELECT-IR-SCAN path and loaded in the UPDATE-IR state. At this point, the Nexus controller state machine, shown in *Figure 2227*, transitions to the REG_SELECT state. The Nexus controller has three states: idle, register select, and data access. *Table 2172* illustrates the IEEE 1149.1 sequence to load the NEXUS-ENABLE instruction.

Figure 2227. NEXUS controller state machine




Table 2172. Loading NEXUS-ENABLE instruction

Clock	TMS	IEEE 1149.1 state	Nexus state	Description
0	0	RUN-TEST/IDLE	IDLE	IEEE 1149.1-2001 TAP controller in idle state
1	1	SELECT-DR-SCAN	IDLE	Transitional state
2	1	SELECT-IR-SCAN	IDLE	Transitional state
3	0	CAPTURE-IR	IDLE	Internal shifter loaded with current instruction
4	0	SHIFT-IR	IDLE	TDO becomes active, and the IEEE 1149.1-2001 shifter is ready. Shift in all but the last bit of the NEXUS_ENABLE instruction.
3 TCKS				
12	1	EXIT1-IR	IDLE	Last bit of instruction shifted in

Table 2172. Loading NEXUS-ENABLE instruction (continued)

Clock	TMS	IEEE 1149.1 state	Nexus state	Description
13	1	UPDATE-IR	IDLE	NEXUS-ENABLE loaded into instruction register
14	0	RUN-TEST/IDLE	REG_SELECT	Ready to be read/write Nexus registers


73.5.3.4 Selecting a Nexus client register

When the NEXUS-ENABLE instruction is decoded by the TAP controller, the input port allows development tool access to all Nexus registers. Each register has a 7-bit address index.

All register access is performed via the SELECT-DR-SCAN path. The Nexus Controller defaults to the REG_SELECT state when enabled. Accessing a register requires two passes through the SELECT-DR-SCAN path: one pass to select the register and the second pass to read/write the register.

The first pass through the SELECT-DR-SCAN path is used to enter an 8-bit Nexus command consisting of a read/write control bit in the LSB followed by a 7-bit register address index, as illustrated in *Figure 2228*. The read/write control bit is set to '1' for writes and '0' for reads.

Figure 2228. IEEE 1149.1 controller command input



The second pass through the SELECT-DR-SCAN path is used to read or write the register data by shifting in the data (LSB first) during the SHIFT-DR state. When reading a register, the register value is loaded into the IEEE 1149.1-2001 shifter during the CAPTURE-DR state. When writing a register, the value is loaded from the IEEE 1149.1-2001 shifter to the register during the UPDATE-DR state. When reading a register, there is no requirement to shift out the entire register contents. Shifting may be terminated once the required number of bits have been acquired.

The following table illustrates a sequence which writes a 32-bit value to a register.

Table 2173. Write to a 32-bit Nexus Client Register

Clock	TMS	IEEE 1149.1 state	Nexus state	Description
0	0	RUN-TEST/IDLE	REG_SELECT	IEEE 1149.1-2001 TAP controller in idle state
1	1	SELECT-DR-SCAN	REG_SELECT	First pass through SELECT-DR-SCAN path
2	0	CAPTURE-DR	REG_SELECT	Internal shifter loaded with current value of controller command input.
3	0	SHIFT-DR	REG_SELECT	TDO becomes active, and write bit and 6 bits of register index shifted in.
7 TCKs				
12	1	EXIT1-DR	REG_SELECT	Last bit of register index shifted into TDI
13	1	UPDATE-DR	REG_SELECT	Controller decodes and selects register

Table 2173. Write to a 32-bit Nexus Client Register (continued)

Clock	TMS	IEEE 1149.1 state	Nexus state	Description
14	1	SELECT-DR-SCAN	DATA_ACCESS	Second pass through SELECT-DR-SCAN path
15	0	CAPTURE-DR	DATA_ACCESS	Internal shifter loaded with current value of register
16	0	SHIFT-DR	DATA_ACCESS	TDO becomes active, and outputs current value of register while new value is shifted in through TDI
31 TCKs				
48	1	EXIT1-DR	DATA_ACCESS	Last bit of current value shifted out TDO. Last bit of new value shifted in TDI.
49	1	UPDATE-DR	DATA_ACCESS	Value written to register
50	0	RUN-TEST/IDLE	REG_SELECT	Controller returned to idle state. It could also return to SELECT-DR-SCAN to write another register.

73.5.4 Nexus JTAG port sharing

Each of the individual Nexus blocks on the device implements a TAP controller for accessing its registers. When Nexus has ownership of the TAP, only the block whose NEXUS-ENABLE instruction is loaded has control of the TAP. This allows the interface to all of these individual TAP controllers to appear to be a single port from outside the device. If no register is selected as the shift path for a Nexus block, that block acts like a single-bit shift register, or bypass register.

73.5.5 MCKO and ipg_sync_mcko

MCKO is an output clock to the development tools used for the timing of $\overline{\text{MSEO}}$ and MDO pin functions. MCKO is derived from the system clock and its frequency is determined by the value of the MCKO_DIV field in the PCR. Possible operating frequencies include system clock, one-half system clock, one-quarter system clock, and one-eighth system clock speed.

The NPC also generates an MCKO clock gating control output signal. This output can be used by the MCKO generation logic to gate the transmission of MCKO when the auxiliary port is enabled but not transmitting messages. The setting of the MCKO_GT bit inside the PCR determines whether or not MCKO gating control is active. The MCKO_GT bit resets to a logic 0. In this state gating of MCKO is disabled. To enable gating of MCKO, the MCKO_GT bit in the PCR is written to a logic 1.

73.5.6 $\overline{\text{EVTO}}$ sharing

The NPC block controls sharing of the $\overline{\text{EVTO}}$ output between all Nexus clients that produce an $\overline{\text{EVTO}}$ signal. The NPC assumes incoming $\overline{\text{EVTO}}$ signals will be asserted for one system clock period. After receiving a single clock period of asserted $\overline{\text{EVTO}}$ from any Nexus client, the NPC latches the result, and drives $\overline{\text{EVTO}}$ for one MCKO period on the following clock. When there is no active MCKO, such as in disabled mode, the NPC drives $\overline{\text{EVTO}}$ for two system clock periods. $\overline{\text{EVTO}}$ sharing is active as long as the NPC is not in reset.

73.6 Initialization/Application information

73.6.1 Accessing NPC tool-mapped registers

To initialize the TAP for Nexus register accesses, the following sequence is required:

1. Enable the Nexus TAP controller
2. Load the TAP controller with the NEXUS-ENABLE instruction

To write control data to NPC tool-mapped registers, the following sequence is required:

1. Write the 7-bit register index and set the write bit to select the register with a pass through the SELECT-DR-SCAN path in the TAP controller state machine.
2. Write the register value with a second pass through the SELECT-DR-SCAN path. Note that the prior value of this register is shifted out during the write.

To read status and control data from NPC tool-mapped registers, the following sequence is required:

1. Write the 7-bit register index and clear the write bit to select register with a pass through SELECT-DR-SCAN path in the TAP controller state machine.
2. Read the register value with a second pass through the SELECT-DR-SCAN path. Data shifted in is ignored.

See the IEEE-ISTO 5001-2003 standard for more detail.

74 Nexus handshake module (NPC_HNDSHK)

This module enables debug entry/exit across low-power modes (Stop, Halt, Standby).

The NPC_HNDSHK supports:

- Setting and clearing of the NPC PCR sync bit on low-power mode entry and exit
- Putting the core into debug mode on low-power mode exit
- Generating a falling edge on the JTAG TDO pad on low-power mode exit

74.1 Entry into STOP/STANDBY from RUN modes

For the device to be in debug mode on low-power exit, the debugger should set the LP_DBG and LP1_SYNC bit in the NPC PCR register.

On STOP, STANDBY entry, the MC_ME asserts the lp_mode_entry_req input after the clock disable process has completed and before the processor enters its stopped state. The mode transition will then not proceed until the lp_mode_entry_ack output has been asserted.

The notification to the debugger of a low-power mode entry consists in setting the NPC PCR [LP1_SYNC] bit by the NPC Handshake module.

The debugger acknowledges that the transition into a low-power mode may proceed by clearing NPC PCR[LP1_SYNC] bit.

The device enters into the low-power modes. In anticipation of the low-power mode exit notification, the TDO pad is driven to '1'.

74.2 Exit from STOP/STANDBY into RUN modes

On STOP mode exit, the MC_ME asserts the lp_mode_exit_req input after ensuring that the regulator and memories are in normal mode and before the processor exits its stopped state. The mode transition will then not proceed until the lp_mode_exit_req has been acknowledged. The MC_RGM asserts the exit_from_standby input when executing a reset sequence due to a STANDBY exit. The reset sequence will then not complete until the lp_mode_exit_req has been acknowledged.


The notification to the debugger of a low-power mode exit consists in driving the TDO pad to '0'.

The debugger acknowledges that the transition from a low-power mode can continue by setting the NPC PCR[LP1_SYNC] bit.

Further, the NPC PCR[LP1_sync] bit is de-asserted by the hardware and the lp_mode_exit_ack output is sent to the MC_ME.

Note: The debugger clock multiplexer may not guarantee glitch free switching. Therefore, TCK should be disabled from when the debugger clears the sync bit in ENTRY_CLR until the debugger senses the falling edge of TDO in TDO_SET.

Figure 2229. Low-power mode debug handshake flow diagram for STOP, STANDBY



75 e200z4256 Nexus 3 module

The e200z4256 Nexus 3 module provides real-time development capabilities for corresponding core processors in compliance with the IEEE-ISTO 5001 standard. This module provides development support capabilities without requiring the use of address and data pins for internal visibility.

A portion of the pin interface (the JTAG port) is also shared with the OnCE / Nexus 1 unit. The IEEE-ISTO 5001 standard defines an extensible auxiliary port that is used in conjunction with the JTAG port in these processors.

75.1 Introduction

75.1.1 General description

This chapter defines the auxiliary pin functions, transfer protocols and standard development features of a Class 3 device in compliance with the IEEE-ISTO 5001 standard. The development features supported are Program Trace, Data Trace, Watchpoint Messaging, Ownership Trace, Data Acquisition Messaging, and Read/Write Access via the JTAG interface. The Nexus 3 module also supports two Class 4 features: Watchpoint Triggering, and Processor Overrun Control.

75.1.2 Terms and definitions

Table 2174 contains a set of terms and definitions associated with the Nexus 3 module.

Table 2174. Terms and definitions

Term	Description
IEEE-ISTO 5001	Consortium & standard for real-time embedded system design.
Auxiliary Port	Refers to Nexus auxiliary port. Used as auxiliary port to the IEEE 1149.1 JTAG interface.
Branch Trace Messaging (BTM)	Visibility of addresses for taken branches and exceptions, and the number of sequential instructions executed between each taken branch.
Data Read Message (DRM)	External visibility of data reads to memory-mapped resources.
Data Write Message (DWM)	External visibility of data writes to memory-mapped resources.
Data Trace Messaging (DTM)	External visibility of how data flows through the embedded system. This may include DRM or DWM, or both.
Data Acquisition Messaging (DQM)	Data Acquisition Messaging (DQM) allows code to be instrumented to export customized information to the Nexus Auxiliary Output Port.
JTAG Compliant	Device complying to IEEE 1149.1 JTAG standard
JTAG IR & DR Sequence	JTAG Instruction Register (IR) scan to load an opcode value for selecting a development register. The JTAG IR corresponds to the OnCE command register (OCMD). The selected development register is then accessed via a JTAG Data Register (DR) scan.

Table 2174. Terms and definitions (continued)

Term	Description
Nexus1	The (OnCE) debug module. This module integrated with each processor provides all static (core halted) debug functionality. This module is compliant with Class1 of the IEEE-ISTO 5001 standard.
Ownership Trace Message (OTM)	Visibility of process/function that is currently executing.
Public Messages	Messages on the auxiliary pins for accomplishing common visibility and controllability requirements
SoC	“System-on-a-Chip”. SoC signifies all of the modules on a single die. This generally includes one or more processors with associated peripherals, interfaces & memory modules.
Standard	The phrase “according to the standard” is used to indicate according to the IEEE-ISTO 5001 standard.
Transfer Code (TCODE)	Message header that identifies the number or size of packets, or both, to be transferred, and how to interpret each of the packets.
Watchpoint	A Data or Instruction Breakpoint or other debug event that does not cause the processor to halt. Instead, a pin is used to signal that the condition occurred. A Watchpoint Message may also be generated.

75.1.3 Feature list

The Nexus 3 module is compliant with Class 3 of the IEEE-ISTO 5001 standard, with additional Class 4 features available. The following features are implemented:

- Program Trace via Branch Trace Messaging (BTM). Branch trace messaging displays program flow discontinuities (such as direct and indirect branches, exceptions), allowing the development tool to interpolate what transpires between the discontinuities. Thus static code may be traced.
- Data Trace via Data Write Messaging (DWM) and Data Read Messaging (DRM). This provides the capability for the development tool to trace reads or writes, or both, to selected internal memory resources.
- Ownership Trace via Ownership Trace Messaging (OTM). OTM facilitates ownership trace by providing visibility of which process ID or operating system task is activated. An Ownership Trace Message is transmitted when a new process/task is activated, allowing the development tool to trace ownership flow.

- Run-time access to embedded processor memory map via the JTAG port. This allows for enhanced download/upload capabilities.
- Watchpoint Messaging via the auxiliary pins.
- Watchpoint Trigger enable of Program or Data Trace Messaging, or both.
- External hardware trigger inputs to independently enable/disable Program Trace, Data Trace, Ownership Trace, and Watchpoint Trace Messaging.
- Auxiliary interface for higher data input/output.
  - Configurable (min/max) Message Data Out pins (**nex_mdo[n:0]**)
  - One (1) or two (2) Message Start/End Out pins (**nex_mseo_b[1:0]**)
  - One (1) Read/Write Ready pin (**nex_rdy_b**) pin
  - One (1) Read/Write Error pin (**nex_err_b**) pin
  - One (1) Watchpoint Event output pin (**nex_evto_b**)
  - Four (4) additional Watchpoint Event output pins (**nex_wevto[3:0]**) for SoC use
  - One (1) Event In pin (**nex_evti_b**)
  - One (1) MCKO (Message Clock Out) pin
- Registers for Program Trace, Data Trace, Ownership Trace and Watchpoint Trigger.
- All features controllable and configurable via the JTAG port
- Conditional software control of the module via SoC signaling input (**nex_sfwcntl_en**).


Note: For multi-Nexus implementations, the configuration of the Message Data Out pins is controlled by the Port Control Register (@ the SoC level). For single Nexus implementations (not normally implemented on an SoC), this configuration is controlled by Development Control Register 1 (DC1) within the Nexus 3 module.

In either implementation, Full Port Mode (FPM — maximum number of MDO pins) or Reduced Port Mode (RPM — minimum number of MDO pins) are supported. This setting should not be changed while the system is running.

Note: The configuration of the Message Start/End Out pins (1 or 2) is determined at the SOC integration level. This option will be hard-wired based on SOC bandwidth requirements.

75.1.4 Functional block diagram

Figure 2230. Nexus 3 functional block diagram



Note: The “nex_aux_req[1:0]”, “nar_aux_grant” & “nex_aux_busy” signals are used for inter-module communication in a multi-Nexus environment. They are not pins on the SoC.

Note: NAR is not supported on this device

75.2 Enabling Nexus 3 operation

The Nexus module is enabled by loading a single instruction (*NEXUS3-ACCESS*) into the JTAG Instruction Register (IR) (OnCE OCMD register). For the Nexus3 module, the OCMD value is 0b0001111100. The Nexus 3 module may alternately be enabled if the nex_evti_b input signal is asserted at the time that j_trst_b is initially negated, or is asserted during the

Test-Logic-Reset TAP state. Once enabled, the module will be ready to accept control input via the JTAG/OnCE pins.

Enabling the Nexus 3 module automatically enables the generation of Debug Status Messages.

The Nexus 3 module is disabled when the JTAG state machine initially reaches the Test-Logic-Reset state from any other state. This state can be reached by the assertion of the **j_trst_b** pin or by cycling through the state machine using the **j_tms** pin. The Nexus module will also be disabled if a Power-on-Reset (POR) event occurs. If the Nexus 3 module is disabled, no trace output will be provided, and the module will disable (drive inactive) auxiliary port output pins (**nex_mdo[n:0]**, **nex_mseo[1:0]**, **nex_mcko**). Nexus registers will not be available for reads or writes.

In order to support software control of the Nexus 3 module when no external development tool is present, the Nexus 3 module is not forced to be disabled when the JTAG state remains in the Test-Logic-Reset state. Software is allowed to control the Nexus 3 module when the input signal **nex_sfwcntl_en** is asserted by the SoC. This signal is intended to provide a mechanism for allowing software to use the Nexus 3 module to fill on-chip trace buffers or other visibility mechanisms. It is up to the SoC to determine whether a top-level Nexus 3 controller has been enabled by a hardware debugger, or whether appropriate security mechanisms have granted the capability for software to use these resources, and to drive the appropriate value to the **nex_sfwcntl_en** input. Software can enable the module by a write to any of the module's DCRs when **nex_sfwcntl_en** is asserted.

Reset of the Nexus 3 module is accomplished by a transition on **j_trst_b**, on initial entry into the Test_Logic_Reset state from another state, or if a Power-on-Reset (POR) event occurs. The module is not reset by the CPU's **p_reset_b** signal, even when software has control of the module.

75.2.1 Interaction with Low Power Modes

The Nexus 3 module will continue to operate in the Waiting and Halted states, as long as **nex_clk** remains active. In the Stopped state, **nex_clk** is gated off internally to the Nexus 3 logic, therefore watchpoint or hardware triggering recognition, message generation, and Nexus 3 read-write access to memory is suspended. The Nexus 3 logic will wait to enter the Stopped state until the message FIFOs are empty and any in-progress Nexus R/W transfer has completed. If a block transfer has been requested, the remainder of the block transfer is not completed, and the RWCS AC bit is cleared, and the ERR bit is set. Once the Stopped state has been entered, no further messages are queued and no triggering conditions are monitored. Also, Nexus R/W accesses are no longer available. Upon exiting the Stopped state, normal functions will resume assuming **nex_clk** is active.

75.3 TCODEs supported

The Nexus 3 pins allow for flexible transfer operations via Public Messages. A TCODE defines the transfer format, the number or size of the packets, or both, to be transferred, and the purpose of each packet. The IEEE-ISTO 5001-2003 standard defines a set of public messages and allocates additional TCODEs for vendor-specific features outside the scope of the public messages. The Nexus 3 block supports the TCODEs shown in *Table 2175*.

Table 2175. Supported TCODEs

Message Name	Min Field Size (bits)	Max Field Size (bits)	Field Name	Field Type	Field Description
Debug Status	6	6	TCODE	fixed	TCODE number = 0
	4	4	SRC	fixed	source processor identifier
	8	8	STATUS	fixed	Development Status Register (DS[31:24])
	0	30	TSTAMP	variable	TImestamp value (optionally generated field)
Ownership Trace Message	6	6	TCODE	fixed	TCODE number = 2
	4	4	SRC	fixed	source processor identifier
	1	32	PROCESS	variable	Task/Process ID tag
	0	30	TSTAMP	variable	TImestamp value (optionally generated field)
Program Trace — Direct Branch Message	6	6	TCODE	fixed	TCODE number = 3
	4	4	SRC	fixed	source processor identifier
	1	8	ICNT	variable	# sequential instructions completed since last predicate instruction, transmitted instruction count, or taken change of flow
	0	30	TSTAMP	variable	TImestamp value (optionally generated field)
Program Trace — Indirect Branch Message	6	6	TCODE	fixed	TCODE number = 4
	4	4	SRC	fixed	source processor identifier
	1	1	MAP	fixed	(always set to 0)
	1	8	ICNT	variable	# sequential instructions completed since last predicate instruction, transmitted instruction count, or taken change of flow
	1	32	U-ADDR	variable	unique part of target address for taken branches/exceptions
	0	30	TSTAMP	variable	TImestamp value (optionally generated field)
Data Trace — Data Write Message	6	6	TCODE	fixed	TCODE number = 5
	4	4	SRC	fixed	source processor identifier
	1	1	MAP	fixed	(always set to 0)
	4	4	DSZ	fixed	data size (Refer to *Table 2180*)
	1	32	U-ADDR	variable	unique portion of the data write address
	1	64	DATA	variable	data write value(s) (see Data Trace section for details)
	0	30	TSTAMP	variable	TImestamp value (optionally generated field)

Table 2175. Supported TCODEs (continued)

Message Name	Min Field Size (bits)	Max Field Size (bits)	Field Name	Field Type	Field Description
Data Trace — Data Read Message	6	6	TCODE	fixed	TCODE number = 6
	4	4	SRC	fixed	source processor identifier
	1	1	MAP	fixed	(always set to 0)
	4	4	DSZ	fixed	data size (Refer to *Table 2180*)
	1	32	U-ADDR	variable	unique portion of the data read address
	1	64	DATA	variable	data read value(s) (see Data Trace section for details)
	0	30	TSTAMP	variable	TImestamp value (optionally generated field)
Data Acquisition Message	6	6	TCODE	fixed	TCODE number = 7
	4	4	SRC	fixed	source processor identifier
	8	8	DQTAG	fixed	identification tag taken from $DEVENT_{DQTAG}$ register field
	1	32	DQDATA	variable	exported data taken from DDAM register
	0	30	TSTAMP	variable	TImestamp value (optionally generated field)
Error Message	6	6	TCODE	fixed	TCODE number = 8
	4	4	SRC	fixed	source processor identifier
	4	4	ETYPE	fixed	error type
	8	8	ECODE	fixed	error code
	0	30	TSTAMP	variable	TImestamp value (optionally generated field)
Program Trace — Synchronization Message	6	6	TCODE	fixed	TCODE number = 9
	4	4	SRC	fixed	source processor identifier
	1	1	MAP	fixed	(always set to 0)
	1	8	I-CNT	variable	# sequential instructions completed since last predicate instruction, transmitted instruction count, or taken change of flow. Cleared for most sync conditions.
	1	32	F-ADDR	variable	full target address (leading zero (0) truncated)
	0	30	TSTAMP	variable	TImestamp value (optionally generated field)
Program Trace — Direct Branch Message with Sync	6	6	TCODE	fixed	TCODE number = 11
	4	4	SRC	fixed	source processor identifier
	1	8	ICNT	variable	# sequential instructions completed since last predicate instruction, transmitted instruction count, or taken change of flow
	1	32	F-ADDR	variable	full target address (leading zeros truncated)
	0	30	TSTAMP	variable	TImestamp value (optionally generated field)

Table 2175. Supported TCODEs (continued)

Message Name	Min Field Size (bits)	Max Field Size (bits)	Field Name	Field Type	Field Description
Program Trace — Indirect Branch Message with Sync	6	6	TCODE	fixed	TCODE number = 12
	4	4	SRC	fixed	source processor identifier
	1	1	MAP	fixed	(always set to 0)
	1	8	ICNT	variable	# sequential instructions completed since last predicate instruction, transmitted instruction count, or taken change of flow
	1	32	F-ADDR	variable	full target address (leading zeros truncated)
	0	30	TSTAMP	variable	TImestamp value (optionally generated field)
Data Trace — Data Write Message with Sync	6	6	TCODE	fixed	TCODE number = 13
	4	4	SRC	fixed	source processor identifier
	1	1	MAP	fixed	(always set to 0)
	4	4	DSZ	fixed	data size (Refer to *Table 2180*)
	1	32	F-ADDR	variable	full access address (leading zeros truncated)
	1	64	DATA	variable	data write value(s) (see Data Trace section for details)
	0	30	TSTAMP	variable	TImestamp value (optionally generated field)
Data Trace — Data Read Message with Sync	6	6	TCODE	fixed	TCODE number = 14
	4	4	SRC	fixed	source processor identifier
	1	1	MAP	fixed	(always set to 0)
	4	4	DSZ	fixed	data size (Refer to *Table 2180*)
	1	32	F-ADDR	variable	full access address (leading zeros truncated)
	1	64	DATA	variable	data read value(s) (see Data Trace section for details)
	0	30	TSTAMP	variable	TImestamp value (optionally generated field)
Watchpoint Message	6	6	TCODE	fixed	TCODE number = 15
	4	4	SRC	fixed	source processor identifier
	1	32	WPHIT	variable	Field indicating watchpoint source(s) (leading zeros truncated)
	0	30	TSTAMP	variable	TImestamp value (optionally generated field)
Resource Full Message	6	6	TCODE	fixed	TCODE number = 27
	4	4	SRC	fixed	source processor identifier
	4	4	RCODE	fixed	resource code (Refer to *Table 2178*) — indicates which resource is the cause of this message
	1	32	RDATA	variable	branch / predicate instruction history (Refer to *Section 75.12.4: Resource Full Messages*.)
	0	30	TSTAMP	variable	TImestamp value (optionally generated field)

Table 2175. Supported TCODEs (continued)

Message Name	Min Field Size (bits)	Max Field Size (bits)	Field Name	Field Type	Field Description
Program Trace — Indirect Branch History Message	6	6	TCODE	fixed	TCODE number = 28 (see Note below)
	4	4	SRC	fixed	source processor identifier
	1	1	MAP	fixed	(always set to 0)
	1	8	I-CNT	variable	# sequential instructions completed since last predicate instruction, transmitted instruction count, or taken change of flow
	1	32	U-ADDR	variable	unique part of target address for taken branches/exceptions
	1	32	HIST	variable	branch / predicate instruction history (Refer to *Section 75.12.1: Branch Trace Messaging types*)
	0	30	TSTAMP	variable	TImestamp value (optionally generated field)
Program Trace — Indirect Branch History Message with Sync	6	6	TCODE	fixed	TCODE number = 29 (see Note below)
	4	4	SRC	fixed	source processor identifier
	1	1	MAP	fixed	(always set to 0)
	1	8	I-CNT	variable	# sequential instructions completed since last predicate instruction, transmitted instruction count, or taken change of flow
	1	32	F-ADDR	variable	full target address (leading zero (0) truncated)
	1	32	HIST	variable	branch / predicate instruction history (Refer to *Section 75.12.1: Branch Trace Messaging types*.)
	0	30	TSTAMP	variable	TImestamp value (optionally generated field)
Program Trace — Program Correlation Message	6	6	TCODE	fixed	TCODE number = 33
	4	4	SRC	fixed	source processor identifier
	4	4	EVCODE	fixed	event correlated with program flow (Refer to *Table 2179*)
	2	2	CDF	fixed	# fields of information in CDATA. 00 — reserved, 01 — one field (CDATA1) (reserved), 10 — two fields (CDATA1 + CDATA2), 11 — three fields (reserved)
	1	8	I-CNT	variable	# sequential instructions completed since last predicate instruction, transmitted instruction count, or taken change of flow
	1	32	CDATA1	variable	correlation data field 1 — [branch / predicate instruction history] (Refer to *Section 75.12.5: Program Correlation Messages*.)
	0	32	CDATA2	variable	correlation data field 2— PID info (Refer to *Section 75.12.5: Program Correlation Messages*.)
	0	30	TSTAMP	variable	TImestamp value (optionally generated field)

Note: Program Trace can be implemented using either Branch History/Predicate Instruction Messages, or traditional Direct/Indirect Branch Messages. The user can select between the two types of Program Trace. The advantages for each are discussed in Section 75.12.1: Branch Trace Messaging types. If the Branch History method is selected, the shaded TCODES above will not be messaged out.

Table 2176 shows the error code encodings used when reporting an error via the Nexus 3 Error Message.

Table 2176. Error Code (ECODE) Encoding (TCODE = 8)

Error Code	Description
xxxxxxx1	Watchpoint Trace Message(s) Lost
xxxxxx1x	Data Trace Message(s) Lost
xxxxx1xx	Program Trace Message(s) Lost
xxxx1xxx	Ownership Trace Message(s) Lost
xxx1xxxx	Status Message(s) Lost (such as Debug Status messages)
xx1xxxxx	Data Acquisition Message(s) Lost
x1xxxxxx	Reserved
1xxxxxxx	Reserved

Table 2177 shows the error type encodings used when reporting an error via the Nexus 3 Error Message.

Table 2177. Error Type (ETYPE) Encoding (TCODE = 8)

Error Type	Description
0000	Message Queue Overrun caused one or more messages to be lost
0001	Contention with higher priority messages caused one or more messages to be lost
0010	Reserved
0011	Reserved
0100	Reserved
0101	Invalid access opcode (Nexus Register unimplemented)
0110 – 1111	Reserved

Table 2178 shows the encodings used for resource codes for certain messages.

Table 2178. Resource Code (RCODE) values (TCODE = 27)

Resource Code	Description
0000	Program Trace Instruction counter reached 255 and was reset.
0001	Program Trace, Branch / Predicate Instruction History full. This type of packet is terminated by a stop bit set to 1 after the last history bit.

Table 2179 shows the event code encodings used for certain messages.

Table 2179. Event Code (EVCODE) Encoding (TCODE = 33)

Event Code	Description
0000	Entry into Debug Mode
0001	Entry into Low Power Mode (CPU only)
0010–0011	Reserved for future functionality
0100	Disabling Program Trace
0101	Process ID value is established in PID0/NPIDR via **mtspr PID0/NPIDR**
0110–1000	Reserved for future functionality
1001	Begin masking of program trace messages due to MSR_{PMM} = 0 and $DC4_{PTMARK}$= 1
1010	Branch and link occurrence (direct branch function call)
1011–1111	Reserved for future functionality

Table 2180 shows the data trace size encodings used for certain messages.

Table 2180. Data Trace Size (DSZ) Encodings (TCODE = 5,6,13,14)

DTM Size Encoding	Transfer Size
0000	0 — no data
0001	Byte
0010	Halfword (2 bytes)
0011	Three bytes
0100	Word (4 bytes)
0101	Five bytes
0110	Six bytes
0111	Seven bytes
1000	Doubleword (8 bytes)
1001–1111	Reserved

75.4 Nexus 3 Programmer's Model

This section describes the Nexus 3 programmers model. Nexus 3 registers are accessed using the JTAG/OnCE port in compliance with IEEE 1149.1, or by software via DCRs. Refer to *Section 75.5: Nexus 3 Register Access via JTAG/OnCE* and *Section 75.6: Nexus 3 Register Access via Software* for details on Nexus 3 register access.

Note: Nexus 3 registers and output signals are numbered using bit 0 as the least significant bit. This bit ordering is consistent with the ordering defined by the IEEE-ISTO 5001 standard.

Table 2181 details the register map for the Nexus 3 module.

Table 2181. Nexus 3 Register Map

Nexus Register	Nexus Access Opcode	Read/ Write	Read Address	Write Address	DCR #(1)
Client Select Control (CSC)(2)	0x1	R	0x02	—	
Port Configuration Register (PCR)(3)	PCR_INDEX(2)	R/W	—	—	
Development Control 1 (DC1)	0x2	R/W	0x04	0x05	368
Development Control 2 (DC2)	0x3	R/W	0x06	0x07	369
Development Control 3 (DC3)	0x4	R/W	0x08	0x09	370
Development Control 4 (DC4)	0x5	R/W	0x0A	0x0B	371
Reserved	0x6	R/W	0x18	0x19	—
Read/Write Access Control/Status (RWCS)	0x7	R/W	0x0E	0x0F	—
Reserved	0x8	R/W	0x18	0x19	—
Read/Write Access Address (RWA)	0x9	R/W	0x12	0x13	—
Read/Write Access Data (RWD)	0xA	R/W	0x14	0x15	—
Watchpoint Trigger (WT)	0xB	R/W	0x16	0x17	375
Reserved	0xC	R/W	0x18	0x19	—
Data Trace Control (DTC)	0xD	R/W	0x1A	0x1B	376
Data Trace Start Address 1 (DTSA1)	0xE	R/W	0x1C	0x1D	377
Data Trace Start Address 2 (DTSA2)	0xF	R/W	0x1E	0x1F	378
Data Trace Start Address 3 (DTSA3)	0x10	R/W	0x20	0x21	379
Data Trace Start Address 4 (DTSA4)	0x11	R/W	0x22	0x23	380
Data Trace End Address 1 (DTEA1)	0x12	R/W	0x24	0x25	381
Data Trace End Address 2 (DTEA2)	0x13	R/W	0x26	0x27	382
Data Trace End Address 3 (DTEA3)	0x14	R/W	0x28	0x29	383
Data Trace End Address 4 (DTEA4)	0x15	R/W	0x2A	0x2B	408
Reserved	0x16 → 0x2F	—	0x28→0x5E	0x29→0x5F	—
Development Status (DS)	0x30	R	0x60	—	409
Reserved	0x31	R/W	0x62	0x63	
Overrun Control (OVCR)	0x32	R/W	0x64	0x65	410
Watchpoint Mask (WMSK)	0x33	R/W	0x66	0x67	411
Reserved	0x34	—	0x68	0x69	—
Program Trace Start Trigger Control (PTSTC)	0x35	R/W	0x6A	0x6B	412
Program Trace End Trigger Control (PTETC)	0x36	R/W	0x6C	0x6D	413
Data Trace Start Trigger Control (DTSTC)	0x37	R/W	0x6E	0x6F	414
Data Trace End Trigger Control (DTETC)	0x38	R/W	0x70	0x71	415
Reserved	0x39 → 0x3F	—	0x72→0x7E	0x73→0x7F	—

1. Software access via the **mfdcr** and **mtdcr** instructions use these values for the DCR number. Software writes to these registers via **mtdcr** when **nex_sfwcntl_en** is negated are ignored.

2. The CSC and PCR registers are shown in this table as part of the Nexus programmer's model. They are only present at the top level SoC Nexus controller in a multi-Nexus implementation, not in the Nexus 3 module. The SoC's CSC Register is readable through Nexus, but the PCR is shown for reference only here.
3. The "PCR_INDEX" is a parameter determined by the SoC.

75.4.1 Client Select Control (CSC) register

The CSC Register determines which Nexus client is under development. This register is present at the top-level SOC Nexus 3 controller to select one of multiple on-chip Nexus 3 units.

Reserved				CS			
7	6	5	4	3	2	1	0

Nexus Reg# 0x1; Read-only; Reset: 0x0

Figure 2231. Client Select Control (CSC) register

Table 2182. CSC field descriptions

Bits	Description
CSC[7:4]	Reserved for future Nexus Clients (read as 0)
CSC[3:0]	Client Select Control 0*xx* Nexus client (SoC level)

75.4.2 Port Configuration Register (PCR) — reference only

The Port Configuration Register (PCR) controls the basic port functions for all Nexus modules in a multi-Nexus environment. This includes clock control and auxiliary port width. All bits in this register are writable only once after system reset.

OPC	0	MCK_EN	MCK_DIV	0

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Nexus Reg# PCR_INDEX; Read/Write; Reset: 0x0

Figure 2232. Port Configuration Register (PCR)

Table 2183. PCR field descriptions

Bit	Name	Description
31	OPC	Output Port Mode Control (SoC Level) 0 Reduced Port Mode configuration (min# **nex_mdo[n:0]** pins defined by SOC) 1 Full Port Mode configuration (max# **nex_mdo[n:0]** pins defined by SOC)
30	—	Reserved for future functionality
29	MCK_EN	MCKO Clock Enable (SoC Level) 0 **nex_mcko** is disabled 1 **nex_mcko** is enabled


Table 2183. PCR field descriptions (continued)

Bit	Name	Description
28:26	MCK_DIV	MCKO Clock Divide Ratio (see note below) (SoC Level) 000 **nex_mcko** is 1x processor clock freq. 001 **nex_mcko** is 1/2x processor clock freq. 010 Reserved (default to 1/2x processor clock freq.) 011 **nex_mcko** is 1/4x processor clock freq. 100 Reserved (default to 1/2x processor clock freq.) 101 Reserved (default to 1/2x processor clock freq.) 110 Reserved (default to 1/2x processor clock freq.) 111 **nex_mcko** is 1/8x processor clock freq.
25:0	—	Reserved for future functionality

Note: The CSC and PCR Registers exist in a separate module at the SoC level in a multi-Nexus environment. If the core Nexus 3 module is the only Nexus module, these registers are not implemented and the Nexus 3 defined Development Control Register 1 (DC1) is used to control the SoC-level Nexus port functionality.

75.4.3 Nexus Development Control Register 1 (DC1)

Nexus Development Control Register 1 is used to control the basic development features of the Nexus 3 module. Development Control Register 1 is shown in *Figure 2233* and its fields are described in *Table 2184*.



Nexus Reg# 0x2; DCR: 368; Read/Write; Reset: 0x0

Figure 2233. Development Control 1 (DC1) register

Table 2184. DC1 field descriptions

Bits	Name	Description
31	OPC	Output Port Mode Control 0 — Reduced Port Mode configuration (min# **nex_mdo[n:0]** pins defined 1 — Full Port Mode configuration (max# **nex_mdo[n:0]** pins defined
30:29	MCK_DIV	MCKO Clock Divide Ratio (see note below) 00 — **nex_mcko** is 1x processor clock freq. 01 — **nex_mcko** is 1/2x processor clock freq. 10 — **nex_mcko** is 1/4x processor clock freq. 11 — **nex_mcko** is 1/8x processor clock freq.
28	—	Reserved for future functionality
27	PTM	Program Trace Method 0 — Program Trace uses traditional Branch Messages 1 — Program Trace uses Branch History Messages
26:25	—	Reserved for future functionality

Table 2184. DC1 field descriptions (continued)

Bits	Name	Description
24	OTS	Ownership Trace PID Select 0 — PID0 data is transmitted within Ownership Trace Messages 1 — Nexus PID Register (NPIDR) data is transmitted within Ownership Trace Messages
26:15	—	Reserved for future functionality
14	POTD	Periodic Ownership Trace Disable 0 — Periodic Ownership Trace message events are enabled 1 — Periodic Ownership Trace message events are disabled
13:12	TSEN	Timestamp Enable — (not implemented, write to 00) 00 — Timestamp is disabled
11:10	EOC	EVTO Control 00 — **nex_evto_b** upon occurrence of Watchpoints (configured in DC2 and DC3) 01 — **nex_evto_b** upon entry into Debug Mode 1*x* — Reserved
9:8	EIC	EVTI Control 00 — **nex_evti_b** is used for synchronization (Program Trace Sync msg is generated) 01 — **nex_evti_b** is used for Debug request 10 — **nex_evti_b** is disabled 1*x* — Reserved
7:6	—	Reserved for future functionality
5:0	TM	Trace Mode(1) 000000 — All Trace Disabled *xxxxx*1 — Ownership Trace enabled *xxxx*1*x* — Data Trace enabled *xxx*1*xx* — Program Trace enabled *xx*1*xxx* — Watchpoint Trace enabled *x*1*xxxx* — Reserved 1*xxxxx* — Data Acquisition Trace enabled

1. This field may be updated by hardware in response to watchpoint triggering or external hardware trigger inputs if not already enable for tracing by a previous direct write to DC1. Direct writes to this field to enable one or more trace types take precedence over hardware updates. Refer to *Section 75.4.7: Watchpoint Trigger (WT, PTSTC, PTETC, DTSTC, DTETC) registers* for more information on watchpoint triggering. Refer to *Section 75.16: External Hardware Trigger Controls* for more information on external hardware triggering.

Note: The Output Port Mode Control bit (OPC) and MCKO Clock Divide Ratio bits (MCK_DIV) MUST ONLY be modified during system reset or debug mode to insure correct output port and output clock functionality. It is also recommended that all other bits of the DC1 also only be modified in one of these two modes.

75.4.4 Nexus Development Control Registers 2 & 3 (DC2, DC3)

Nexus Development Control Registers 2 and 3 are used to control output signaling on the Nexus 3 module. A table of watchpoints can be found in the Core (e200z425n3) Core Debug Support chapter.

Development Control Register 2 is shown in *Figure 2234* and its fields are described in *Table 2185*.

WEVTO[3]C	WEVTO[2]C	WEVTO[1]C	WEVTO[0]C	EWC

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Nexus Reg# 0x3; DCR: 369; Read/Write; Reset: 0x0

Figure 2234. Development Control 2 (DC2) register

Table 2185. DC2 field descriptions

Bits	Name	Description
31:28	WEVTO[3]C	Watchpoint Event Out 3 Configuration 0000 — No Watchpoints #0–14 trigger **nex_wevto[3]** 0001 — Watchpoint #0 triggers **nex_wevto[3]** 0010 — Watchpoint #1 triggers **nex_wevto[3]** 0011 — Watchpoint #2 triggers **nex_wevto[3]** 0100 — Watchpoint #3 triggers **nex_wevto[3]** 0101 — Watchpoint #4 triggers **nex_wevto[3]** 0110 — Watchpoint #5 triggers **nex_wevto[3]** 0111 — Watchpoint #6 triggers **nex_wevto[3]** 1000 — Watchpoint #7 triggers **nex_wevto[3]** 1001 — Watchpoint #8 triggers **nex_wevto[3]** 1010 — Watchpoint #9 triggers **nex_wevto[3]** 1011 — Watchpoint #10 triggers **nex_wevto[3]** 1100 — Watchpoint #11 triggers **nex_wevto[3]** 1101 — Watchpoint #12 triggers **nex_wevto[3]** 1110 — Watchpoint #13 triggers **nex_wevto[3]** 1111 — Watchpoint #14 triggers **nex_wevto[3]**
27:24	WEVTO[2]C	Watchpoint Event Out 2 Configuration 0000 — No Watchpoints #0–14 trigger **nex_wevto[2]** 0001 — Watchpoint #0 triggers **nex_wevto[2]** 0010 — Watchpoint #1 triggers **nex_wevto[2]** 0011 — Watchpoint #2 triggers **nex_wevto[2]** 0100 — Watchpoint #3 triggers **nex_wevto[2]** 0101 — Watchpoint #4 triggers **nex_wevto[2]** 0110 — Watchpoint #5 triggers **nex_wevto[2]** 0111 — Watchpoint #6 triggers **nex_wevto[2]** 1000 — Watchpoint #7 triggers **nex_wevto[2]** 1001 — Watchpoint #8 triggers **nex_wevto[2]** 1010 — Watchpoint #9 triggers **nex_wevto[2]** 1011 — Watchpoint #10 triggers **nex_wevto[2]** 1100 — Watchpoint #11 triggers **nex_wevto[2]** 1101 — Watchpoint #12 triggers **nex_wevto[2]** 1110 — Watchpoint #13 triggers **nex_wevto[2]** 1111 — Watchpoint #14 triggers **nex_wevto[2]**

Table 2185. DC2 field descriptions (continued)

Bits	Name	Description
23:20	WEVTO[1]C	Watchpoint Event Out 1 Configuration 0000 — No Watchpoints #0–14 trigger **nex_wevto[1]** 0001 — Watchpoint #0 triggers **nex_wevto[1]** 0010 — Watchpoint #1 triggers **nex_wevto[1]** 0011 — Watchpoint #2 triggers **nex_wevto[1]** 0100 — Watchpoint #3 triggers **nex_wevto[1]** 0101 — Watchpoint #4 triggers **nex_wevto[1]** 0110 — Watchpoint #5 triggers **nex_wevto[1]** 0111 — Watchpoint #6 triggers **nex_wevto[1]** 1000 — Watchpoint #7 triggers **nex_wevto[1]** 1001 — Watchpoint #8 triggers **nex_wevto[1]** 1010 — Watchpoint #9 triggers **nex_wevto[1]** 1011 — Watchpoint #10 triggers **nex_wevto[1]** 1100 — Watchpoint #11 triggers **nex_wevto[1]** 1101 — Watchpoint #12 triggers **nex_wevto[1]** 1110 — Watchpoint #13 triggers **nex_wevto[1]** 1111 — Watchpoint #14 triggers **nex_wevto[1]**

Table 2185. DC2 field descriptions (continued)

Bits	Name	Description
19:16	WEVTO[0]C	Watchpoint Event Out 0 Configuration 0000 — No Watchpoints #0–14 trigger **nex_wevto[0]** 0001 — Watchpoint #0 triggers **nex_wevto[0]** 0010 — Watchpoint #1 triggers **nex_wevto[0]** 0011 — Watchpoint #2 triggers **nex_wevto[0]** 0100 — Watchpoint #3 triggers **nex_wevto[0]** 0101 — Watchpoint #4 triggers **nex_wevto[0]** 0110 — Watchpoint #5 triggers **nex_wevto[0]** 0111 — Watchpoint #6 triggers **nex_wevto[0]** 1000 — Watchpoint #7 triggers **nex_wevto[0]** 1001 — Watchpoint #8 triggers **nex_wevto[0]** 1010 — Watchpoint #9 triggers **nex_wevto[0]** 1011 — Watchpoint #10 triggers **nex_wevto[0]** 1100 — Watchpoint #11 triggers **nex_wevto[0]** 1101 — Watchpoint #12 triggers **nex_wevto[0]** 1110 — Watchpoint #13 triggers **nex_wevto[0]** 1111 — Watchpoint #14 triggers **nex_wevto[0]**
15:0	EWC	EVTO Watchpoint Configuration(1) 0000000000000000 No Watchpoints #0–15 trigger **nex_evto_b** *xxxxxxxxxxxxxxx*1 Watchpoint #0 triggers **nex_evto_b** *xxxxxxxxxxxxxx*1*x* Watchpoint #1 triggers **nex_evto_b** *xxxxxxxxxxxxx*1*xx* Watchpoint #2 triggers **nex_evto_b** *xxxxxxxxxxxx*1*xxx* Watchpoint #3 triggers **nex_evto_b** *xxxxxxxxxxx*1*xxxx* Watchpoint #4 triggers **nex_evto_b** *xxxxxxxxxx*1*xxxxx* Watchpoint #5 triggers **nex_evto_b** *xxxxxxxxx*1*xxxxxx* Watchpoint #6 triggers **nex_evto_b** *xxxxxxxx*1*xxxxxxx* Watchpoint #7 triggers **nex_evto_b** *xxxxxxx*1*xxxxxxxx* Watchpoint #8 triggers **nex_evto_b** *xxxxxx*1*xxxxxxxxx* Watchpoint #9 triggers **nex_evto_b** *xxxxx*1*xxxxxxxxxx* Watchpoint #10 triggers **nex_evto_b** *xxxx*1*xxxxxxxxxxx* Watchpoint #11 triggers **nex_evto_b** *xxx*1*xxxxxxxxxxxx* Watchpoint #12 triggers **nex_evto_b** *xx*1*xxxxxxxxxxxxx* Watchpoint #13 triggers **nex_evto_b** *x*1*xxxxxxxxxxxxxx* Watchpoint #14 triggers **nex_evto_b** 1*xxxxxxxxxxxxxxx* Watchpoint #15 triggers **nex_evto_b**

1. EOC bits in DC1 must be programmed to trigger $\overline{\text{EVTO}}$ on Watchpoint occurrence for EWC bits to have any effect.

Development Control Register 3 is shown in *Figure 2235* and its fields are described in *Table 2186*.

WEVTO[3]C	WEVTO[2]C	WEVTO[1]C	WEVTO[0]C	0	EWC

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Nexus Reg# 0x4; DCR: 370; Read/Write; Reset: 0x0

Figure 2235. Development Control 3 (DC3) register

Table 2186. DC3 field descriptions

Bits	Name	Description
31:28	WEVTO[3]C	Watchpoint Event Out 3 Configuration 0000 No Watchpoints #15–#26 trigger **nex_wevto[3]** 0001 Watchpoint #15 triggers **nex_wevto[3]** 0010 Watchpoint #16 triggers **nex_wevto[3]** 0011 Watchpoint #17 triggers **nex_wevto[3]** 0100 Watchpoint #18 triggers **nex_wevto[3]** 0101 Watchpoint #19 triggers **nex_wevto[3]** 0110 Watchpoint #20 triggers **nex_wevto[3]** 0111 Watchpoint #21 triggers **nex_wevto[3]** 1000 Watchpoint #22 triggers **nex_wevto[3]** 1001 Watchpoint #23 triggers **nex_wevto[3]** 1010 Watchpoint #24 triggers **nex_wevto[3]** 1011 Watchpoint #25 triggers **nex_wevto[3]** 1100 Watchpoint #26 triggers **nex_wevto[3]** 11*x*1 Reserved
27:24	WEVTO[2]C	Watchpoint Event Out 2 Configuration 0000 No Watchpoints #15–#26 trigger **nex_wevto[2]** 0001 Watchpoint #15 triggers **nex_wevto[2]** 0010 Watchpoint #16 triggers **nex_wevto[2]** 0011 Watchpoint #17 triggers **nex_wevto[2]** 0100 Watchpoint #18 triggers **nex_wevto[2]** 0101 Watchpoint #19 triggers **nex_wevto[2]** 0110 Watchpoint #20 triggers **nex_wevto[2]** 0111 Watchpoint #21 triggers **nex_wevto[2]** 1000 Watchpoint #22 triggers **nex_wevto[2]** 1001 Watchpoint #23 triggers **nex_wevto[2]** 1010 Watchpoint #24 triggers **nex_wevto[2]** 1011 Watchpoint #25 triggers **nex_wevto[2]** 1100 Watchpoint #26 triggers **nex_wevto[2]** 11*x*1 Reserved
23:20	WEVTO[1]C	Watchpoint Event Out 1 Configuration 0000 No Watchpoints #15–#29 trigger **nex_wevto[1]** 0001 Watchpoint #15 triggers **nex_wevto[1]** 0010 Watchpoint #16 triggers **nex_wevto[1]** 0011 Watchpoint #17 triggers **nex_wevto[1]** 0100 Watchpoint #18 triggers **nex_wevto[1]** 0101 Watchpoint #19 triggers **nex_wevto[1]** 0110 Watchpoint #20 triggers **nex_wevto[1]** 0111 Watchpoint #21 triggers **nex_wevto[1]** 1000 Watchpoint #22 triggers **nex_wevto[1]** 1001 Watchpoint #23 triggers **nex_wevto[1]** 1010 Watchpoint #24 triggers **nex_wevto[1]** 1011 Watchpoint #25 triggers **nex_wevto[1]** 1100 Watchpoint #26 triggers **nex_wevto[1]** 1101 Watchpoint #27 triggers **nex_wevto[1]** 1110 Watchpoint #28 triggers **nex_wevto[1]** 1111 Watchpoint #29 triggers **nex_wevto[1]**

Table 2186. DC3 field descriptions (continued)

Bits	Name	Description
19:16	WEVTO[0]C	Watchpoint Event Out 0 Configuration 0000 No Watchpoints #15–#29 trigger **nex_wevto[0]** 0001 Watchpoint #15 triggers **nex_wevto[0]** 0010 Watchpoint #16 triggers **nex_wevto[0]** 0011 Watchpoint #17 triggers **nex_wevto[0]** 0100 Watchpoint #18 triggers **nex_wevto[0]** 0101 Watchpoint #19 triggers **nex_wevto[0]** 0110 Watchpoint #20 triggers **nex_wevto[0]** 0111 Watchpoint #21 triggers **nex_wevto[0]** 1000 Watchpoint #22 triggers **nex_wevto[0]** 1001 Watchpoint #23 triggers **nex_wevto[0]** 1010 Watchpoint #24 triggers **nex_wevto[0]** 1011 Watchpoint #25 triggers **nex_wevto[0]** 1100 Watchpoint #26 triggers **nex_wevto[0]** 1101 Watchpoint #27 triggers **nex_wevto[0]** 1110 Watchpoint #28 triggers **nex_wevto[0]** 1111 Watchpoint #29 triggers **nex_wevto[0]**
15:14	—	Reserved for watchpoint expansion
13:0	EWC	EVTO Watchpoint Configuration(1) 00000000000000 No Watchpoints #16–#29 trigger **nex_evto_b** *xxxxxxxxxxxxx*1 Watchpoint #16 triggers **nex_evto_b** *xxxxxxxxxxxx*1*x* Watchpoint #17 triggers **nex_evto_b** *xxxxxxxxxxx*1*xx* Watchpoint #18 triggers **nex_evto_b** *xxxxxxxxxx*1*xxx* Watchpoint #19 triggers **nex_evto_b** *xxxxxxxxx*1*xxxx* Watchpoint #20 triggers **nex_evto_b** *xxxxxxxx*1*xxxxx* Watchpoint #21 triggers **nex_evto_b** *xxxxxxx*1*xxxxxx* Watchpoint #22 triggers **nex_evto_b** *xxxxxx*1*xxxxxxx* Watchpoint #23 triggers **nex_evto_b** *xxxxx*1*xxxxxxxx* Watchpoint #24 triggers **nex_evto_b** *xxxx*1*xxxxxxxxx* Watchpoint #25 triggers **nex_evto_b** *xxx*1*xxxxxxxxxx* Watchpoint #26 triggers **nex_evto_b** *xx*1*xxxxxxxxxxx* Watchpoint #27 triggers **nex_evto_b** *x*1*xxxxxxxxxxxx* Watchpoint #28 triggers **nex_evto_b** 1*xxxxxxxxxxxxx* Watchpoint #29 triggers **nex_evto_b**

1. EOC bits in DC1 must be programmed to trigger $\overline{\text{EVTO}}$ on Watchpoint occurrence for EWC bits to have any effect.

75.4.5 Nexus Development Control Register 4 (DC4)

Nexus Development Control Register 4 is used to control mark selection for Program and Data Trace Messaging, as well as masking of events that initiate Program Correlation Messages on the Nexus 3 module.

Development Control Register 4 is shown in *Figure 2236* and its fields are described in *Table 2187*.

PTMARK	DTMARK	0	EVCDM

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Nexus Reg# 0x5; DCR: 371; Read/Write; Reset: 0x0

Figure 2236. Development Control 4 (DC4) register

Table 2187. DC4 field descriptions

Bits	Name	Description
31	PTMARK	Program Trace Mark 0 Ignore MSR_{PMM} for masking program trace messages 1 Mask program trace messages when MSR_{PMM}='0', unmask program trace messages when MSR_{PMM}='1'
30	DTMARK	Data Trace Mark 0 Ignore MSR_{PMM} for masking data trace messages 1 Mask data trace messages when MSR_{PMM}='0', unmask data trace messages when MSR_{PMM}='1'
29:16	—	Reserved
15:0	EVCDM	Event Code (EVCODE) Mask(1) 0000000000000000 No EVCODEs masked for Program Correlation Messages *xxxxxxxxxxxxxxx*1 EVCODE #0 is masked for Program Correlation Messages *xxxxxxxxxxxxxx*1*x* EVCODE #1 is masked for Program Correlation Messages *xxxxxxxxxxxxx*1*xx* EVCODE #2 is masked for Program Correlation Messages *xxxxxxxxxxxx*1*xxx* EVCODE #3 is masked for Program Correlation Messages *xxxxxxxxxxx*1*xxxx* EVCODE #4 is masked for Program Correlation Messages *xxxxxxxxxx*1*xxxxx* EVCODE #5 is masked for Program Correlation Messages *xxxxxxxxx*1*xxxxxx* EVCODE #6 is masked for Program Correlation Messages *xxxxxxxx*1*xxxxxxx* EVCODE #7 is masked for Program Correlation Messages *xxxxxxx*1*xxxxxxxx* EVCODE #8 is masked for Program Correlation Messages *xxxxxx*1*xxxxxxxxx* EVCODE #9 is masked for Program Correlation Messages *xxxxx*1*xxxxxxxxxx* EVCODE #10 is masked for Program Correlation Messages *xxxx*1*xxxxxxxxxxx* EVCODE #11 is masked for Program Correlation Messages *xxx*1*xxxxxxxxxxxx* EVCODE #12 is masked for Program Correlation Messages *xx*1*xxxxxxxxxxxxx* EVCODE #13 is masked for Program Correlation Messages *x*1*xxxxxxxxxxxxxx* EVCODE #14 is masked for Program Correlation Messages 1*xxxxxxxxxxxxxxx* EVCODE #15 is masked for Program Correlation Messages

1. Refer to *Table 2179* for implemented EVCODEs.

75.4.6 Development Status Register (DS)

The Development Status Register is used to report system debug status. When Debug Mode is entered or exited, or an SoC- or core-defined Low Power Mode is entered (see note below), a Debug Status Message is transmitted with DS[31:24]. The external tool can read this register at any time.



Nexus Reg# 0x4; DCR: 409; Read-only; Reset: 0x0

Figure 2237. Development Status (DS) register

Table 2188. DS field descriptions

Bits	Name	Description
31	DBG	CPU Debug Mode Status 0 CPU not in Debug mode 1 CPU in Debug mode (**jd_debug_b** signal asserted)
30:28	LPS	System Low Power Mode Status 000 Normal (Run) mode 001 Waiting State (**p_waiting** signal asserted 010 Halted State (**p_halted** signal asserted 011 Reserved 1*xx* Reserved
27:26	LPC	CPU Low Power Mode Status 00 Normal (Run) mode 01 CPU in Halted state (**p_halted** signal asserted) 10 CPU in Stopped state (**p_stopped** signal asserted) 11 CPU in Waiting state (**p_waiting** signal asserted)
25:0	—	Reserved for future functionality (read as 0)

75.4.7 Watchpoint Trigger (WT, PTSTC, PTETC, DTSTC, DTETC) registers

The Watchpoint Trigger Registers allow the watchpoints defined within the Nexus1 logic to trigger actions. These watchpoints can control Program or Data Trace, or both, enable and disable. The control bits can be used to produce a related “window” for triggering Trace Messages. Watchpoint trigger register WT is used to control triggering by a single selected watchpoint. The Program Trace Start Trigger Control (PTSTC), Program Trace End Trigger Control (PTETC), Data Trace Start Trigger Control (DTSTC), and Data Trace End Trigger Control (DTETC) are used for extended trigger controls for the respective function. If multiple watchpoints are desired for triggering, or a watchpoint beyond watchpoint #13 is required, then one or more of the extended watchpoint trigger registers may be used. A field encoding of 4’b1111 in one of the WT register fields enables the corresponding extended trigger register. For all other WT field encodings, the corresponding extended trigger register is disabled and the contents are ignored. Note that direct writes to enable program trace or data trace in DC1, or both, will override these controls, and trace will remain enabled until another direct write to DC1 to disable program or data trace, or both, occurs.

When a start trigger is detected, the designated trace features become enabled, and the corresponding enable bits of the DC1 register are set. Whenever a stop trigger is detected, the designated trace features become disabled, and the corresponding enable bits of the DC1 register are cleared. If the same trigger condition is used for both start and stop triggering, then the designated trace features will toggle between being enabled and disabled at each occurrence of the trigger condition. Similarly, if start and stop triggers for a trace feature occur simultaneously, then the designated trace feature will toggle between

enabled and disabled depending on the enable state at the time of the trigger events. For example, if tracing is enabled, and a start and stop trigger occur simultaneously, then tracing will be disabled. Direct writes of the DC1 register take precedence over any trace feature enable state that is derived from watchpoint triggering. A table of watchpoints can be found in the Core (e200z425n3) Core Debug Support chapter.

PTS	PTE	DTS	DTE	0

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Nexus Reg# 0xB; DCR: 375; Read/Write; Reset: 0x0

Figure 2238. Watchpoint Trigger (WT) register

Table 2189 details the Watchpoint Trigger register fields.

Table 2189. WT field descriptions

Bits	Name	Description
31:28	PTS	Program Trace Start Control 0000 Trigger disabled 0001 Use Watchpoint #0 0010 Use Watchpoint #1 . . 1110 Use Watchpoint #13 1111 Use control settings in the PTSTC register
27:24	PTE	Program Trace End Control 0000 Trigger disabled 0001 Use Watchpoint #0 0010 Use Watchpoint #1 . . 1110 Use Watchpoint #13 1111 Use control settings in the PTETC register
23:20	DTS	Data Trace Start Control 0000 Trigger disabled 0001 Use Watchpoint #0 0010 Use Watchpoint #1 . . 1110 Use Watchpoint #13 1111 Use control settings in the DTSTC register
19:16	DTE	Data Trace End Control 0000 Trigger disabled 0001 Use Watchpoint #0 0010 Use Watchpoint #1 . . 1110 Use Watchpoint #13 1111 Use control settings in the DTETC register
15:0	—	Reserved for future functionality (read as 0)

For extended Program Trace start trigger control, the PTSTC register is used.

PTST

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Nexus Reg# 0x35; DCR: 412; Read/Write; Reset: 0x0

Figure 2239. Program Trace Start Trigger Control (PTSTC) register

Table 2190 details the PTSTC register fields.

Table 2190. PTSTC field descriptions

Bits	Name	Description
31:0	PTST	Program Trace Start Trigger Control 00000000000000000000000000000000 Trigger disabled *xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx*1 Use Watchpoint #0 *xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx*1*x* Use Watchpoint #1 *xxxxxxxxxxxxxxxxxxxxxxxxxxxxx*1*xx* Use Watchpoint #2 *xxxxxxxxxxxxxxxxxxxxxxxxxxxx*1*xxx* Use Watchpoint #3 *xxxxxxxxxxxxxxxxxxxxxxxxxxx*1*xxxx* Use Watchpoint #4 *xxxxxxxxxxxxxxxxxxxxxxxxxx*1*xxxxx* Use Watchpoint #5 *xxxxxxxxxxxxxxxxxxxxxxxxx*1*xxxxxx* Use Watchpoint #6 *xxxxxxxxxxxxxxxxxxxxxxxx*1*xxxxxxx* Use Watchpoint #7 *xxxxxxxxxxxxxxxxxxxxxxx*1*xxxxxxxx* Use Watchpoint #8 *xxxxxxxxxxxxxxxxxxxxxx*1*xxxxxxxxx* Use Watchpoint #9 *xxxxxxxxxxxxxxxxxxxxx*1*xxxxxxxxxx* Use Watchpoint #10 *xxxxxxxxxxxxxxxxxxxx*1*xxxxxxxxxxx* Use Watchpoint #11 *xxxxxxxxxxxxxxxxxxx*1*xxxxxxxxxxxx* Use Watchpoint #12 *xxxxxxxxxxxxxxxxxx*1*xxxxxxxxxxxxx* Use Watchpoint #13 *xxxxxxxxxxxxxxxxx*1*xxxxxxxxxxxxxx* Use Watchpoint #14 *xxxxxxxxxxxxxxxx*1*xxxxxxxxxxxxxxx* Use Watchpoint #15 *xxxxxxxxxxxxxxx*1*xxxxxxxxxxxxxxxx* Use Watchpoint #16 *xxxxxxxxxxxxxx*1*xxxxxxxxxxxxxxxxx* Use Watchpoint #17 *xxxxxxxxxxxxx*1*xxxxxxxxxxxxxxxxxx* Use Watchpoint #18 *xxxxxxxxxxxx*1*xxxxxxxxxxxxxxxxxxx* Use Watchpoint #19 *xxxxxxxxxxx*1*xxxxxxxxxxxxxxxxxxxx* Use Watchpoint #20 *xxxxxxxxxx*1*xxxxxxxxxxxxxxxxxxxxx* Use Watchpoint #21 *xxxxxxxxx*1*xxxxxxxxxxxxxxxxxxxxxx* Use Watchpoint #22 *xxxxxxxx*1*xxxxxxxxxxxxxxxxxxxxxxx* Use Watchpoint #23 *xxxxxxx*1*xxxxxxxxxxxxxxxxxxxxxxxx* Use Watchpoint #24 *xxxxxx*1*xxxxxxxxxxxxxxxxxxxxxxxxx* Use Watchpoint #25 *xxxxx*1*xxxxxxxxxxxxxxxxxxxxxxxxxx* Use Watchpoint #26 *xxxx*1*xxxxxxxxxxxxxxxxxxxxxxxxxxx* Use Watchpoint #27 *xxx*1*xxxxxxxxxxxxxxxxxxxxxxxxxxxx* Use Watchpoint #28 *xx*1*xxxxxxxxxxxxxxxxxxxxxxxxxxxxx* Use Watchpoint #29 *x*1*xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx* Use Watchpoint #30 1*xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx* Use Watchpoint #31

For extended Program Trace end trigger control, the PTETC register is used.

PTET

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Nexus Reg# 0x36; DCR: 413; Read/Write; Reset: 0x0

Figure 2240. Program Trace End Trigger Control (PTETC) register

Table 2191 details the PTETC register fields.

Table 2191. PTETC field descriptions

Bits	Name	Description
31:0	PTET	Program Trace End Trigger Control 00000000000000000000000000000000 Trigger disabled *xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx*1 Use Watchpoint #0 *xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx*1*x* Use Watchpoint #1 *xxxxxxxxxxxxxxxxxxxxxxxxxxxxx*1*xx* Use Watchpoint #2 *xxxxxxxxxxxxxxxxxxxxxxxxxxxx*1*xxx* Use Watchpoint #3 *xxxxxxxxxxxxxxxxxxxxxxxxxxx*1*xxxx* Use Watchpoint #4 *xxxxxxxxxxxxxxxxxxxxxxxxxx*1*xxxxx* Use Watchpoint #5 *xxxxxxxxxxxxxxxxxxxxxxxxx*1*xxxxxx* Use Watchpoint #6 *xxxxxxxxxxxxxxxxxxxxxxxx*1*xxxxxxx* Use Watchpoint #7 *xxxxxxxxxxxxxxxxxxxxxxx*1*xxxxxxxx* Use Watchpoint #8 *xxxxxxxxxxxxxxxxxxxxxx*1*xxxxxxxxx* Use Watchpoint #9 *xxxxxxxxxxxxxxxxxxxxx*1*xxxxxxxxxx* Use Watchpoint #10 *xxxxxxxxxxxxxxxxxxxx*1*xxxxxxxxxxx* Use Watchpoint #11 *xxxxxxxxxxxxxxxxxxx*1*xxxxxxxxxxxx* Use Watchpoint #12 *xxxxxxxxxxxxxxxxxx*1*xxxxxxxxxxxxx* Use Watchpoint #13 *xxxxxxxxxxxxxxxxx*1*xxxxxxxxxxxxxx* Use Watchpoint #14 *xxxxxxxxxxxxxxxx*1*xxxxxxxxxxxxxxx* Use Watchpoint #15 *xxxxxxxxxxxxxxx*1*xxxxxxxxxxxxxxxx* Use Watchpoint #16 *xxxxxxxxxxxxxx*1*xxxxxxxxxxxxxxxx* Use Watchpoint #17 *xxxxxxxxxxxxx*1*xxxxxxxxxxxxxxxx* Use Watchpoint #18 *xxxxxxxxxxxx*1*xxxxxxxxxxxxxxxx* Use Watchpoint #19 *xxxxxxxxxxx*1*xxxxxxxxxxxxxxxx* Use Watchpoint #20 *xxxxxxxxxx*1*xxxxxxxxxxxxxxxx* Use Watchpoint #21 *xxxxxxxxx*1*xxxxxxxxxxxxxxxx* Use Watchpoint #22 *xxxxxxxx*1*xxxxxxxxxxxxxxxx* Use Watchpoint #23 *xxxxxxx*1*xxxxxxxxxxxxxxxx* Use Watchpoint #24 *xxxxxx*1*xxxxxxxxxxxxxxxx* Use Watchpoint #25 *xxxxx*1*xxxxxxxxxxxxxxxx* Use Watchpoint #26 *xxxx*1*xxxxxxxxxxxxxxxx* Use Watchpoint #27 *xxx*1*xxxxxxxxxxxxxxxx* Use Watchpoint #28 *xx*1*xxxxxxxxxxxxxxxx* Use Watchpoint #29 *x*1*xxxxxxxxxxxxxxxx* Use Watchpoint #30 1*xxxxxxxxxxxxxxxx* Use Watchpoint #31

For extended Data Trace start trigger control, the DTSTC register is used.

0	DTST

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Nexus Reg# 0x37; DCR: 414; Read/Write; Reset: 0x0

Figure 2241. Data Trace Start Trigger Control (DTSTC) register

The following table details the DTSTC register fields.

Table 2192. DTSTC field descriptions

Bits	Name	Description
31:30	—	Reserved for future functionality (read as 0)
29:0	DTST	Data Trace Start Trigger Control 00000000000000000000000000000000 Trigger disabled *xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx*1 Use Watchpoint #0 *xxxxxxxxxxxxxxxxxxxxxxxxxxxxx*1*x* Use Watchpoint #1 *xxxxxxxxxxxxxxxxxxxxxxxxxxxx*1*xx* Use Watchpoint #2 *xxxxxxxxxxxxxxxxxxxxxxxxxxx*1*xxx* Use Watchpoint #3 *xxxxxxxxxxxxxxxxxxxxxxxxxx*1*xxxx* Use Watchpoint #4 *xxxxxxxxxxxxxxxxxxxxxxxxx*1*xxxxx* Use Watchpoint #5 *xxxxxxxxxxxxxxxxxxxxxxxx*1*xxxxxx* Use Watchpoint #6 *xxxxxxxxxxxxxxxxxxxxxxx*1*xxxxxxx* Use Watchpoint #7 *xxxxxxxxxxxxxxxxxxxxxx*1*xxxxxxxx* Use Watchpoint #8 *xxxxxxxxxxxxxxxxxxxxx*1*xxxxxxxxx* Use Watchpoint #9 *xxxxxxxxxxxxxxxxxxxx*1*xxxxxxxxxx* Use Watchpoint #10 *xxxxxxxxxxxxxxxxxxx*1*xxxxxxxxxxx* Use Watchpoint #11 *xxxxxxxxxxxxxxxxxx*1*xxxxxxxxxxxx* Use Watchpoint #12 *xxxxxxxxxxxxxxxxx*1*xxxxxxxxxxxxx* Use Watchpoint #13 *xxxxxxxxxxxxxxxx*1*xxxxxxxxxxxxxx* Use Watchpoint #14 *xxxxxxxxxxxxxxx*1*xxxxxxxxxxxxxxx* Use Watchpoint #15 *xxxxxxxxxxxxxx*1*xxxxxxxxxxxxxxxx* Use Watchpoint #16 *xxxxxxxxxxxxx*1*xxxxxxxxxxxxxxxxx* Use Watchpoint #17 *xxxxxxxxxxxx*1*xxxxxxxxxxxxxxxxxx* Use Watchpoint #18 *xxxxxxxxxxx*1*xxxxxxxxxxxxxxxxxxx* Use Watchpoint #19 *xxxxxxxxxx*1*xxxxxxxxxxxxxxxxxxxx* Use Watchpoint #20 *xxxxxxxxx*1*xxxxxxxxxxxxxxxxxxxx* Use Watchpoint #21 *xxxxxxxx*1*xxxxxxxxxxxxxxxxxxxxx* Use Watchpoint #22 *xxxxxxx*1*xxxxxxxxxxxxxxxxxxxxxx* Use Watchpoint #23 *xxxxxx*1*xxxxxxxxxxxxxxxxxxxxxxx* Use Watchpoint #24 *xxxxx*1*xxxxxxxxxxxxxxxxxxxxxxxx* Use Watchpoint #25 *xxxx*1*xxxxxxxxxxxxxxxxxxxxxxxxx* Use Watchpoint #26 *xxx*1*xxxxxxxxxxxxxxxxxxxxxxxxxx* Use Watchpoint #27 *xx*1*xxxxxxxxxxxxxxxxxxxxxxxxxxx* Use Watchpoint #28 *x*1*xxxxxxxxxxxxxxxxxxxxxxxxxxxx* Use Watchpoint #29 1*xxxxxxxxxxxxxxxxxxxxxxxxxxxxx* Use Watchpoint #29

For extended Data Trace end trigger control, the DTETC register is used.

0	DTET

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Nexus Reg# 038; DCR: 415; Read/Write; Reset: 0x0

Figure 2242. Data Trace End Trigger Control (DTETC) register

The following table details the DTETC register fields.

Table 2193. DTETC field descriptions

Bits	Name	Description
31:30	—	Reserved for future functionality (read as 0)
29:0	DTET	Data Trace End Trigger Control 00000000000000000000000000000000 Trigger disabled *xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx*1 Use Watchpoint #0 *xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx*1*x* Use Watchpoint #1 *xxxxxxxxxxxxxxxxxxxxxxxxxxxxx*1*xx* Use Watchpoint #2 *xxxxxxxxxxxxxxxxxxxxxxxxxxxx*1*xxx* Use Watchpoint #3 *xxxxxxxxxxxxxxxxxxxxxxxxxxx*1*xxxx* Use Watchpoint #4 *xxxxxxxxxxxxxxxxxxxxxxxxxx*1*xxxxx* Use Watchpoint #5 *xxxxxxxxxxxxxxxxxxxxxxxxx*1*xxxxxx* Use Watchpoint #6 *xxxxxxxxxxxxxxxxxxxxxxxx*1*xxxxxxx* Use Watchpoint #7 *xxxxxxxxxxxxxxxxxxxxxxx*1*xxxxxxxx* Use Watchpoint #8 *xxxxxxxxxxxxxxxxxxxxxx*1*xxxxxxxxx* Use Watchpoint #9 *xxxxxxxxxxxxxxxxxxxxx*1*xxxxxxxxxx* Use Watchpoint #10 *xxxxxxxxxxxxxxxxxxxx*1*xxxxxxxxxxx* Use Watchpoint #11 *xxxxxxxxxxxxxxxxxxx*1*xxxxxxxxxxxx* Use Watchpoint #12 *xxxxxxxxxxxxxxxxxx*1*xxxxxxxxxxxxx* Use Watchpoint #13 *xxxxxxxxxxxxxxxxx*1*xxxxxxxxxxxxxx* Use Watchpoint #14 *xxxxxxxxxxxxxxxx*1*xxxxxxxxxxxxxxx* Use Watchpoint #15 *xxxxxxxxxxxxxxx*1*xxxxxxxxxxxxxxxx* Use Watchpoint #16 *xxxxxxxxxxxxxx*1*xxxxxxxxxxxxxxxx* Use Watchpoint #17 *xxxxxxxxxxxxx*1*xxxxxxxxxxxxxxxxx* Use Watchpoint #18 *xxxxxxxxxxxx*1*xxxxxxxxxxxxxxxxx* Use Watchpoint #19 *xxxxxxxxxxx*1*xxxxxxxxxxxxxxxxx* Use Watchpoint #20 *xxxxxxxxxx*1*xxxxxxxxxxxxxxxxx* Use Watchpoint #21 *xxxxxxxxx*1*xxxxxxxxxxxxxxxxx* Use Watchpoint #22 *xxxxxxxx*1*xxxxxxxxxxxxxxxxx* Use Watchpoint #23 *xxxxxxx*1*xxxxxxxxxxxxxxxxx* Use Watchpoint #24 *xxxxxx*1*xxxxxxxxxxxxxxxxx* Use Watchpoint #25 *xxxxx*1*xxxxxxxxxxxxxxxxx* Use Watchpoint #26 *xxxx*1*xxxxxxxxxxxxxxxxx* Use Watchpoint #27 *xxx*1*xxxxxxxxxxxxxxxxx* Use Watchpoint #28 *xx*1*xxxxxxxxxxxxxxxxx* Use Watchpoint #29 *x*1*xxxxxxxxxxxxxxxxx* Use Watchpoint #30 1*xxxxxxxxxxxxxxxxx* Use Watchpoint #31

75.4.8 Nexus Watchpoint Mask (WMSK) register

The Nexus Watchpoint Mask register controls which watchpoint events are enabled to produce Watchpoint Trace Messages ($DC1_{TM}$ must also be programmed to generate Watchpoint Trace Messages).

WEM
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Nexus Reg# 0x33; DCR: 411; Read/Write; Reset: 0x0

Figure 2243. Watchpoint Mask (WMSK) register

Table 2194 details the Watchpoint Trigger register fields.

Table 2194. WMSK field descriptions

Bits	Name	Description
31:0	WEM	Watchpoint Enable for Messaging 00000000000000000000000000000000 No Watchpoints enabled for Watchpoint Trace Messaging *xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx*1 Watchpoint #0 enabled for WTM *xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx*1*x* Watchpoint #1 enabled for WTM *xxxxxxxxxxxxxxxxxxxxxxxxxxxxx*1*xx* Watchpoint #2 enabled for WTM *xxxxxxxxxxxxxxxxxxxxxxxxxxxx*1*xxx* Watchpoint #3 enabled for WTM *xxxxxxxxxxxxxxxxxxxxxxxxxxx*1*xxxx* Watchpoint #4 enabled for WTM *xxxxxxxxxxxxxxxxxxxxxxxxxx*1*xxxxx* Watchpoint #5 enabled for WTM *xxxxxxxxxxxxxxxxxxxxxxxxx*1*xxxxxx* Watchpoint #6 enabled for WTM *xxxxxxxxxxxxxxxxxxxxxxxx*1*xxxxxxx* Watchpoint #7 enabled for WTM *xxxxxxxxxxxxxxxxxxxxxxx*1*xxxxxxxx* Watchpoint #8 enabled for WTM *xxxxxxxxxxxxxxxxxxxxxx*1*xxxxxxxxx* Watchpoint #9 enabled for WTM *xxxxxxxxxxxxxxxxxxxxx*1*xxxxxxxxxx* Watchpoint #10 enabled for WTM *xxxxxxxxxxxxxxxxxxxx*1*xxxxxxxxxxx* Watchpoint #11 enabled for WTM *xxxxxxxxxxxxxxxxxxx*1*xxxxxxxxxxxx* Watchpoint #12 enabled for WTM *xxxxxxxxxxxxxxxxxx*1*xxxxxxxxxxxxx* Watchpoint #13 enabled for WTM *xxxxxxxxxxxxxxxxx*1*xxxxxxxxxxxxxx* Watchpoint #14 enabled for WTM *xxxxxxxxxxxxxxxx*1*xxxxxxxxxxxxxxx* Watchpoint #15 enabled for WTM *xxxxxxxxxxxxxxx*1*xxxxxxxxxxxxxxxx* Watchpoint #16 enabled for WTM *xxxxxxxxxxxxxx*1*xxxxxxxxxxxxxxxxx* Watchpoint #17 enabled for WTM *xxxxxxxxxxxxx*1*xxxxxxxxxxxxxxxxxx* Watchpoint #18 enabled for WTM *xxxxxxxxxxxx*1*xxxxxxxxxxxxxxxxxxx* Watchpoint #19 enabled for WTM *xxxxxxxxxxx*1*xxxxxxxxxxxxxxxxxxxx* Watchpoint #20 enabled for WTM *xxxxxxxxxx*1*xxxxxxxxxxxxxxxxxxxxx* Watchpoint #21 enabled for WTM *xxxxxxxxx*1*xxxxxxxxxxxxxxxxxxxxxx* Watchpoint #22 enabled for WTM *xxxxxxxx*1*xxxxxxxxxxxxxxxxxxxxxxx* Watchpoint #23 enabled for WTM *xxxxxxx*1*xxxxxxxxxxxxxxxxxxxxxxxx* Watchpoint #24 enabled for WTM *xxxxxx*1*xxxxxxxxxxxxxxxxxxxxxxxxx* Watchpoint #25 enabled for WTM *xxxxx*1*xxxxxxxxxxxxxxxxxxxxxxxxxx* Watchpoint #26 enabled for WTM *xxxx*1*xxxxxxxxxxxxxxxxxxxxxxxxxxx* Watchpoint #27 enabled for WTM *xxx*1*xxxxxxxxxxxxxxxxxxxxxxxxxxxx* Watchpoint #28 enabled for WTM *xx*1*xxxxxxxxxxxxxxxxxxxxxxxxxxxxx* Watchpoint #29 enabled for WTM *x*1*xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx* Watchpoint #30 enabled for WTM 1*xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx* Watchpoint #31 enabled for WTM

75.4.9 Nexus Overrun Control (OVCR) register

The Nexus Overrun Control register controls Nexus behavior as the internal message queues fill up. Response options include suppressing selected message types, or stalling processor instruction execution.

0	SPTHOLD	0	SPEN	0	STTHOLD	0	STEN

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Nexus Reg# 0x32; DCR: 410; Read/Write; Reset: 0x0

Figure 2244. Nexus Overrun Control (OVCR) register

Table 2195. OVCR field descriptions

Bits	Name	Description
31:30	—	Reserved, should be cleared
29:28	SPTHOLD	Suppression Threshold 00 Suppression threshold is when message queues are 1/4 full 01 Suppression threshold is when message queues are 1/2 full 10 Suppression threshold is when message queues are 3/4 full 11 Reserved
27:22	—	Reserved, should be cleared
21:16	SPEN	Suppression Enable 000000 Suppression is disabled *xxxxx*1 Ownership Trace message suppression is enabled *xxxx*1*x* Data Trace message suppression is enabled *xxx*1*xx* Program Trace message suppression is enabled *xx*1*xxx* Watchpoint Trace message suppression is enabled *x*1*xxxx* Reserved 1*xxxxx* Data Acquisition message suppression is enabled
15:14	—	Reserved, should be cleared
13:12	STTHOLD	Stall Threshold 00 Stall threshold is when message queues are 1/4 full 01 Stall threshold is when message queues are 1/2 full 10 Stall threshold is when message queues are 3/4 full 11 Reserved
11:1	—	Reserved, should be cleared
0	STEN	Stall Enable 0 Stalling is disabled 1 Stalling is enabled

75.4.10 Data Trace Control (DTC) register

The Data Trace Control Register controls whether DTM Messages are restricted to reads, writes, or both for a user programmable address range. In addition, control is provided to restrict data trace message generation to only those load or store accesses that are not stack-related, in order to minimize required data trace message bandwidth.

There are four Data Trace channels controlled by the DTC for the Nexus 3 module. Channels can be programmed to trace data accesses or instruction accesses, but not independently.

RWT1	RWT2	RWT3	RWT4	0	STDC1	STDC2	STDC3	STDC4	0	RC1	RC2	RC3	RC4	DI	0
31 30	29 28	27 26	25 24	23 22 21 20 19 18 17 16	15	14	13	12	11 10 9 8	7	6	5	4	3	2 1 0

Nexus Reg# 0xD; DCR: 376; Read/Write; Reset: 0x0

Figure 2245. Data Trace Control (DTC) register

The following table details the Data Trace Control register fields.

Table 2196. DTC field descriptions

Bits	Name	Description
31:30	RWT1	Read/Write Trace 1 00 No trace enabled *x*1 Enable Data Read Trace 1*x* Enable Data Write Trace
29:28	RWT2	Read/Write Trace 2 00 No trace enabled *x*1 Enable Data Read Trace 1*x* Enable Data Write Trace
27:26	RWT3	Read/Write Trace 3 00 No trace enabled *x*1 Enable Data Read Trace 1*x* Enable Data Write Trace
25:24	RWT4	Read/Write Trace 4 00 No trace enabled *x*1 Enable Data Read Trace 1*x* Enable Data Write Trace
23:16	—	Reserved for future functionality (read as 0)
15	STDC1	Stack Trace Disable Control 1 0 Tracing of stack accesses are not disabled for range 1 1 Tracing of stack accesses are disabled for range 1; data accesses using GPR R1 in effective address computations are not traced and do not generate data range watchpoint outputs
14	STDC2	Stack Trace Disable Control 2 0 Tracing of stack accesses are not disabled for range 2 1 Tracing of stack accesses are disabled for range 2; data accesses using GPR R1 in effective address computations are not traced and do not generate data range watchpoint outputs
13	STDC3	Stack Trace Disable Control 3 0 Tracing of stack accesses are not disabled for range 3 1 Tracing of stack accesses are disabled for range 3; data accesses using GPR R1 in effective address computations are not traced and do not generate data range watchpoint outputs
12	STDC4	Stack Trace Disable Control 4 0 Tracing of stack accesses are not disabled for range 4 1 Tracing of stack accesses are disabled for range 4; data accesses using GPR R1 in effective address computations are not traced and do not generate data range watchpoint outputs

Table 2196. DTC field descriptions (continued)

Bits	Name	Description
11:8	—	Reserved for future functionality (read as 0)
7	RC1	Range Control 1 0 Condition trace on address within range 1 Condition trace on address outside of range
6	RC2	Range Control 2 0 Condition trace on address within range 1 Condition trace on address outside of range
5	RC3	Range Control 3 0 Condition trace on address within range 1 Condition trace on address outside of range
4	RC4	Range Control 4 0 Condition trace on address within range 1 Condition trace on address outside of range
3	DI	Data Access / Instruction Access Trace 0 Condition trace on data accesses 1 Condition trace on instruction accesses **Note:** The support for monitoring instruction accesses is not guaranteed to be present in all versions of the Nexus 3 module. **Note:** The setting of the DI bit also affects the information provided on the data trace port outputs (Refer to the “Data Trace Port Signals” section in the Core (e200z425n3) Core Debug Support chapter.)
2:0	—	Reserved for future functionality (read as 0)

75.4.11 Data Trace Start Address Registers (DTSA1–4)

The Data Trace Start Address Registers define the start addresses for each trace channel.

Data Trace Start Address																															
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Nexus Reg# 0xE; DCR: 377; Read/Write; Reset: 0x0

Figure 2246. Data Trace Start Address 1 (DTSA1) register

Data Trace Start Address																															
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Nexus Reg# 0xF; DCR: 378; Read/Write; Reset: 0x0

Figure 2247. Data Trace Start Address 2 (DTSA2) register

Data Trace Start Address																															
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Nexus Reg# 0x10; DCR: 379; Read/Write; Reset: 0x0

Figure 2248. Data Trace Start Address 3 (DTSA3) register

Data Trace Start Address																															
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Nexus Reg# 0x11; DCR: 380; Read/Write; Reset: 0x0

Figure 2249. Data Trace Start Address 4 (DTSA4) register

75.4.12 Data Trace End Address 1–4 (DTEA1–4) registers

The Data Trace End Address Registers define the end addresses for each trace channel.

Data Trace End Address																															
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Nexus Reg# 0x12; DCR: 381; Read/Write; Reset: 0x0

Figure 2250. Data Trace End Address 1 register

Data Trace End Address																															
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Nexus Reg# 0x13; DCR: 382; Read/Write; Reset: 0x0

Figure 2251. Data Trace End Address 2 register

Data Trace End Address																															
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Nexus Reg# 0x14; DCR: 383; Read/Write; Reset: 0x0

Figure 2252. Data Trace End Address 3 register

Data Trace End Address																															
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Nexus Reg# 0x15; DCR: 408; Read/Write; Reset: 0x0

Figure 2253. Data Trace End Address 4 register

Table 2197 illustrates the range that will be selected for Data Trace for various cases of DTSA being less than, greater than, or equal to DTEA.

Table 2197. Data trace — address range options

Programmed values	Range Control Bit Value	Range Selected
DTSA < DTEA	0	DTSA → ← DTEA
DTSA < DTEA	1	← DTSA DTEA →
DTSA > DTEA	N/A	Invalid Range — no trace
DTSA = DTEA	N/A	Invalid Range — no trace

Note: DTSA must be less than DTEA in order to guarantee correct Data Write/Read Traces. Data Trace ranges are inclusive of the DTSA and DTEA addresses for Range Control settings indicating "within range," and are exclusive of the DTSA and DTEA addresses for Range Control settings indicating "outside of range."

Accesses that meet the range and access type qualifiers will cause assertion of a watchpoint output for Ranges 1, 2, and 3. There are three dedicated watchpoint outputs, one for each DTSA/DTEA sets 1, 2, and 3. Range 4 does not provide a watchpoint output. Note that when DTC_{DI} = 1, all instruction fetches and prefetches (including discarded prefetches) are monitored, and thus these range watchpoints differ from the IACx watchpoint outputs, which are not asserted for instructions that are not executed (that is when the instruction prefetch is discarded).

75.4.13 Read/Write Access Control/Status (RWCS) register

The Read Write Access Control/Status Register provides control for Read/Write Access. Read/Write access provides DMA-like access to memory-mapped resources on the AHB System bus either while the processor is halted, or during runtime. Control is provided over access type, size, count, and certain bus attributes. Note that the internal CPU interfaces to the caches and local memory are not accessible or utilized by this mechanism. Since the external interface is used, base address port settings are used to access local memory, and not the settings of local memory control register base address values. The RWCS Register also provides Read/Write Access Status information per *Table 2199*.

AC	RW	SZ	MAP	PR	ATTR	0	CNT	ERR	DV
31	30	29 28 27	26 25 24	23 22	21 20 19 18	17 16	15 14 13 12 11 10 9 8 7 6 5 4 3 2	1	0

Nexus Reg# 0x7; Read/Write(1); Reset: 0x0

Figure 2254. Read/Write Access Control/Status (RWCS) register

1. ERR and DV are read-only.

Table 2198. RWCS field descriptions

Bits	Name	Description
RWCS[31]	AC	Access Control 0 End access/ Access has completed 1 Start access
RWCS[30]	RW	Read/Write Select 0 Read access 1 Write access
RWCS[29:27]	SZ	Word Size 000 8-bit (byte) 001 16-bit (half-word) 010 32-bit (word) 011 64-bit (doubleword, requires two passes through RWD) 1*xx* Reserved (default to word)
RWCS[26:24]	MAP	MAP Select 000 Primary memory map All other values are reserved
RWCS[23:22]	PR(1)	Read/Write Access Priority 00 Reserved (default to highest priority) 01 Reserved (default to highest priority) 10 Reserved (default to highest priority) 11 Highest access priority

Table 2198. RWCS field descriptions (continued)

Bits	Name	Description
RWCS[21:18]	ATTR	Access Attributes 0xxx Reserved 1xxx Reserved x0xx **p_d_hprot[4]** driven to 0 for accesses x1xx **p_d_hprot[4]** driven to 1 for accesses xx0x **p_d_hprot[3]** driven to 0 for accesses xx1x **p_d_hprot[3]** driven to 1 for accesses xxx0 **p_d_hprot[2]** driven to 0 for accesses xxx1 **p_d_hprot[2]** driven to 1 for accesses
RWCS[17:16]	—	Reserved for future functionality
RWCS[15:2]	CNT	Access Control Count hhhh Number of accesses of word size SZ
RWCS[1]	ERR (2)	Read/Write Access Error (Refer to *Table 2199*)
RWCS[0]	DV(2)	Read/Write Access Data Valid (Refer to *Table 2199*)

1. The priority functionality is not currently implemented.
2. ERR and DV are read-only.

Table 2199. Read/Write Access Status Bit Encoding

Read Action	Write Action	ERR	DV
Read Access has not completed	Write Access completed without error	0	0
Read Access error has occurred	Write Access error has occurred	1	0
Read Access completed without error	Write Access has not completed	0	1
Not Allowed	Not allowed	1	1

75.4.14 Read/Write Access Data (RWD) register

The Read/Write Access Data (RWD) register provides the data to/from system bus memory-mapped locations when initiating a read or a write access.

Read/Write Data

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Nexus Reg# 0xA; Read/Write; Reset: 0x0

Figure 2255. Read/Write Access Data (RWD) register

Read/Write accesses to the AHB require that the debug firmware properly retrieve/place the data in the RWD. *Table 2200* shows the proper placement of data into the RWD. Note that doubleword transfers require two passes through RWD.

Table 2200. RWD data placement for transfers

Transfer Size and byte offset	RWA(2:0)	RWCS[SZ]	RWD			
			31:24	23:16	15:8	7:0
Byte	*x x x*	0 0 0	—	—	—	X
Half	*x x* 0	0 0 1	—	—	X	X
Word	*x* 0 0	0 1 0	X	X	X	X
Doubleword first RWD pass (low order data)	0 0 0	0 1 1	X	X	X	X
second RWD pass (high order data)			X	X	X	X

Table Notes:
"X" indicates byte lanes with valid data
"—" indicates byte lanes that will contain unused data.

Table 2201 shows the mapping of RWD bytes to byte lanes of the AHB read and write data buses.

Table 2201. RWD byte lane mapping

Transfer Size and byte offset	RWA(2:0)	RWD			
		31:24	23:16	15:8	7:0
Byte @000	0 0 0	—	—	—	AHB[7:0]
Byte @001	0 0 1	—	—	—	AHB[15:8]
Byte @010	0 1 0	—	—	—	AHB[23:16]
Byte @011	0 1 1	—	—	—	AHB[31:24]
Byte @100	1 0 0	—	—	—	AHB[39:32]
Byte @101	1 0 1	—	—	—	AHB[47:40]
Byte @110	1 1 0	—	—	—	AHB[55:48]
Byte @111	1 1 1	—	—	—	AHB[63:56]
Half @000	0 0 0	—	—	AHB[15:8]	AHB[7:0]
Half @010	0 1 0	—	—	AHB[31:24]	AHB[23:16]
Half @100	1 0 0	—	—	AHB[47:40]	AHB[39:32]
Half @110	1 1 0	—	—	AHB[63:56]	AHB[55:48]
Word @000	0 0 0	AHB[31:24]	AHB[23:16]	AHB[15:8]	AHB[7:0]
Word @100	1 0 0	AHB[63:56]	AHB[55:48]	AHB[47:40]	AHB[39:32]

Table 2201. RWD byte lane mapping (continued)

Transfer Size and byte offset	RWA(2:0)	RWD			
		31:24	23:16	15:8	7:0
Doubleword @000 first RWD pass second RWD pass	0 0 0	AHB[31:24] AHB[63:56]	AHB[23:16] AHB[55:48]	AHB[15:8] AHB[47:40]	AHB[7:0] AHB[39:32]

Table Notes:
"—" indicates byte lanes that will contain unused data.

75.4.15 Read/Write Access Address (RWA)

The Read/Write Access Address Register provides the system bus address to be accessed when initiating a read or a write access.

Read/Write Address																															
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Nexus Reg# 0x9; Read/Write; Reset: 0x0

Figure 2256. Read/Write Access Address (RWA) register

75.5 Nexus 3 Register Access via JTAG/OnCE

Access to Nexus 3 register resources is enabled by loading a single instruction ("*NEXUS3-ACCESS*") into the JTAG Instruction Register (IR) (OnCE OCMD register). For the Nexus 3 block, the OCMD value is 0b0001111100.

Once the NEXUS3-ACCESS instruction has been loaded, the JTAG/OnCE port allows tool/target communications with all Nexus 3 registers according to the register map in *Table 2181*.

Reading/writing of a Nexus 3 register then requires two (2) passes through the Data-Scan (DR) path of the JTAG state machine. (Refer to *Section 75.22: IEEE 1149.1 (JTAG) RD/WR sequences*.)

1. The first pass through the DR selects the Nexus 3 register to be accessed by providing an index (Refer to *Table 2181*), and the direction (read/write). This is achieved by loading an 8-bit value into the JTAG Data Register (DR). This register has the following format:

Figure 2257. JTAG DR format




Table 2202. JTAG DR field descriptions

Nexus Register Index	Selected from values in *Table 2181*
Read/Write (R/W)	0 Read 1 Write

2. The second pass through the DR then shifts the data in or out of the JTAG port, LSB first.
   a) During a read access, data is latched from the selected Nexus register when the JTAG state machine passes through the “Capture-DR” state.
   b) During a write access, data is latched into the selected Nexus register when the JTAG state machine passes through the “Update-DR” state.

75.6 Nexus 3 Register Access via Software

Access to most Nexus 3 register resources by software is supported by mapping the Nexus 3 registers to privileged DCRs (device control registers) that are accessible via the **mfdcr** and **mtdcr** instructions. It is intended that these access only occur when no possible conflicts with hardware-based accesses are possible. A conflict between hardware and software accesses will produce undefined results. *Table 2181* shows the mappings of Nexus 3 registers to DCR numbers. Software writes to Nexus 3 register resources are blocked when the **nex_sfwcntl_en** input signal is negated, without signaling an exception. Note that the Nexus 3 Read/Write Access functionality is not available to software, since software can use load and store instructions to access memory.

75.7 Nexus Message Fields

Nexus messages are comprised of fields. Each field contains a distinct piece of information within a message, and each message contains multiple fields. Messages are transferred in packets over the Auxiliary Output protocol. A packet is a collection of fields. A packet may contain any number of fixed length fields, but may contain at most one variable length field. The variable length field must be the last field in a packet. The following sub-sections describe a subset of the message field types.

75.7.1 TCODE Field

The TCODE field is a 6-bit fixed length field that identifies the type of message and its format. The field encodings are assigned by IEEE-ISTO 5001.

75.7.2 Source ID Field (SRC)

Each Nexus module in a device is identified by a unique Client Source Identification Number. The number assigned to each Nexus module is determined by the SoC integrator, and is provided on the **nex3_ext_src_id[0:3]** input signals. Multi-threaded processors may assign additional source ID information to indicate which thread a message is associated with. The Nexus 3 module implements a 4-bit fixed length Source ID field consisting of a Client Source ID.

75.7.3 Relative Address Field (U-ADDR)

The non-sync forms of the Program and Data Trace messages include addresses that are relative to the address that was transmitted in the previous Program or Data Trace message, respectively. The relative address format is compliant with IEEE-ISTO 5001 and is designed to reduce the number of bits transmitted for address fields.

The relative address is generated by XORing the new address with the previous, and then using only the results up to the most significant '1'. To recreate the original address, the relative address is XORed with the previously decoded address.


The relative address of a Program Trace message is calculated with respect to the previous Program Trace message, regardless of any address information that may have been sent in any other trace messages in the interim between the two Program Trace messages.

The relative address of a Data Trace message is calculated with respect to the previous Data Trace message, regardless of any address information that may have been sent in any other trace messages in the interim between the two Data Trace messages.

Program trace messages also provide the execution mode status in the least significant bit of the **reconstructed** address field. A value of '0' indicates that preceding instruction count and history information should be interpreted in a non-VLE context. A value of '1' indicates that the preceding instruction count and history information should be interpreted in a VLE context.

Previous Address (A1) =0x0003FC01, New Address (A2) = 0x0003F365

Figure 2258. Relative address generation and recreation



75.7.4 Full Address Field (F-ADDR)

Program Trace synchronization messages provide the full address associated with the trace event (leading zeroes may be truncated) with the intent of providing a reference point for development tools to operate from when reconstructing relative addresses. Synchronization

messages are generated at significant mode switches and are also generated periodically to ensure that development tools are guaranteed to have a reference address given a sufficiently large sample of trace messages. Program trace messages also provide the execution mode status in the least significant bit of the **reconstructed** address field. A value of '0' indicates that preceding instruction count and history information should be interpreted in a non-VLE context. A value of '1' indicates that the preceding instruction count and history information should be interpreted in a VLE context.

75.7.5 Timestamp Field (TSTAMP)

Timestamps may be optionally applied to messages. Enabling of timestamping is controlled by the **nex_tsen** input signal. The timestamping mode (timestamp frequency of occurrence) is controlled by the value of **nex_tsmode[0:1]** and the timestamp value is based on the **nex_timebase[0:29]** inputs. These signals are first synchronized to the **nex_clk** clock domain, and for **nex_timebase[0:29]**, a gray-code to binary value conversion is performed. The timestamp value is applied to messages as they enter the message queues. Leading zeros in the timestamp value are removed. *Table 2203* shows the **nex_tsmode[0:1]** encodings used for the timestamp mode.

Table 2203. nex_tsmode[0:1] Timestamp mode encoding

nex_tsmode[0:1]	Timestamp mode
00	Timestamp applied to every message
01	Timestamp applied to every 4th message
10	Timestamp applied to every 16th message
11	Timestamp applied to every 64th message

75.8 Nexus Message Queues

The Nexus 3 module implements internal message queues capable of storing up to three messages per cycle into a small initial queue, which then fills a larger queue at up to two messages per cycle. Messages that enter the queues are transmitted in the order in which they are received.

If more than three messages attempt to enter the queue in the same cycle, the highest priority messages are stored and the remaining message(s) will be dropped due to a collision. Collision events are expected to be rare.

The Overrun Control register (OVCR) controls the Nexus behavior as the message queue fills. The Nexus block may be programmed to:

- Allow the queue to overflow, drain the contents, queue an overrun error message and resume tracing.
- Stall the processor when the queue utilization reaches the selected threshold.
- Suppress selected message types when the queue utilization reaches the selected threshold.

75.8.1 Message Queue Overrun

In this mode, the message queue will stop accepting messages when an overrun condition is detected. The contents of the queues will be allowed to drain until empty. Incoming

messages are discarded until the queue is emptied. Once empty, an overrun error message is enqueued that contains information about the types of messages that were discarded due to the overrun condition.

75.8.2 CPU Stall

In this mode, processor instruction issue is stalled when the queue utilization reaches the selected threshold. The processor is stalled long enough to drop one threshold level below the level that triggered the stall. For example, if stalling the processor is triggered at 1/4 full, the stall will stay in effect until the queue utilization drops to empty. There may be significant skid from the time that the stall request is made until the processor is able to stop completing instructions. This skid should be taken into consideration when programming the threshold. Refer to *Section 75.4.9: Nexus Overrun Control (OVCR) register*, for complete programming options.

75.8.3 Message Suppression

In this mode, the message queue will disable selected message types when the queue utilization reaches the selected threshold. This allows lower bandwidth tracing to continue and possibly avoid an overrun condition. If an overrun condition occurs despite this message suppression, the queue will respond according to the behavior described in *Section 75.8.1: Message Queue Overrun*. Suppressed message types are reported in the error message if they occur after overrun in addition to other discarded message types. Once triggered, message suppression will remain in effect until queue utilization drops to the threshold below the level selected to trigger suppression.

75.8.4 Nexus Message Priority

Nexus messages may be lost due to contention with other message types under the following circumstance:

- More than three messages are generated in the same cycle

Table 2204 lists the various message types and their relative priority from highest to lowest.

Up to three message requests can be queued into the message buffer in a given cycle. If more than three message requests exist in a given cycle, the three highest priority message classes are queued into the message buffer. The remaining messages that did not successfully queue into the message buffer in that cycle will generate subsequent responses, as detailed in *Table 2204*.

The CPU is capable of completing two instructions per cycle. If multiple trace messages need to be queued at the same time, they will be queued with the following priority: Instruction 0 (oldest instruction) (WPM $\rightarrow$ DQM $\rightarrow$ PCM_{PIDMSG} $\rightarrow$ OTM $\rightarrow$ BTM $\rightarrow$ DTM) $\rightarrow$ Instruction1 (newer instruction) (WPM $\rightarrow$ DQM $\rightarrow$ OTM $\rightarrow$ BTM $\rightarrow$ DTM). As many as three messages may be simultaneously queued. Note that for the cycle following a dropped PTM, non-periodic OTM, or DQM message, only two other messages may be queued in addition to the dropped Error Message.

Watchpoint Messages from instructions that complete at the same time or events that occur during the same cycle will be combined.

Table 2204. Message Type Priority and Message Dropped Responses

Message Type	Message	Priority	Message Dropped Response
Error	Error	0 (highest)	N/A(1)
WP (Watchpoint Trace)	WPM (Watchpoint Message)	1	N/A(1)
DQ (Data Acquisition)	DQM (Data Acquisition Message)	2	DQM Error Message
Program Trace (PID MSG)	PCM — PID/NPIDR update (Program Correlation Message)	2	OTM Error Message
OT (Ownership)	OTM — PID/NPIDR update (Ownership Trace Message)	2	OTM Error Message(2)
Program Trace	BTM (Branch Trace Message)	2	BTM Error Message, Sync upgrade next BTM
	Sync (Program Sync Message)	3	Sync upgrade next BTM
	RFM (Resource Full for Instruction counter or history buffer)	4	BTM Error Message Sync upgrade next BTM
	DS (Debug Status Message)	5	Sync upgrade next BTM
	PCM (Program Correlation Message)	6	BTM Error Message Sync upgrade next BTM
DT (Data Trace)	DTM (Data Trace Message)	7	Sync upgrade next DTM
OT (Ownership)	OTM — Periodic update (Ownership Trace Message)	8 (lowest)	none

1. Error and Watchpoint messages are not dropped due to collisions, due to their priority.
2. Message will always be dropped if program trace is enabled, and program correlation messages for PID messages are not masked (Event Code = 0101). No error message is sent for this case since the PID value is contained in the higher priority message.

75.8.5 Data Acquisition Message Priority Loss Response

If a Data Acquisition Message (DQM) loses arbitration due to contention with higher priority messages, an error message will be generated to indicate that a DQM has been lost due to contention.

75.8.6 Ownership Trace Message Priority Loss Response

If an Ownership Trace message (OTM) due to software updates to the Process ID state loses arbitration due to contention with higher priority messages other than a program correlation message with EVCODE = 0101 (PID update), an error message will be generated to indicate that a OTM has been lost due to contention. If the pending OTM is a periodic update, the event is dropped without generating an error message.

75.8.7 Program Trace Message Priority Loss Response

If a Program Trace message (PTM) loses arbitration due to contention with higher priority messages, and the discarded PTM is a Program Correlation message, a Resource Full message for instruction count or history buffer, or a Branch Trace message, then an Error message is generated to indicate that branch trace information has been lost, and the next Branch Trace message will be upgraded to a sync-type message.

If the discarded PTM is a Program Correlation message with PID information (EVCODE=0101), the Error message will indicate a dropped OTM and a dropped Program Trace (Error code = xxxx11xx).

75.8.8 Program Trace Sync Message Priority Loss Response

If a Program Trace Sync message (SYNC) loses arbitration due to contention with higher priority messages, the Sync event is discarded, and the next Branch Trace message will be upgraded to a sync-type message.


75.8.9 Data Trace Message Priority Loss Response

If a Data Trace message (DTM) loses arbitration due to contention with higher priority messages, the DTM event is discarded, and the next DTM will be upgraded to a sync-type message.

75.9 Debug Status messages

Debug Status Messages report low power mode and debug status. Debug Status messages are enabled when Nexus 3 is enabled. Entering/exiting Debug Mode as well as entering, exiting, or changing Low Power Mode(s) will trigger a Debug Status message, indicating the value of the most significant byte in the Development Status register. Debug status information is sent out in the following format:

Figure 2259. Debug Status message format



75.10 Error messages


Error messages are enabled whenever the debug logic is enabled. There are two conditions that will produce an error message, each receiving a separate error type designation:

- A message is discarded due to contention with other (higher priority) message types. These errors will have an Error Type value of 1.
- The message queue overruns. After the queue is drained, an error message is enqueued with an error code that indicates what types of messages were discarded during the interim. These errors will have an Error Type value of 0.

Note: The OVCR Register can be used in order to alleviate potential overrun situations.

Error information is messaged out in the following format (also, refer to *Table 2176* and *Table 2177*):

Figure 2260. Error message format



75.11 Ownership trace

This section details the ownership trace features of the Nexus 3 module.

75.11.1 Overview


Ownership trace provides a macroscopic view, such as task flow reconstruction, when debugging software written in a high level (or object-oriented) language. It offers the highest level of abstraction for tracking operating system software execution. This is especially useful when the developer is not interested in debugging at lower levels.

75.11.2 Ownership Trace Messaging (OTM)

Ownership trace information is messaged via the auxiliary port using an Ownership Trace Message (OTM). Core (e200z425n3) processors contain a <asisitalic>PowerISA 2.06 defined “Process ID” register within the CPU. It is updated by the operating system software to provide task/process ID information. The contents of this register are replicated on the pins of the processor and connected to Nexus. The Process ID (PID) register value can be accessed using the **mfspr**/**mtspr** instructions.

Note: The CPU includes a Process ID register (PID0), thus the Nexus UBA functionality is not implemented.

In addition, to decouple trace information from the PID0 register and to provide a full independent 32-bit process ID for debug use, the Nexus PID Register (NPIDR) may be used instead of PID0 to provide OTM process ID information. It is updated by the operating system software to provide task/process ID information. The Nexus Process ID (NPIDR) register value can be accessed using the **mfspr**/**mtspr** instructions. This register is accessible in user or supervisor mode.



SPR — 517; Read/Write; Reset: 0

Figure 2261. Nexus 3 Process ID Register (NPIDR)

Note: OS updates to NPIDR should be performed in addition to normal PID0 updates when a process switch occurs, in order to properly generate OTM messages with new process ID information when NPIDR is selected for OTM use.


The process ID source (PID0 or NPIDR) is selected by the setting of the $DC1_{OTS}$ control bit.

There are two conditions that will cause an Ownership Trace Message when Ownership Trace is enabled:

- When the PID0 register is written to by the processor and $DC1_{OTS}$ indicates PID0 should be used, or when the NPIDR register is written to by the processor and $DC1_{OTS}$ indicates NPIDR should be used, the data is latched within Nexus, and is messaged out via the auxiliary port, allowing development tools to trace ownership flow. However, if Program Trace is enabled, and program correlation messages for PID updates are not masked (Event Code = 0101), then an OTM will not be generated for an update to the selected process ID register, since the program correlation message will provide this process ID update information.
- Periodically, at least once every 256 messages, the most recent state of the selected process ID register is messaged out. The resulting Ownership Trace message will indicate in the PID Index sub-field that PID0/NPIDR status is being reported and the most recent value of the PID0/NPIDR register will be conveyed in the Process ID value sub-field. These periodic Ownership Trace message events can be disabled by setting $DC1_{POTD}$.

Ownership trace information is messaged out in the following format:

Figure 2262. Ownership Trace Message format



75.12 Program Trace

This section details the program trace mechanism supported by Nexus3 for the e200z4256 processor. Program trace is implemented via Branch Trace Messaging (BTM) as per the **IEEE-ISTO 5001** standard definition. Branch Trace Messaging for Core (e200z425n3) processors is accomplished by snooping the internal address bus (between the CPU and Cache), attribute signals, and CPU Status (**p_mode[0:3]**, **p_pstat_pipe{0,1}[0:5]**).

75.12.1 Branch Trace Messaging types

Traditional Branch Trace Messaging facilitates program trace by providing the following types of information:

- Messaging for taken direct branches includes how many sequential instructions were executed since the last taken branch or exception, including the taken direct branch. Branch instructions are included in the count of sequential instructions.
- Messaging for taken indirect branches and exceptions includes how many sequential instructions were executed since the last taken branch or exception and the unique portion of the branch target address or exception vector address. Branch instructions are included in the count of sequential instructions. For taken indirect branches that trigger generation of a message, the branch is also included in the count.

Branch History Messaging facilitates program trace by providing the following information.

- Messaging for taken indirect branches and exceptions includes a) how many sequential instructions (I-CNT) were executed since the last predicate instruction,

taken/not taken direct branch, taken/not-taken indirect branch, or exception, b) the unique portion of the branch target address or exception vector address, and c) a branch/predicate instruction history field. Each bit in the history field represents a direct branch or predicated instruction where a value of one (1) indicates taken, and a value of zero (0) indicates not taken. (**evsel**) Not-taken indirect branches will generate a history bit with a value of zero (0). Instructions that generate history bits are not included in instruction counts. For taken indirect branches that trigger generation of this message type, the branch is included in the count, but not in the history field.

75.12.1.1 Indirect Branch Message instructions

Table 2205 shows the types of instructions and events that cause Indirect Branch Messages or Branch History Messages to be encoded.

Table 2205. Indirect Branch Message sources

Source of Indirect Branch Message	Instructions / Detail
Taken branch relative to a register value	**bcctr**, **bcctrl**, **bclr**, **bclrl, se_bctr, se_bctrl, se_blr, se_blrl**
System Call / Trap exceptions taken	se_sc, tw
Return from interrupts / exceptions	se_rfi, se_rfci, se_rfdi
Exit from reset with Program Trace Enabled	Indirect branch with Sync, target address is initial instruction, count = 1

75.12.1.2 Direct Branch Message Instructions

Table 2206 shows the types of instructions that will cause Direct Branch Messages or will toggle a bit in the instruction history buffer to be messaged out in a Resource Full Message or Branch History Message.

Table 2206. Direct Branch Message sources

Source of Direct Branch Message	Instructions
Taken direct branch instructions Instruction Synchronize	**b**, **ba**, **bl**, **bla**, **bc**, **bca**, **bcl**, **bcla, se_b. se_bc, se_bl, e_b, e_bc, e_bl, e_bcl, se_isync**

75.12.1.3 BTM using Branch History Messages

Traditional BTM Messaging can accurately track the number of sequential instructions between branches, but cannot accurately indicate which instructions were conditionally executed, and which were not.

Branch History Messaging solves this problem by providing a predicated instruction history field in each Indirect Branch Message. Each bit in the history represents a predicated instruction or direct branch, or a not-taken indirect branch. A value of one (1) indicates the conditional instruction was executed or the direct branch was taken. A value of zero (0) indicates the conditional instruction was not executed or the branch was not taken. (**evsel**)

Branch History Messages solve predicated instruction tracking and save bandwidth since only indirect branches cause messages to be queued.

75.12.1.4 BTM using Traditional Program Trace Messages

Based on the PTM bit in the DC1 Register, Program Tracing can utilize either Branch History Messages (PTM = 1) or traditional Direct/Indirect Branch Messages (PTM = 0).

Branch History will save bandwidth and keep consistency between methods of Program Trace, yet may lose temporal order between BTM messages and other types of messages. Since direct branches are not messaged, but are instead included in the history field of the Indirect Branch History Message, other types of messages may enter the FIFO between Branch History Messages. The development tool cannot determine the ordering of “events” that occurred with respect to direct branches simply by the order in which messages are sent out.

Traditional BTM messages maintain their temporal ordering because each event that can cause a message to be queued will enter the FIFO in the order it occurred and will be messaged out maintaining that order.

75.12.2 BTM Message For mats

The Nexus 3 block supports three types of traditional BTM Messages — Direct, Indirect, and Synchronization Messages. It supports two types of branch history BTM Messages — Indirect Branch History, and Indirect Branch History with Synchronization Messages.

75.12.2.1 Indirect branch messages (history)

Indirect branches include all taken branches whose destination is determined at run time, interrupts, and exceptions. If $DC1_{PTM}$ is set to ‘1’, indirect branch information is messaged out in the following format:

Figure 2263. Indirect branch message (history) format

(1-32 bits)	(1–32 bits)	(1–8 bits)	(1 bit)	(4 bits)	(6 bits)
Branch History	Relative Address	Sequence Count	(0)	Source Proc.	TCODE (011100)

Max length = 83 bits; Min length = 14 bits

75.12.2.2 Indirect branch messages (traditional)

If $DC1_{PTM}$ is cleared to ‘0’, indirect branch information is messaged out in the following format:

Figure 2264. Indirect branch message format


(1–32 bits)	(1–8 bits)	(1 bit)	(4 bits)	(6 bits)
Relative Address	Sequence Count	(0)	Source Proc.	TCODE (000100)

Max length = 51 bits; Min length = 13 bits

75.12.2.3 Direct branch messages (traditional)

Direct branches (conditional or unconditional) are all taken branches whose destination is fixed in the instruction opcode. Direct branch information is messaged out in the following format:

Figure 2265. Direct branch message format



Note: When $DC1_{PTM}$ is set, Direct Branch Messages will not be transmitted. Instead, each direct branch, not-taken indirect branch, or predicated instruction will be recorded in the history buffer.

75.12.3 Program Trace Message Fields

The following subsections describe specific fields used for Program Trace messages.

75.12.3.1 Sequential Instruction Count Field (ICNT)

Most of the program trace messages include an instruction count field. For traditional Branch messages, ICNT represents the number of sequential instructions including non-taken branches since the last Direct/Indirect Branch messages. Branch instructions that trigger message generation are included in the ICNT.

For Branch History messages, ICNT represents the number of instructions executed since the last taken/non-taken direct branch, predicate instruction, last taken/not-taken indirect branch, or exception. Branch instructions that trigger message generation are included in the ICNT. Instructions that generate history bits are not included in the ICNT.

The sequential instruction counter overflows after its value reaches 255 and is reset to 0. In addition, the next BTM Message (corresponding to the 256th or later instruction) will be converted to a with sync type message.

The instruction counter is reset every time the instruction count is transmitted in a message or whenever there is a branch/predicate history event, as well as on exiting from debug mode.

75.12.3.2 Branch/Predicate Instruction History (HIST)

If $DC1_{PTM}$ is set, BTM messaging will use the Branch History format. The branch history (HIST) field in these messages provides a history of branch execution used for reconstructing the program flow. The branch/predicate history buffer stores information about branch and predicate instruction execution. The buffer is implemented as a left-shifting register. The buffer is preloaded with a one (1), which acts as a stop bit (the most significant 1 in the history field is a termination bit for the field). The pre-loaded bit itself is not part of the history, but is transmitted with the packet.

A value of one (1) is shifted into the history buffer for each taken direct branch (program counter relative branch) or predicate instruction whose condition evaluates to true. A value of zero (0) is shifted into the history buffer for each not-taken branch (including indirect branch instructions) or predicate instruction whose condition evaluates to false. For the **evsel** instruction, two bits are shifted in, corresponding to the low element (shifted in first) and the high element (shifted in second) conditions.

This history buffer information is transmitted as part of an Indirect Branch with History message, as part of a Program Correlation message, or as part of a Resource Full message if the history buffer becomes full. The history buffer is reset every time the history information is transmitted in a message, as well as on exiting from debug mode.

Table 2207. Branch/Predicate history events

Branch/Predicate History Event	History Bit(s)	Relevant Instructions
Not taken register indirect branches	0	**bcctr, bcctrl, bclr, bclrl**
Not taken direct branches	0	**b, ba, bc, bca, bla, bcla, bl, bcl**
Taken direct branches	1	**b, ba, bc, bca, bla, bcla, bl, bcl**(1)
evsel instruction	00,01,10, or 11	evsel

1. If the EVCODE for direct branch function calls is not masked in DC4, taken bl and bcl instructions will generate Program Correlation Messages and will not be logged in the history buffer.

75.12.3.3 Execution Mode Indication

In order for a development tool to properly interpret instruction count and history information, it must be aware of the execution mode context of that information. VLE instructions will be interpreted differently from non-VLE instructions.

Program trace messages provide the execution mode status in the least significant bit of the **reconstructed** address field. A value of ‘0’ indicates that preceding instruction count and history information should be interpreted in a non-VLE context. A value of ‘1’ indicates that the preceding instruction count and history information should be interpreted in a VLE context.

75.12.4 Resource Full Messages

The Resource Full Message is used in conjunction with Branch Trace and Branch History Messages. The Resource Full Message is generated when either the internal branch/predicate history buffer is full, or if the BTM Instruction sequence counter (I-CNT) overflows. If synchronization is needed at the time this message is generated, the synchronization is delayed until the next Branch Trace Message that is not a Resource Full Message.

For history buffer overflow, the Resource Full Message transmits a Resource Code (RCODE) of 0b0001 and the current contents of the history buffer, including the stop bit, are transmitted in the Resource Data (RDATA) field. This history information can be concatenated by the development tool with the branch/predicate history information from subsequent messages to obtain the complete branch/predicate history between indirect changes of flow.

For instruction counter overflow, the Resource Full Message transmits an RCODE of 0b0000 and a value of 0xFF is transmitted in the RDATA field, indicating that 255 sequential instructions have been executed since the last change of flow; or, if program trace is in history mode, since the last instruction that recorded history information.

Figure 2266. Resource Full Message format




Table 2208 shows the RCODE encodings and RDATA information used for Resource Full Messages.

Table 2208. RCODE encoding

RCODE	Description	RDATA field
0000	Program Trace Instruction counter reached 255 and was reset.	0xFF
0001	Program Trace, Branch / Predicate Instruction History full.	Branch History. This type of packet is terminated by a stop bit set to 1 after the last history bit.

75.12.5 Program Correlation Messages


Program Correlation Messages (PCMs) are used to correlate events to the program flow that may or may not be associated with the instruction stream. The following events will result in a PCM when program trace is enabled:

- When the CPU enters debug mode, a PCM is generated. The instruction count and history information provided by the PCM can be used to determine the last sequence of instructions executed prior to debug mode entry.
- When the CPU first enters a low power mode in which instructions are no longer executed, a PCM is generated. The instruction count and history information provided by the PCM can be used to determine the last sequence of instructions executed prior to low power mode entry.
- Whenever program trace is disabled by any means, a PCM is generated. The instruction count and history information provided by the PCM can be used to determine the last sequence of instructions executed prior to disabling program trace.
- When a “Branch and Link” instruction executes (direct branch function call — **bl**/**bcl**/**bla**/**bcla**-type instructions).
- When program trace becomes masked due to MSR_{PMM}=‘0’ and $DC4_{PTMARK}$=‘1’.
- When a write to the process ID register selected by $DC1_{OTS}$ (PID0 or NPIDR) is made via a **mtspr** PID0 or **mtspr** NPIDR.

Refer to *Table 2179* for the event codes that are supported in this implementation. Event code masking is available via the EVCDM field of the DC4 register to allow for control over generation of Program Correlation messages for each event type.

Program Correlation is messaged out in the following formats:

Figure 2267. Program Correlation message formats



If timestamping is enabled, the TSTAMP field is appended to the end of the message and adds up to 30 additional bits.

75.12.5.1 Program Correlation message generation for PID updates

When a (potentially) new value is established in the selected process ID register via a **mtspr** PID0/NPIDR, a Program Correlation message is generated containing the information regarding the new process ID value. This PCM also contains the current history and instruction count. The message is provided so that address translation information can be processed by the development tool in the proper program flow. The **mtspr** PID0/NPIDR is included in the instruction count information. Note that Ownership Trace Messages (other than the periodic OTM) are redundant with the information provided, and may be disabled to avoid unnecessary message bandwidth or collisions.

75.12.6 Program Trace Overflow Error messages

An Error Message occurs when a new message cannot be queued due to the message queue being full. The FIFO will discard incoming messages until it has completely emptied the queue. Once emptied, an Error Message will be queued. The error encoding will indicate which type(s) of messages attempted to be queued while the FIFO was being emptied.

75.12.7 Program Trace Synchronization messages

By default, program trace messages will perform XOR compression on the branch target address to produce the address field for the message. This compression is consistent with the specification in IEEE-ISTO 5001.


Under some conditions an uncompressed address is sent to provide development tools with a baseline reference address. A Program Trace Synchronization message is messaged via the auxiliary port (provided Program Trace is enabled) for the following conditions (refer to *Table 2209*):

- Initial Program Trace message after exit from system reset or whenever program trace is enabled.
- Upon exiting from a CPU Low Power state.
- Upon exiting from Debug Mode.
- Upon occurrence of queue overrun (can be caused by any trace message), provided Program Trace is enabled.
- Upon assertion of the Event In (**nex_evti_b**) pin if the EIC bits within the DC1 Register have enabled this feature.
- When program trace becomes unmasked due to $MSR_{PMM} \rightarrow$ '1' with $DC4_{PTMARK}$='1'.

Note that the ICNT information for these messages is driven to zero, thus will not always be meaningful for some of these cases.

The format for Program Trace Synchronization messages is as follows:

Figure 2268. .Program Trace Synchronization message format



If timestamping is enabled, the TSTAMP field is appended to the end of the message and adds up to 30 additional bits.

Exception conditions that result in Program Trace Synchronization are summarized in *Table 2209*.

Table 2209. Program Trace exception summary

Exception Condition	Exception Handling
System Reset Negation	At the negation of JTAG reset (**j_trst_b**), queue pointers, counters, state machines, and registers within the Nexus 3 module are reset. Upon exiting system reset (**p_reset_b**), if Program Trace is already enabled, a Program Trace Sync Message is sent.
Program Trace Enabled	The first Program Trace Message (after Program Trace has been enabled or re-enabled) is a synchronization message.
Exit from Low Power/Debug	Upon exit from a Low Power mode or Debug mode, a Program Trace Sync Message is sent.
Queue Overrun	An Error Message occurs when a new message cannot be queued due to the message queue being full. The FIFO will discard messages until it has completely emptied the queue. Once emptied, an Error Message will be queued. The error encoding will indicate which type(s) of messages attempted to be queued while the FIFO was being emptied. The next BTM message in the queue will be a Program Trace Sync Message.
Event In	If the Nexus module is enabled, a **nex_evti_b** assertion initiates a Program Trace Sync Message if Program Trace is enabled and the EIC bits of the DC1 Register have enabled this feature.

Note that for cases where program trace sync messages are generated due to program trace being enabled, the address contained in the sync message may either be the address

of the instruction that caused program trace to be enabled, or may be the address of the first instruction of an exception handler that is executed in response to unsuccessful completion of that instruction.

75.12.8 Program Trace Direct/Indirect Branch with Sync messages

Under some conditions an uncompressed address is sent to provide development tools with a baseline reference address. A Program Trace Synchronization or a Direct/Indirect Branch with Sync message is messaged via the auxiliary port (provided Program Trace is enabled) for the following conditions (refer to *Table 2209*):

- Upon direct/indirect branch after a Program Sync Message was lost due to a collision while attempting to enter the message queue.
- Upon direct/indirect branch after the sequential instruction counter has expired indicating 255 instructions have occurred since the last change of flow.
- When the periodic program trace counter has expired indicating 255 *without-sync* Program Trace messages have occurred since the last *with-sync* message occurred.

Note that the ICNT and History information for the first message will not always be meaningful, since the temporary masking of program trace may result in ambiguous values. Subsequent with Sync messages will not have this issue.

The format for Program Trace Direct/Indirect Branch with Sync messages is as follows:

Figure 2269. Direct/Indirect Branch with Sync message format

(1–32 bits)	(1–8 bits)	(1 bit)	(4 bits)	(6 bits)
Full Target Address	Sequence Count	(0)	Source Proc.	TCODE (001011 or 001100)

Max length = 51 bits; Min length = 13 bits

The format for Program Trace Indirect Branch History with Sync Messages is as follows:

Figure 2270. Indirect Branch History with Sync message format

(1–32 bits)	(1–32 bits)	(1–8 bits)	(1 bit)	(4 bits)	(6 bits)
Branch History	Full Target Address	Sequence Count	(0)	Source Proc.	TCODE (011101)

Max length = 83 bits; Min length = 14 bits

Exception conditions that result in Program Trace Synchronization using a with Sync message type are summarized in *Table 2210*.

Table 2210. Program Trace Exception Summary for with Sync BTM messages

Exception Condition	Exception Handling
Periodic Program Trace Sync.	A forced synchronization occurs periodically after 255 non-sync Program Trace Messages have been queued. A Direct/Indirect Branch with Sync Message is queued. The periodic program trace message counter then resets.
Sequential Instruction Count Overflow	After the sequential instruction counter reaches its maximum count (up to 255 sequential instructions may be executed), a forced synchronization occurs. The sequential counter then resets. A Program Trace Direct/Indirect Branch with Sync Message is queued upon execution of the next branch. A Resource Full Message is Queued on the overflow event. If a branch instruction is the 255th instruction to occur, and causes a Program Trace message to be queued, then no Resource Full Message is queued, and the with Sync message will be queued for the *next* Program Trace Direct/Indirect Branch Message.
Collision Priority	All Messages have the following priority: Instruction 0 (WPM → DQM → PCM_{PIDMSG}→OTM → BTM → DTM)→ Instruction1 (WPM → DQM → OTM → BTM → DTM), where instruction0 is the oldest instruction. A BTM Message from Instruction1 that attempts to enter the queue at the same time as three higher priority messages from either instruction will be lost. An Error Message will be sent indicating the BTM was lost. The following direct/indirect branch will queue a Direct/Indirect Branch with Sync Message. The count value within this message will reflect the number of sequential instructions executed after the last successful BTM Message was generated. This count will include the branch that did not generate a message due to the collision.

75.12.9 Enabling Program Trace

Program Trace Messaging can be enabled in one of the below ways:

- Setting the TM field of the DC1 Register to enable Program Trace
- Using the PTS field of the WT Register to enable Program Trace on Watchpoint hits (watchpoints are configured within the CPU)
- Using the external hardware trace enable input signal (nex_ptm_starttr)
- Filtering of Program Trace messages may be performed using the MSR_{PMM} bit and the setting of $DC4_{PTMARK}$

75.12.10 Program Trace Timing Diagrams (2 MDO / 1 MSEO configuration)

Figure 2271. Program Trace — Indirect Branch message (Traditional)




Figure 2272. Program Trace — Indirect Branch message (history)




Figure 2273. Program Trace — Direct Branch (traditional) & Error messages





Figure 2274. Program Trace — Indirect Branch with Sync message



75.13 Data Trace

This section deals with the Data Trace mechanism supported by the Nexus 3 module. Data Trace is implemented via Data Write Messaging (DWM) and Data Read Messaging (DRM), as per the **IEEE-ISTO 5001** standard.

75.13.1 Data Trace Messaging (DTM)

Data Trace Messaging is accomplished by snooping the internal address and data buses, and storing the information for qualifying accesses (based on enabled features and matching target addresses). The Nexus 3 module traces all data access that meet the selected range and attributes.

Note: Data Trace is only performed on the internal data buses. This allows for data visibility for Core (e200z425n3) processors that incorporate a data cache. Only CPU initiated accesses will be traced. No DMA accesses to the AHB system bus will be traced.

Data Trace Messaging can be enabled in one of three ways.

- Setting the TM field of the DC1 Register to enable Data Trace.
- Using the DTS field of the WT Register to enable Data Trace on Watchpoint hits (watchpoints are configured within the Nexus1 module).
- Using the external hardware trace enable signal (**nex_dtm_starttr**).

75.13.2 DTM Message formats

The Nexus 3 block supports five types of DTM Messages — Data Write, Data Read, Data Write Synchronization, Data Read Synchronization, and Error Messages.

75.13.2.1 Data Write messages

The Data Write message contains the data write value and the address of the write access, relative to the previous Data Trace message. Data Write message information is messaged out in the following format:

Figure 2275. Data Write message format

(1–64 bits)	(1–32 bits)	(4 bits)	(1 bit)	(4 bits)	(6 bits)
Data Value(s)*	Relative Address	Data Size	(0)	Src. Proc	TCODE (000101)

Max length = 111 bits; Min length = 17 bits

If timestamping is enabled, the TSTAMP field is appended to the end of the message and adds up to 30 additional bits.

75.13.2.2 Data Read messages

The Data Read message contains the data read value and the address of the read access, relative to the previous Data Trace message. Data Read message information is messaged out in the following format:

Figure 2276. Data Read message format

(1–64 bits)	(1–32 bits)	(4 bits)	(1 bit)	(4 bits)	(6 bits)
Data Value(s)*	Relative Address	Data Size	(0)	Src. Proc	TCODE (000110)

Max length = 111 bits; Min length = 17 bits

*Note: Core (e200z425n3)-based CPUs are capable of generating two (2) reads or writes per clock cycle in cases where multiple registers are accessed with a single instruction (lmw/stmw). These will have a double word pair size encoding (**p_tsiz** = 0b000). In these cases, the*

Nexus 3 module will send one (1) Data Trace Message with the two 32-bit data values as one combined 64-bit value for each message.

*For Core (e200z425n3)-based CPUs, the doubleword encoding (**p_tsiz** = 0b000) may also indicate a doubleword access and will be sent out as a single Data Trace Message with a single 64-bit data value.*

The debug/development tool will need to distinguish the two cases based on the family of processor.


75.13.2.3 Data Trace Synchronization messages

A Data Trace Write/Read with Sync message is messaged via the auxiliary port (provided Data Trace is enabled) for the following conditions (refer to *Table 2211*):

- Initial Data Trace Message after exit from system reset or whenever Data Trace is enabled.
- Upon returning from a CPU Low Power state.
- Upon returning from Debug Mode.
- After occurrence of queue overrun (can be caused by any trace message), provided Data Trace is enabled.
- After the periodic data trace counter has expired indicating 255 *without-sync* Data Trace messages have occurred since the last *with-sync* message occurred.
- Upon assertion of the Event In (**nex_evti_b**) pin, the first Data Trace Message will be a synchronization message if the EIC bits of the DC1 Register have enabled this feature.
- Upon Data Trace Write/Read after the previous DTM message was lost due to an attempted access to a secure memory location (for SOC's with security).
- Upon Data Trace Write/Read after the previous DTM message was lost due to a collision entering the FIFO between the DTM message and any two of the following: Watchpoint message, Ownership Trace message, or Program Trace message.

Data Trace Synchronization Messages provide the full address (without leading zeros) and insure that development tools fully synchronize with Data Trace regularly. Synchronization messages provide a reference address for subsequent DTMs, in which only the unique portion of the Data Trace address is transmitted. The format for Data Trace Write/Read with Sync Messages is as follows:

Figure 2277. Data Write/Read with Sync message format



If timestamping is enabled, the TSTAMP field is appended to the end of the message and adds up to 30 additional bits.

Exception conditions that result in Data Trace Synchronization are summarized in *Table 2211*.

Table 2211. Data Trace Exception summary

Exception Condition	Exception Handling
System Reset Negation	At the negation of JTAG reset (**j_trst_b**), queue pointers, counters, state machines, and registers within the Nexus 3 module are reset. If Data Trace is enabled, the first Data Trace Message is a Data Write/Read with Sync Message.
Data Trace Enabled	The first Data Trace Message (after Data Trace has been enabled) is a synchronization message.
Exit from Low Power/Debug	Upon exit from a Low Power mode or Debug mode the next Data Trace Message will be converted to a Data Write/Read with Sync Message.
Queue Overrun	An Error Message occurs when a new message cannot be queued due to the message queue being full. The FIFO will discard messages until it has completely emptied the queue. Once emptied, an Error Message will be queued. The error encoding will indicate which type(s) of messages attempted to be queued while the FIFO was being emptied. The next DTM message in the queue will be a Data Write/Read with Sync Message.
Periodic Data Trace Sync.	A forced synchronization occurs periodically after 255 Data Trace Messages have been queued. A Data Write/Read with Sync Message is queued. The periodic data trace message counter then resets.
Event In	If the Nexus module is enabled, a **nex_evti_b** assertion initiates a Data Trace Write/Read with Sync Message upon the next data write/read (if Data Trace is enabled and the EIC bits of the DC1 Register have enabled this feature).
Collision Priority	All Messages have the following priority: Instruction 0 (WPM → DQM → PCM_{PIDMSG} → OTM → BTM → DTM)→ Instruction1 (WPM → DQM → OTM → BTM → DTM), where instruction0 is the oldest instruction. A DTM Message that attempts to enter the queue at the same time as three other higher priority messages will be lost. A subsequent read/write will queue a Data Trace Read/Write with Sync Message.

75.13.3 DTM operation

75.13.3.1 Data Trace windowing

Data Write/Read Messages are enabled via the RWT field in the Data Trace Control Register (DTC) for each DTM channel. Data Trace windowing is achieved via the address range defined by the DTEA and DTSA Registers and by the RC field in the DTC register. All CPU initiated read/write accesses that fall inside or outside these address ranges, as programmed, are candidates to be traced.

75.13.3.2 Data Access / Instruction Access Data Tracing

The Nexus3 module is capable of tracing either instruction access data or data access data and can be configured for either type of data trace by setting the DI1 field within the Data Trace Control Register. This setting applies to all DTM channels.

75.13.3.3 Data Trace filtering

Data Trace filtering is available base on the settings of MSR_{PMM} and $DC4_{DTMARK}$.

75.13.3.4 Bus cycle special cases

Table 2212. Bus cycle special cases

Special case	Action
Bus cycle aborted	Cycle ignored
Bus cycle with data error ($\overline{TEA}$)[1]	Data Trace Message discarded
Bus cycle completed without error[1]	Cycle captured & transmitted
AHB bus cycle initiated by Nexus 3	Cycle ignored
Bus cycle is an instruction fetch	Cycle selectively ignored based on DTC_{DI} setting
Bus cycle accesses misaligned data (across 64-bit boundary) — both 1st & 2nd transactions within data trace range	1st & 2nd cycle captured & a single or a pair of DTM(s) is (are) transmitted (see Note)
Bus cycle accesses misaligned data (across 64-bit boundary) — 1st transaction within data trace range — 2nd transaction out of data trace range	1st & 2nd cycle captured & a single or a pair of DTM(s) is (are) transmitted (see Note)
Bus cycle accesses misaligned data (across 64-bit boundary) — 1st transaction within data trace range — 2nd transaction (regardless of within range or not) receives a bus error	Data Trace Message discarded
Bus cycle accesses misaligned data (across 64-bit boundary) — 1st transaction out of data trace range — 2nd transaction within data trace range	1st & 2nd cycle captured & a single or a pair of DTM(s) is (are) transmitted (see Note)
Bus cycle accesses misaligned data (across 64-bit boundary) — 1st transaction out of data trace range — 2nd transaction within range, receives a bus error	Data Trace Message discarded

1. Buffering of stores in the CPU store buffer may generate a DTM prior to the actual memory access, regardless of an error termination condition from memory.

Note: For misaligned accesses (crossing 64-bit boundary), the access is broken into two accesses by the CPU. If either access is within the data trace range, a single DTM will be sent with a size encoding indicating the size of the original access (that is word), and the address indicating the original misaligned accesses, unless the misaligned access wraps into the doubleword at address 0. In this case, since the two portions of the misaligned access are not contiguous, two DTMs will be sent, one for each portion. The size encodings and the addresses of the DTMs will indicate the accessed bytes of data. The data trace port handles these cases in the same manner. (Refer to the Data Trace Port section in the Core (e200z425n3) Core Debug Support chapter.)

A store to the cache's store buffer within the data trace range may initiate a DTM message prior to completion of the actual memory access.

75.13.4 Data Trace Timing Diagrams (8 MDO / 2 MSEO configuration)

Figure 2278. Data Trace — Data Write message





Figure 2279. Data Trace — Data Read with Sync message



75.14 Data Acquisition messaging

This section details the Data Acquisition mechanisms supported by the Nexus 3 module. Data Acquisition Trace is implemented using Data Acquisition Trace Messages in accordance with IEEE-ISTO 5001 definitions. The control mechanism to export the data is different from the recommendations of the standard, however.

Data Acquisition Trace provides a convenient and flexible mechanism for the debugger to observe the architectural state of the machine through software instrumentation.

75.14.1 Data Acquisition ID Tag field

The DQTAG Tag field (DQTAG) is an 8-bit value specifying control or attribute information for the data included in the Data Acquisition message. DQTAG is sampled from $DEVENT_{DQTAG}$ when a write to DDAM is performed via **mtspr** operations. The usage of the DQTAG is left to the discretion of the development tool to be used in whatever manner is deemed appropriate for the application.

75.14.2 Data Acquisition Data field

The Data Acquisition Data field (DQDATA) is the data captured from the DDAM write operation via **mtspr** operations. Leading zeros are omitted from the message.


75.14.3 Data Acquisition Trace event

For DQM, a dedicated SPR has been allocated (DDAM). It is expected that the general use case is to instrument the software and use **mtspr** operations to generate Data Acquisition messages.

There is no explicit error response for failed accesses as a result of contention between an internal and external debugger. Software may be blocked or given ownership of DDAM and the DQTAG field of the DEVENT register via control in EDBRAC0 while in External Debug Mode. Hardware always has access to these registers. Refer to the “External Debug Resource Allocation Control Register (EDBRAC0)” section in the Core (e200z425n3) Core Debug Support chapter for more detail on EDBRAC0.

Reads from the Data Acquisition channel do not generate a Data Acquisition event and will return zeroes for the read data.

Figure 2280. Data Acquisition message format



If timestamping is enabled, the TSTAMP field is appended to the end of the message and adds up to 30 additional bits.

75.15 Watchpoint Trace messaging


Enabling Watchpoint messaging is done by setting the Watchpoint Trace Enable bit in the DC1 Register. Setting the individual Watchpoint sources is supported through the Nexus1 module and the Performance Monitor unit. The Nexus1 module is capable of setting multiple types of watchpoints. Refer to the Core (e200z425n3) Core Debug Support chapter for details on watchpoint initialization.

When watchpoints occur due to one or more asserted watchpoint event signals and Watchpoint Trace Messaging is enabled, a Watchpoint Trace message will be sent to the message queue to be messaged out. This message includes the watchpoint number indicating which watchpoint(s) caused the message. If more than one enabled watchpoint occurs in a single cycle, only one Watchpoint Trace message is generated and multiple bits of the watchpoint hit field will be set. The settings of the $WMSK_{WEM}$ field control which watchpoints are enabled to generate watchpoint trace messages.

The occurrence of any of the defined watchpoints can also be programmed to assert the Event Out (**nex_evto_b**) pin for one (1) period of the output clock (**nex_mcko**) based on settings in the DC2 and DC3 registers. Refer to *Table 2216* for details on **nex_evto_b**.

Watchpoint information is messaged out in the following format:

Figure 2281. Watchpoint message format



If timestamping is enabled, the TSTAMP field is appended to the end of the message and adds up to 30 additional bits.


The Watchpoint Source message field will contain a ‘1’ for each asserted watchpoint. Leading zeros are truncated.

Table 2213. Watchpoint source encoding

Watchpoint source (1–30 bits)	Watchpoint description
000000000000000000000000000000	No Watchpoints enabled for Watchpoint Trace Messaging
*xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx*1	Watchpoint #0 enabled for WTM
*xxxxxxxxxxxxxxxxxxxxxxxxxxxxx*1*x*	Watchpoint #1 enabled for WTM
*xxxxxxxxxxxxxxxxxxxxxxxxxxxx*1*xx*	Watchpoint #2 enabled for WTM
*xxxxxxxxxxxxxxxxxxxxxxxxxxx*1*xxx*	Watchpoint #3 enabled for WTM
*xxxxxxxxxxxxxxxxxxxxxxxxxx*1*xxxx*	Watchpoint #4 enabled for WTM
*xxxxxxxxxxxxxxxxxxxxxxxxx*1*xxxxx*	Watchpoint #5 enabled for WTM
*xxxxxxxxxxxxxxxxxxxxxxxx*1*xxxxxx*	Watchpoint #6 enabled for WTM
*xxxxxxxxxxxxxxxxxxxxxxx*1*xxxxxxx*	Watchpoint #7 enabled for WTM
*xxxxxxxxxxxxxxxxxxxxxx*1*xxxxxxxx*	Watchpoint #8 enabled for WTM
*xxxxxxxxxxxxxxxxxxxxx*1*xxxxxxxxx*	Watchpoint #9 enabled for WTM
*xxxxxxxxxxxxxxxxxxxx*1*xxxxxxxxxx*	Watchpoint #10 enabled for WTM
*xxxxxxxxxxxxxxxxxxx*1*xxxxxxxxxxx*	Watchpoint #11 enabled for WTM
*xxxxxxxxxxxxxxxxxx*1*xxxxxxxxxxxx*	Watchpoint #12 enabled for WTM
*xxxxxxxxxxxxxxxxx*1*xxxxxxxxxxxxx*	Watchpoint #13 enabled for WTM
*xxxxxxxxxxxxxxxx*1*xxxxxxxxxxxxxx*	Watchpoint #14 enabled for WTM
*xxxxxxxxxxxxxxx*1*xxxxxxxxxxxxxxx*	Watchpoint #15 enabled for WTM
*xxxxxxxxxxxxxx*1*xxxxxxxxxxxxxxxx*	Watchpoint #16 enabled for WTM
*xxxxxxxxxxxxx*1*xxxxxxxxxxxxxxxxx*	Watchpoint #17 enabled for WTM
*xxxxxxxxxxxx*1*xxxxxxxxxxxxxxxxxx*	Watchpoint #18 enabled for WTM
*xxxxxxxxxxx*1*xxxxxxxxxxxxxxxxxxx*	Watchpoint #19 enabled for WTM
*xxxxxxxxxx*1*xxxxxxxxxxxxxxxxxxxx*	Watchpoint #20 enabled for WTM
*xxxxxxxxx*1*xxxxxxxxxxxxxxxxxxxx*	Watchpoint #21 enabled for WTM
*xxxxxxxx*1*xxxxxxxxxxxxxxxxxxxxx*	Watchpoint #22 enabled for WTM
*xxxxxxx*1*xxxxxxxxxxxxxxxxxxxxxx*	Watchpoint #23 enabled for WTM
*xxxxxx*1*xxxxxxxxxxxxxxxxxxxxxx*	Watchpoint #24 enabled for WTM
*xxxxx*1*xxxxxxxxxxxxxxxxxxxxxxx*	Watchpoint #25 enabled for WTM
*xxxx*1*xxxxxxxxxxxxxxxxxxxxxxxx*	Watchpoint #26 enabled for WTM
*xxx*1*xxxxxxxxxxxxxxxxxxxxxxxxx*	Watchpoint #27 enabled for WTM
*xx*1*xxxxxxxxxxxxxxxxxxxxxxxxxx*	Watchpoint #28 enabled for WTM
*x*1*xxxxxxxxxxxxxxxxxxxxxxxxxxx*	Watchpoint #29 enabled for WTM
1*xxxxxxxxxxxxxxxxxxxxxxxxxxxx*	Watchpoint #29 enabled for WTM

75.15.1 Watchpoint Timing Diagram (2 MDO / 1 MSEO configuration)

Figure 2282. Watchpoint Message & Watchpoint Error message



75.16 External Hardware Trigger Controls

The Nexus 3 module provides a set of hardware trigger inputs to allow for external hardware to also independently control enabling/disabling of Program Trace, Data Trace, Ownership Trace, and Watchpoint Trace messaging. These signals can be used to produce a “window” for trace messaging for each type.

When a start trigger condition is detected for one of the trace types, and the corresponding trace type has not already been enabled by a software write to the DC1 register, the designated trace features become enabled, and the corresponding enable bit(s) of the DC1 register is set. When a stop trigger condition is detected and the corresponding trace type has not already been enabled by a software write to the DC1 register, the designated trace feature becomes disabled, and the corresponding enable bit of the DC1 register is cleared. If a simultaneous trigger condition is received for both start and stop triggering, then the designated trace feature will toggle between enabled and disabled depending on the enable state at the time of the trigger events. For example, if tracing is enabled, and a start and stop trigger condition occur simultaneously, then tracing will be disabled. Direct writes of the DC1 register take precedence over any trace feature control action that is derived from external hardware triggering, and if the corresponding trace feature has been enabled by a direct write to DC1, then the corresponding hardware trigger signals will have no effect. *Table 2214* details the external hardware trigger signals.

Table 2214. External Hardware Trigger Signals

Name	Description
nex_dtm_starttr	Data Trace Messaging start trigger input. A transition from 0→1 on this input signals a start trace condition.
nex_dtm_stoptr	Data Trace Messaging stop trigger input. A transition from 0→1 on this input signals a stop trace condition.
nex_otm_starttr	Ownership Trace Messaging start trigger input. A transition from 0→1 on this input signals a start trace condition.
nex_otm_stoptr	Ownership Trace Messaging stop trigger input. A transition from 0→1 on this input signals a stop trace condition.

Table 2214. External Hardware Trigger Signals (continued)

Name	Description
nex_ptm_starttr	Program Trace Messaging start trigger input. A transition from 0→1 on this input signals a start trace condition.
nex_ptm_stoptr	Program Trace Messaging stop trigger input. A transition from 0→1 on this input signals a stop trace condition.
nex_wtm_starttr	Watchpoint Trace Messaging start trigger input. A transition from 0→1 on this input signals a start trace condition.
nex_wtm_stoptr	Watchpoint Trace Messaging stop trigger input. A transition from 0→1 on this input signals a stop trace condition.

These signals are active-high inputs and are transition sensitive. A 0→1 transition on the signal indicates the corresponding condition is requested. These signals are not synchronized, and must meet setup and hold requirements relative to **nex_clk**.

75.17 Nexus 3 Read/Write access to memory-mapped resources

The Read/Write access feature allows access to memory-mapped resources via the JTAG/OnCE port. The Read/Write mechanism supports single as well as block reads and writes to AHB resources.

The Nexus 3 module is capable of accessing resources on the system bus (AHB). Memory-mapped registers and other non-cached memory can be accessed via the standard memory map settings.

All accesses are setup and initiated by the Read/Write Access Control/Status Register (RWCS), as well as the Read/Write Access Address (RWA) and Read/Write Access Data Registers (RWD). Nexus 3 read/write accesses are run as privileged data non-cacheable accesses by default, and drive the **p_d_hprot[5:0]** bus access attributes to 6‘b000011 accordingly. The $RWCS_{ATTR}$ field is provided to allow a portion of these default values to be modified when performing read or write accesses using the Nexus 3 Read/Write access mechanism.

Using the Read/Write Access Registers (RWCS/RWA/RWD), memory mapped AHB resources can be accessed through Nexus 3. The following subsections describe the steps required to access memory-mapped resources.

Note: Read/Write Access can only access memory mapped resources when system reset is de-asserted and clocks are running.

Misaligned accesses are NOT supported in the Nexus 3 module.

Uncorrectable ECC errors on Nexus 3 read access will result in the RWD register being updated with the raw data received.

75.17.1 Single write access

1. Initialize the Read/Write Access Address Register (RWA) through the access method outlined in *Section 75.5: Nexus 3 Register Access via JTAG/OnCE*. Configure as follows:
   a) Write Address → 32h'xxxxxxxx (write address)
2. Initialize the Read/Write Access Control/Status Register (RWCS) through the access method outlined in *Section 75.5: Nexus 3 Register Access via JTAG/OnCE*. Configure the bits as follows:
   a) Access Control (AC) → 1b'1 (to indicate start access)
   b) Map Select (MAP) → 3b'000 (primary memory map)
   c) Access Priority (PR) → 2b'11 (highest priority)
   d) Read/Write (RW) → 1b'1 (write access)
   e) Word Size (SZ) → 3b'0xx (32-bit, 16-bit, 8-bit)
   f) Access Count (CNT) → 14h'0000 or 14h'0001(single access)

Note: Access Count (CNT) of 14'h0000 or 14'h0001 will perform a single access.

3. Initialize the Read/Write Access Data Register (RWD) through the access method outlined in *Section 75.5: Nexus 3 Register Access via JTAG/OnCE*. Configure as follows:
   a) Write Data → 32h'xxxxxxxx (write data)
4. The Nexus block will then arbitrate for the AHB system bus and transfer the data value from the data buffer RWD Register to the memory mapped address in the Read/Write Access Address Register (RWA). The **nex_ahb_start** output will be asserted during the first clock of the address phase of the transfer. When the access has completed, Nexus clears the AC and DV bits in the RWCS Register. If the access has completed without error, (ERR=1'b0), Nexus asserts the **nex_rdy_b** pin (refer to *Table 2216* for details) and clears the ERR bit in the RWCS Register. Otherwise, if the access completes with an error, the **nex_err_b** pin will be asserted and the ERR bit will be set to indicate an error has occurred, and the **nex_rdy_b** pin will not be asserted. Once DV has been cleared, this indicates that the device is ready for the next access, or that an error has occurred.

*Note: Only the **nex_ahb_start**, **nex_rdy_b**, and **nex_err_b** pins as well as the AC, DV, and ERR bits within the RWCS provide Read/Write Access status to the external development tool.*

75.17.2 Block write access

1. For a block write access, follow Steps 1, 2, and 3 outlined in *Section 75.17.1: Single write access* to initialize the registers, but using a value greater than one (14'h0001) for the CNT field in the RWCS Register.
2. The Nexus block will then arbitrate for the AHB system bus and transfer the first data value from the RWD Register to the memory mapped address in the Read/Write Access Address Register (RWA). The **nex_ahb_start** output will be asserted during the first clock of the address phase of the transfer. When the transfer has completed without error, the address from the RWA Register is incremented to the next word size (specified in the SZ field), the number from the CNT field is decremented, and the **nex_rdy_b** pin is asserted. If the access has completed without error, Nexus clears the ERR and DV bits in the RWCS Register, otherwise the ERR bit will be set and the DV bit will be cleared to indicate an error has occurred, the **nex_err_b** pin is asserted, the block transfer is aborted, and the AC bit in the RWCS register is cleared. Once DV has

been cleared, this indicates that the device is ready for the next access in the block transfer, or an error has occurred.

3. If AC has not been cleared due to an error, repeat Step 3 in *Section 75.17.1: Single write access* until the internal CNT value is zero (0). When this occurs, the AC bit within the RWCS will be cleared to indicate the end of the block write access.

Note: The actual RWA value as well as the CNT field within the RWCS are not changed when executing a block write access. The original values can be read by the external development tool at any time.

75.17.3 Single read access

1. Initialize the Read/Write Access Address Register (RWA) through the access method outlined in *Section 75.5: Nexus 3 Register Access via JTAG/OnCE*. Configure as follows:
   a) Read Address → 32h'xxxxxxxx (read address)
2. Initialize the Read/Write Access Control/Status Register (RWCS) through the access method outlined in *Section 75.5: Nexus 3 Register Access via JTAG/OnCE*. Configure the bits as follows:
   a) Access Control (AC) → 1b'1 (to indicate start access)
   b) Map Select (MAP) → 3b'000 (primary memory map)
   c) Access Priority (PR) → 2b'11 (highest priority)
   d) Read/Write (RW) → 1b'0 (read access)
   e) Word Size (SZ) → 3b'0xx (32-bit, 16-bit, 8-bit)
   f) Access Count (CNT) → 14h'0000 or 14h'0001(single access)

Note: Access Count (CNT) of 14'h0000 or 14'h0001 will perform a single access.

3. The Nexus block will then arbitrate for the AHB system bus and the read data will be transferred from the AHB to the RWD Register. The **nex_ahb_start** output will be asserted during the first clock of the address phase of the transfer. When the access has completed without error, Nexus clears the ERR bit and sets the DV bit in the RWCS Register and asserts the **nex_rdy_b** pin (refer to *Table 2216* for detail on **nex_rdy_b**). Otherwise, if the access has completed with an error, the **nex_err_b** pin will be asserted, the ERR bit will be set and the DV bit will be cleared to indicate an error has occurred, and the **nex_rdy_b** pin will not be asserted. Once ERR or DV has been set, this indicates that the device is ready for the next access, or that an error has occurred. The AC bit will be cleared in either case.
4. The data can then be read from the Read/Write Access Data Register (RWD) through the access method outlined in *Section 75.5: Nexus 3 Register Access via JTAG/OnCE*.

*Note: Only the **nex_ahb_start**, **nex_rdy_b**, and **nex_err_b** pins as well as the AC, DV and ERR bits within the RWCS provide Read/Write Access status to the external development tool.*

75.17.4 Block read access

1. For a block read access, follow Steps 1 and 2 outlined in *Section 75.17.3: Single read access* to initialize the registers, but using a value greater than one (14'h0001) for the CNT field in the RWCS Register.
2. The Nexus block will then arbitrate for the AHB system bus and the read data will be transferred from the AHB to the RWD Register. When the access has completed without error, Nexus clears the ERR bit and sets the DV bit in the RWCS Register and

asserts the **nex_rdy_b** pin (refer to *Table 2216* for detail on **nex_rdy_b**). Otherwise, if the access has completed with an error, the **nex_err_b** pin will be asserted, the ERR bit will be set and the DV bit will be cleared to indicate an error has occurred, and the **nex_rdy_b** pin will not be asserted. Once ERR or DV has been set, this indicates that the device is ready for the next access, or that an error has occurred. The AC bit will be cleared in either case.

3. When the transfer has completed without error, the address from the RWA Register is incremented to the next word size (specified in the SZ field), the number from the CNT field is decremented, Nexus clears the ERR bit and sets the DV bit in the RWCS Register, and asserts the **nex_rdy_b** pin (refer to *Table 2216* for detail on **nex_rdy_b**). Otherwise, if the access has completed with an error, the **nex_err_b** pin will be asserted, the ERR bit will be set and the DV bit will be cleared to indicate an error has occurred, the AC bit is cleared and the block transfer is aborted, and the **nex_rdy_b** pin will not be asserted. Once ERR or DV has been set, this indicates that the device is ready for the next access, or that an error has occurred. Once DV has been set, this indicates that the device is ready for the next access in the block transfer, or if ERR is set (AC will be cleared), the block transfer has been aborted.
4. The data can then be read from the Read/Write Access Data Register (RWD) through the access method outlined in *Section 75.5: Nexus 3 Register Access via JTAG/OnCE*.
5. If AC has not been cleared due to an error, repeat Steps 3 and 4 in *Section 75.17.3: Single read access* until the CNT value is zero (0). When this occurs, the AC bit within the RWCS is cleared to indicate the end of the block read access.

Note: The data values must be shifted out 32 bits at a time LSB first (that is doubleword read = two word reads from the RWD).

The actual RWA value as well as the CNT field within the RWCS are not changed when executing a block read access. The original values can be read by the external development tool at any time.

75.17.5 Error handling

The Nexus 3 module handles various error conditions as follows:

75.17.5.1 AHB Read/Write error

All address and data errors that occur on read/write accesses to the AHB system bus will return a transfer error encoding on the **p_hresp[1:0]** signals. If this occurs:

1. The access is terminated without retrying (AC bit is cleared).
2. The ERR bit in the RWCS Register is set.
3. The Error Message is sent (TCODE = 8) indicating Read/Write error.

75.17.5.2 Access termination

The following cases are defined for sequences of the Read/Write protocol that differ from those described in the above sections.


1. If the AC bit in the RWCS Register is set to start Read/Write accesses and invalid values are loaded into the RWD or RWA, or both, then an AHB access error may occur. This is handled as described above.
2. If a block access is in progress (all cycles not completed), and the RWCS Register is written, then the original block access is terminated at the boundary of the nearest completed access.
   a) If the RWCS is written with the AC bit set, the next Read/Write access will begin and the RWD can be written to/ read from.
   b) If the RWCS is written with the AC bit cleared, the Read/Write access is terminated at the nearest completed access. This method can be used to break (early terminate) block accesses.

75.17.6 Read/Write access error message

The Read/Write Access Error Message is sent out when an AHB system bus access error (read or write) has occurred.

Error information is messaged out in the following format:

Figure 2283. Error message format



75.18 Nexus 3 pin interface

This section details information regarding the Nexus 3 pins and pin protocol.

The Nexus 3 pin interface provides the function of transmitting messages from the messages queues to the external tools. It is also responsible for handshaking with the message queues.

75.18.1 Pins implemented

The Nexus 3 module implements an auxiliary port consisting of one (1) **nex_evti_b** and one (1) **nex_mseo_b** or two (2) **nex_mseo_b[1:0]**. It also implements a configurable number of **nex_mdo[n:0]** pins, (1) **nex_rdy_b** pin, (1) **nex_err_b** pin, (1) **nex_evto_b** pin, (4) **nex_wevto[3:0]** pins, and one (1) clock output pin (**nex_mcko**), as well as additional configuration pins described in *Table 2216*. The output pins are synchronized to the Nexus 3 output clock (**nex_mcko**).

All Nexus 3 input functionality may be controlled through the JTAG/OnCE port in compliance with IEEE 1149.1 (refer to *Section 75.5: Nexus 3 Register Access via JTAG/OnCE* for details). The JTAG pins are incorporated as I/O to the processor, and are further described in the “JTAG/OnCE Pins” section of the Core (e200z425n3) Core Debug Support chapter.

Table 2215. JTAG pins for Nexus 3

JTAG pins	Input/ Output	Description of JTAG pins (included in Nexus 1)
j_tdo	O	The Test Data Output (**j_tdo**) pin is the serial output for test instructions and data. **j_tdo** is three-stateable and is actively driven in the “Shift-IR” and “Shift-DR” controller states. **j_tdo** changes on the falling edge of **j_tclk**.
j_tdi	I	The Test Data Input (**j_tdi**) pin receives serial test instruction and data. TDI is sampled on the rising edge of **j_tclk**.
j_tms	I	The Test Mode Select (**j_tms**) input pin is used to sequence the OnCE controller state machine. **j_tms** is sampled on the rising edge of **j_tclk**.
j_tclk	I	The Test Clock (**j_tclk**) input pin is used to synchronize the test logic, and control register access through the JTAG/OnCE port.
j_trst_b	I	The Test Reset (**j_trst_b**) input pin is used to asynchronously initialize the JTAG/OnCE controller.

The auxiliary pins are used to send and receive messages and are described in *Table 2216*.

Table 2216. Nexus 3 auxiliary pins

Auxiliary pins	Input/ Output	Description of auxiliary pins
nex_mcko	O	Message Clock Out (**nex_mcko**) is a free running output clock to development tools for timing of **nex_mdo[n:0]** & **nex_mseo_b[1:0]** pin functions. **nex_mcko** is programmable through the DC1 Register.
nex_mdo[n:0]	O	Message Data Out (**nex_mdo[n:0])** are output pins used for OTM, BTM, and DTM. External latching of **nex_mdo[n:0]** shall occur on the rising edge of the Nexus3 clock (**nex_mcko**).
nex_mseo_b[1:0]	O	Message Start/End Out (**nex_mseo_b[1:0]**) are output pins that indicate when a message on the **nex_mdo[n:0]** pins has started, when a variable length packet has ended, and when the message has ended. External latching of **nex_mseo_b[1:0]** shall occur on the rising edge of the Nexus3 clock (**nex_mcko**). One or two pin MSEO functionality is determined at integration time per SOC implementation
nex_rdy_b	O	Ready (**nex_rdy_b**) is an output pin used to indicate to the external tool that the Nexus block is ready for the next Read/Write Access. If Nexus is enabled, this signal is asserted upon successful (without error) completion of an AHB system bus transfer (Nexus read or write) & is held asserted until the JTAG/OnCE state machine reaches the “Capture_DR” state. Upon exit from system reset or if Nexus is disabled, **nex_rdy_b** remains deasserted
nex_err_b	O	Error (**nex_err_b**) is an output pin used to indicate to the external tool that the Nexus block is ready for the next Read/Write Access and an error has occurred on the previous access. If Nexus is enabled, this signal is asserted upon unsuccessful (with error) completion of an AHB system bus transfer (Nexus read or write) & is held asserted until the JTAG/OnCE state machine reaches the “Capture_DR” state. Upon exit from system reset or if Nexus is disabled, **nex_err_b** remains deasserted
nex_evto_b	O	Event Out (**nex_evto_b**) is an output that, when asserted, indicates one of two events has occurred based on the EOC bits in the DC1 Register. **nex_evto_b** is held asserted for one (1) cycle of **nex_mcko**: 1) One (or more) watchpoints has occurred (from Nexus1) & EOC = 2’b00 2) Debug mode was entered (jd_debug_b asserted from Nexus1) & EOC = 2’b01

Table 2216. Nexus 3 auxiliary pins (continued)

Auxiliary pins	Input/ Output	Description of auxiliary pins
nex_evti_b	I	Event In (**nex_evti_b**) is an input that, when asserted, will initiate one of two events based on the EIC bits in the DC1 Register (if the Nexus module is enabled at reset): 1) Program Trace & Data Trace synchronization messages (provided Program Trace & Data Trace are enabled & EIC = 2'b00). 2) Debug request to Nexus1 module (provided EIC = 2'b01 and this feature is implemented).
nex_wevto[3:0]	O	Watchpoint Event Out 3:0 (**nex_wevto[3:0]**) are outputs that, when asserted, indicates one or more watchpoint events has occurred based on the settings in the DC2 and DC3 registers. **nex_wevto[3:0]** is held asserted for one (1) cycle of **nex_mcko**.
nex_ext_src_id[0:3]	I	nex_ext_src_id[0:3] is used to provide the SRC field value used in each message. These pins are tied to a predetermined value at SoC integration time
nex_sfwcntl_en]	I	nex_sfwcntl_en is used to allow software to control the module resources via the DCR register mappings. SoC logic should drive this signal appropriately in a semi-static manner based on the presence of an external hardware debugger and appropriate security precautions.

75.18.2 Pin protocol

The protocol for the processor transmitting messages via the auxiliary pins is accomplished with the MSEO pin function outlined in *Table 2217*. Both single and dual pin cases are shown.

nex_mseo_b[1:0] is used to signal the end of variable-length packets, and not fixed length packets. **nex_mseo_b[1:0]** is sampled on the rising edge of the Nexus 3 clock (**nex_mcko**).


Single pin MSEO is not supported on the SPC58xHx.

Table 2217. MSEO pin(s) protocol

nex_mseo_b function	Single nex_mseo_b data (serial)	Dual nex_mseo_b[1:0] data
Start of message	1-1-0	11-00
End of message	0-1-1-(more 1's)	00 (or 01)-11-(more 1's)
End of variable length packet	0-1-0	00-01
Message transmission	0's	00's
Idle (no message)	1's	11's

Figure 2284 illustrates the state diagram for single pin MSEO transfers.


Figure 2284. Single pin MSEO transfers



Note that the “End Message” state does not contain valid data on the **nex_mdo[n:0]** pins. Also, It is not possible to have two consecutive “End Packet” messages. This implies the minimum packet size for a variable length packet is 2x the number of **nex_mdo[n:0]** pins. This ensures that a false end of message state is not entered by emitting two consecutive ‘1’s on the **nex_mseo_b** pin before the actual end of message.

Figure 2285 illustrates the state diagram for dual pin MSEO transfers.

Figure 2285. Dual pin MSEO transfers



The dual pin MSEO option is more robust that the single pin option. Termination of the current message may immediately be followed by the start of the next message on the consecutive clocks. An extra clock to end the message is not necessary as with the one MSEO pin option. The dual pin option also allows for consecutive “End Packet” states. This can be an advantage when small, variable sized packets are transferred.

Note: The “End Message” state may also indicate the end of a variable-length packet as well as the end of the message when using the dual pin option.

75.19 Rules for output messages

Class 3 compliant embedded processors must provide messages via the auxiliary port in a consistent manner as described below:

- A variable-sized packet within a message must end on a port boundary.
- A variable-sized packet may start within a port boundary only when following a fixed length packet. (If two variable-sized packets end and start on the same clock, it is

impossible to know which bit is from the last packet and which bit is from the next packet.)

- Whenever a variable-length packet is sized such that it does not end on a port boundary, it is necessary to extend and zero fill the remaining bits after the highest-order bit so that it can end on a port boundary.

  For example, if the **nex_mdo[n:0]** port is 2-bit wide, and the unique portion of an indirect address TCODE is 5 bits, then the remaining 1 bit of **nex_mdo[n:0]** must be packed with a 0.

75.20 Examples

The following are examples of Program Trace and Data Trace Messages.

Table 2218 illustrates an example Indirect Branch Message with 2 MDO / 1MSEO configuration. *Table 2219* illustrates the same example with an 8 MDO / 2 MSEO configuration.

Note that T0 and S0 are the least significant bits where:

- Tx = TCODE number (fixed)
- Sx = Source processor (fixed)
- MAP = (always set to 0)
- Ix = Number of instructions (variable)
- Ax = Unique portion of the address (variable)

Note that during clock 13, the **nex_mdo[n:0]** pins are ignored in the single MSEO case.

Table 2218. Indirect branch message example (2 MDO / 1 MSEO)

Clock	nex_mdo[1:0]		nex_mseo_b	State
0	X	X	1	Idle (or end of last message)
1	T1	T0	0	Start Message
2	T3	T2	0	Normal Transfer
3	T5	T4	0	Normal Transfer
4	S1	S0	0	Normal Transfer
5	S3	S2	0	Normal Transfer
6	I0	MAP	0	Normal Transfer
7	I2	I1	0	Normal Transfer
8	I4	I3	1	End Packet
9	A1	A0	0	Normal Transfer
10	A3	A2	0	Normal Transfer
11	A5	A4	0	Normal Transfer
12	A7	A6	1	End Packet

Table 2218. Indirect branch message example (2 MDO / 1 MSEO) (continued)

Clock	nex_mdo[1:0]		nex_mseo_b	State
13	0	0	1	End Message
14	T1	T0	0	Start Message

Table 2219. Indirect branch message example (8 MDO / 2 MSEO)

Clock	nex_mdo[7:0]								nex_mseo_b[1:0]		State
0	X	X	X	X	X	X	X	X	1	1	Idle (or end of last message)
1	S1	S0	T5	T4	T3	T2	T1	T0	0	0	Start Message
2	I4	I3	I2	I1	I0	MAP	S3	S2	0	1	End Packet
3	A7	A6	A5	A4	A3	A2	A1	A0	1	1	End Packet/End Message
4	S1	S0	T5	T4	T3	T2	T1	T0	0	0	Start Message

Table 2220 and *Table 2221* illustrate examples of Direct Branch Messages: one with 2 MDO / 1 MSEO, and one with 8 MDO / 2 MSEO.

Note that T0 and I0 are the least significant bits where:

- Tx = TCODE number (fixed)
- Sx = Source processor (fixed)
- Ix = Number of Instructions (variable)

Table 2220. Direct branch message example (2 MDO / 1 MSEO)

Clock	nex_mdo[1:0]		nex_mseo_b	State
0	X	X	1	Idle (or end of last message)
1	T1	T0	0	Start Message
2	T3	T2	0	Normal Transfer
3	T5	T4	0	Normal Transfer
4	S1	S0	0	Normal Transfer
5	S3	S2	0	Normal Transfer
6	I1	I0	1	End Packet
7	0	0	1	End Message

Table 2221. Direct branch message example (8 MDO / 2 MSEO)

Clock	nex_mdo[7:0]								nex_mseo_b[1:0]		State
0	X	X	X	X	X	X	X	X	1	1	Idle (or end of last message)
1	S1	S0	T5	T4	T3	T2	T1	T0	0	0	Start Message

Table 2221. Direct branch message example (8 MDO / 2 MSEO) (continued)

Clock	nex_mdo[7:0]								nex_mseo_b[1:0]		State
2	0	0	0	0	I1	I0	S3	S2	1	1	End Packet/End Message
3	S1	S0	T5	T4	T3	T2	T1	T0	0	0	Start Message

Table 2222 illustrates an example Data Write Message with 8 MDO / 1 MSEO configuration, and *Table 2223* illustrates the same DWM with 8 MDO / 2 MSEO configuration

Note that T0, A0, D0 are the least significant bits where:

- Tx = TCODE number (fixed)
- Sx = Source processor (fixed)
- MAP = (always set to 0)
- Zx = Data size (fixed)
- Ax = Unique portion of the address (variable)
- Dx = Write data (variable 8-, 16- or 32-bit)

Table 2222. Data write message example (8 MDO / 1 MSEO)

Clock	nex_mdo[7:0]								nex_mseo_b	State
0	X	X	X	X	X	X	X	X	1	Idle (or end of last message)
1	S1	S0	T5	T4	T3	T2	T1	T0	0	Start Message
2	A0	Z3	Z2	Z1	Z0	0	S3	S2	1	End Packet
3	D7	D6	D5	D4	D3	D2	D1	D0	0	Normal Transfer
4	0	0	0	0	0	0	0	0	1	End Packet
5	0	0	0	0	0	0	0	0	1	End Message

Table 2223. Data write message example (8 MDO / 2 MSEO)

Clock	nex_mdo[7:0]								nex_mseo_b[1:0]		State
0	X	X	X	X	X	X	X	X	1	1	Idle (or end of last message)
1	S1	S0	T5	T4	T3	T2	T1	T0	0	0	Start Message
2	A0	Z3	Z2	Z1	Z0	0	S3	S2	0	1	End Packet
3	D7	D6	D5	D4	D3	D2	D1	D0	1	1	End Packet/ End Message

75.21 Electrical characteristics

For all electrical characteristics related to core processor and Nexus 3 operation, refer to the SPC58xHx Data Sheet.

75.22 IEEE 1149.1 (JTAG) RD/WR sequences

This section contains example JTAG/OnCE sequences used to access resources.

75.22.1 JTAG sequence for accessing internal Nexus registers

Table 2224. Accessing internal Nexus 3 registers via JTAG/OnCE

Step #	TMS Pin	Description
1	1	IDLE → SELECT-DR_SCAN
2	0	SELECT-DR_SCAN → CAPTURE-DR (Nexus Command Register value loaded in shifter)
3	0	CAPTURE-DR → SHIFT-DR
4	0	(7) TCK clocks issued to shift in direction (rd/wr) bit and first 6 bits of Nexus reg. addr.
5	1	SHIFT-DR → EXIT1-DR (7th bit of Nexus reg. shifted in)
6	1	EXIT1-DR → UPDATE-DR (Nexus shifter is transferred to Nexus Command Register)
7	1	UPDATE-DR → SELECT-DR_SCAN
8	0	SELECT-DR_SCAN → CAPTURE-DR (Register value is transferred to Nexus shifter)
9	0	CAPTURE-DR → SHIFT-DR
10	0	(31) TCK clocks issued to transfer register value to TDO pin while shifting in TDI value
11	1	SHIFT-DR → EXIT1-DR (MSB of value is shifted in/out of shifter)
12	1	EXIT1-DR → UPDATE -DR (if access is write, shifter is transferred to register)
13	0	UPDATE-DR → RUN-TEST/IDLE (transfer complete — Nexus controller to Reg. Select state)

75.22.2 JTAG sequence for read access of memory-mapped resources

Table 2225. Accessing memory-mapped resources (reads)

Step #	TCLK clocks	Description
1	13	Nexus Command = write to Read/Write Access Address Register (RWA)
2	37	Write RWA (initialize starting read address — data input on TDI)
3	13	Nexus Command = write to Read/Write Control/Status Register (RWCS)
4	37	Write RWCS (initialize read access mode and CNT value — data input on TDI)
5	—	Wait for falling edge of **nex_rdy_b** or **nex_err_b** pin
6	13	Nexus Command = read Read/Write Access Data Register (RWD)
7	37	Read RWD (data output on TDO)
8	—	If CNT > 0, go back to Step #5

75.22.3 JTAG sequence for write access of memory-mapped resources

Table 2226. Accessing memory-mapped resources (writes)

Step #	TCLK clocks	Description
1	13	Nexus Command = write to Read/Write Access Control/Status Register (RWCS)
2	37	Write RWCS (initialize write access mode and CNT value — data input on TDI)
3	13	Nexus Command = write to Read/Write Address Register (RWA)
4	37	Write RWA (initialize starting write address — data input on TDI)
5	13	Nexus Command = read Read/Write Access Data Register (RWD)
6	37	Write RWD (data output on TDO)
7	—	Wait for falling edge of **nex_rdy_b** or **nex_err_b** pin
8	—	If CNT > 0, go back to Step #5

76 Nexus Crossbar Multi-Master Client (NXMC)

76.1 Introduction

The Nexus Crossbar Multi-master Client (NXMC) module provides real-time trace capabilities in compliance with the IEEE-ISTO Nexus 5001-2012 standard. This module provides development support capabilities for devices without requiring address and data pins for internal visibility. A portion of the pin interface is also compliant with the IEEE 1149.1 JTAG standard. The IEEE-ISTO 5001 standard defines an extensible auxiliary port which is used in conjunction with the JTAG port.

Many bus masters such as DMA AHB, and CPU Data Bus AHB start accesses to internal address locations via the system bus. The NXMC module monitors the system bus and provides real-time trace information to debug or development tools. This also provides the capability of sending user defined messages for the peripherals attached to it.

76.1.1 Features

The NXMC module is compliant with the IEEE-ISTO 5001-2012 standard. The following features are implemented:

- Data trace via Data Write Messaging (DWM) and Data Read Messaging (DRM). This provides the capability for the development tool to trace reads or writes, or both, to (selected) internal memory resources
- Multi-master tracing capability for multiple master accesses
- HSM master(s) filtering from the tracing function based on external control
- Watchpoint messaging based on internal/external triggers, via the auxiliary pins
- Watchpoint trigger events out based on internal/external triggers
- Watchpoint trigger enable of data trace messaging
- Peripheral interface for data message transfers based on In Circuit Trace Message (ICTM) format
- Start or stop of Tracing (Data Trace, Watchpoint Trace) based on external triggers
- Optional timestamping of the messages based on timer value and controls received at the interface
- Nexus Auxiliary port for higher data throughput
  - One $\overline{\text{EVTO}}$ (Watchpoint Event) pin
  - One $\overline{\text{EVTI}}$ (Event In) pin
- Registers for data trace, watchpoint generation, and watchpoint trigger
- All features controllable and configurable via the JTAG port

76.2 External signal description

This section details information regarding the standard ports and protocol. The NXMC pin interface provides the function of transmitting messages from the messages queues to NAR. It is also responsible for handshaking with the message queues.

The NXMC module implements the following signals:

- One $\overline{\text{EVTI}}$
- One $\overline{\text{EVTO}}$

These pins are described in *Table 2228*.

All NXMC input functionality is controlled through the JTAG port in compliance with IEEE 1149.1 (refer to *Section 76.5.1: IEEE 1149.1 (JTAG) Test Access Port* for details). A separate JTAG TAP controller is instantiated within the NXMC. *Table 2227* describes the JTAG pins.

Table 2227. JTAG pins for NXMC

JTAG port	Input/ output	Description
TDO	O	The Test Data Output (TDO) pin is the serial output for test instructions and data. TDO is three-stateable and is actively driven in the shift-IR and shift-DR controller states. TDO changes on the falling edge of TCK.
TDI	I	The Test Data Input (TDI) pin receives serial test instruction and data. TDI is sampled on the rising edge of TCK and has an internal pull-up resistor.
TMS	I	The Test Mode Select (TMS) input pin is used to sequence the JTAG test controllers' state machine. TMS is sampled on the rising edge of TCK and has an internal pull-up resistor.
TCK	I	The Test Clock (TCK) input pin is used to synchronize the test logic, and control register access through the JTAG port.
TRST	I	The Test Reset ($\overline{\text{TRST}}$) input pin is used to asynchronously initialize the JTAG controller. The $\overline{\text{TRST}}$ pin has an internal pull-down resistor.

Table 2228. NXMC auxiliary pins

Auxiliary port	Input/ output	Description
EVTO	O	Event Out ($\overline{\text{EVTO}}$) is an output which, when asserted, indicates one of two events has occurred based on the EOC bits in the DC Register: – one of the internal or external watchpoints has occurred and EOC = 2'b00 – system-level debug mode was entered (ipg_debug) and EOC = 2'b01 $\overline{\text{EVTO}}$ is held asserted for one cycle.
EVTI	I	Event In ($\overline{\text{EVTI}}$) is an input which initiates synchronization messages. If the Nexus module is enabled at reset, (refer to *Section 76.5.2: Enabling NXMC operation*), assertion initiates data trace synchronization messages (provided data trace is enabled).

76.3 Supported messages and TCODEs

The NXMC pins allow for flexible transfer operations via public messages. A TCODE defines the transfer format, the number or size of the packets, or both, to be transferred, and the purpose of each packet. The IEEE-ISTO 5001-2012 standard defines a set of public messages. The NXMC block supports the public TCODEs listed in *Table 2229*. The SRC

and MASTER field values are described in the device-specific chapter that describes how the modules are configured.

Table 2229. Supported public TCODEs

Message name	Min packet size (bits)	Max packet size (bits)	Packet name	Packet type	Packet description
Data Trace - Data Write Message	6	6	TCODE	fixed	TCODE number = 58
	4	4	SRC	fixed	Source processor identifier (multiple Nexus configuration)
	4	4	MASTER	fixed	Indicates which master (ID) initiated the data access
	3	3	DSZ	fixed	Data size (refer to *Table 2230*)
	1	32	U-ADDR	variable	Unique portion of the data write address
	8	64	DATA	fixed	Data write value (size fixed based on DSZ field)
	1	26	TSTAMP	variable	Timestamp (Optional)
Data Trace - Data Read Message	6	6	TCODE	fixed	TCODE number = 59
	4	4	SRC	fixed	Source processor identifier (multiple Nexus configuration)
	4	4	MASTER	fixed	Indicates which master (ID) initiated the data access
	3	3	DSZ	fixed	Data size (refer to *Table 2230*)
	1	32	U-ADDR	variable	Unique portion of the data read address
	8	64	DATA	fixed	Data read value (size fixed based on DSZ field)
	1	26	TSTAMP	variable	Timestamp (Optional)
Error Message	6	6	TCODE	fixed	TCODE number = 8
	4	4	SRC	fixed	Source processor identifier (multiple Nexus configuration)
	4	4	ETYPE	fixed	Error type (refer to *Table 2231*)
	14	14	ECODE	fixed	Error code (refer to *Table 2232*)
	1	26	TSTAMP	variable	Timestamp (Optional)
Data Trace - Data Write Message with Sync	6	6	TCODE	fixed	TCODE number = 60
	4	4	SRC	fixed	Source processor identifier (multiple Nexus configuration)
	4	4	MASTER	fixed	Indicates which master (ID) initiated the data access
	3	3	DSZ	fixed	Data size (refer to *Table 2230*)
	1	32	F-ADDR	variable	Full access address (leading zero (0) truncated)
	8	64	DATA	fixed	Data write value (size fixed based on DSZ field)
	1	26	TSTAMP	variable	Timestamp (Optional)

Table 2229. Supported public TCODEs (continued)

Message name	Min packet size (bits)	Max packet size (bits)	Packet name	Packet type	Packet description
Data Trace - Data Read Message with Sync	6	6	TCODE	fixed	TCODE number = 61
	4	4	SRC	fixed	Source processor identifier (multiple Nexus configuration)
	4	4	MASTER	fixed	Indicates which master (ID) initiated the data access
	3	3	DSZ	fixed	Data size (refer to *Table 2230*)
	1	32	F-ADDR	variable	Full access address (leading zero (0) truncated)
	8	64	DATA	fixed	Data read value (size fixed based on DSZ field)
	1	26	TSTAMP	variable	Timestamp (Optional)
Watchpoint Message	6	6	TCODE	fixed	TCODE number = 15
	4	4	SRC	fixed	Source processor identifier (multiple Nexus configuration)
	1	8	WPHIT	variable	Watchpoint source(s) number (refer to *Table 2244*)
	1	26	TSTAMP	variable	Timestamp (Optional)
Peripheral Message (In circuit Trace Message: ICTM)	6	6	TCODE	fixed	TCODE number = 34
	4	4	SRC	fixed	Source processor identifier (multiple Nexus configuration)
	6	6	CKSRC	fixed	Peripheral source identifier
	1	44	CKDATA	variable	Peripheral data
	1	26	TSTAMP	variable	Timestamp (Optional)

Table 2230. Data trace size (DSZ) encodings (TCODE = 5,6,13,14)

DSZ	Transfer size
001	8-bit
010	16-bit
011	32-bit
100	64-bit
000, 101-111	Reserved

Table 2231. Error Type (ETYPE) encodings (applicable to all error messages)

ETYPE	Description
0000	Queue overrun caused message (one or more) to be lost
0001	Contention with higher priority message caused message(s) to be lost
0010	Reserved

Table 2231. Error Type (ETYPE) encodings (applicable to all error messages)

ETYPE	Description
0011	Reserved
0100	Reserved
0101	Invalid access opcode (Nexus register unimplemented)
0110–1111	Reserved

Table 2232. Error Code (ECODE) encodings (applicable based on error source)

ECODE		Description[1]
13 to 8	7 to 0	
Source (SRC)		
000000	XXXXXXX1	Watchpoint Message(s) lost
000000	XXXXXX1X	Data Trace Message(s) lost
000000	XXXXX1XX	Reserved
000000	XXXX1XXX	Reserved
000000	XXX1XXXX	Reserved
000000	XX1XXXXX	Reserved
000000	X1XXXXXX	Reserved
000000	1XXXXXXX	Reserved
Source (SRC) n = peripheral index		
CKSRCn	XXXXXXX1	Reserved
CKSRCn	XXXXXX1X	Reserved
CKSRCn	XXXXX1XX	Reserved
CKSRCn	XXXX1XXX	Reserved
CKSRCn	XXX1XXXX	Reserved
CKSRCn	XX1XXXXX	Reserved
CKSRCn	X1XXXXXX	In-Circuit Trace Message(s) Lost
CKSRCn	1XXXXXXX	Reserved

1. The SRC field values are described in the device-specific chapter that describes how the modules are configured.

76.4 Register description

This section describes the NXMC register definition. Nexus registers are accessed using the JTAG port in compliance with IEEE 1149.1. Refer to *Section 76.5.1: IEEE 1149.1 (JTAG) Test Access Port* for details. The complete list of registers is shown in *Table 2233*.

Table 2233. NXMC registers

Nexus register	Nexus access opcode	Read/ write	Read address	Write address
Development Control 1 (DC1)	0x2	R/W	0x04	0x05
Development Control 2 (DC2)	0x3	R/W	0x06	0x07
Watchpoint Trigger (WT)	0xB	R/W	0x16	0x17
Data Trace Control (DTC)	0xD	R/W	0x1A	0x1B
Data Trace Start Address1 (DTSA1)	0xE	R/W	0x1C	0x1D
Data Trace Start Address2 (DTSA2)	0xF	R/W	0x1E	0x1F
Data Trace End Address1 (DTEA1)	0x12	R/W	0x24	0x25
Data Trace End Address2 (DTEA2)	0x13	R/W	0x26	0x27
Breakpoint/Watchpoint Control Register1 (BWC1)	0x16	R/W	0x2C	0x2D
Breakpoint/Watchpoint Control Register2 (BWC2)	0x17	R/W	0x2E	0x2F
Breakpoint/Watchpoint Address Register1 (BWA1)	0x1E	R/W	0x3C	0x3D
Breakpoint/Watchpoint Address Register2 (BWA2)	0x1F	R/W	0x3E	0x3F

76.4.1 Register definitions

Detailed register definitions for the current NXMC implementation are described in the following sections.

76.4.1.1 Development control register 1 (DC1)

The Development Control Registers control the basic development features of the NXMC module. *Figure 2286* shows the format of the DC1.

Address: refer to *Table 2233* Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0(1)	0(1)	0(1)	EOC		0	0	WEN	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	EIC		TM		
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

1. This bit is not implemented and its value has no impact on the system.

Figure 2286. Development control register 1 (DC1)

The DC1 is described in *Table 2234*.

Table 2234. DC1 register field description

Field	Description
3:4 EOC	$\overline{\text{EVTO}}$ Control. 00 $\overline{\text{EVTO}}$ upon occurrence of watchpoint (internal or external) 01 $\overline{\text{EVTO}}$ upon entry into system-level Debug Mode 1x Reserved
7 WEN	Watchpoint Trace Enable. 0 Watchpoint Messaging disabled 1 Watchpoint Messaging enabled
27:28 EIC	$\overline{\text{EVTI}}$ Control 00 $\overline{\text{EVTI}}$ for synchronization (Data Trace) 01 Reserved 10 $\overline{\text{EVTI}}$ disabled 11 Reserved
29:31 TM	Trace Mode 000 No Trace 1xx Reserved x1x Data Trace enabled xx1 Reserved

76.4.1.2 Development control register 2 (DC2)

The Development Control Registers control the basic development features of the NXMC module. *Figure 2287* shows the format of the DC2.

Address: refer to *Table 2233* Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	EWC								0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	PME0(1)
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

1. This bit is not implemented and its value has no impact on the system.

Figure 2287. Development control register 2 (DC2)

The DC2 is described in *Table 2235*.

Table 2235. DC2 register field description

Field	Description
0:7 EWC	$\overline{\text{EVTO}}$ Watchpoint Configuration(1). 00000000 No Watchpoints trigger $\overline{\text{EVTO}}$ 1XXXXXXX External Watchpoint #1 triggers $\overline{\text{EVTO}}$ X1XXXXXX External Watchpoint #2 triggers $\overline{\text{EVTO}}$ XX1XXXXX Reserved(2) XXX1XXXX Reserved(2) XXXX1XXX Internal Watchpoint #1 triggers $\overline{\text{EVTO}}$ XXXXX1XX Internal Watchpoint #2 triggers $\overline{\text{EVTO}}$ XXXXXX1X Reserved(2) XXXXXXX1 Reserved(2)
31 PME0	Peripheral Messaging Enable for the In-Circuit Trace (ICT) feature.(3) 0 Peripheral Interface disabled 1 Peripheral Interface enabled

1. The EOC bits in DC1 must be programmed to trigger EVTO on watchpoint occurrence for the EWC bits to have any effect.
2. Writing bits 2,3,6,7 has no impact and read value will be 0 for these bits.
3. The peripheral details are described in the device-specific chapter that describes how the modules are configured.

76.4.1.3 Watchpoint trigger register (WT)

The Watchpoint Trigger Register allows the watchpoints defined either internally to the NXMC module or by an external module to trigger actions. These watchpoints can control data trace enable and disable. The WT bits can be used to produce an address related window for triggering trace messages. *Figure 2288* shows the format of the WT register.

Address: refer to *Table 2233* Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	DTS			DTE			0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2288. Watchpoint trigger register (WT)

The WT register is described in *Table 2236*.

Table 2236. WT register field description

Field	Description(1)
6;8 DTS	Data Trace Start Control. 000 Trigger disabled 001 Use External Watchpoint #1 010 Use External Watchpoint #2 011 Reserved 100 Reserved 101 Use Internal Watchpoint #1 (BWA1 Register) 110 Use Internal Watchpoint #2 (BWA2 Register) 111 Reserved
9;11 DTE	Data Trace End Control. 000Trigger disabled 001 Use External Watchpoint #1 010 Use External Watchpoint #2 011 Reserved 100 Reserved 101 Use Internal Watchpoint #1 (BWA1 Register) 110 Use Internal Watchpoint #2 (BWA2 Register) 111 Reserved

1. The WT bits only enable data trace if the TM bits in the Development Control Register (DC) have not already been set to enable data trace.

76.4.1.4 Data trace control register (DTC)

The Data Trace Control Register controls whether DTM messages are restricted to reads, writes or both for a user programmable address range. There are two data trace channels controlled by the DTC for the NXMC module. *Figure 2289* shows the format of the DTC register.

Address: refer to *Table 2233* Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	RWT1		RWT2		0	0	0	MME	0	0			MID			
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	RC1	RC2	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2289. Data trace control (DTC) register

The DTC register is described in *Table 2237*.

Table 2237. DTC field description

Field	Description
0:1 RWT1	Read/Write Trace 1. 00 No trace messages generated x1 Enable data read trace 1x Enable data write trace
2:3 RWT2	Read/Write Trace 2. 00 No trace messages generated x1 Enable data read trace 1x Enable data write trace
7 MME	Multi Master Tracing enable. 0 Tracing enabled only for Master with ID = MID (DTC[19:16]) 1 Tracing enabled for all the Masters
12:15 MID	ID of the system bus Master to be traced(1)
24 RC1	Range Control 1. 0 Condition trace on address within range (endpoints inclusive) 1 Condition trace on address outside of range (endpoints exclusive)
25 RC2	Range Control 2. 0 Condition trace on address within range (endpoints inclusive) 1 Condition trace on address outside of range (endpoints exclusive)

1. The MASTER field values are described in the device-specific chapter that describes how the modules are configured.

76.4.1.5 Data trace start address registers 1 and 2 (DTSA1 and DTSA2)

The Data Trace Start Address Registers define the start addresses for each trace channel. *Figure 2290* shows the format of the DTSA1 and DTSA2 registers.

Address: refer to *Table 2233* Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	DATA TRACE START ADDRESS															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	DATA TRACE START ADDRESS															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2290. Data trace start address registers 1 and 2 (DTSA1 and DTSA2)

76.4.1.6 Data trace end address registers 1 and 2 (DTEA1 and DTEA2)

The Data Trace End Address Registers define the end addresses for each Trace channel. *Figure 2291* shows the format of the DTEA1 and DTEA2 registers.

Address: refer to *Table 2233* Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	DATA TRACE END ADDRESS															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	DATA TRACE END ADDRESS															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2291. Data trace end address registers 1 and 2 (DTEA1 and DTEA2)

Table 2238 illustrates the ranges that are selected for data trace for various cases of DTSA being less than, greater than, or equal to DTEA.

Table 2238. Data trace address range options

Programmed values	Range control bit value	Range selected
DTSA ≤ DTEA	0	DTSA -> <- DTEA
DTSA ≤ DTEA	1	<- DTSA DTEA ->
DTSA > DTEA	N/A	Invalid range – no trace

Note: DTSA must be less than (or equal to) DTEA in order to guarantee correct data write/read traces.

When the range control bit is 0 (internal range), accesses to DTSA and DTEA addresses are traced. When the range control bit is 1 (external range), accesses to DTSA and DTEA are not traced.

76.4.1.7 Breakpoint/watchpoint control register 1 (BWC1)

Breakpoint/watchpoint control register 1 controls the attributes for generation of NXMC watchpoint#1. *Figure 2292* shows the format of the BWC1 register.

Address: refer to *Table 2233* Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	BWE1		BRW1		0	0	0	0	0	0	0	0	0	0	BWR1	
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	BWT1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2292. Breakpoint/watchpoint control register 1(BWC1)

The BWC1 register is described in *Table 2239*.

Table 2239. BWC1 field description

Field	Description
0:1 BWE1	Breakpoint/Watchpoint #1 Enable 00 Internal Nexus Watchpoint #1 disabled 01 Reserved 10 Reserved 11 Internal Nexus Watchpoint #1 enabled
2:3 BRW1	Breakpoint/Watchpoint #1 Read/Write Select 00 Watchpoint #1 hit on read accesses 01 Watchpoint #1 hit on write accesses 10 Watchpoint #1 on read or write accesses 11 Reserved
14:15 BWR1	Breakpoint/Watchpoint #1 Register Compare 00 No Register Compare (same as BWC1[31:30] = 2'b00) 01 Reserved 10 Compare with BWA1 value 11 Reserved
16 BWT1	Breakpoint/Watchpoint #1 Type 0 Reserved 1 Watchpoint #1 on data accesses

76.4.1.8 Breakpoint/watchpoint control register 2 (BWC2)

Breakpoint/Watchpoint Control Register2 controls attributes for generation of NXMC watchpoint#2. *Figure 2293* shows the format of the BWC2 register.

Address: refer to *Table 2233* Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	BWE2		BRW2		0	0	0	0	0	0	0	0	0	0	BWR2	
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	BWT2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2293. Breakpoint/watchpoint control register 2(BWC2)

The BWC2 register is described in *Table 2240*.

Table 2240. BWC2 field description

Field	Description
0:1 BWE2	Breakpoint/Watchpoint #2 Enable 00 Internal Nexus Watchpoint #2 disabled 01 Reserved 10 Reserved 11 Internal Nexus Watchpoint #2 enabled
2:3 BRW2	Breakpoint/Watchpoint #2 Read/Write Select 00 Watchpoint #2 hit on read accesses 01 Watchpoint #2 hit on write accesses 10 Watchpoint #2 on read or write accesses 11 Reserved
14:15 BWR2	Breakpoint/Watchpoint #2 Register Compare. 00 No Register Compare (same as BWC2[31:30] = 2b00) 01 Reserved 10 Compare with BWA2 value 11 Reserved
16 BWT2	Breakpoint/Watchpoint #2 Type 0 Reserved 1 Watchpoint #2 on data accesses

76.4.1.9 Breakpoint/watchpoint address registers 1 and 2 (BWA1 and BWA2)

The Breakpoint/Watchpoint Address Registers are compared with system bus addresses in order to generate internal watchpoints. *Figure 2294* shows the format of the BWA1 and BWA2 registers.

Address: refer to *Table 2233* Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	BREAKPOINT / WATCHPOINT ADDRESS															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	BREAKPOINT / WATCHPOINT ADDRESS															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2294. Breakpoint /watchpoint address registers 1 and 2 (BWA1 and BWA2)

76.4.1.10 Unimplemented registers

Unimplemented registers are those with client select and index value combinations other than those listed in *Table 2233*. For unimplemented registers, the NXMC module drives TDO to zero during the SHIFT-DR state. It also transmits an error message with the invalid access opcode encoding (ETYPE = 0101).

76.5 Programming considerations (RESET)

If NXMC register configuration is to occur during system reset (as opposed to debug mode), all NXMC configuration should be completed between the negation of TRST and system reset de-assertion, after the JTAG ID register has been read by the tool after negation of TRST and should be programmed before deassertion of system reset.

76.5.1 IEEE 1149.1 (JTAG) Test Access Port

The NXMC module uses the IEEE 1149.1 TAP controller for accessing Nexus resources. The JTAG signals themselves are shared by all TAP controllers on the device. The NXMC module implements a 4-bit Instruction Register (IR). The valid instructions and method for register access are outlined in *Section 76.5.4: NXMC register access via JTAG*.

76.5.2 Enabling NXMC operation

The Nexus module is enabled by loading a single instruction into the JTAG Instruction Register (IR). Once enabled, the module is ready to accept control input via the JTAG pins.

The Nexus module is disabled when the JTAG state machine reaches the Test-Logic-Reset state. This state can be reached by the assertion of the TRST pin or by cycling through the state machine using the TMS pin. The Nexus module is also disabled if a Power-on-Reset (POR) event occurs.

If the NXMC module is disabled, no trace output is provided. Nexus registers are not available for reads or writes.

76.5.3 Enabling NXMC TAP controller

Assertion of a Power-on-Reset signal or assertion of the TRST pin resets all TAP controllers. Upon exit from the Test-Logic-Reset state, the IR value is loaded with the JTAG ID. When the NXMC TAP is accessed, this information helps the development tool obtain information about the Nexus module it is accessing, such as version, sequence, feature set.

76.5.4 NXMC register access via JTAG

Access to Nexus register resources is enabled by loading a single instruction into the JTAG Instruction Register (IR). Once the JTAG NEXUS-ACCESS instruction has been loaded, the JTAG port allows tool/target communications with all Nexus registers according to the map in *Table 2233*.

Reading/writing of a Nexus register then requires two passes through the Data-Scan (DR) path of the JTAG state machine.

1. The first pass through the DR selects the Nexus register to be accessed by providing an index (refer to *Table 2233*), and the direction (read/write). This is achieved by loading an 8-bit value into the JTAG Data Register (DR). This register has the format shown in *Figure 2295* and *Table 2241*.




Figure 2295. JTAG DR for Nexus register access

Table 2241. JTAG DR field description for Nexus register access

Field	Description
Nexus Register Index	Selected from values in *Table 2233*
Read/Write (R/W)	0 Read 1 Write

2. The second pass through the DR then shifts the data in or out of the JTAG port, LSB first.
   a) During a read access, data is latched from the selected Nexus register when the JTAG state machine passes through the Capture-DR state.
   b) During a write access, data is latched into the selected Nexus register when the JTAG state machine passes through the Update-DR state.

76.6 Functional description

76.6.1 Data trace

This section describes the data trace mechanism supported by the NXMC module. Data trace is implemented via Data Write Messaging (DWM) and Data Read Messaging (DRM), as per the IEEE-ISTO 5001-2012 standard.

76.6.1.1 Data trace messaging (DTM)

NXMC data trace messaging is accomplished by snooping the system bus and storing the information for qualifying accesses (based on enabled features and matching target addresses). The NXMC module traces all data access that meet the selected range and attributes.

76.6.1.2 DTM message formats

The NXMC block supports five types of DTM messages:

- Data write
- Data read
- Data write synchronization
- Data read synchronization
- Error messages

76.6.1.2.1 Data write and data read messages

The data write and data read messages contain the data write/read value and the address of the write/read access, relative to the previous data trace message. The DATA field is considered fixed based on the DSZ encodings to either 8, 16, 32, 64. The TSTAMP field is 26 bits. Data write message and data read message information is messaged out in the format shown in *Figure 2296*. The SRC field values are described in the device-specific chapter that describes how the modules are configured.




Figure 2296. DTM message format for DATA width = 64 bits

TSTAMP is another optional field which is inserted based on the controls received from the NAR, refer to *Section 76.6.4: Timestamping feature*.

76.6.1.2.2 Data trace with non-contiguous byte strobes asserted

The v6 extensions to AMBA 2.0 allow system bus transfers with bytes non-asserted byte strobes in between asserted byte strobes. The NXMC does not support transfers with non-contiguous byte strobes asserted. In such a condition, the invalid bytes in the DATA packet are driven to the value of 0xFF.

76.6.1.2.3 DTM overflow error messages

An error message occurs when a new message cannot be queued due to the message queue being full. The FIFO discards incoming messages until it has completely emptied the queue. Once emptied, an error message is queued. The error encoding indicates which type(s) of messages attempted to be queued while the FIFO was being emptied.

If only a data trace message attempts to enter the queue while it is being emptied, the error message incorporates the data trace only error encoding (ECODE = 00000000000010). If a watchpoint also attempts to be queued while the FIFO is being emptied, then the error message incorporates error encoding (ECODE = 00000000000011).

Error information is messaged out in the format shown in *Figure 2297*. The SRC field values are described in the device-specific chapter that describes how the modules are configured.




Figure 2297. DTM error message format (fixed length = 48 bits)

76.6.1.2.3.1 Data trace synchronization messages

A data trace write/read with synchronization message is messaged via the auxiliary port (provided data trace is enabled) for the following conditions (refer to *Table 2242*):

- Initial data trace message upon exit from system reset or whenever data trace is enabled is a synchronization message
- Upon returning from a low power state, the first data trace message is a synchronization message
- Upon returning from debug mode, the first data trace message is a synchronization message
- After occurrence of queue overrun (can be caused by any trace message), the first data trace message is a synchronization message
- After the periodic data trace counter has expired indicating 255 without-sync data trace messages have occurred since the last with-sync message occurred
- Upon assertion of the event in (EVTI) pin, the first data trace message is a synchronization message if the EIC bits of the DC Register have enabled this feature
- Upon data trace write/read after the previous DTM Message was lost due to a collision while entering the FIFO between the DTM message and any of the following: error message, or watchpoint message or peripheral message. This is a very rare occurrence and possible only in case of continuous burst on the system bus as well as watchpoint events which is unrealistic

Data trace synchronization messages provide the full address (without leading zeros) and ensure that development tools fully synchronize with data trace regularly. Synchronization messages provide a reference address for subsequent DTMs, in which only the unique portion of the data trace address is transmitted. The format for data trace write/read with synchronization messages is shown in *Figure 2298*. The SRC and MASTER field values are described in the device-specific chapter that describes how the modules are configured.

8-64 bits	1–32 bits	3 bits	4 bits	4 bits	6 bits
DATA	F-ADDR	DSZ	MASTER	SRC	TCODE (111100 or 111101)

Figure 2298. Data write/read with synchronization message format

Exception conditions that result in data trace synchronization are summarized in *Table 2242*.

Table 2242. Data trace exception summary

Exception condition	Exception handling
System Reset Negation	At the negation of JTAG reset ($\overline{\text{TRST}}$), queue pointers, counters, state machines, and registers within the NXMC module are reset. If data trace is enabled, the first data trace message is a data write/read with synchronization message.
Data Trace Enabled	The first data trace message (after data trace has been enabled) is a synchronization message.
Exit from Low Power/Debug	Upon exit from a low power mode or debug mode the next data trace message is converted to a data write/read with synchronization message.

Table 2242. Data trace exception summary (continued)

Exception condition	Exception handling
Queue Overrun	An error message occurs when a new message cannot be queued due to the message queue being full. The FIFO discards messages until it has completely emptied the queue. Once emptied, an error message is queued. The error encoding indicates which type(s) of messages attempted to be queued while the FIFO was being emptied. The next DTM message in the queue is a data write/read with synchronization message.
Periodic Data Trace Synchronization	A forced synchronization occurs periodically after 255 data trace messages have been queued. A data write/read with synchronization message is queued. The periodic data trace message counter then resets.
Event In	If the Nexus module is enabled, an $\overline{\text{EVTI}}$ assertion initiates a data write/read with synchronization message upon the next data write/read (if data trace is enabled and the EIC bits of the DC Register have enabled this feature).
Collision Priority	All messages have the following priority: Error > WPM > ICTM > DTM. Although a very rare occurrence, during simultaneous burst lower priority messages can be lost due to burst of high priority messages. Proper error messages are generated and in case of DTM lost a subsequent read/write queues a data write/read with synchronization message.

76.6.1.3 DTM operation

76.6.1.3.1 Enabling data trace messaging

Data trace messaging can be enabled in one of three ways:

- Setting the TM field of the DC Register via JTAG to enable data trace (DC[1]).
- Using the DTS field of the WT Register to enable data trace on watchpoint hits (either watchpoints configured within the NXMC module or external watchpoint inputs controlled by the device).
- By toggling the external start control, which in turn sets the TM field of the DC register to enable data trace. The TM bit clears and hence the data tracing stops on the toggle of external stop control. In case of conflict between JTAG write and external start/stop control, JTAG write takes precedence.

Note: When enabling the DTM, either via JTAG or external start/stop control, it is important to make sure that all the other controls (that is DTC, DTSA/E1/2 and WT register fields) are correctly configured to ensure the correct DTM functionality.

76.6.1.3.2 DTM queueing

The NXMC implements a programmable depth queue for queuing all messages. Messages that enter the queue are transmitted via the auxiliary pins in the order in which they are queued.

Note: If multiple trace messages need to be queued at the same time, watchpoint messages have the highest priority (WPM > ICTM > DTM).


76.6.1.3.3 Relative addressing

The relative address feature is compliant with IEEE-ISTO 5001-2012 and is designed to reduce the number of bits transmitted for addresses of data trace messages. The address

transmitted is relative to the address of the previous data trace message. It is generated by XORing the new address with the previous address, and then using only the results up to the most significant 1 in the result. To recreate this address, an XOR of the (most-significant 0-padded) message address with the previously decoded address gives the current address.

For example, if the previous address (A1) = 0x0003FC01, the new address (A2) = 0x0003F365 as shown in *Figure 2299*.

Figure 2299. Relative addressing example



76.6.1.3.4 Data trace windowing

Data write/read messages are enabled via the RWT1(2) field in the Data Trace Control Register (DTC) for each DTM channel. Data trace windowing is achieved via the address range defined by the DTEA and DTSA Registers and by the RC1(2) field in the DTC. All system bus DMA initiated read/write accesses which fall inside or outside these address ranges, as programmed, are candidates to be traced.

76.6.1.3.5 System bus cycle special cases

The system bus cycle special cases are shown in *Table 2243*.

Table 2243. System Bus cycle special cases

Special case	Action
System bus cycle with data error	Data trace message discarded
System bus cycle completed without error	Cycle captured and transmitted
System bus cycle is an instruction fetch	Cycle ignored

76.6.1.3.6 System bus multi-master tracing

DTM tracing can be done either for all the masters or for a single master (indicated by the MID field of the DTC register) based on the DTC register MME field. In case of single master, the correct value needs to be configured in the MID register before enabling the data trace operation.

The MASTER field of the DTM message (refer to figure in *Section 76.6.1.2.1: Data write and data read messages* for an example) indicates the system bus master for which the trace has been generated. For each masters (0 to 15) there is a parameter associated (MSID0-15) for indicating its actual ID, which finally gets inserted in the MASTER field. The MASTER field values are described in the device-specific chapter that describes how the modules are configured.

76.6.1.3.7 HSM master filtering

For security reasons certain HSM masters need to be disabled or filtered from data tracing operations.

76.6.2 Watchpoint support

The NXMC module provides watchpoint messaging via the auxiliary pins, as defined by IEEE-ISTO 5001-2012. Watchpoint messages can be generated by either using the NXMC defined internal watchpoints or by externally defined watchpoint signals.

76.6.2.1 Watchpoint messaging

Enabling watchpoint messaging is accomplished by setting the WEN bit in the DC Register. This bit is set either via JTAG write 1 access or external start indication, and cleared via JTAG write 0 access or external start indication. In case of conflict between JTAG write and external start/stop control, JTAG write takes precedence.

Note: In case of enabling the watchpoint messaging, either via JTAG or external start/stop control, it is important to make sure that all the other Watch Point Message (WPM) controls (that are BWC1/2, BWA1/2 register fields) are configured with the correct values in order to ensure correct WPM operation.

Watchpoint setting is supported through two methods:

- Internal watchpoints: Using the BWC1(2) registers, two independently controlled internal watchpoints can be initialized. When a system bus access address matches on BWA1(2), a watchpoint message is transmitted. The system bus multi-master or single master controls applies here too as explained for DTM (in *Section 76.6.1.3.6: System bus multi-master tracing*).
- External watchpoints: The NXMC module supports two external watchpoint inputs. The optional logic to generate these watchpoint signals is implemented at the device level. The watchpoints are described in the device-specific chapter that describes how the modules are configured. If either of these signals asserts (that is on 0-to-1 transition), a watchpoint message is transmitted.

The Nexus module provides watchpoint messaging using the IEEE-ISTO 5001 defined TCODE. When any of the four possible watchpoint sources asserts, a message is sent to the queue to be messaged out. This message indicates the watchpoint number as shown in *Figure 2300* and *Table 2244*.




Figure 2300. Watchpoint message format (fixed length = 18 bits)

Table 2244. Watchpoint source description

Watchpoint source (8-bits)	Watchpoint description
RRRRXXX1[1]	External Watchpoint #1(device defined)
RRRRXX1X	External Watchpoint #2 (device defined)
RRRRX1XX	Internal Watchpoint #1 (BWA1 match)
RRRR1XXX	Internal Watchpoint #2 (BWA2 match)

1. R = reserved for future use (insert 0s).

76.6.2.2 Watchpoint error message

An error message occurs when a new message cannot be queued due to the message queue being full. The FIFO discards messages until it has completely emptied the queue. Once emptied, an error message is queued. The error encoding indicates which type(s) of messages attempted to be queued while the FIFO was being emptied.

If only a watchpoint message attempts to enter the queue while it is being emptied, the error message incorporates the watchpoint only error encoding (ECODE = 00000000000001). If a data trace message also attempts to enter the queue while it is being emptied, the error message incorporates error encoding (00000000000011). Error information is messaged out in the format shown in *Figure 2301*.




Figure 2301. Error message format (fixed length = 28 bits)

76.6.3 Peripheral interface

The NXMC provides an asynchronous interface to peripherals for sending data messages. The NXMC can back pressure or delay the data transfer using a data accept signal. A round-robin scheme is followed between the peripherals for forwarding received data to the queue; therefore, each peripheral has an equal priority and hence bandwidth for data transfers.

To enable messaging from peripherals there are controls present in the DC2 register for individual peripherals: DC2[PME0]. There are no message generated and hence data accepted from a peripheral unless the corresponding enable bit is set to 1.




Figure 2302. Peripheral DATA bus fields

Another input port is present which indicates data loss inside the peripheral itself due to over-run, the module in turn generates error message to communicate such events to the debugger.

76.6.3.1 Peripheral data message format (ICTM)

The message formats for the peripheral data messages (formatted as ICTM) is shown in *Figure 2303*. The SRC field values are described in the device-specific chapter that describes how the modules are configured. The CKSRC field is received from the MSB 6 bits of the individual peripheral data bus, and CKDATA is a variable field and contains 44 LSBits received on the databus of the peripheral interface.




Figure 2303. Peripheral message format (max length = 60 bits, min length = 17 bits)

76.6.3.2 Peripheral error message format

The error messages are generated based data over-run indication from a peripheral. Error information is messaged out in the format shown in *Figure 2304*.




Figure 2304. Error message format (fixed length = 28 bits)

The SRC field values are described in the device-specific chapter that describes how the modules are configured. ETYPE and ECODE encoding are listed in *Table 2231* and *Table 2232*.

76.6.4 Timestamping feature

This feature allows a timestamp packet to be appended to all messages, based on the timer value and controls received externally from the NAR. If enabled, this packet is added as the last field to all the outgoing messages. The TSTAMP packet width is 26 bits.

The TSTAMP packet is appended at the end of a message during message formatting, before transfer. *Figure 2305* shows an example of ICTM message with a TSTAMP field.

26 bits	1–44 bits	6 bits	4 bits	6 bits
TSTAMP	CKDATAn	CKSRCn	SRC	TCODE (100010)

Figure 2305. Message with TSTAMP field example

The enable or disable indication should remain static for the complete debug session. Dynamically enabling or disabling of the timestamping is not allowed during running debug tracing. The following steps allow seamless enabling/disabling of the timestamping:

1. All tracing (DTM/WPM/ICTM) must be disabled
2. Wait for the internal queues to be emptied (no further request is asserted at the auxiliary interface)
3. Change the timestamp enable indication to assert/deassert
4. Enable the required tracing controls (via such as TM, PME0 control bits)

77 Cyclic Redundancy Check (CRC) Unit

77.1 Introduction

The Cyclic Redundancy Check (CRC) computing unit is dedicated to the computation of CRC, off-loading this work from the CPU. Each context has a separate CRC computation engine in order to allow the concurrent computation of the CRC of multiple data streams. The CRC computation is performed at speed without wait-state insertion. Bit-swap and bit-inversion operations can be applied on the final CRC signature. Each context can be configured with one of four hard-wired polynomials, normally used for most of the standard communication protocols. The data stream supports multiple data width (byte/halfword/word) formats.

77.2 Main features

- 4 contexts for the concurrent CRC computation
- Separate CRC engine for each context
- Zero-wait states during the CRC computation (pipeline scheme)
- 4 hard-wired polynomials (two CRC-8, CRC-32 Ethernet, and CRC-16-CCITT)
  - Support for byte, halfword, or word width of the input data stream


77.2.1 Standard features

- Peripheral bus interface
- CRC-8 VDA CAN
- CRC-16-CCITT
- CRC-32 Ethernet
- CRC-8-H2F Autosar polynomial

77.3 Block diagram

The top level diagram of the CRC module is given in *Figure 2306*.

Figure 2306. CRC top level diagram



77.4 Signal description

The CRC module does not generate any external signals.

77.4.1 Peripheral bus interface

The peripheral bus interface is a slave bus used for configuration and data streaming (CRC computation) purposes via CPU or DMA. The following bus operations (contiguous byte enables) are supported:

- Word (32 bits) data write/read operations to any registers
- Low and high halfword (16 bits, data[31:16] or data[15:0]) data write/read operations to any registers
- Byte (8 bits, data[31:24], data[23:16], data[15:8], or data[7:0]) data write/read operations to any registers

Any other operation (free byte enables or other operations) must be avoided.

The CRC module generates a transfer error in the following cases:

- Any write/read access to the register addresses not mapped on the peripheral but included in the address space of the peripheral
- Any write/read operation different from byte/halfword/word (free byte enables or other operations) on each register

The registers of the CRC module are accessible (read/write) in each access mode: user, supervisor, and test.

The following summarizes bus operation performance:

- Zero wait states (single bus cycle) for each write/read operation to the CRC_CFG and CRC_INP registers
- Zero wait states (single bus cycle) for each write operation to the CRC_CSTAT register
- Double wait states (3 bus cycles) for each read operation to the CRC_CSTAT or CRC_OUTP registers immediately following (next clock cycle) a write operation to the CRC_CSTAT, CRC_INP, or CRC_CFG registers belonging to the same context; in all the other cases, no wait states are inserted

77.5 Memory map and registers

This section describes, in address-order, all the CRC registers.

77.5.1 Register description

Table 2245 shows the memory map for the CRC registers.

Table 2245. CRC unit memory map

Offset	Register	Location
CRC registers per context (n=0 to CRC_CNTX_NUM - 1 with CRC_CNTX_NUM = 4)		
0x000 + *n**0x10	CRC Configuration Register *n* (CRC_CFG*n*)	*Section 77.5.1.1*
0x004 + *n**0x10	CRC Input Register *n* (CRC_INP*n*)	*Section 77.5.1.2*
0x008 + *n**0x10	CRC Current Status Register *n* (CRC_CSTAT*n*)	*Section 77.5.1.3*
0x00C + *n**0x10	CRC Output Register *n* (CRC_OUTP*n*)	*Section 77.5.1.4*

77.5.1.1 CRC Configuration Register *n* (CRC_CFG*n*)

Offset: 0x000 + *n* *0x10 (*n* = 0 to CRC_CNTX_NUM - 1) Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	SWAP_BYTEWISE	SWAP_BITWISE	POLYG		SWAP	INV
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	f(n)(1)	0	0

Figure 2307. CRC Configuration Register *n* (CRC_CFG*n*)

1. Reset value is a function of n. When n%2 = 0, reset value = 0. When n%2 = 1, reset value = 1.

Table 2246. CRC_CFG*n* field descriptions

Field	Description
26 SWAP_BYTEWISE	SWAP_BYTEWISE 0 No swap 1 Byte wise (MSB to LSB, LSB to MSB) bytes swap performed on CRC_INP input data internally for CRC-32 polynomial calculations **Note:** INV and SWAP bits are set to ‘1’ for CRC-32 polynomial calculations.
27 SWAP_BITWISE	SWAP_BITWISE 0 No swap 1 Bit wise (MSB to LSB, LSB to MSB) bits swap performed on CRC_INP input data internally for CRC-16 polynomial calculations

Table 2246. CRC_CFG*n* field descriptions (continued)

Field	Description
28:29 POLYG	Polynomial selection 00 CRC-CCITT polynomial 01 CRC-32 polynomial 10 CRC-8 polynomial 11 CRC-8H2F Autosar polynomial This bit can be read and written by software. **Note:** This bit can be written only during the configuration phase.
30 SWAP	SWAP selection 0 No swap selection applied on the CRC_OUTP content 1 Swap selection (MSB to LSB, LSB to MSB) applied on the CRC_OUTP content. The swap operation is a bit-by-bit rotation of the content. In case of CRC-CCITT polynomial, the swap operation is applied on the 16 LSB bits. This bit can be read and written by software. **Note:** This bit can be written only during the configuration phase.
31 INV	INV selection 0 No inversion selection applied on the CRC_OUTP content 1 Inversion selection (bit x bit) applied on the CRC_OUTP content. The inversion operation is a complement or negation of the content. In case of CRC-CCITT polynomial the inversion operation is applied on the 16 LSB bits. This bit can be read and written by software. **Note:** This bit can be written only during the configuration phase.

77.5.1.2 CRC Input Register *n* (CRC_INP*n*)

Offset: 0x004 + *n* * 0x10 (*n* = 0 to CRC_CNTX_NUM - 1) Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	INP															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	INP															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2308. CRC Input Register *n* (CRC_INP*n*)

Table 2247. CRC_INP*n* field descriptions

Field	Description
0:31 INP	Input data for the CRC computation The INP register can be written at byte, halfword (high and low), or word in any sequence. In case of halfword write operation, the bytes must be contiguous. Only the bits written are fed to the CRC engine. This register can be read and written by software.

77.5.1.3 CRC Current Status Register *n* (CRC_CSTAT*n*)

Offset: 0x008 + *n* * 0x10 (*n* = 0 to CRC_CNTX_NUM - 1) Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	CSTAT															
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	CSTAT															
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Figure 2309. CRC Current Status Register *n* (CRC_CSTAT*n*)

Table 2248. CRC_CSTATn field descriptions

Field	Description
0:31 CSTAT	Status of the CRC signature The CSTAT register includes the current status of the CRC signature. No bit swap and inversion are applied to this register. In the case of the CRC-CCITT polynomial, only the16 LSB bits are significative. The 16 MSB bits are tied at 0b during the computation. In the case of the CRC-8 polynomial, only the 8 LSB bits are significative. The 24 MSB bits are tied at 0b during the computation. The CSTAT register can be written at byte, halfword, or word. This register can be read and written by software. **Note:** This register can be written only during the configuration phase.

77.5.1.4 CRC Output Register *n* (CRC_OUTP*n*)

Offset: 0x00C + *n**0x10 (*n* = 0 to CRC_CNTX_NUM - 1) Access: User read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	OUTP															
W																
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	OUTP															
W																
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Figure 2310. CRC Output Register *n* (CRC_OUTP*n*)

Table 2249. CRC_OUTP*n* field descriptions

Field	Description
0:31 OUTP	Final CRC signature The OUTP register includes the final signature corresponding to the CRC_CSTAT register value eventually swapped and inverted. In the case of the CRC-CCITT polynomial, only the16 LSB bits are significative. The 16 MSB bits are tied at 0b during the computation. In the case of the CRC-8 polynomial, only the 8 LSB bits are significative. The 24 MSB bits are tied at 0b during the computation. This register can be read by software.

77.6 Functional description

The CRC module supports the CRC computation for each context. Each context has its own complete set of registers, including the CRC engine. The data flow of each context can be interleaved. The data stream can be structured as a sequence of bytes, halfwords, or words. The input data sequence is provided, eventually mixing the data formats (byte, halfword, and word), writing to the input data register (CRC_INP).

The data stream is generally executed by *n* concurrent DMA data transfers (mem2mem) where *n* is less than or equal to the number of contexts.

- The standard generator polynomials are given in *Equation 87*, *Equation 88* and *Equation 89* for the CRC computation of each context. Two separate registers are available: CRC_INP for writing data and CRC_CSTAT for retrieving the (accumulated up to now) CRC.


Equation 87 CRC8 VDA CAN:
$$x^8 + x^4 + x^3 + x^2 + 1$$

Equation 88 CRC-CCITT (x.25 protocol):
$$x^{16} + x^{12} + x^5 + 1$$

Equation 89 CRC-32 (Ethernet protocol):
$$x^{32} + x^{26} + x^{23} + x^{22} + x^{16} + x^{12} + x^{11} + x^{10} + x^8 + x^7 + x^5 + x^4 + x^2 + x + 1$$

Equation 90 CRC-8-H2F (Autosar 4.0 protocol):
$$x^8 + x^5 + x^3 + x^2 + x + 1$$

Figure 2311. CRC-CCITT engine concept scheme




The initial seed value of the CRC can be programmed by initializing the CRC_CSTAT register. The concept scheme (serial data loading) of the CRC engine is given in *Figure 2311* for the CRC-CCITT. The design implementation executes the CRC computation in a single clock cycle (parallel data loading). A pipeline scheme has been adopted to decouple the peripheral bus interface from the CRC engine in order to allow the computation of the CRC at speed (zero wait states).

If the CRC signature is used for encapsulation in the data frame of a communication protocol (such as SPI), a bit swap (MSB → LSB, LSB → MSB) or bit inversion of the final CRC signature, or both can be applied (CRC_OUTP register) before transmitting the CRC.

Use of the CRC module is summarized in the flow chart given in *Figure 2312*.

Figure 2312. CRC computation flow



77.7 Use cases

77.7.1 Programming example

The number of contexts depends on the application. The overall number of contexts for the CRC peripheral depends on the number of peripherals that concurrently require intervention by the CRC module. Two main use cases are considered:


- Calculation of the CRC of the configuration registers during the process safety time
- Calculation of the CRC on the incoming/outcoming frames for the communication protocols (not protected with CRC by definition of the protocol itself) used as a safety-relevant peripheral

The signature of the configuration registers is computed correctly only if these registers do not contain any status bit.

Assuming that the DMA engine has *n* channels (greater than or equal to the number of contexts) configurable for the following types of data transfer: mem2mem, periph2mem, mem2periph; then this sequence, as shown in *Figure 2313*, is applied to manage the transmission data flow:

1. DMA/CRC module configuration (context x, channel x) by CPU
2. Payload transfer from the MEM to the CRC module (CRC_INP register) after MSB → LSB change (input mirroring) to calculate the CRC signature (phase1) by DMA (mem2mem data transfer, channel x)
3. CRC signature copy from the CRC module (CRC_OUTP register) to the MEM (phase 2) by CPU
4. Data block (payload + CRC) transfer from the MEM to the PERIPH module (for example, SPI Tx FIFO) (phase 3) by DMA (mem2periph data transfer, channel x)

Figure 2313. DMA-CRC transmission sequence



77.7.2 Register programming

- INV or SWAP, or both (affecting the output only) can be applied to CRC-8, CRC-16 and CRC-32. Both can be applied together.
- SWAP_BITWISE (affecting the input only) can be applied for all polynomials if required by an application.
- SWAP_BYTEWISE (affecting the input only) can be applied for CRC-16 and CRC-32 polynomials only.
- SWAP_BITWISE has priority over SWAP_BYTEWISE when both are applied together.
- When generating CRC-32 for the Ethernet standard the user needs to set SWAP_BYTEWISE together with INV and SWAP.
- When generating CRC-16 the user needs to set SWAP_BITWISE bit.

78 Memory Error Management Unit (MEMU)

78.1 Introduction

The MEMU is responsible for collection and reporting of error events associated with ECC (Error Correction Code) logic used on:

- SRAM
- Peripheral RAM
- Flash memory.

When any of the following events occur the MEMU receives an error signal which causes an event to be recorded and corresponding error flags to be set and reported to FCCU (Fault Collection and Control Unit).

- Correctable Error: It comprises the following:
  - Single/Double bit error in the data part that is detected via ECC for flash memory. Reporting of single/double bit error as correctable error depends on CTRL.FLASH_ERR_SELECT configuration.
  - Single Bit error in the data part that is detected via MBIST on any RAM.
- Uncorrectable Error: It comprises the following:
  - Double/Multiple (more than two) bit error that is detected via ECC for Flash Memory. Reporting of double bit error as uncorrectable error depends on CTRL.FLASH_ERR_SELECTION configuration.
  - Multiple bit error that is detected via MBIST on any SRAM. Based on MBIST implementation, the MBIST might report several correctable errors in the same word instead of an uncorrectable one. It is the task of the software after MBIST to aggregate these reports and detect the uncorrectable error.
  - Addressing errors and unused data bit errors detected by ECC logic.

The MEMU system connections are chip-specific; see *Chapter 7: Device configuration* that describes how modules are configured and connected.

When multiple errors are indicated from various sources at the same instant, an Overflow can be indicated by the MEMU to the FCCU. Overflow can also be indicated if the reporting table entries are full and a new unique error is reported by the system.

MEMU processes the errors based on whether they are correctable or uncorrectable (from either ECC or MBIST logic), independent of the source generating these errors.

The MEMU has multiple instances of the basic reporting block; one each for:

- System RAM ECC and MBIST
- Peripheral SRAM ECC
- Flash memory ECC.

Each instance has two reporting tables–Correctable errors are reported in one table while the uncorrectable are reported in the other.

See *Section 78.4: Design overview* for the reporting block details.


78.2 Features

The MEMU has the following features:

- Supports up to 128 error sources per Reporting Block (System RAM ECC and MBIST, Peripheral SRAM ECC or flash memory ECC): The number of error sources are chip-specific; see *Chapter 7: Device configuration* that describes how modules are configured and connected.
- Support for error reporting from the following category of error sources (both for ECC and MBIST):
  - System RAM
  - Peripheral SRAM
  - Flash memory
- Unique reported errors are logged into the module's reporting table which is accessible to CPU via memory mapped CPU register programming interface.
- MEMU handles overflow during error assertion and reports status accordingly.
- Unique errors are stored in correctable and non correctable section of the reporting table and corresponding indication is generated to the FCCU.
- CPU can program the known errors into the reporting table to avoid their re-reporting by MEMU.
- CPU can clear the reporting table errors.
- The reporting table for uncorrectable errors supports only 1 entry.

78.3 Block diagram

Figure 2314. MEMU block diagram



78.4 Design overview

The MEMU block has three instantiations of the basic reporting block along with a common CPU interface for the user software to access the storage block.

The MEMU should be enabled on power-on reset. The user software can write known error addresses into the reporting table to prevent reporting of those errors addresses to FCCU should they later be accessed in operation. All writes into the reporting table by the CPU that assert the Valid Bit (of the respective reporting table entry) will be indicated as a new error detected and will be reported to the FCCU. This feature can also be used as self-checking option of the MEMU and the MEMU-FCCU connection.

The MEMU design does not limit any particular sequence or errors. See *Section 78.7.3: Handling overflows (Multiple error reporting)* for details on overflow behaviors.

The basic algorithm flow/architecture for error reporting in the MEMU is summarized below:

1. Synchronizer block

   For asynchronous inputs, a FIFO-based structure (per asynchronous channel) is implemented. All the error inputs (correctable error reported, uncorrectable error reported, error address and bad bits/syndrome) are concatenated and stored in the FIFO. While storing the entry in the FIFO, a duplicity check is performed with the previously stored entry (the entry which was stored in the last cycle). If both the entries are duplicate the new entry is deleted and the pointers are rolled back to the old value, otherwise the new entry is stored. Whenever there is an overflow (FULL condition) in the Asynchronous FIFO, it is denoted by setting the Error Buffer Overflow or the EBO flag to the FCCU and the corresponding bit in the Concurrent Overflow Register is set.

   For synchronous inputs, inputs are sampled whenever the corresponding clock synchronizing signal is asserted for a particular channel.

2. Error Processing block

   This block is used to process the incoming errors coming from the device.

   – Error Sequencer is used for sequencing the errors so that these are processed one per clock. In case of more than one errors detected by the sequencer logic, one is sent for the processing (error comparison block), the other is stored in the error buffer and the rest are marked as overflows in the Concurrent overflow register.

   – All the sequences of incoming errors are supported. However, in case of multiple errors being asserted in back to back clock cycles, MEMU will process the errors being forwarded by the sequencer logic and register the rest of the errors as Concurrent Overflows in the Concurrent Overflow Register.

   – While storing the error in the error buffer, uniqueness is determined by comparing the error address, correctable or uncorrectable error type and the bad bit/syndrome (depending on ECC or MBIST logic) of the incoming error with the one stored in buffer. If the error buffer is full, and the incoming error to be stored in the error buffer is not yet in the error table, Error Buffer Overflow (EBO) is registered and the corresponding bit in the Concurrent Overflow Register is set, else the incoming error is dropped.

   – While doing the error buffer uniqueness check, the type of error (Correctable Error: CE or Uncorrectable Error: UCE) is also compared, hence even if the Error Address and the Bad bit/syndrome fields (depending on whether the incoming error is generated from ECC or MBIST logic) of the incoming error matches with

the error buffer, if the type of errors (CE and UCE) differ they are treated as unique.

– Determine the type and uniqueness of errors in the error comparison block and store them in the correct reporting table (correctable or uncorrectable).
– Generate signals to assert the necessary flags. Be aware that it takes several MEMU clock cycles (<=5 unless the error gets temporarily stored in the error buffer due to a collision) for an error report to cause a signal to be sent to the FCCU.

3. Reporting table

This is a pre-defined table in the MEMU to store the details for the device. For the reporting table if the entry is unique it is stored in the reporting table. If the entry is not unique it is not stored and discarded.

The MEMU asserts proper flags when error is stored in the reporting table or an overflow is asserted. Flags are also asserted when the software writes the VLD bit to the reporting table.

The CPU can clear the flags signaling errors or overflows to the FCCU directly by writing 1 at the corresponding valid bit of the status register (*System RAM correctable error reporting table status register (SYS_RAM_CERR_STSn)* or *System RAM uncorrectable error reporting table status register (SYS_RAM_UNCERR_STS)*). The clearing of flags is totally independent from the status of VLD bits in the reporting table.

The reporting table sizes are chip-specific; see *Chapter 7: Device configuration* that describes how modules are configured and connected.

4. Register block

The CPU register programming interface provides the memory-mapped registers necessary for the CPU to access the reporting table and other control and status registers for the modules. Flags to FCCU will be asserted on write by CPU to the valid bit or by MEMU itself if a unique error is stored. However, in the situation when both MEMU and the CPU are accessing the same Register location, a wait cycle will be signaled to the CPU and the CPU command will be completed in the next clock cycle.

The software, in principle, is not supposed to write VLD to 1 if it is already 1.

The CPU register interface provides the decoding of the peripheral signals to allow access to the reporting table and other registers in module.

Figure 2315. MEMU error buffer uniqueness check flow chart





Figure 2316. MEMU reporting table uniqueness check flow chart



78.5 External signal description

MEMU has no external signals.

78.6 Memory map and register definition

78.6.1 Memory map

The memory map comprises 32-bit aligned registers that can be accessed via 8-bit,16-bit, or 32-bit accesses. Write access to reserved address locations will generate a transfer error. Read data from reserved locations will also generate a transfer error and the read data bus will return all 0's.

Note: The module does not check for correctness of the programmed values in registers. Software must ensure that the correct values are being written.

The Control, Error Flag and Debug registers are common for all MEMU error reporting blocks. The correctable error status, correctable error address, uncorrectable error status, uncorrectable error address and concurrent error overflow registers are replicated for each MEMU instance.

Note: The actual availability, number of registers and number of reported errors in the reporting table are chip-specific; see Chapter 7: Device configuration that describes how modules are configured and connected.

Table 2250. MEMU memory map

Offset or address	Register	Access	Reset value	Page
0x0000	Control register (CTRL)	R/W	0x0000_0000	Section 78.6.2.1
0x0004	Error Flag register (ERR_FLAG)	R/W	0x0000_0000	Section 78.6.2.2
0x000C	Debug register (DEBUG)	R/W	0x0000_0000	Section 78.6.2.3
0x0020 + *n**0x8 (*n* = 0 to 10 - 1)	System RAM correctable error reporting table status registers (SYS_RAM_CERR_STS*n*)	R/W	0x0000_0000	Section 78.6.2.4
0x0024 + *n**0x8 (*n* = 0 to 10 - 1)	System RAM correctable error reporting table address registers (SYS_RAM_CERR_ADDR*n*)	R/W	0x0000_0000	Section 78.6.2.5
0x0028 + (10 - 1)*0x8	System RAM uncorrectable error reporting table status register (SYS_RAM_UNCERR_STS)	R/W	0x0000_0000	Section 78.6.2.6
0x002C + (10 - 1)*0x8	System RAM uncorrectable error reporting table address register (SYS_RAM_UNCERR_ADDR)	R/W	0x0000_0000	Section 78.6.2.7
0x0030 + *n**0x4 + (10 - 1)*0x8 (*n* = 0 to 128÷32 - 1)(1)	System RAM concurrent overflow registers(2) (SYS_RAM_OFLW*n*)	w1c	0x0000_0000	Section 78.6.2.8
0x0620 + *n**0x8 (*n* = 0 to 5 - 1)	Peripheral RAM correctable error reporting table status registers (PERIPH_RAM_CERR_STS*n*)	R/W	0x0000_0000	Section 78.6.2.9
0x0624 + *n**0x8 (*n* = 0 to 5 - 1)	Peripheral RAM correctable error reporting table address registers (PERIPH_RAM_CERR_ADDR*n*)	R/W	0x0000_0000	Section 78.6.2.10
0x0628 + (5 - 1)*0x8	Peripheral RAM uncorrectable error reporting table status register (PERIPH_RAM_UNCERR_STS)	R/W	0x0000_0000	Section 78.6.2.11
0x062C + (5 - 1)*0x8	Peripheral RAM uncorrectable error reporting table address register (PERIPH_RAM_UNCERR_ADDR)	R/W	0x0000_0000	Section 78.6.2.12
0x0630 + *n**0x4 + (5 - 1)*0x8 (*n* = 0 to 38÷32 - 1)(1)	Peripheral RAM concurrent overflow registers(1) (PERIPH_RAM_OFLW*n*)	w1c	0x0000_0000	Section 78.6.2.13

Table 2250. MEMU memory map (continued)

Offset or address	Register	Access	Reset value	Page
0x0C20 + *n**0x8 (*n* = 0 to 100 - 1)	Flash memory correctable error reporting table status registers (FLASH_CERR_STS*n*)	R/W	0x0000_0000	*Section 78.6.2.14*
0x0C24 + *n**0x8 (*n* = 0 to 100 - 1)	Flash memory correctable error reporting table address registers (FLASH_CERR_ADDR*n*)	R/W	0x0000_0000	*Section 78.6.2.15*
0x0C28 + (100 - 1)*8	Flash memory uncorrectable error reporting table status register (FLASH_UNCERR_STS)	R/W	0x0000_0000	*Section 78.6.2.16*
0x0C2C + (100 - 1)*8	Flash memory uncorrectable error reporting table address register (FLASH_UNCERR_ADDR)	R/W	0x0000_0000	*Section 78.6.2.17*
0x0C30 + *n**0x4 + (100 - 1)*0x8 (*n* = 0 to 4÷32 - 1)(1)	Flash memory concurrent overflow registers(1)(FLASH_OFLW*n*)	w1c	0x0000_0000	*Section 78.6.2.18*

1. In this calculation, round any fractional result of the division to the next highest integer. For example, if the division is 94 ÷ 32 = 2.9375 or 66 ÷ 32 = 2.0625, round the result to 3.
2. The corresponding error sources for the Concurrent Overflow Register (OFLW) are chip-specific; see the Device Configuration chapter that describes how modules are configured and connected.

78.6.2 Register descriptions

78.6.2.1 Control register (CTRL)

Offset: 0x0000 Access: R/W

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R		0	0	0	0	0	0	0	0	0	0	0	0	0	FLASH_ERR_SELECT	
W	SWR															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2317. Control register (CTRL)

Table 2251. CTRL field descriptions

Field	Description
16 SWR	Software Reset bit. Setting this will clear status flags and overflow register. However, the reporting table registers are not cleared. This bit will auto clear on next clock cycle. 0 No reset. 1 Reset asserted.
30:31 FLASH_ERR_SELECT	FLASH_ERR_SELECT[1:0] 00 Store 20xDEC (Default). Flash Double-bit error corrections only are stored as correctable errors. 01 Store 20xDEC or SEC. Flash Single-bit or Double-bit error corrections, both are stored as correctable errors. 10 Store 20xSEC. Flash Single-bit error corrections only are stored as correctable errors 11 Reserved

78.6.2.2 Error Flag register (ERR_FLAG)

Bits in the ERR_FLAG register indicate:

- A new entry in an error reporting table has been made (indicated by PR_CE, PR_UCE, F_CE, F_UCE, SR_CE, and SR_UCE)
- An overflow condition has been encountered when attempting to make a new entry in an error reporting table (indicated by SR_UCO, SR_CEO, F_UCO,F_CEO, PR_UCO, and PR_CEO)
- An overflow condition has been encountered in the internal error processing buffer of a MEMU reporting block.

Individual flags can be cleared by writing a ‘1’. This also resets the corresponding error indication to FCCU. Flags will not automatically reset if entries are removed from the reporting table. They have to be explicitly cleared by SW.

Offset: 0x0004 Access: R/W

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	PR_CE	PR_UCE	PR_CEO	PR_UCO	PR_EBO
W												w1c	w1c	w1c	w1c	w1c
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	F_CE	F_UCE	F_CEO	F_UCO	F_EBO	0	0	0	SR_CE	SR_UCE	SR_CEO	SR_UCO	SR_EBO
W				w1c	w1c	w1c	w1c	w1c				w1c	w1c	w1c	w1c	w1c
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2318. Error flag register (ERR_FLAG)

Bits SR_UCO, SR_CEO, F_UCO, F_CEO, PR_UCO, and PR_CEO are asserted when an overflow in the uncorrectable error reporting table is detected.

Table 2252. ERR_FLAG field descriptions

Field	Description
11 PR_CE	Peripheral RAM ECC Correctable Error detect flag. Indicates that a new and unique Peripheral RAM ECC correctable error is detected. Asserted when a new entry is inserted into the correctable error reporting table (either by CPU or module). 0 No new and unique error detected. 1 New entry in correctable error reporting table is made.
12 PR_UCE	Peripheral RAM ECC Uncorrectable Error Detect flag. Asserted when a new Peripheral RAM ECC uncorrectable error was detected or a new entry is inserted into the uncorrectable error reporting table is done (either by CPU or module). 0 No new and unique error detected. 1 New entry in uncorrectable error reporting table is made.
13 PR_CEO	Peripheral RAM ECC Correctable error Overflow flag. Asserted when the Peripheral RAM ECC correctable error reporting table is full and a new entry is attempted to be made to this table. 0 No Overflow. 1 Overflow in the correctable error reporting table detected.
14 PR_UCO	Peripheral RAM ECC Uncorrectable error Overflow flag. Asserted when the Peripheral RAM ECC uncorrectable error reporting table is full and a new entry is made to this table. 0 No Overflow. 1 Overflow in the uncorrectable error reporting table detected.
15 PR_EBO	Peripheral RAM ECC Error buffer Overflow flag. Asserted when the internal error processing buffer of Peripheral RAM ECC MEMU reporting block has overflowed. This can happen when too many errors are reported in a short interval of time for processing by MEMU. The channel(s) from which error reports were dropped due to the overflow are indicated in the XXXXX_OFLW registers. This field will also be set to ‘1’ if the input ASYNC FIFOs overflow. 0 No Overflow. 1 Overflow in the internal error processing buffer detected.
19 F_CE	Flash ECC Correctable Error Detect flag. Indicates that a new and unique Flash ECC correctable error was detected. Asserted when a new entry to the correctable error reporting table is done (either by CPU or module). 0 No new and unique error detected. 1 New entry in correctable error reporting table is made.
20 F_UCE	Flash ECC Uncorrectable Error Detect flag. Asserted when: – a new Flash ECC uncorrectable error was detected. – a new entry to the uncorrectable error reporting table is done (either by CPU or module) 0 No new and unique error detected. 1 New entry in uncorrectable error reporting table is made.

Table 2252. ERR_FLAG field descriptions (continued)

Field	Description
21 F_CEO	Flash ECC Correctable Error Overflow flag. Asserted when the Flash ECC correctable error reporting table is full and a new entry is made to this table. 0 No Overflow. 1 Overflow in the correctable error reporting table detected.
22 F_UCO	Flash ECC Uncorrectable Error Overflow flag. Asserted when the Flash ECC uncorrectable error reporting table is full and a new entry is made to this table. 0 No Overflow. 1 Overflow in the uncorrectable error reporting table detected.
23 F_EBO	Flash ECC Error buffer Overflow. Flag Asserted when the internal error processing buffer of Flash ECC MEMU reporting block has overflowed. This can happen when too many errors are reported in a short interval of time for MEMU to process them all. The channel(s) from which error reports were dropped due to the overflow are indicated in the XXXXX_OFLW registers. This field will also be set to ‘1’ if the input ASYNC FIFOs overflow. 0 No Overflow. 1 Overflow in the internal error processing buffer detected.
27 SR_CE	System RAM ECC and MBIST Correctable Error detect flag. Indicates that a new and unique System RAM ECC and MBIST correctable error is detected. Asserted when a new entry to the correctable error reporting table is done (either by CPU or module). 0 No new and unique error detected. 1 New entry in correctable error reporting table is made.
28 SR_UCE	System RAM ECC and MBIST Uncorrectable Error Detect flag. Asserted when: – A new System RAM ECC and MBIST uncorrectable error is detected – A new entry to the uncorrectable error reporting table is done (either by CPU or module) 0 No new and unique error detected. 1 New entry in uncorrectable error reporting table is made.
29 SR_CEO	System RAM ECC and MBIST Correctable error Overflow flag. Asserted when the System RAM ECC and MBIST correctable error reporting table is full and a new entry is made to this table. 0 No Overflow. 1 Overflow in the correctable error reporting table detected.

Table 2252. ERR_FLAG field descriptions (continued)

Field	Description
30 SR_UCO	System RAM ECC and MBIST Uncorrectable error Overflow flag. Asserted when the System RAM ECC and MBIST uncorrectable error reporting table is full and a new entry is made to this table. 0 No Overflow. 1 Overflow in the uncorrectable error reporting table detected.
31 SR_EBO	System RAM ECC and MBIST Error buffer Overflow. Flag asserted when the internal error processing buffer of System RAM ECC and MBIST MEMU reporting block has overflowed. This can happen when too many errors are reported in a short interval of time for processing by MEMU. The channel(s) from which error reports were dropped due to the overflow are indicated in the XXXXX_OFLW registers. This field will also be set to '1' if the input ASYNC FIFOs overflow. 0 No Overflow. 1 Overflow in the internal error processing buffer detected.

78.6.2.3 Debug register (DEBUG)

This register is used to check the connections between MEMU & FCCU.

The error output of the MEMU towards FCCU shall stay set if forced until reset by SW via the MEMU in the normal way.

Offset 0x000C Access: R/W

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	FR_PR_CE	FR_PR_UCE	FR_PR_CEO	FR_PR_UCO	FR_PR_EBO
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	FR_F_CE	FR_F_UCE	FR_F_CEO	FR_F_UCO	FR_F_EBO	0	0	0	FR_SR_CE	FR_SR_UCE	FR_SR_CEO	FR_SR_UCO	FR_SR_EBO
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2319. Debug register (DEBUG)

Table 2253. DEBUG field descriptions

Field	Description
11 FR_PR_CE	Force Peripheral RAM Correctable Error detect flag. 0 Forcing is disabled. 1 Forces PR_CE flag going towards FCCU to 1.
12 FR_PR_UCE	Force Peripheral RAM Uncorrectable Error detect flag. 0 Forcing is disabled. 1 Forces PR_UCE flag going towards FCCU to 1.
13 FR_PR_CEO	Force Peripheral RAM Correctable Error overflow flag 0 Forcing is disabled. 1 Forces PR_CEO flag going towards FCCU to 1.
14 FR_PR_UCO	Forces Peripheral RAM Uncorrectable Error overflow flag. 0 Forcing is disabled. 1 Forces PR_UCO flag going towards FCCU to 1.
15 FR_PR_EBO	Forces Peripheral RAM Error Buffer Overflow Flag. 0 Forcing is disabled. 1 Forces PR_EBO flag going towards FCCU to 1.
19 FR_F_CE	Forces Flash Correctable Error detect flag 0 Forcing is disabled. 1 Forces F_CE flag going towards FCCU to 1.
20 FR_F_UCE	Forces Flash Uncorrectable Error detect flag 0 Forcing is disabled. 1 Forces F_UCE flag going towards FCCU to 1.
21 FR_F_CEO	Forces Flash Correctable Error overflow flag 0 Forcing is disabled. 1 Forces F_CEO flag going towards FCCU to 1.
22 FR_F_UCO	Forces Flash Uncorrectable Error overflow flag 0 Forcing is disabled. 1 Forces F_UCO flag going towards FCCU to 1.
23 FR_F_EBO	Forces Flash Error buffer Overflow flag 0 Forcing is disabled. 1 Forces F_EBO flag going towards FCCU to 1.
27 FR_SR_CE	Forces System RAM Correctable Error detect flag 0 Forcing is disabled. 1 Forces SR_CE flag going towards FCCU to 1.
28 FR_SR_UCE	Forces System RAM Uncorrectable Error detect flag 0 Forcing is disabled. 1 Forces SR_UCE flag going towards FCCU to 1.
29 FR_SR_CEO	Forces System RAM Correctable Error overflow flag 0 Forcing is disabled. 1 Forces SR_CEO flag going towards FCCU to 1.

Table 2253. DEBUG field descriptions (continued)

Field	Description
30 FR_SR_UCO	Forces System RAM Uncorrectable Error overflow flag 0 Forcing is disabled. 1 Forces SR_UCO flag going towards FCCU to 1.
31 FR_SR_EBO	Forces System RAM Error buffer Overflow Flag 0 Forcing is disabled. 1 Forces SR_EBO flag going towards FCCU to 1.

78.6.2.4 System RAM correctable error reporting table status register (SYS_RAM_CERR_STS*n*)

Note: The reporting table is not cleared on software reset.

Offset: 0x0020 + *n**0x8 (*n* = 0 to (10 - 1)) Access: R/W

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	VLD	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0(1)	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	BAD_BIT							
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

1. Write 1 to this bit may lead to non-zero invalid data in the fields 7:15

Figure 2320. System RAM correctable error reporting table status register (SYS_RAM_CERR_STS*n*)

Table 2254. SYS_RAM_CERR_STS*n* field descriptions

Field	Description
0 VLD	Valid bit This indicates that the entry in reporting table is valid. Assertion of this bit causes the correctable error detect flag to be asserted. 0 Entry in table is invalid. 1 Entry in table is valid.
24:31 BAD_BIT	Bad bit field Indicates the bit position in RAM where the error is detected. This is also known as the syndrome. For non-BIST type of errors, this field is not used and reads as 0xFF. Any value other than 0xFF - Position of the bit in RAM where error is found. 0xFF - Invalid Bad Bit. This field should not be used when processing errors.

78.6.2.5 System RAM correctable error reporting table address register (SYS_RAM_CERR_ADDR*n*)

Offset: 0x0024 + *n**0x8 (*n* = 0 to (10 - 1)) Access: R/W

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	ERR_ADD															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	ERR_ADD															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2321. System RAM correctable error reporting table address register (SYS_RAM_CERR_ADDR*n*)

Table 2255. SYS_RAM_CERR_ADDR*n* field descriptions

Field	Description
0:31 ERR_ADD	Error address field Indicates the address on which the error was detected.

78.6.2.6 System RAM uncorrectable error reporting table status register (SYS_RAM_UNCERR_STS)

Note: The reporting table is not cleared on software reset.

Offset: 0x0028 + (10 - 1)*0x8 Access: R/W

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	VLD	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2322. System RAM uncorrectable error reporting table status register (SYS_RAM_UNCERR_STS)

Table 2256. SYS_RAM_UNCERR_STS field descriptions

Field	Description
0 VLD	Valid bit This indicates that the entry in reporting table is valid. Assertion of this bit causes the uncorrectable error detect flag to be asserted. 0 Entry in table is invalid. 1 Entry in table is valid.

78.6.2.7 System RAM uncorrectable error reporting table address register (SYS_RAM_UNCERR_ADDR)

Note: The reporting table is not cleared on software reset.

Offset: 0x002C + (10 - 1)*0x8 Access: R/W

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	ERR_ADD															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	ERR_ADD															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2323. System RAM uncorrectable error reporting table address register (SYS_RAM_UNCERR_ADDR)

Table 2257. SYS_RAM_UNCERR_ADDR field descriptions

Field	Description
0:31 ERR_ADD	Error address field Indicates the address on which the error was detected.

78.6.2.8 System RAM concurrent overflow registers (SYS_RAM_OFLW*n*)

Note: The reporting table is not cleared on software reset.

Offset: 0x0030 + *n**0x4 + (10 - 1)*0x8 (*n* = 0 to (128÷32 - 1))[1] Access: R/W

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	OFLW															
W	w1c															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	OFLW															
W	w1c															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

1. In this calculation, round any fractional result of the division to the next highest integer. For example, if the division is 94 ÷ 32 = 2.9375 or 66 ÷ 32 = 2.0625, round the result to 3.

Figure 2324. System RAM concurrent overflow registers (SYS_RAM_OFLW*n*)

Table 2258. SYS_RAM_OFLW*n* field descriptions

Field	Description
0:31 OFLW	Overflow Bit Each bit corresponds to an error source and is asserted when any of the conditions mentioned in *Section 78.7.3: Handling overflows (Multiple error reporting)* occurs.

78.6.2.9 Peripheral RAM correctable error reporting table status register (PERIPH_RAM_CERR_STSn)

Note: The reporting table is not cleared on software reset.

Offset: 0x0620 + *n**0x8 (*n* = 0 to(5 - 1)) Access: R/W

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	VLD	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0[1]	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	BAD_BIT							
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

1. Write 1 to this bit may lead to non-zero invalid data in the fields 7:15

Figure 2325. Peripheral RAM correctable error reporting table status register (PERIPH_RAM_CERR_STS*n*)

Table 2259. PERIPH_RAM_CERR_STS*n* field descriptions

Field	Description
0 VLD	Valid bit This indicates that the entry in reporting table is valid. Assertion of this bit causes the correctable error detect flag to be asserted. 0 Entry in table is invalid. 1 Entry in table is valid.
24:31 BAD_BIT	Bad bit field Indicates the bit position in RAM where the error is detected. This is also known as the syndrome. For non-BIST type of errors, this field is not used and reads as 0xFF. Any value other than 0xFF - Position of the bit in RAM where error is found. 0xFF - Invalid Bad Bit. This field should not be used when processing errors.

78.6.2.10 Peripheral RAM correctable error reporting table address register (PERIPH_RAM_CERR_ADDR*n*)

Offset: 0x0624 + *n**0x8 (*n* = 0 to (5 - 1)) Access: R/W

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	ERR_ADD															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	ERR_ADD															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2326. Peripheral RAM correctable error reporting table address register (PERIPH_RAM_CERR_ADDR*n*)

Table 2260. PERIPH_RAM_CERR_ADDR*n* field descriptions

Field	Description
0:31 ERR_ADD	Error address field Indicates the address on which the error was detected.

78.6.2.11 Peripheral RAM uncorrectable error reporting table status register (PERIPH_RAM_UNCERR_STS)

Note: The reporting table is not cleared on software reset.

Offset: 0x0628 + (5 - 1)*0x8 Access: R/W

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	VLD	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2327. Peripheral RAM uncorrectable error reporting table status register (PERIPH_RAM_UNCERR_STS)

Table 2261. PERIPH_RAM_UNCERR_STS field descriptions

Field	Description
0 VLD	Valid bit This indicates that the entry in reporting table is valid. Assertion of this bit causes the uncorrectable error detect flag to be asserted. 0 Entry in table is invalid. 1 Entry in table is valid.

78.6.2.12 Peripheral RAM uncorrectable error reporting table address register (PERIPH_RAM_UNCERR_ADDR)

Note: The reporting table is not cleared on software reset.

Offset: 0x062C + (5 - 1)*0x8 Access: R/W

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	ERR_ADD															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	ERR_ADD															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2328. Peripheral RAM uncorrectable error reporting table address register (PERIPH_RAM_UNCERR_ADDR)

Table 2262. PERIPH_RAM_UNCERR_ADDR field descriptions

Field	Description
0:31 ERR_ADD	Error address field Indicates the address on which the error was detected.

78.6.2.13 Peripheral RAM concurrent overflow registers (PERIPH_RAM_OFLW*n*)

Note: The reporting table is not cleared on software reset.

Offset: 0x0630 + *n**0x4 + (5 - 1)*0x8 (*n* = 0 to (38÷32 - 1))(1) Access: R/W

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	OFLW															
W	w1c															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	OFLW															
W	w1c															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

1. In this calculation, round any fractional result of the division to the next highest integer. For example, if the division is 94 ÷ 32 = 2.9375 or 66 ÷ 32 = 2.0625, round the result to 3.

Figure 2329. Peripheral RAM concurrent overflow registers (PERIPH_RAM_OFLW*n*)

Table 2263. PERIPH_RAM_OFLW*n* field descriptions

Field	Description
0:31 OFLW	Overflow Bit Each bit corresponds to an error source and is asserted when any of the conditions mentioned in *Section 78.7.3: Handling overflows (Multiple error reporting)* occurs.

78.6.2.14 Flash memory correctable error reporting table status register (FLASH_CERR_STS*n*)

Note: The reporting table is not cleared on software reset.

MEMU captures flash ecc error address on 128bit boundary.

Offset: 0x0C20 + *n**0x8 (*n* = 0 to (100 - 1)) Access: R/W

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	VLD	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0(1)	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	BAD_BIT															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

1. Write 1 to this bit may lead to non-zero invalid data in the fields 7:15

Figure 2330. Flash memory correctable error reporting table status register (FLASH_CERR_STS*n*)

Table 2264. FLASH_CERR_STS*n* register field descriptions

Field	Description
0 VLD	Valid bit This indicates that the entry in reporting table is valid. Assertion of this bit causes the correctable error detect flag to be asserted. 0 Entry in table is invalid. 1 Entry in table is valid.
16:31 BAD_BIT	Bad bit field Indicates the bit position in FLASH where the error is detected. This is also known as the syndrome. For non-BIST type of errors, this field is not used and reads as 0xFFFF. Any value other than 0xFFFF - Position of the bit in FLASH where error is found. 0xFFFFInvalid Bad Bit. This field should not be used when processing errors.

78.6.2.15 Flash memory correctable error reporting table address register (FLASH_CERR_ADDR*n*)

Offset: 0x0C24 + *n**0x8 (*n* = 0 to (100 - 1)) Access: R/W

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	ERR_ADD															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	ERR_ADD															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2331. Flash memory correctable error reporting table address register (FLASH_CERR_ADDR*n*)

Table 2265. FLASH_CERR_ADDR*n* register field descriptions

Field	Description
0:31 ERR_ADD	Error address field Indicates the address on which the error was detected.

78.6.2.16 Flash memory uncorrectable error reporting table status register (FLASH_UNCERR_STS)

Note: The reporting table is not cleared on software reset.

Offset: 0x0C28 + (100 - 1)*0x8 Access: R/W

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	VLD	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2332. Flash memory uncorrectable error reporting table status register (FLASH_UNCERR_STS)

Table 2266. UNCERR_STS field descriptions

Field	Description
0 VLD	Valid bit This indicates that the entry in reporting table is valid. Assertion of this bit causes the uncorrectable error detect flag to be asserted. 0 Entry in table is invalid. 1 Entry in table is valid.

78.6.2.17 Flash memory uncorrectable error reporting table address register (FLASH_UNCERR_ADDR)

Note: The reporting table is not cleared on software reset.

Offset: 0x0C2C + (100 - 1)*8 Access: R/W

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	ERR_ADD															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	ERR_ADD															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2333. Flash memory uncorrectable error reporting table address register (FLASH_UNCERR_ADDR)

Table 2267. FLASH_UNCERR_ADDR field descriptions

Field	Description
0:31 ERR_ADD	Error address field Indicates the address on which the error was detected.

78.6.2.18 Flash memory concurrent overflow registers (FLASH_OFLWn)

Note: The reporting table is not cleared on software reset.

Offset: 0x0C30 + *n**0x4 + (100 - 1)*0x8 (*n* = 0 to (4÷32 - 1))[1] Access: R/W

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	OFLW															
W	w1c															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	OFLW															
W	w1c															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

1. In this calculation, round any fractional result of the division to the next highest integer. For example, if the division is 94 ÷ 32 = 2.9375 or 66 ÷ 32 = 2.0625, round the result to 3.

Figure 2334. Flash memory concurrent overflow registers (FLASH_OFLWn)

Table 2268. FLASH_OFLWn field descriptions

Field	Description
0:31 OFLW	Overflow Bit Each bit corresponds to an error source and is asserted when any of the conditions mentioned in *Section 78.7.3: Handling overflows (Multiple error reporting)* occurs.

78.7 Functional description

In this section, the term “bad bit” and “syndrome” are equivalent, and are used to indicate the position of the bit in error.

78.7.1 Initializing MEMU

MEMU is always enabled and can be configured by user software for known errors which the system/application has collected over a period of time. The MEMU logic will not update the reporting table corresponding to the programmed values which have the VLD bit SET.

The user software can write into the reporting table and must make VLD bit = ‘1’ for the programmed entry to be valid. Any write by the CPU that asserts the VLD bit will cause a corresponding flag to FCCU.

The software can program the table with known error addresses by setting the valid bit and storing the corresponding error address. The sequence of programming to prevent a collision of reporting table entries written by the HW and the SW is as follows:


1. Check that the VLD bit is not set,
2. Write an invalid address/bad bit information,
3. Set VLD bit,
4. Check that the address still has an invalid value,
5. Write address/bad bit information to desired address.

If the FCCU is programmed to cause an IRQ on new MEMU table entries, steps 3 to 5 should be executed with interrupts disabled to prevent any error handling SW to read the invalid address written in step 2). Note that in the case the software is in between the 3rd and the 5th step, and the MEMU writes an error with the same address that Software wants to program, both the errors will be stored in the reporting table (duplicate entries).

78.7.2 Reading the reporting table

The software at any time can read the reporting table via the software programming interface. It should read the entries with the valid bit set and take necessary action. To invalidate any entry, the valid bit must be cleared. Reading an entry which does not have the VLD bit set will return invalid data.

Figure 2335. Generic representation of the reporting table of one MEMU reporting block



78.7.3 Handling overflows (Multiple error reporting)

When a bit in the overflow registers (either error buffer or reporting table though the overflow registers are same) is asserted it can indicate the occurrence of one of the following conditions:

1. Error buffer overflow–More than two memories reporting an error at the same instant or the input ASYNC FIFOs reach the FULL level (overflow)
   - More than 2 errors detected at the same time. This would lead to overflow in the error buffer. MEMU can process only one error at a time while storing the other in the error buffer. So this would be indicated as an overflow. The uniqueness check in the input buffer does not “guarantee” that an ECC-supervised memory with only one error will not be marked as overflow source. If that one error occurs together with two (or more) additional errors at the same cycle it can get flagged as an overflow.
2. Correctable/Uncorrectable Error Overflow–Overflow in correctable and uncorrectable reporting table occurs only when a unique entry is to be stored but the tables are already full (all entries have valid bit set).
   - An ECC error which matches the address of an MBIST error is dropped (same as if it matched the address of an ECC error). In case, where a MBIST error comes with ECC error already in the table, both the address and bad bits are compared to determine uniqueness.
3. The Overflows will be stored in the bit-wise order which means that if the error bit 31 reports an error, the bit 31 of the overflow register will be set to ‘1’.

79 Indirect Memory Access (IMA)

79.1 Introduction

Indirect Memory Access (IMA) refers to the activity of accessing any chip memory for the purpose of reading or modifying data, or both, including ECC check bits. This capability is useful for test activities, for example, verifying ECC functionality.

The SPC58xHx MCU provides two mechanisms for IMA:

- The built-in CPU End2End ECC test capability provides a path for accessing data and ECC check bits from some SRAM arrays.
- An IMA controller module provides registers for selecting, reading, and writing memory data.

Note: Not all SRAM data and ECC bits are accessible. Refer to the Device Configuration chapter for details.

79.2 Accessing memory via CPU End2End ECC test

The processor cores can access all bits (including ECC check bits) in SRAM arrays that support E2E ECC with the exceptions of addresses that are blocked by MPU configuration.

Note: All memory accesses by the processor cores are filtered through the MPU. There are no backdoors to blocked memory addresses.

SRAM is selected by absolute memory address with check bit data in a special register. The register used depends on which memory is being accessed: I-cache/D-cache, or other memory.

Since all CPU memory accesses are arbitrated by the crossbar (XBAR), there is no need to halt normal memory access in software.

Memory is accessed via processor core registers. The register(s) used depends on the memory being accessed. This is described in the following sections.

79.2.1 Accessing I-cache and D-cache memory via processor core

For I-cache and D-cache memory, the SRAM location is selected by cache way, set and word with data and check bits in registers provided specifically for reading and writing cache tag bits and ECC check bits. There are two Device Control Registers (DCRs) provided for cache access:

- Cache Debug Access Control register (CDACNTL)
- Cache Debug Access Data register (CDADATA)

These registers are summarized in the following sections.

79.2.1.1 Cache Debug Access Control register (CDACNTL)

The Cache Debug Access Control register (CDACNTL) is a 32-bit privileged register (available only in supervisor and debug modes) that provides access to I-cache and D-cache memory.




Figure 2336. Cache Debug Access Control register (CDACNTL)

The CDACNTL bits are described in *Table 2269*.

Table 2269. CDACNTL field descriptions

Bits	Name	Description
0	T/D	Tag / Data: 0 Data array selected 1 Tag array selected
1:2	—	Reserved - read as zeros.
3	CWAY	Cache Way: Specifies the cache way to be selected.
4:5	—	Reserved - read as zeros.
6:12	CSET	Cache Set: Specifies the cache set to be selected. Only valid set numbers for the selected cache are supported, otherwise results are undefined.
13:15	WORD	Word (Used for data array access only, I or D-cache) Specifies one of eight words of selected set.
16:23	PARITY CHECK BITS	Parity check bits (I or D-cache): D-cache Data array, I-cache Data Array: parity check bits for data. Tag Array: parity check bits for tag.
24:27	—	Reserved - read as zeros.
28	CACHE	Cache Select: Specifies the cache to be selected. 0 Selects the data cache for the operation. 1 Selects the instruction cache for the operation.
29	R/W	Read / Write: 0 Selects write operation. Write the data in the CDADATA register to the location specified by this CDACNTL register. 1 Selects read operation. Read the cache memory location specified by this CDACNTL register and store the resulting data in the CDADATA register and store the parity bits in this CDACNTL register.
30:31	GO	GO command bits: 00 Inactive or complete (no action taken) hardware sets GO=00 when an operation is complete 01 Read or write cache memory location specified by this CDACNTL register. 1x Reserved

79.2.1.2 Cache Debug Access Data register (CDADATA)

The Cache Debug Access Data register (CDADATA) is a 32-bit privileged register (available only in supervisor and debug modes) that provides access to I-cache and D-cache memory.

0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
TAG or DATA																															
DCR - 350; Read/Write; Reset - Undefined/Unaffected																															

Figure 2337. Cache Debug Access Data register (CDADATA)

The CDADATA bits are described in *Table 2270*.

Table 2270. CDADATA field descriptions

Bits	Name	Description
0:31	TAG	TAG Array Access Data - when accessing the tag array of the I-cache: 0–19 Tag compare bits 20–22 Reserved 23 Valid bit 24 R bit 25 SO bit 26–28 Reserved 29–31 Lockout bits. These three bits should have the same value, 1- Locked out, 0- not locked out. TAG Array Access Data - when accessing the tag array of the D-cache: 0–20 Tag compare bits 21–22 Reserved 23 Valid bit 24 R bit 25 SO bit 26 SW bit 27 UW bit 28 Reserved 29–31 Lockout bits. These three bits should have the same value, 1-Locked out, 0- not locked out.
	DATA	DATA Array Access Data (Bytes 0:3 of the selected word) - when accessing the data array of either cache: 0–7 byte 0 8–15 byte 1 16–23 byte 2 24–31 byte 3

79.2.2 Accessing non I-cache or D-cache memory via processor core

The e2eECC Error Control/Status register 0 (E2EECSR0) is provided specifically for reading and writing E2E ECC check bits. This register is described in the following section.

79.2.2.1 e2eECC Error Control/Status register 0 (E2EECSR0)

The e2eECC Error Control/Status register 0 (E2EECSR0) is a 32-bit privileged register (available only in supervisor and debug modes) that provides access to E2E ECC data. It is shown in the following figure.

0 1 2 3	4 5 6 7 8 9 10 11	12 13 14 15	16 17	18 19	20 21 22 23	24 25 26 27 28 29 30 31
0	RCHKBIT	0	WRC	INVC	0	WCHKBIT/CHKINVT
DCR - 511; Read/Write; Reset - 0x0; Privileged						

Figure 2338. e2eECC Error Control/Status register 0 (E2EECSR0)

The E2EECSR0 bits are described in *Table 2271*.

Table 2271. E2EECSR0 field descriptions

Bits	Name	Description
0:3	—	Reserved - read as zeros.
4:11	RCHKBIT	Read Checkbits: This field provides the raw checkbits received on the last CPU data access to the DMEM or to external memory via the data BIU. Software may use this information to determine the stored checkbits of external memories or the DMEM by performing CPU load operations and then accessing this field prior to the next load operation, assuming interrupts are masked.
12:15	—	Reserved - read as zeros.
16:17	WRC	Write Control: 00 No write checkbit substitution is performed by this control bit 01 Checkbit substitution is performed for the next CPU external write access (only) with the values in the WCHKBIT control field. Software must clear this field before re-writing to 01 in order to generate a subsequent checkbit substitution operation. 10 Checkbit substitution is performed for each CPU external write access while this field remains set to 10, by driving the values in the WCHKBIT control field. This field must be cleared by software to discontinue further checkbit substitution. 11 Reserved **Note:** Checkbit substitution has priority over Error injection
18:19	INVC	Invert Control: 00 No error injection is performed by this control bit 01 Error injection is performed for the next CPU external write access (only) by modifying p_hwchkbit[7:0] based on CHKINVT. Software must clear this field before re-writing to 01 in order to generate a subsequent error injection operation. 10 Error injection is performed for each CPU external write access while this field remains set to 10 by modifying p_hwchkbit[7:0] based on CHKINVT. This field must be cleared by software to discontinue further error generation. 11 Reserved **Note:** Checkbit substitution has priority over Error injection

Table 2271. E2EECSR0 field descriptions (continued)

Bits	Name	Description
20:23	—	Reserved - read as zeros.
24:31	WCHKBIT/CHKINVT	Write Checkbits / Checkbit Invert Mask: This field provides the checkbit substitution values when performing checkbit substitution via the WRC control field, and controls which checkbits are inverted when performing error injection via the INVC control field. For Checkbit inversion operations via error injection: 0 Checkbit is driven normally 1 Checkbit is inverted before being driven out when error injection occurs.

79.3 Accessing memory via the IMA module

The Indirect Memory Access (IMA) module provides an alternative way to access on-chip memory without going through standard peripheral or system RAM interfaces to check the data or change the data.

This alternative path can be used for diagnostic purposes. For example, for SRAM arrays that do not support E2E ECC, the IMA block provides a way to write corrupted ECC values so that the ECC error decoding logic can be checked.

Note the following restrictions on memory access via IMA:

- When a bus master performs an IMA access, no other bus master shall perform an access to the same memory.
- Before any IMA access, the user shall disable the FCCU fault related to the IMA. If not, the FCCU triggers a fault.
- The IMA must be unlocked for reads.

The order of precedence for access to a memory is shown below. Once the IMA has been granted access, no other accesses are allowed until the IMA select line to the selected memory is negated by the IMA.

Note: Once the IMA has selected a RAM, it expects no other accesses from any other master until deselected by the IMA.

The IMA module signals the FCCU when it is reading or writing to a memory address. This enables the FCCU to assess whether the access is intentional or spurious. For an intentional access the respective FCCU error input needs to be disabled, otherwise it should be enabled.

79.3.1 Features


The IMA module includes the following features:

- Able to read all bits in all RAM arrays connected to the IMA, once the IMA is unlocked for reads.
- Enables reading and manipulation of ECC check bits.
- During an IMA SRAM access, other accesses are affected as follows:
  - Reads return random data
  - Writes have no effect
- Any IMA access to memory are indicated in the Fault Collection and Control Unit (FCCU).
- IMA accesses to memory do not bypass any SRAM repair which may have occurred during production test of the device.
- IMA accesses to memory use a physical address, not a logical address, and thus memory addresses used by the IMA are not memory mapped.

79.3.2 Block diagram

The following figure shows the structure and function of the IMA module. The Register Control Block contains the memory-mapped registers accessible by software. The Safety Block prevents spurious activation of the IMA module. It ensures the IMA does not access RAM unless the system needs it too.

Figure 2339. IMA block diagram



79.3.3 IMA Module Memory Map and Registers

This section provides details of the IMA memory map. It also provides detailed descriptions for each of the registers in that map.

The Indirect Memory Access unit's memory map allows for the CPU to access RAM's on the chip to write test data so that single-bit ECCs and multi-bit ECC logic can be tested.

Table 2272. IMA memory map

Offset Address	Register	Section
0x0000	IMA Control register (IMA_CTRL)	*Section 79.3.3.1*
0x0004	IMA Enable Access register (IMA_ENABLE)	*Section 79.3.3.2*
0x0008	IMA Status register (IMA_STATUS)	*Section 79.3.3.3*
0x000C	IMA RAM SELECT register (IMA_SLCT)	*Section 79.3.3.4*
0x0010	IMA Write Unlock register (IMA_WRITE_UNLOCK)	*Section 79.3.3.5*
0x0014	IMA Read Unlock register (IMA_READ_UNLOCK)	*Section 79.3.3.6*
0x0018–0x002B	Reserved	
0x002C	IMA RAM Write Data register 4 (IMA_WRITE_DATA_4)	*Section 79.3.3.7*
0x0030	IMA RAM Write Data register 3 (IMA_WRITE_DATA_3)	*Section 79.3.3.7*
0x0034	IMA RAM Write Data register 2 (IMA_WRITE_DATA_2)	*Section 79.3.3.7*
0x0038	IMA RAM Write Data register 1 (IMA_WRITE_DATA_1)	*Section 79.3.3.7*
0x003C	IMA RAM Write Data register 0 (IMA_WRITE_DATA_0)	*Section 79.3.3.7*
0x0040–0x004B	Reserved	
0x004C	IMA RAM Read Data register 4 (IMA_READ_DATA_4)	*Section 79.3.3.8*
0x0050	IMA RAM Read Data register 3 (IMA_READ_DATA_3)	*Section 79.3.3.8*
0x0054	IMA RAM Read Data register 2 (IMA_READ_DATA_2)	*Section 79.3.3.8*
0x0058	IMA RAM Read Data register 1 (IMA_READ_DATA_1)	*Section 79.3.3.8*
0x005C	IMA RAM Read Data register 0 (IMA_READ_DATA_0)	*Section 79.3.3.8*

79.3.3.1 IMA Control register (IMA_CTRL)

The IMA CTRL register controls read/write accesses. Since the IMA may interfere with proper read/write access of RAMs, a locking scheme is implemented to prevent accidental activation of the IMA. Using this scheme, the IMA read/write accesses can be locked when desired.

Offset: 0x00 Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	READ
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2340. IMA Control register (IMA_CTRL)

Table 2273. IMA_CTRL field descriptions

Field	Description
31 READ	IMA Read This bit controls whether the IMA will perform a read or write 0 The IMA access will be a write. 1 The IMA access will be a read.

79.3.3.2 IMA Enable Access register (IMA_ENABLE)

The Enable Access Register is a single-bit register that starts an IMA access. The bit automatically clears itself after two clocks thus providing an enable pulse.

Note: Back to back writes to the enable bit is not valid. It will still generate a two-clock enable pulse and will be considered as a single access initiation.

Offset: 0x04 Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																EN
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2341. IMA Enable Access register (IMA_ENABLE)

Table 2274. IMA_ENABLE field descriptions

Field	Description
31 EN	IMA Enable This bit controls RAM access initiation by the IMA. Once set, this bit is cleared after two clocks to provide an enable pulse. 0 No IMA access will occur or the IMA has finished the previous access. 1 Start an IMA access or an IMA access is occurring.

79.3.3.3 IMA Status register (IMA_STATUS)

The IMA Status register shows the current status of the IMA as to which operations are unlocked.

Offset: 0x08 Access: User read

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	WRITE_LOCK	0	0	0	0	0	0	0	READ_LOCK
W																
Reset	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	1

Figure 2342. IMA Status register (IMA_STATUS)

Table 2275. IMA_STATUS field descriptions

Field	Description
23 WRITE_LOCK	The ability of the IMA to do write accesses. The WRITE_LOCK bit shows the current status of the lock on IMA write accesses. If set, the IMA does not write to the memories. If cleared, the IMA is allowed to do writes to the memories. 0 Write accesses from the IMA to memories are allowed. 1 Write accesses from the IMA to memories are not allowed. Any memory writes from the IMA are ignored.
31 READ_LOCK	The ability of the IMA to do read accesses. The READ_LOCK bit shows the current status of the lock on IMA read accesses. If set, the IMA does not do reads from the memories. If cleared, the IMA is allowed to do reads from the memories. 0 Read accesses from the IMA to memories are allowed. 1 Read accesses from the IMA to memories are not allowed. Any memory reads from the IMA are ignored.

79.3.3.4 IMA RAM Select register (IMA_SLCT)

The IMA RAM Select register provides a method of selecting which RAM memory block will be accessed. This method is used because RAM is to be accessed in a non-functional way, such as accessing all bits including the ECC, and accessing on RAM word boundaries instead of byte or 32-bit word boundary.

Note: Only one RAM can be selected at a time. Each SoC has a different encoding for the RAMs. Refer to the Device Configuration chapter for details.

Offset: 0x0C Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	ROW_SLCT												
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	ARRAY_SLCT					
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2343. IMA RAM SELECT register (IMA_SLCT)

Table 2276. IMA_SLCT field descriptions

Field	Description
3:15 ROW_SLCT	The ROW_SLCT value specifies the row of the current RAM array under test to be selected. Hence the largest RAM which the IMA can access is 32 KB RAM.
26:31 ARRAY_SLCT	The ARRAY_SLCT specifies the RAM array to be tested. Up to 64 RAM instances can be supported.

79.3.3.5 IMA Write Unlock register (IMA_WRITE_UNLOCK)

The Unlock register is a safety feature to ensure that the IMA does not access RAMs unless the system needs for it to access the memories. The unlock register has to be written with two unique values for the IMA to unlock. The WRITE_LOCK bit in the IMA_STATUS register indicates whether the IMA is unlocked for writes.

Offset: 0x10 Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	WRITE_KEY															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	WRITE_KEY															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2344. IMA Write Unlock register (IMA_WRITE_UNLOCK)

Table 2277. IMA_WRITE_UNLOCK field descriptions

Field	Description
0:31 WRITE_KEY	Key to unlock the IMA. – 0x04A43F95 is the first key that has to be written to start the unlock process. – 0xE4A9EBF7 is the second key that has to be written to unlock the IMA.

79.3.3.6 IMA Read Unlock register (IMA_READ_UNLOCK)

The Unlock register is a safety feature to ensure that the IMA does not access RAMs unless the system needs for it to access the memories. The unlock register has to be written with two unique values for the IMA to unlock. The READ_LOCK bit in the IMA_STATUS register indicates whether the IMA is unlocked for reads.

Offset: 0x14 Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	READ_KEY															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	READ_KEY															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2345. IMA Read Unlock register (IMA_READ_UNLOCK)

Table 2278. IMA_READ_UNLOCK field descriptions

Field	Description
0:31 READ_KEY	Key to unlock the IMA Read Access to RAMs. – 0xF06AB5BC is the first key that has to be written to start the unlock process. – 0x14081B56 is the second key that has to be written to unlock the IMA.

79.3.3.7 IMA RAM Write Data register n (IMA_WRITE_DATA_*n*)

The IMA_WRITE_DATA_*n* registers hold the data values to be written to the RAM. The number of active data bits depends on the number of bits for the RAM selected. Upper unused write data bits are ignored during the RAM access. With IMA_CTRL[READ] set to 0, by writing a 1 to the IMA_ENABLE[EN] bit, the IMA will begin a write access.

0x2C (WRITE_DATA_4)
0x30 (WRITE_DATA_3)
Offset: 0x34 (WRITE_DATA_2) Access: User read/write
0x38 (WRITE_DATA_1)
0x3C (WRITE_DATA_0)

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	WRITE															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	WRITE															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2346. IMA RAM Write Data register *n* (IMA_WRITE_DATA_*n*)

Table 2279. IMA_WRITE_DATA_*n* field descriptions

Field	Description
0:31 WRITE	Contains data to be written to RAM. – WRITE_DATA_4[WRITE] contains write data bits[159:128] – WRITE_DATA_3[WRITE] contains write data bits[127:96] – WRITE_DATA_2[WRITE] contains write data bits[95:64] – WRITE_DATA_1[WRITE] contains write data bits[63:32] – WRITE_DATA_0[WRITE] contains write data bits[31:0]

79.3.3.8 IMA RAM Read Data register n (IMA_READ_DATA_*n*)

The IMA_READ_DATA_*n* registers hold the data values read from the RAM. The number of active data bits depends on the number of bits for the RAM selected. Upper unused READ DATA bits are updated to zeroes during the RAM access. With IMA_CTRL[READ] set to 1, by writing a 1 to the IMA_ENABLE[EN] bit, the IMA will begin a read access. Performing a read operation on IMA_READ_DATA_*n* registers causes data from RAM to be latched into these registers and presented to the CPU on the next clock.

Offset: 0x4C (READ_DATA_4), 0x50 (READ_DATA_3), 0x54 (READ_DATA_2), 0x58 (READ_DATA_1), 0x5C (READ_DATA_0)

Access: User read

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	READ															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	READ															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2347. IMA RAM Read Data register n (IMA_READ_DATA_*n*)

Table 2280. IMA_READ_DATA_*n* field descriptions

Field	Description
0:31 READ	Contains data to be written to RAM. – READ_DATA_4[READ] contains read data bits[159:128] – READ_DATA_3[READ] contains read data bits[127:96] – READ_DATA_2[READ] contains read data bits[95:64] – READ_DATA_1[READ] contains read data bits[63:32] – READ_DATA_0[READ] contains read data bits[31:0]

79.3.4 IMA module functional description

This section describes the operation of the IMA, beginning with the unlocking of reads and writes, the software initialization, then the software interface for generating single-bit ECC errors, generating multiple-bit ECC errors, and a software supported memory BIST.

79.3.4.1 Initialization sequence

This section describes which registers are reset due to hardware reset and what locations the user must initialize prior to doing an access by the IMA.

79.3.4.2 Hardware controlled initialization

In the IMA, registers and control logic are reset by hardware (system reset). A system reset deasserts output signals and resets general configuration bits.

79.3.4.3 User initialization (prior to asserting IMA_ENABLE[EN])

The user needs to initialize portions of the SoC prior to setting the IMA_ENABLE[EN] bit. The exact values depend on the particular application. Refer to the specific chapter's memory map to see how to turn off that peripheral so that accesses are not happening at the same time as the IMA. Without the peripheral shut down, there is a small chance that the IMA and the peripheral can interfere with each other in accessing the RAM.

79.3.4.3.1 Shut down the peripheral

The IMA can cause problems with the system or the peripheral if both the IMA and the other system components are accessing the RAM during normal operation.

To shut down the peripheral, read the peripheral's documentation. The documentation will describe how to put the peripheral into a quiet state so that it will not access the RAM during the IMA access. If the other functional path is running at the same time, the data for the other peripheral will be corrupted and unknown.

79.3.4.3.2 Unlocking reads

The IMA will not allow a read to any memory unless it has been unlocked. This is a safety feature so that it will take two unique writes to the READ_KEY register to unlock writes. To unlock the read feature, the system will have to do the following:

1. Write 0xF06AB5BC to READ_KEY.
2. Write 0x14081B56 to READ_KEY.

The IMA has two features to make the READ_KEY lock in the following instance:

- Writing an incorrect key to READ_KEY.

79.3.4.3.3 Unlocking writes

The IMA will not allow a write to any memory unless it has been unlocked. This is a safety feature so that it will take two unique writes to the WRITE_KEY register to unlock writes. To unlock the write feature, the system will have to do the following:

1. Write 0x04A43F95 to WRITE_KEY.
2. Write 0xE4A9EBF7 to WRITE_KEY.

The IMA has a feature to make the WRITE_KEY lock in the following two instances:

1. Writing an incorrect key to WRITE_KEY.
2. Not setting the IMA_ENABLE[bit] for 16,384 system clocks.

79.3.4.4 IMA lock

The IMA module also allows for read/write access locking via an input pin. If this input is asserted, both read/write accesses via IMA are locked. This locking scheme overrides the above KEY based locking scheme. Hence it provides additional safety over the KEY based locking method. However, usage of this feature is entirely SOC specific.

79.3.4.5 IMA access

There are two differences between a read access and a write access. The first difference is that the IMA_STATUS[WRITE_LOCK] bit has to be cleared for writes and the IMA_STATUS[READ_LOCK] has to be cleared for reads. The second difference is that the IMA_CTRL[READ] has to be set for reads and IMA_CTRL[READ] has to be cleared for writes.

The following sections show the different accesses that are available depending on the options.

79.3.4.5.1 Read access

Read Accesses are expected to follow the sequence below:

1. Unlock Read Access by performing appropriate consecutive writes to READ_UNLOCK register.
2. Based on the address to be accessed, write the ARRAY_SLCT and ROW_SLCT fields in the IMA_SLCT register.
3. Set the READ bit in the IMA_CTRL register.
4. Set the EN bit in the IMA_ENABLE register to initiate read access. The EN bit will self-clear after two clocks.
5. Software must wait an appropriate number of clocks depending on the speed of the SRAM for the access to complete.
6. Read data from READ_DATA registers. This causes data from RAM to be latched into the IMA and returned to the CPU on the next clock.

79.3.4.5.2 Write access

Write Accesses are expected to follow the sequence below:

1. Unlock Write Access by performing appropriate consecutive writes to WRITE_UNLOCK register.
2. Based on the address to be accessed, write the ARRAY_SLCT and ROW_SLCT fields in the IMA_SLCT register.
3. Write the Write Data in WRITE_DATA registers.
4. Clear the READ bit in the IMA_CTRL register
5. Set the EN bit in the IMA_ENABLE register to initiate write access. The EN bit will self-clear after two clocks.
6. Software must wait an appropriate number of clocks for the IMA write to occur, depending on the speed of the SRAM being written.

79.3.5 Application information

Caution: The IMA will inhibit correct operation of the underlying peripherals. The application software is responsible for ensuring there is not a resource conflict.

The primary function of the IMA module is to provide a means for the system to program invalid ECC bits and see that the appropriate peripheral is able to detect the error. For a single-bit error, the peripheral should be able to correct the error. For a multiple-bit error, the peripheral should report an error.

80 Fault Collection and Control Unit (FCCU)

80.1 Introduction

The Fault Collection and Control Unit (FCCU) offers a systematic approach to fault detection and control. The FCCU provides a hardware channel to collect errors and to place the device into a safety state when a failure in the device is detected. No CPU intervention is requested for collection and control operation.

80.2 Features

The FCCU offers a systematic approach to fault detection and control. The distinctive features of the module are:

- 1 to 128 recoverable faults management
- HW or SW fault recovery management
- Fault detection collection
- Fault injection (fake faults; refer to the implementation-specific details)
- Bi-stable, Dual Rail and Time Switching output protocols on EOUT
- Watchdog timer for the reconfiguration phase
- Redundant collection of hardware checker (for example RCCU) results
- Redundant collection of error information from safety relevant modules on the device
- Collection of test results
- Configurable and graded fault control
- Internal (SoC) reactions
  - ALARM state: interrupt request
  - FAULT state: long functional reset request pulse, short functional reset request pulse, NMI
- Internal reactions (independently configurable for each RF)
  - No reset reaction
  - IRQ
  - Short functional reset
  - Long functional reset
  - NMI
- External reaction (failure is reported to the outside world via one or more output pins)
- External reaction (fault state): EOUT signaling. Failure indication via the pin(s) is controlled by the FCCU
- Configuration lock: The FCCU’s configuration is lockable in two ways
  - Permanently locked until next reset or transiently locked until a specific key is written. FCCU gets transiently locked again if an invalid key is written into

FCCU_TRANS_LOCK register (a value different from 0xBC). Key to lock the FCCU permanently is 0xFF, written in the FCCU_PERMNT_LOCK register

- One of the failure indication pins is high to indicate operational (OK) state (in bi-stable operation mode). The above is not true in case the failure indication protocol is configured to be a toggling protocol that is dual rail and time switching
- After power-on the error out pins have high impedance[aa]. FCCU goes to operational state only on software request
- In case of a failure event or on software request for Error pin indication, the pin(s) are set to faulty state for a minimum time T_min, even if SW tries to release it before (for the case of error pin configured in bi-stable mode only). T_min = 250 µs + delta_T, with delta_T parameter being configurable by SW up to 10 ms
- The overall error detection, processing and indication time is less than 10 ms
- The actual maximum time is five safe (IRCOSC) clock cycles

Two classes of fault are identified based on the criticality and the related reactions. Internal (short or long functional reset request pulse, interrupt request) and external (EOUT signaling) reactions are statically defined or programmable based on the fault criticality. The default configuration can be modified only in a specific FCCU state for application/test/debugging purposes. FCCU is designed for assuming that the system clock is faster than the IRC clock.

80.2.1 Standard features


- IPS (slave bus signals) bus interface

80.3 Block diagram

The top-level diagram of the FCCU module is given in *Figure 2348*.

aa. Actual value depends on the SoC settings at pad level.

Figure 2348. FCCU block diagram



The FCCU module includes the submodules listed in *Table 2281*.

Table 2281. FCCU submodules

Submodule	Description
REG intf	Includes the register file, the IPS bus interface, the IRQ interface
HNSHK blocks (master and slave blocks)	Includes the FSMs to support the handshake between the REG if and the FSM unit due to the usage of two asynchronous clocks (IPS system clock and RC oscillator clock)
FSM unit	Implements the main functions of the FCCU. The FSM also includes the: Watchdog timer (WDG) Alarm timer (ALRT)
FAULT intf	Implements the interface for the fault conditioning and management
EOUTx units	Implement the output stage to manage the EOUT interfaces

80.4 Signal description

80.4.1 Pinout

The FCCU generates two external signals, EOUT[0] and EOUT[1]. These are described in *Section 80.5.9: EOUT interface*.

For the availability of these signals on a chip, refer to the device configuration chapter.

80.4.2 IPS bus interface

The IPS bus interface is a slave bus used for configuration purposes via CPU. The following bus operations (contiguous byte enables) are supported:

- word (32 bits) data write/read operations to any registers.
- low and high half-words (16 bits, data[31:16] or data[15:0]) data write/read operations to any registers.
- byte (8 bits, data[31:24] or data[23:16] or data[15:8] or data[7:0] data write/read operations to any registers.
- any other operation (free byte enables or other operations) must be avoided.

The FCCU module generates a transfer error in the following cases:

- any write/read access executed outside the register address space of the peripheral. Note that if some registers are not implemented (for example FCCU_CFS_CFGx registers), they generate no bus transfer error when accessed in writing.
- any write/read operation different from byte/hword/word (free byte enables or other operations) on each register.
- any write access executed on configuration registers, when the fccu is not in the CONFIG state. Configuration registers are those registers which can be written only in CONFIG state. Refer to *Table 2290: FCCU memory map*.
- any write executed on FCCU_CFG_TO register, when the fccu is in the CONFIG state.
- any write access to the Transient and permanent Lock Register in any mode other than supervisor access mode.

The registers of the FCCU module are accessible (read/write) in each access mode: user, supervisor or test.

80.5 Functional description

80.5.1 Definitions

In general, the following definitions are applicable for the fault management:

- HW recoverable fault: the fault indication is an edge-triggered and level-sensitive signal that remains asserted until the fault cause is asserted. That is, if 0 on the fault signal indicates fault, then the status flags are valid until the fault line is ‘0’. The status is automatically cleared when the fault signal goes to 1. Typically the fault signal is latched in an external module at the FCCU. The FCCU state transitions are consequently executed on the state changes of the input fault signal. No SW intervention in the FCCU is required to recover the fault condition.
- SW recoverable fault: the fault indication is a signal asserted without a defined time duration. The fault signal is latched in the FCCU. The fault recovery is executed following a SW recovery procedure (status/flag register clearing).

HW recoverable is an option to exclude the handling of error source/s by FCCU management SW, in case it is known that the error is recoverable by itself when the error condition gets corrected.

The following types of reset are applicable:

- Destructive reset: any type of reset related to a power failure condition that implies a complete system re-initialization.
- Long functional reset: implies the Flash and digital circuitry (most of it except FCCU, STCU) initialization.
- Short functional reset: implies the digital circuitry (most of it except FCCU, STCU) initialization.

80.5.2 FSM description

The FCCU module functionality is depicted by the FSM diagram given in *Figure 2349*.

Basically four states are identified with the following meaning:

- CONFIG: The configuration state is used only to modify the default configuration of the FCCU. A subset of the FCCU registers, dedicated to define the FCCU configuration (global configuration, reactions to fault, timeout, recoverable fault masking) can be accessed in write mode only in the CONFIG state.
  The CONFIG state is accessible only in NORMAL state and if the configuration is not locked. The permanent configuration lock can be disabled by a reset of the FCCU, the transient lock register is unlocked by writing 0xBC into it. FCCU gets transiently locked again if an invalid key is written into FCCU_TRANS_LOCK register (a value different from 0xBC). Key to lock the FCCU permanently is 0xFF, written in the FCCU_PERMNT_LOCK register. After reset lifts, the state shall be transiently locked (permanent lock → is unlocked and transient lock → is locked).
  The CONFIG to NORMAL state transition can be executed by SW or automatically following a timeout condition of the watchdog. In case the timeout information and the SW request to mode change to NORMAL appears at the same time, watchdog timeout had the priority and hence the Configuration registers (those that are writable only in CONFIG mode) are reset to their default values. Also, FCCU_CFG_TO and FCCU_EINOUT are reset to their default values, although they do not meet the condition of being a configuration register. The movement to NORMAL is made.
  The incoming faults, occurring during the configuration phase (CONFIG state) are anyway latched in order to process them when the FCCU is moved into the NORMAL state, according to the new configuration.
- NORMAL: This is the FCCU's operating state when no faults are occurring. It is also the default state on the reset exit. Succeeding one of the following events:
  - unmasked recoverable faults with the timeout disabled → the FCCU moves to the FAULT state.
  - unmasked recoverable faults with the timeout enabled → the FCCU moves to the ALARM state.
  - masked recoverable faults → the FCCU stays in NORMAL state.
- ALARM: the FCCU moves into the ALARM state when an unmasked recoverable fault occurs and the timeout is enabled. The transition to the ALARM state goes along with an interrupt request (ALARM state), if enabled. By definition, this fault may be recovered within a programmable timeout period, before it generates a transition to the

FAULT state. The timeout is re-initialized if the FCCU state moves to the NORMAL state. The timeout restarts following the recovery from the FAULT state.


- FAULT: the FCCU moves into the FAULT state when one of the following conditions occurs:
  - timeout related to a recoverable fault when the FCCU is in the ALARM state.
  - unmasked recoverable faults with the timeout disabled.

The transition from NORMAL/ALARM state goes along with the generation of:

- NMI interrupt (optional).
- EOUT signaling (optional).
- SW option: Soft reaction (Short functional reset request pulse if configured).
- SW option: Hard reaction (Long functional reset request pulse if configured).

Non Maskable Interrupt (NMI) is routed only to the Safety Core.

Figure 2349. FCCU state diagram



80.5.3 Reset interface

The FCCU has two input resets, as described in *Table 2282* and two output resets related to the FAULT state. In FAULT state, each fault can be programmed to generate a soft or hard reaction request pulse.

In *Table 2283* for each type of fault reaction (hard, soft or self-checking), the respective output reset (Long functional reset, Short functional reset) is activated. In *Table 2284* for each type of reset source (external reset, POR, STCU, FCCU failure, short functional, long functional), the respective FCCU input reset state is described.

The MC unit generates the corresponding input reset as described in *Table 2282*.

Table 2282. Input reset

Input reset	Description
System reset	Global reset of the FCCU synchronous to the system clock.
System reset (RC oscillator)	Global reset of the FCCU synchronous to the IRCOSC.

Table 2283 and *Table 2284* describe a typical reset strategy at system level.

Table 2283. Reset reactions

FAULT reaction	Active reset	System reset signal
Hard	Long functional reset	disabled
Soft	Short functional reset	disabled

Table 2284 shows the Reset sources.

Table 2284. Reset sources

Reset source	System reset signal
External reset	enabled
POR	enabled
STCU	enabled
FCCU failure	application dependent
Functional reset	disabled

Table 2285 summarizes the MC actions corresponding to each reset generated by FCCU.

Table 2285. MC actions

Active reset	MC action
Long functional reset	Reset Flash and digital modules excluded FCCU, STCU
Short functional reset	Reset digital modules excluded FCCU, STCU

In reset state the FCCU is not able to collect any RF. The FCCU reset phase (POR, external reset, STCU, destructive reset, FCCU failure) must guarantee the assertion of the FCCU input resets at least for two IRCOSC clock periods.

80.5.4 Fault priority scheme and nesting

The FAULT state has a higher priority than the ALARM state in case of concurrent fault events (possible for RFs only) that occur in the NORMAL state.

The ALARM to FAULT state transition occurs if a RF (unmasked and with timeout disabled) is asserted in the ALARM state.

The ALARM to NORMAL state transition occurs only if all the RF (including the faults that have been collected after the entry in the ALARM state) have been cleared (SW or HW recovery) otherwise the FCCU will remain in the ALARM state.

The FAULT to NORMAL state transition occurs only if all the RF (including the faults that have been collected after the entry in the FAULT/ALARM state) have been cleared (SW or HW recovery) otherwise the FCCU will return in the ALARM state (if any RF is still pending and the timeout is not elapsed).

In general, no fault nesting is supported except for the RF that causes an ALARM to FAULT state transition. In this case the alarm timer is stopped until the FAULT state is recovered. If FCCU is in ALARM state and another fault comes, which has its alarm timeout enabled, then the alarm timer shall not reload and shall not start again.

80.5.5 Fault recovery

The following timing diagrams describe the main use cases of the FCCU in terms of fault events and related recovery.

A typical sequence related to a RF management (ALARM state), refer to *Figure 2350* and *Figure 2351*, is as follows:

- RF assertion
- FCCU state transition (automatic): NORMAL → ALARM
  - Alarm interrupt request (if configured)
  - Timeout running
- System state: RUN
- Alarm interrupt management: FAULT recovery (by SW): FCCU state transition ALARM → NORMAL

Figure 2350. RF (ALARM state) recovery (a)






Figure 2351. RF (ALARM state) recovery (b)



A typical sequence related to a RF management (ALARM → FAULT state), refer to *Figure 2352*, is as follows:

- RF assertion
- FCCU state transition (automatic): NORMAL → ALARM
  - Alarm interrupt request (if enabled)
  - Timeout running
- FCCU state transition (following the timeout trigger): ALARM → FAULT: NMI assertion (if enabled)
- NMI interrupt management (if enabled)
  - FAULT recovery (by SW): FCCU state transition FAULT → NORMAL

Figure 2352. RF(ALARM -> FAULT state) recovery



80.5.6 NMI/WKPU interface


The wake-up interface includes non-maskable interrupt: NMI interrupt source generated by the WKPU. It is synchronous with the system clock and active low. A logical AND interconnects the NMI sources (internally generated by FCCU and by WKPU) in order to provide a single NMI output.

The NMI signal internally generated by FCCU is masked when:

- FCCU asynchronous reset
- MC's current mode (MC state[3:0]) = RESET

and unmasked when a SW change request of the MC state is triggered (MC mode SW change request = 1).

Figure 2353. NMI/WKUP scheme



Note: All NMI signals are shown active-low.

80.5.7 FAULT interface

The basic functionality of the fault interface is to provide a simple, programmable edge-sensitive interface (active high or low) to signal a fault condition to the FCCU module.

To support a fault injection mechanism an additional and optional signal is available. It is an active high signal and is asserted for a single clock cycle synchronously at the system clock. The behavior is given in *Figure 2354*. The fault injection is executed by a write operation in the FCCU_RFF register. The reaction following a fake RF cannot be masked. The fault injection mechanism is optional; refer to the implementation-specific details. Refer to “FCCU failure inputs” table in Functional Safety chapter, for more details.

To support a fault clearing mechanism, in order to clear a fault latched directly in the FAULT root, an additional and optional signal (FCCU recoverable faults clear) is available. This active-high signal is asserted for a single clock cycle synchronously at the system clock. The behavior is given in *Figure 2355*. The fault clearing is executed when the SW “clears” the status (flag) bits of the FCCU_RF_S*n*. The fault clearing mechanism is optional and its support must be specified at system level.

Figure 2354. FAULT injection





Figure 2355. FAULT clearing



80.5.8 STCU interface

The STCU interface includes:

- A set of signals resulting from the self-checking procedure connected externally at the following FCCU fault:
  - Recoverable
- The STCU fault signals are processed by the FCCU when the SOC is rebooted following the self-testing procedure. The STCU includes also a status register that stores the self-testing results (flags).
- A mask (EOUT mask[1:0]) that inhibits the EOUT dummy signaling until the STCU self-checking procedure has been completed.

During the self testing procedure, depending on the STCU results, three cases are applicable:

a) STCU completes the self testing procedure successfully. The SOC reboots and the FCCU is responsible for providing a reaction.

b) STCU completes the self testing procedure with low severity failures. The FCCU is responsible for providing the proper reactions according to the fault occurred.

c) STCU completes the self testing procedure with serious failures. The FCCU or other critical parts of the SoC could not be able to provide the proper reaction. STCU should keep permanently the SoC in RESET state. This feature is optionally programmable inside the STCU.

Figure 2356. STCU-FCCU (case a)




Figure 2357. STCU-FCCU (case b)





Figure 2358. STCU-FCCU (case c)



80.5.9 EOUT interface

The FCCU provides up to two bidirectional signals (EOUT interface) as a failure indication to the external world (refer to table “FCCU failure inputs” in the “Functional safety” chapter for details). These signals need to be mapped to appropriate pins for external visibility. Since SIUL2 does not control the pad buffer enable during Alternate function, FCCU provides a mechanism to drive the pad in OD (Open Drain) mode where the pad is driven Hi-Z when FCCU drives logic ‘1’ else it drives logic ‘0’ (when FCCU drives logic '0'). The selection to OD is done by OD bit in FCCU_CFG register. Different protocols for the EOUT interface are supported, selecting the FCCU_CFG.FOM register field:

- Dual rail protocol
- Time switching protocol
- Bi-stable protocol
- Test mode

The signal polarity can be programmed by setting the PS field in the FCCU_CFG register. For example, for PS = 0, FCCU Error output[0] = 0 and FCCU Error output[1] = 1 in FAULT state for bi-stable and for PS = 1, it is inverted. All the diagrams and tables are related to the default configuration selection: switching mode (FCCU_CFG.SM = 0b). In case of inverted polarity (FCCU_CFG.PS = 1b) all the values on the EOUT output pins are inverted.

Two modes can be programmed to define the EOUT protocol transitions in dual rail or time switching mode:

- slow switching mode: no EOUT frequency violation during the FCCU state transition (NORMAL to FAULT or vice-versa and CONFIG to NORMAL). The EOUT protocol

transition occurs after a max delay equal to the duration of the semi-period of the EOUT frequency.

- fast switching mode: The EOUT protocol transition (NORMAL to FAULT or vice-versa and CONFIG to NORMAL) occurs immediately. A pulse with the minimum duration corresponding to 16 MHz/1024 (IRCOSC clock) period can occur in fast switching mode. It implies a frequency violation of the EOUT protocol.

The EOUT frequency is generated by dividing IRCOSC clock by a fixed factor of 2^{18}. With an IRCOSC clock of 16 MHz, this drives a signal of 61 Hz on EOUT.

The external monitor of the EOUT protocol should oversample the EOUT signals in order to synchronize periodically the external clock (used by the monitor) and the IRCOSC clock detecting the edge transition of the EOUT protocol in dual rail or time switching mode.

In case of a failure event or on software request for Error pin indication, the pin(s) are set to faulty state for a minimum time T_min, even if SW tries to release it before. If SW configures the error pins to OK(1) and if a fault comes trying to drive the pin to NOK(0), then priority is given to the fault indication and error pins indicate NOK, that is an incoming fault is not masked when SW has set the error pin to high. During the T_min by a non-SW fault, the FCCU FSM moves independently of this pin state (low) and as soon as the timer expires, the pin behavior is dictated by the state in which the FSM finds itself in and it is not possible to set the pins to OK by SW moving FCCU to CONFIG state, as long as this timer is running. No SW intervention is needed to bring the pin from the low state. The SW can bring the pin back to OK state by clearing the faults and waiting for the T_min to expire, after which the FCCU automatically enters NORMAL state and the error pin indicates OK.

In case another failure event happens within T_min after a first one, the T_min counter is restarted.

Resets (except the power on reset, and software bit FCCU_RST in RGM_PRST5) should not influence the state of the failure indication, pins.

Note: The transition from FAULT to CONFIG state is not possible but is shown to display the behavior in all four states: RESET, NORMAL, FAULT and CONFIG.

Table 2286. FCCU error pin behavior on STATE transitions(1)

Fault signaling state	Transition from NORMAL to FAULT state			NORMAL+CONFIG states			Transition from NORMAL to ALARM state		
	with Fault disabled | enabled						with Fault disabled | enabled		
	Internal Error pin	Error pin enable	Error pad	Internal error pin	Error pin enable	Error pad	Internal error pin	Error pin enable	Error pad
Disabled	NA | OK	NA | 1	NA | OK	OK	1	OK	NA | OK	NA | 1	NA | OK
Enabled	NA | NOK	NA | 1	NA | NOK	OK	1	OK	NA | OK	NA | 1	NA | OK

1. Table valid only after SW has written FCCU_SET_AFTER_RESET bit to 1.

Note: FCCU remains in NORMAL state when fault is disabled hence, “NA” (Not Applicable) appears in the above table.

80.5.9.1 Dual rail protocol

Dual rail encoding is an alternate method for encoding bits. In contrast with classical encoding, where each signal carries a single-bit value, dual rail encoded circuits use two wires to carry each bit. The encoding scheme is given in *Table 2287* and the related timing diagram is given in *Figure 2359* and *Figure 2360*.

Table 2287. Dual rail encoding

Logical state	Dual rail encoding (FCCU Error output pins [1:0])	Note
nonfaulty	10	toggling
nonfaulty	01	
faulty	00	toggling
faulty	11	
reset	high-Z(1)	no toggling
configuration	same as NORMAL(2)	toggling


1. Final value depends on the SoC settings at pad level.
2. Till FCCU_SET_AFTER_RESET is written, the Error indicating pads are driven to High impedance from FCCU's side. That bit is write-able only after the FCCU enters CONFIG state. Hence on entry to CONFIG state, user may still see high impedance.

As long as FCCU is in NORMAL or ALARM state, output will show “nonfaulty” signal. Output pins #0, #1 will toggle between 01 and 10.

In the RESET phase the output pins are set as “high impedance”[ab].


Note: Figure 2359 and Figure 2360 are formatted to display the behavior in all four phases (reset, normal, error, and config), not to imply transitions between one phase to another. In particular, transition from error phase to config phase is not possible.

Figure 2359. Dual rail protocol (slow switching mode)



ab. Actual value depends on the SOC settings at pad level.

Figure 2360. Dual rail protocol (fast switching mode)



80.5.9.2 Time switching protocol

The encoding scheme is given in *Table 2288* and the related timing diagram is given in *Figure 2361*.

Table 2288. Time switching encoding

Logical state	Time switching encoding (FCCU Error output pins [1:0])	Note
nonfaulty	10	toggling
nonfaulty	01	
faulty	10	no toggling
reset	high-Z(1)	no toggling
configuration	same as NORMAL(2)	toggling

1. Final value depends on the SoC settings at pad level.
2. Till FCCU_SET_AFTER_RESET is written, the Error indicating pads are driven to High impedance from FCCU's side. That bit is write-able only after the FCCU enters CONFIG state. Hence on entry to CONFIG state, user may still see high impedance.

As long as FCCU is in NORMAL or ALARM state, outputs will show “nonfaulty” signal. Output pins #0, #1 will toggle between 01 and 10.

In the FAULT state, the output pin FCCU Error output pin[0] is set as low.


In Time Switching mode the second output (FCCU Error output pin[1]) is the inverted signal of first output (FCCU Error output pin[0]).

In the RESET phase the output pins are set as “high impedance”(ac).

Note: Figure 2361 is formatted to display the behavior in all four phases (reset, normal, error, and config), not to imply transitions between one phase to another. In particular, transition from error phase to config phase is not possible.

ac. Actual value depends on the SOC settings at pad level.

Figure 2361. Time switching protocol



80.5.9.3 Bi-stable protocol

The encoding scheme is given in *Table 2289* and the related timing diagram is given in *Figure 2362*.

Table 2289. Bi-stable encoding

Logical state	Bi-stable encoding (FCCU Error output pins [1:0])	Note
nonfaulty	01	no toggling
faulty	10	no toggling
reset	high-Z(1)	no toggling
configuration	same as NORMAL(2)	no toggling

1. Final value depends on the SoC settings at pad level.
2. Till FCCU_SET_AFTER_RESET is written, the Error indicating pads are driven to High impedance from FCCU's side. That bit is write-able only after the FCCU enters CONFIG state. Hence on entry to CONFIG state, user may still see high impedance.


In the FAULT state, the faulty logical state is indicated. In NORMAL or ALARM state, “no-faulty” state is indicated. In Bi-stable mode the second output (FCCU Error output[1]) is the inverted signal of first output (FCCU Error output[0]).

In the RESET phase the output pins are set as “high impedance”(ad).

Note: Figure 2362 is formatted to display the behavior in all four phases (reset, normal, error, and config), not to imply transitions between one phase to another. In particular, transition from error phase to config phase is not possible.

ad. Actual value depends on the SOC settings at pad level.


Figure 2362. Bi-stable protocol



80.5.10 Error signal flow for RF case

On Power up, FCCU moves to NORMAL state. SW can configure it by moving it to CONFIG and back again. SW reset leads to movement back to NORMAL. On reaching ALARM state, depending on ALARM being enabled, FCCU generates IRQ (alarm) and the FCCU_IRQ_STAT's alarm status is also set. FSM status is set in FCCU_STAT along with N2AF_STATUS. If Error is enabled (FCCU_RF_E) and timeout disabled (FCCU_RF_TOE), FCCU moves straight to FAULT state and depending on FCCU_NMI_EN or FCCU_SIG_EN, or both, being set, it generates a NMI or signals error, or both, out to the external world. FCCU FSM status is also captured in FCCU_STAT.

Figure 2363. Error signal flow



80.6 Register description

The FCCU registers are listed in *Table 2290*. Any address offset not explicitly mentioned in *Table 2290* is reserved.

All the registers accessible in write mode only in CONFIG state (last column of the *Table 2290*) are referred as configuration registers. These configuration registers return to the default value after configuration watchdog timer expires. These are the registers protected by FCCU_TRANS_LOCK and FCCU_PERMNT_LOCK registers. The configuration register setting has effect only when the FCCU state exits from the CONFIG state.

For each possible RF failure source a different reaction shall be configurable through the use of NMI, IRQ, long/short reset selection registers as well as no reaction by disabling the former registers. It is not possible for a single event upset to switch off all reactions on failures as implementation is per fault source (but it will be possible to switch them all off by SW if intended). Failures themselves are not able to disable all reactions and indications.

The FCCU is not reset by short or long functional resets.

Table 2290. FCCU memory map

Address offset	Register	Access(1)	Location
0x000	FCCU Control Register (FCCU_CTRL)	R/W always	*Section 80.6.1*
0x004	FCCU CTRL Key Register (FCCU_CTRLK)	W always	*Section 80.6.2*
0x008	FCCU Configuration Register (FCCU_CFG)	R always; W in CONFIG state only	*Section 80.6.3*
0x01C	FCCU RF Configuration Register 0 (FCCU_RF_CFG0)	R always; W in CONFIG state only	*Section 80.6.4*
0x020	FCCU RF Configuration Register 1 (FCCU_RF_CFG1)		
0x024	FCCU RF Configuration Register 2 (FCCU_RF_CFG2)		
0x028	FCCU RF Configuration Register 3 (FCCU_RF_CFG3)		
0x04C	FCCU RFS Configuration Register 0 (FCCU_RFS_CFG0)	R always; W in CONFIG state only	*Section 80.6.5*
0x050	FCCU RFS Configuration Register 1 (FCCU_RFS_CFG1)		
0x054	FCCU RFS Configuration Register 2 (FCCU_RFS_CFG2)		
0x058	FCCU RFS Configuration Register 3 (FCCU_RFS_CFG3)		
0x05C	FCCU RFS Configuration Register 4 (FCCU_RFS_CFG4)		
0x060	FCCU RFS Configuration Register 5 (FCCU_RFS_CFG5)		
0x064	FCCU RFS Configuration Register 6 (FCCU_RFS_CFG6)		
0x068	FCCU RFS Configuration Register 7 (FCCU_RFS_CFG7)		
0x080	FCCU RF Status Register 0 (FCCU_RF_S0)	R/W always	*Section 80.6.6*
0x084	FCCU RF Status Register 1 (FCCU_RF_S1)		
0x088	FCCU RF Status Register 2 (FCCU_RF_S2)		
0x08C	FCCU RF Status Register 3 (FCCU_RF_S3)		

Table 2290. FCCU memory map (continued)

Address offset	Register	Access(1)	Location
0x090	FCCU RF Key Register (FCCU_RFK)	W always	*Section 80.6.7*
0x094	FCCU RF Enable Register 0 (FCCU_RF_E0)	R always; W in CONFIG state only	*Section 80.6.8*
0x098	FCCU RF Enable Register 1 (FCCU_RF_E1)		
0x09C	FCCU RF Enable Register 2 (FCCU_RF_E2)		
0x0A0	FCCU RF Enable Register 3 (FCCU_RF_E3)		
0x0A4	FCCU RF Timeout Enable Register 0 (FCCU_RF_TOE0)	R always; W in CONFIG state only	*Section 80.6.9*
0x0A8	FCCU RF Timeout Enable Register 1 (FCCU_RF_TOE1)		
0x0AC	FCCU RF Timeout Enable Register 2 (FCCU_RF_TOE2)		
0x0B0	FCCU RF Timeout Enable Register 3 (FCCU_RF_TOE3)		
0x0B4	FCCU RF Timeout Register (FCCU_RF_TO)	R always; W in CONFIG state only	*Section 80.6.10*
0x0B8	FCCU CFG Timeout Register (FCCU_CFG_TO)	R always; W in all states except CONFIG	*Section 80.6.11*
0x0BC	FCCU IO Control Register (FCCU_EINOUT)	R/W always	*Section 80.6.12*
0x0C0	FCCU Status Register (FCCU_STAT)	R only	*Section 80.6.13*
0x0C4	FCCU NA Freeze Status Register (N2AF_STATUS)	R/W always	*Section 80.6.14*
0x0C8	FCCU AF Freeze Status Register (A2FF_STATUS)	R/W always	*Section 80.6.15*
0x0CC	FCCU NF Freeze Status Register (N2FF_STATUS)	R/W always	*Section 80.6.16*
0x0D0	FCCU FA Freeze Status Register (F2A_STATUS)	R/W always	*Section 80.6.17*
0x0DC	FCCU RF Fake Register (FCCU_RFF)	R/W always	*Section 80.6.18*
0x0E0	FCCU IRQ Status Register (FCCU_IRQ_STAT)	R/W always	*Section 80.6.19*
0x0E4	FCCU IRQ Enable Register (FCCU_IRQ_EN)	R/W always	*Section 80.6.20*
0x0E8	FCCU XTMR Register (FCCU_XTMR)	R/W always	*Section 80.6.21*
0x0EC	FCCU MCS Register (FCCU_MCS)	R only	*Section 80.6.22*
0x0F0	FCCU Transient Lock Register (FCCU_TRANS_LOCK)	W always	*Section 80.6.23*
0x0F4	FCCU Permanent Lock Register (FCCU_PERMNT_LOCK)	W always	*Section 80.6.24*
0x0F8	FCCU Delta T Register (FCCU_DELTA_T)	R always; W in CONFIG state only	*Section 80.6.25*

Table 2290. FCCU memory map (continued)

Address offset	Register	Access[1]	Location
0x0FC	FCCU IRQ Alarm Enable Register 0 (FCCU_IRQ_ALARM_EN0)	R always; W in CONFIG state only	*Section 80.6.26*
0x100	FCCU IRQ Alarm Enable Register 1 (FCCU_IRQ_ALARM_EN1)		
0x104	FCCU IRQ Alarm Enable Register 2 (FCCU_IRQ_ALARM_EN2)		
0x108	FCCU IRQ Alarm Enable Register 3 (FCCU_IRQ_ALARM_EN3)		
0x10C	FCCU NMI Enable Register 0 (FCCU_NMI_EN0)	R always; W in CONFIG state only	*Section 80.6.27*
0x110	FCCU NMI Enable Register 1 (FCCU_NMI_EN1)		
0x114	FCCU NMI Enable Register 2 (FCCU_NMI_EN2)		
0x118	FCCU NMI Enable Register 3 (FCCU_NMI_EN3)		
0x11C	FCCU EOUT Signaling Enable Register 0 (FCCU_EOUT_SIG_EN0)	R always; W in CONFIG state only	*Section 80.6.28*
0x120	FCCU EOUT Signaling Enable Register 1 (FCCU_EOUT_SIG_EN1)		
0x124	FCCU EOUT Signaling Enable Register 2 (FCCU_EOUT_SIG_EN2)		
0x128	FCCU EOUT Signaling Enable Register 3 (FCCU_EOUT_SIG_EN3)		

1. In this column, R/W = read/write, R = read-only, and W = write-only.

80.6.1 FCCU Control Register (FCCU_CTRL)

The FCCU_CTRL register allows to execute the following operations:

- moving the FCCU state from the NORMAL state into the CONFIG state.
- moving the FCCU state from the CONFIG state into the NORMAL state.
- reading or to clear the RF status register.
- reading the FCCU FSM status register.
- reading or to clear the FCCU freeze registers.
- reading the ALARM timer.
- reading the Watchdog timer.
- configure the glitch filter present on EIN0 input (FCCU failure input #94).

Some critical operations require a key as defined in the FCCU_CTRLK register.

The Glitch filter, filters out pulses of widths up to 50/75/100 µs, as governed by FCCU_CTRL[FILTER_WIDTH]. It becomes active as soon as FCCU_CTRL[FILTER_BYPASS] is de-asserted (default value).

The implementation is as follows:

1. Fault line assertion - If a Fault is asserted, then the output of the filter is asserted after the delay, equal to the programmed glitch width time. If the fault is de-asserted before

the programmed glitch width time, then the output of the filter is not asserted and stays at the deactivated level (after having rejected the spurious glitch).

2. Fault line de-assertion - If a Fault, which was kept asserted for a time greater than the programmed pulse width is de-asserted (and glitch filter output is at asserted level now), then the output of the filter is de-asserted only after the delay equal to the programmed glitch width time. If the fault is again asserted before the programmed glitch width time, then the output of the filter is not de-asserted and stays at the active level (after having rejected the spurious glitch).

The output of the filter becomes the effective fault input fed to the FCCU error management engine. Since there is an inherent latency involved, SW must either wait for the programmed delay value before trying to clear the fault status flag, FCCU failure input #94 or first set FCCU_CTRL[FILTER_BYPASS] to one and then try to clear the fault status flag. This bit should not be made '1' again, till the filter width time elapses, else fault status will be latched again.

Offset: 0x000 Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	FILTER_BYPASS	FILTER_WIDTH		0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	DEBUG	0	OPS		0	OPR				
W																
Reset	0	0	0	0	0	0	0	0	0/1(1)	0/1(1)	0	0	0	0	0	0

1. Refer to the Device Configuration chapter for chip-specific reset value.

Figure 2364. FCCU Control Register (FCCU_CTRL)

Table 2291. FCCU_CTRL field descriptions

Field	Description
0 FILTER_BYPASS	Filter bypass 0 glitch filter not bypassed 1 glitch filter bypassed
1:2 FILTER_WIDTH	Filter width 00 filters glitches up to 50 µs 01 filters glitches up to 75 µs 10 filters glitches up to 100 µs for 20 MHz IRC clock 11 filters glitches up to 100 µs for 20 MHz IRC clock Make sure that the filter width does not cross the FOSU timeout value else unintended reset may occur.

Table 2291. FCCU_CTRL field descriptions (continued)

Field	Description
22 DEBUG	Debug mode entry 0 Normal operation 1 Put FCCU into debug mode When Debug pin signal is asserted and this bit is set, FCCU moves into debug state and suspend the transition of the FSM by suspending timer elapse time effect.
24:25 OPS	Operation status 00 Idle 01 In progress 10 Aborted 11 Successful These bits can be read and cleared (via OP15 operation) by the software.

Table 2291. FCCU_CTRL field descriptions (continued)

Field	Description
27:31 OPR	Operation run 00000 No operation [OP0] 00001 Set the FCCU into the CONFIG state [OP1] 00010 Set the FCCU into the NORMAL state [OP2] 00011 Read the FCCU state (refer to the FCCU_STAT register) [OP3] 00100 Read the FCCU frozen status flags (refer to the N2AF_STATUS register) [OP4] 00101 Read the FCCU frozen status flags (refer to the A2FF_STATUS register) [OP5] 00110 Read the FCCU frozen status flags (refer to the N2FF_STATUS register) [OP6] 00111 Read the FCCU frozen status flags (refer to the F2A_STATUS register) [OP7] 01000 Reserved 01001 Reserved 01010 Read the RF status register (refer to the FCCU_RF_S register) [OP10] 01011 Reserved 01100 RF status clear operation in progress (refer to the FCCU_RF_S register) [OP12] 01101 Clear the freeze status registers (refer to the freeze registers) [OP13] 01110 CONFIG to NORMAL FCCU state (configuration timeout) in progress [OP14] 01111 Clear the operation status (OPS=Idle) [OP15] 10000 Reserved 10001 Read the ALARM timer (refer to the FCCU_XTMR register) [OP17] 10010 RESERVED 10011 Read the CFG timer (refer to the FCCU_XTMR register) [OP19] 10100 Read the Error Pin low counter value (refer to *Section 80.6.21: FCCU XTMR Register (FCCU_XTMR)*) [OP20] 10101 Reserved ... 11111 Reserved The SW application must not modify the OPR field (any write operation will be ignored) until the completion of the operation. Once the operation has been completed, the operation status (OPS) is set and the OPR field is automatically cleared (OPR = 000). The opcode OP11, OP12 must not be programmed. The OPR field is automatically set to OP11 or OP12 when the FCCU_RF_S registers are cleared by a write-clear operation into the related register. The opcode OP14 must not be programmed. The OPR field is automatically set to OP14 when the timeout occurs (FCCU_CFG_TO) during the configuration procedure => the FCCU state is automatically forced in NORMAL mode setting the default configuration. In this phase any write operation to the FCCU configuration registers is inhibited. The reserved operations (OP21 -OP30) are forbidden. In case of execution, they return an ABORT response without any side effect. The ABORT response occurs in the following cases: – wrong access (missing or wrong key) to the FCCU_RF_S register (clear operation OP12) – wrong access (missing or wrong key) to the FCCU_CTRL register (OP1, OP2 operation) – OP1 (CONFIG command) execution when FCCU state /= NORMAL or configuration locked – OP21-OP30 (RESERVED operations) execution The max timing needed for ABORT/SUCCESS response is 15 IRC cycles

80.6.2 FCCU CTRL Key Register (FCCU_CTRLK)

The FCCU_CTRLK register implements the key access for the operations OP1, OP2 according to the following sequence:

1. Write the key into the FCCU_CTRLK register.
2. Write the FCCU_CTRL register (operations OP1 or OP2).

Note: There shall not be any other operation in between the above steps and the 32 bits need to be written in one cycle. So, store FCCU_CTRLK, merge with OP1 or OP2 then send it.

The FCCU_CTRLK register is not readable, a 0x0000_0000 value is always returned in case of read operation. The key must be written by a word (32 bits) data write operation.




Figure 2365. FCCU CTRL Key Register (FCCU_CTRLK)

Table 2292. FCCU_CTRLK field descriptions

Field	Description
0:31 CTRLK_VAL	Control register key 0x913756AF Key for the operation OP1 0x825A132B Key for the operation OP2

80.6.3 FCCU Configuration Register (FCCU_CFG)

The FCCU_CFG register defines the global configuration for the FCCU module.

This register is writable only in the CONFIG state.

Offset: 0x008 Access: User read/write(1)

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0							FCCU_SET_AFTER_RESET	FCCU_SET_CLEAR		0	0	Reserved			
W	Reserved															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	Reserved	Reserved		OD	0	SM	PS	FOM			Reserved					
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0(2)	0	0	0

1. Writable only in the CONFIG state.
2. After powerup, reset value will be 0. If configuration timeout occurs then default value will be changed to 1.

Figure 2366. FCCU Configuration Register (FCCU_CFG)

Table 2293. FCCU_CFG field descriptions

Field	Description
7 FCCU_SET_AFTER_RESET	This bit controls the enable of the o/p error pin after reset lifts 0 FCCU's Error indication stops functioning and error pins are in HI-Z state(1). 1 write to start FCCU functioning. After power-on the error out pins shall be in high impedance(1). They will go to normal state only on software request, this bit is set to 1. It is Software responsibility to write this bit to 1 else the error pin stays in High-Z state after reset lifts and FCCU is not functioning.
8:9 FCCU_SET_CLEAR	Error pin state can be controlled by these bits 01 Error Pin driven to logic 0. 11 Error Pin driven to logic 1 (write not possible when FCCU already in the T min timer phase or if FSM enters in FAULT state by capture of a fault). 00 FCCU acts independent of above SW control. 10 FCCU acts independent of above SW control. These bits clear(0) and set(1) the error pin. Higher priority is of the FCCU_SET_AFTER_RESET bit's capability to lead the error pins to Hi-Z(1). Switch to software configuration (01, 11) comes into effect when FCCU FSM leaves CONFIG state. After this is in effect, software maintains priority over FCCU FSM except for the case of '11' mentioned above. The switch back to FSM control is again done by writing into these fields with 00 or 10 by going to CONFIG state. This bit feature may not work with toggling protocols for example say EOUT pins are set high by SW using this bit followed by switching to a toggling protocol after returning control to FCCU FSM via setting this bit to 00 or 10, the user may find that EOUT pins do not toggle as was being expected.

Table 2293. FCCU_CFG field descriptions (continued)

Field	Description
19 OD	Open Drain Mechanism to select between Push-pull and Open drain (OD) mode for the error indicating pin(s). 0 push-pull 1 OD
21 SM	Switching mode 0 EOUT protocol (dual rail, time switching) slow switching mode. 1 EOUT protocol (dual rail, time switching) fast switching mode. SM has no effect on the bi-stable protocol.
22 PS	Polarity selection 0 FCCU Error output[1] active high, FCCU Error output[0] active low. 1 FCCU Error output[1] active low, FCCU Error output[0] active high. This bit can be read and written by the software. Active state here means a state indicating FAULT and applicable when pins are non toggling in Error phase.
23:25 FOM	Fault Output Mode selection 000 Dual Rail (default state) [FCCU Error output[1:0]= outputs] 001 Time Switching [FCCU Error output[1:0]= output to be used] 010 Bi-Stable 011 Reserved 100 Reserved 101 Test0 (controlled by FCCU_EOUT register) [FCCU Error output[0]= input, FCCU Error output[1]= output] 110 Test1 (controlled by FCCU_EOUT register) [FCCU Error output[0]= output, FCCU Error output[1]= output] 111 Test2 (controlled by FCCU_EOUT register) [FCCU Error output[0]= output, FCCU Error output[1]= input] **Note:** In Test mode, a simple double-stage resynchronization stage is used to resynchronize the EOUT input/outputs on the system/IRCOSC clock.

1. Actual value depends on the SOC settings at pad level.

80.6.4 FCCU RF Configuration Register *n* (FCCU_RF_CFG*n*)

The FCCU_RF_CFG*n* registers contain the configuration of each recoverable fault in terms of fault recovery management. The configuration depends on the type of signaling of a fault event. HW recoverable faults should be configured only if a previous latching stage captures and hold the physical fault otherwise the fault can be lost. All the other faults should be configured as SW fault.

These registers are writable only in the CONFIG state.

Offset: 0x01C + *n**0x4 (*n* = 0 to 3) Access: User read/write(1)

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	RFC31(2)	RFC30(2)	RFC29(2)	RFC28(2)	RFC27(2)	RFC26(2)	RFC25(2)	RFC24(2)	RFC23(2)	RFC22(2)	RFC21(2)	RFC20(2)	RFC19(2)	RFC18(2)	RFC17(2)	RFC16(2)
Reset:	0/1(3)	0/1(3)	0/1(3)	0/1(3)	0/1(3)	0/1(3)	0/1(3)	0/1(3)	0/1(3)	0/1(3)	0/1(3)	0/1(3)	0/1(3)	0/1(3)	0/1(3)	0/1(3)

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	RFC15(2)	RFC14(2)	RFC13(2)	RFC12(2)	RFC11(2)	RFC10(2)	RFC9(2)	RFC8(2)	RFC7(2)	RFC6(2)	RFC5(2)	RFC4(2)	RFC3(2)	RFC2(2)	RFC1(2)	RFC0(2)
Reset:	0/1(3)	0/1(3)	0/1(3)	0/1(3)	0/1(3)	0/1(3)	0/1(3)	0/1(3)	0/1(3)	0/1(3)	0/1(3)	0/1(3)	0/1(3)	0/1(3)	0/1(3)	0/1(3)

1. Writable only in the CONFIG state.
2. Refer to *Table 2295* for register offset to channel number relationship.
3. Refer to the Device Configuration chapter for chip-specific reset value.

Figure 2367. FCCU RF Configuration Register *n* (FCCU_RF_CFG*n*)

Table 2294. FCCU_RF_CFG*n* field descriptions

Field	Description
0:31 RFC[31:0]	Recoverable fault configuration 0 HW recoverable fault 1 SW recoverable fault The recoverable fault configuration defines the fault recovery mode. HW recoverable faults are self recovered (status flag clearing and related) if the root cause (input fault) has been removed. SW recoverable faults are recovered (status flag clearing) by SW clearing of the related status flag.

Table 2295: FCCU RF configuration register channels shows FCCU RF configuration register channels.

Table 2295. FCCU RF configuration register channels

Address offset	Register name	Channel range (x) (bit location [0:31])
0x01C	FCCU_RF_CFG0	RFC[31:0]
0x020	FCCU_RF_CFG1	RFC[63:32]
0x024	FCCU_RF_CFG2	RFC[95:64]
0x028	FCCU_RF_CFG3	RFC[127:96]

80.6.5 FCCU RFS Configuration Register *n* (FCCU_RFS_CFG*n*)

The FCCU_RFS_CFG*n* registers contain the configuration of each recoverable fault in terms of fault reaction (short or long functional reset request pulse) when it is the root cause for the FAULT state transition.

These registers are writable only in the CONFIG state.

Offset: 0x04C +*n**0x4 (*n* = 0 to 7) Access: User read/write(1)

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	RFSC15(2)		RFSC14(2)		RFSC13(2)		RFSC12(2)		RFSC11(2)		RFSC10(2)		RFSC9(2)		RFSC8(2)	
Reset:	0/1(3)	0/1(3)	0/1(3)	0/1(3)	0/1(3)	0/1(3)	0/1(3)	0/1(3)	0/1(3)	0/1(3)	0/1(3)	0/1(3)	0/1(3)	0/1(3)	0/1(3)	0/1(3)

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	RFSC7(2)		RFSC6(2)		RFSC5(2)		RFSC4(2)		RFSC3(2)		RFSC2(2)		RFSC1(2)		RFSC0(2)	
Reset:	0/1(3)	0/1(3)	0/1(3)	0/1(3)	0/1(3)	0/1(3)	0/1(3)	0/1(3)	0/1(3)	0/1(3)	0/1(3)	0/1(3)	0/1(3)	0/1(3)	0/1(3)	0/1(3)

1. Writable only in the CONFIG state.
2. Refer to *Table 2297* for register offset to channel number relationship.
3. Refer to the Device Configuration chapter for chip-specific reset value.

Figure 2368. FCCU RFS Configuration Register *n* (FCCU_RFS_CFG*n*)

Table 2296. FCCU_RFS_CFG*n* field descriptions

Field	Description
0:31 RFSC[15:0]	Recoverable fault state configuration 00 No reset reaction 01 Short functional reset request pulse (FAULT state reaction) 10 Long functional reset request pulse (FAULT state reaction) 11 No reset reaction

Table 2297: FCCU RFS configuration register channels shows FCCU **RFS** configuration register channels.

Table 2297. FCCU RFS configuration register channels

Address offset	Register name	Channel range (x) (bit location [0:31])
0x04C	FCCU_RFS_CFG0	RFSC[15:0]
0x050	FCCU_RFS_CFG1	RFSC[31:16]
0x054	FCCU_RFS_CFG2	RFSC[47:32]
0x058	FCCU_RFS_CFG3	RFSC[63:48]
0x05C	FCCU_RFS_CFG4	RFSC[79:64]
0x060	FCCU_RFS_CFG5	RFSC[95:80]
0x064	FCCU_RFS_CFG6	RFSC[111:96]
0x068	FCCU_RFS_CFG7	RFSC[127:112]

80.6.6 FCCU RF Status register *n* (FCCU_RF_S*n*)

The FCCU_RF_S*n* register contains the latched fault indication collected from the recoverable fault sources. Faults are latched also in the CONFIG state and independently from the enabling or reactions programmed for the RF.

No reactions are executed until the FCCU moves in the NORMAL state.

FCCU reacts and moves from the NORMAL state into the ALARM state only if the respective enable bit for a fault is set in the FCCU_RF_E*n* register and the respective enable bit for the timeout is set in the FCCU_TOEx register.

FCCU reacts and moves from the NORMAL or ALARM state into the FAULT state if the respective enable bit for a fault is set in the FCCU_RF_E*n* register and the respective enable bit for the timeout is disabled in the FCCU_TOEx register.

FCCU reacts and moves from the ALARM state into the FAULT state if the timeout (FCCU_TO register) is elapsed before recovering the fault.

The timeout is stopped only when the FCCU returns in the NORMAL state.

The FCCU_RF_S*n* register is encoded respectively into the N2FF_STATUS or A2FF_STATUS register to freeze the entry condition in the FAULT state. The status bits of the FCCU_RF_S*n* register, configured as SW recoverable faults, can be cleared by the following locked sequence:

1. Write the proper key into the FCCU_RFK register
2. Clear the status (flag) bit RFSx => the opcode OP12 is automatically set into the FCCU_CTRL.OPR field
3. Wait for the completion of the operation (FCCU_CTRL.OPS field)
4. Read the FCCU_RF_S*n* register in order to verify the effective deletion and in case of failure to repeat the sequence

As a result of the above sequence, in addition the FAULT interface provides support to clear the external fake FAULT root (refer to *Section 80.5.7: FAULT interface*).

Note: There should not be any other operation in between the above steps.

The FCCU moves from the FAULT or ALARM state into the NORMAL state if all the source faults that caused the transition into the FAULT state have been removed (HW recoverable fault) or cleared via SW (SW recoverable fault). In case of nested faults that are not all recovered, the FCCU will remain in the FAULT or ALARM state.

The SW application executes the FCCU_RF_S*n* read operation by the following sequence:

1. Set the OP10 operation into the FCCU_CTRL.OPR field
2. Wait for the completion of the operation (FCCU_CTRL.OPS field)
3. Read the FCCU_RF_S*n* register

In case of reconfiguration of the FCCU (CONFIG state), before returning in NORMAL state the pending status bits into the FCCU_RF_S*n* must be cleared in order to avoid a false transition in ALARM/FAULT state.

The following errors are ignored:

- to write a wrong key into the FCCU_RFK register
- to attempt to clear a HW recoverable error

Offset: 0x080 + *n**0x4 (*n* = 0 to 3) Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	RFS31[1]	RFS30[1]	RFS29[1]	RFS28[1]	RFS27[1]	RFS26[1]	RFS25[1]	RFS24[1]	RFS23[1]	RFS22[1]	RFS21[1]	RFS20[1]	RFS19[1]	RFS18[1]	RFS17[1]	RFS16[1]
W	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c
Reset:	0/1[2]	0/1[2]	0/1[2]	0/1[2]	0/1[2]	0/1[2]	0/1[2]	0/1[2]	0/1[2]	0/1[2]	0/1[2]	0/1[2]	0/1[2]	0/1[2]	0/1[2]	0/1[2]

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	RFS15[1]	RFS14[1]	RFS13[1]	RFS12[1]	RFS11[1]	RFS10[1]	RFS9[1]	RFS8[1]	RFS7[1]	RFS6[1]	RFS5[1]	RFS4[1]	RFS3[1]	RFS2[1]	RFS1[1]	RFS0[1]
W	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c
Reset:	0/1[2]	0/1[2]	0/1[2]	0/1[2]	0/1[2]	0/1[2]	0/1[2]	0/1[2]	0/1[2]	0/1[2]	0/1[2]	0/1[2]	0/1[2]	0/1[2]	0/1[2]	0/1[2]

1. Refer to *Table 2299* for register offset to channel number relationship.
2. Refer to the Device Configuration chapter for chip-specific reset value.

Figure 2369. FCCU RF Status register *n* (FCCU_RF_S*n*)

Table 2298. FCCU_RF_S*n* field descriptions

Field	Description
0:31 RFS[31:0]	Recoverable fault status 0 No recoverable fault latched 1 Recoverable fault latched The status bits related to the recoverable fault configured as HW recoverable faults are read-only and the flag is self cleared when the fault source is removed.

Table 2299: FCCU RF status register channels shows FCCU **RF** status register channels.

Table 2299. FCCU RF status register channels

Address offset	Register name	Channel range (x) (bit location [0:31])
0x080	FCCU_RF_S0	RFS[31:0]
0x084	FCCU_RF_S1	RFS[63:32]
0x088	FCCU_RF_S2	RFS[95:64]
0x08C	FCCU_RF_S3	RFS[127:96]

80.6.7 FCCU RF Key register (FCCU_RFK)

The FCCU_RFK register implements the key access to clear the status flags of the FCCU_RF_S*n* register.

The status bits of the FCCU_RF_S*n* register, configured as SW recoverable faults, can be cleared by the following locked sequence:

1. Write the key into the FCCU_RFK register
2. Clear the status (flag) bit RFSx

The key must be written for each FCCU_RF_S*n* clear operation.

Note: There should not be any other operation in between the above steps.

The FCCU_RFK register is not readable; a 0x0000_0000 value is always returned in case of read operation.

Offset: 0x090 Access: User Write-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R																
W	RFK_VAL															
Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R																
W	RFK_VAL															
Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2370. FCCU RF Key register (FCCU_RFK)

Table 2300. FCCU_RFK field descriptions

Field	Description
0:31 RFK_VAL	recoverable fault key = 0xAB34_98FE

80.6.8 FCCU RF Enable Register *n* (FCCU_RF_E*n*)

The FCCU_RF_E*n* registers enable the fault sources to allow a transition from the NORMAL into the FAULT or ALARM state. In case of fault masking, the respective status bit into the FCCU_RF_S*n* register is anyway set, only the reaction is masked.

These registers are writable only in the CONFIG state.

Offset: 0x094 + *n**0x4 (*n* = 0 to 3) Access: User read/write(1)

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	RFE31(2)	RFE30(2)	RFE29(2)	RFE28(2)	RFE27(2)	RFE26(2)	RFE25(2)	RFE24(2)	RFE23(2)	RFE22(2)	RFE21(2)	RFE20(2)	RFE19(2)	RFE18(2)	RFE17(2)	RFE16(2)
W																
Reset:	0/1(3)	0/1(3)	0/1(3)	0/1(3)	0/1(3)	0/1(3)	0/1(3)	0/1(3)	0/1(3)	0/1(3)	0/1(3)	0/1(3)	0/1(3)	0/1(3)	0/1(3)	0/1(3)

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	RFE15(2)	RFE14(2)	RFE13(2)	RFE12(2)	RFE11(2)	RFE10(2)	RFE9(2)	RFE8(2)	RFE7(2)	RFE6(2)	RFE5(2)	RFE4(2)	RFE3(2)	RFE2(2)	RFE1(2)	RFE0(2)
W																
Reset:	0/1(3)	0/1(3)	0/1(3)	0/1(3)	0/1(3)	0/1(3)	0/1(3)	0/1(3)	0/1(3)	0/1(3)	0/1(3)	0/1(3)	0/1(3)	0/1(3)	0/1(3)	0/1(3)

1. Writable only in the CONFIG state.
2. Refer to *Table 2302* for register offset to channel number relationship.
3. Refer to the Device Configuration chapter for chip-specific reset value.

Figure 2371. FCCU RF Enable Register *n* (FCCU_RF_E*n*)

Table 2301. FCCU_RF_E*n* field descriptions

Field	Description
0:31 RFE[31:0]	Recoverable fault enable 0 No actions following the respective recoverable fault assertion 1 FCCU moves to ALARM or FAULT state

Table 2302: FCCU RF_En enable register channels shows FCCU **RF_E*n*** enable register channels.

Table 2302. FCCU RF_E*n* enable register channels

Address offset	Register name	Channel range (x) (bit location [0:31])
0x094	FCCU_RF_E0	RFE[31:0]
0x098	FCCU_RF_E1	RFE[63:32]
0x09C	FCCU_RF_E2	RFE[95:64]
0x0A0	FCCU_RF_E3	RFE[127:96]

80.6.9 FCCU RF Timeout Enable Register *n* (FCCU_RF_TOE*n*)

The FCCU_RF_TOE*n* registers enable a transition from the NORMAL state into the ALARM state if the respective recoverable fault is enabled (RFEx and RFTOEx are set). In case the respective timeout is disabled (RFTOEx is cleared) and the recoverable fault is enabled (RFEx is set) the FCCU moves into the FAULT state if the related recoverable fault is asserted. The timer (preset with the timeout value defined by FCCU_TO register) is started when the FCCU moves into the ALARM state. If the fault is not recovered within the timeout the FCCU moves from the ALARM state to the FAULT state.

These registers are writable only in the CONFIG state.

Offset: 0x0A4 + *n**0x4 (*n* = 0 to 3) Access: User read/write(1)

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	RFTOE31(2)	RFTOE30(2)	RFTOE29(2)	RFTOE28(2)	RFTOE27(2)	RFTOE26(2)	RFTOE25(2)	RFTOE24(2)	RFTOE23(2)	RFTOE22(2)	RFTOE21(2)	RFTOE20(2)	RFTOE19(2)	RFTOE18(2)	RFTOE17(2)	RFTOE16(2)
Reset:	0/1(3)	0/1(3)	0/1(3)	0/1(3)	0/1(3)	0/1(3)	0/1(3)	0/1(3)	0/1(3)	0/1(3)	0/1(3)	0/1(3)	0/1(3)	0/1(3)	0/1(3)	0/1(3)

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	RFTOE15(2)	RFTOE14(2)	RFTOE13(2)	RFTOE12(2)	RFTOE11(2)	RFTOE10(2)	RFTOE9(2)	RFTOE8(2)	RFTOE7(2)	RFTOE6(2)	RFTOE5(2)	RFTOE4(2)	RFTOE3(2)	RFTOE2(2)	RFTOE1(2)	RFTOE0(2)
Reset:	0/1(3)	0/1(3)	0/1(3)	0/1(3)	0/1(3)	0/1(3)	0/1(3)	0/1(3)	0/1(3)	0/1(3)	0/1(3)	0/1(3)	0/1(3)	0/1(3)	0/1(3)	0/1(3)

1. Writable only in the CONFIG state.
2. Refer to *Table 2304* for register offset to channel number relationship.
3. Refer to the Device Configuration chapter for chip-specific reset value.

Figure 2372. FCCU RF Timeout Enable Register *n* (FCCU_RF_TOE*n*)

Table 2303. FCCU_RF_TOE*n* field descriptions

Field	Description
0:31 RFTOE[31:0]	Fault timeout enable 0 FCCU moves into the FAULT state if the respective fault is enabled 1 FCCU moves into the ALARM state if the respective fault is enabled.

Table 2304: FCCU RF timeout enable register channels shows FCCU **RF** timeout enable register channels.

Table 2304. FCCU RF timeout enable register channels

Address offset	Register name	Channel range (x) (bit location [0:31])
0x0A4	FCCU_RF_TOE0	RFTOE[31:0]
0x0A8	FCCU_RF_TOE1	RFTOE[63:32]
0x0AC	FCCU_RF_TOE2	RFTOE[95:64]
0x0B0	FCCU_RF_TOE3	RFTOE[127:96]

80.6.10 FCCU RF Timeout Register (FCCU_RF_TO)

The FCCU_RF_TO register defines the preset value of the timer for the recovery of the recoverable faults (enabled). Once FCCU enters in ALARM state, following the assertion of a recoverable fault enabled (RFEx and RFTOEx are set), the timer starts the count down.

If the fault is not recovered within the timeout the FCCU moves from the ALARM state to the FAULT state. The alarm timeouts value should be programmed less than the FOSU_COUNT, else destructive resets may be generated by FOSU timeout.

This register is writable only in the CONFIG state.

Offset: 0x0B4 Access: User read/write(1)

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	TO															
Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	TO															
Reset:	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

1. Writable only in the CONFIG state.

Figure 2373. FCCU RF Timeout Register (FCCU_RF_TO)

Table 2305. FCCU_RF_TO field descriptions

Field	Description
0:31 TO	Recoverable fault timeout Timeout = (TO) x $T_{RC16MHz}$

80.6.11 FCCU CFG Timeout Register (FCCU_CFG_TO)

The FCCU_CFG_TO register defines the preset value of the watchdog timer for the recovery from the CONFIG state. Once FCCU enters in CONFIG state, following a SW request (OP1 opcode), the watchdog timer is initialized and starts the countdown if the reset is not asserted.

If the configuration is not completed within the timeout, the FCCU moves automatically from the CONFIG state to the NORMAL state and the default values for all the configuration register is restored. Configuration registers are those registers which can be written only in CONFIG state. Refer to *Table 2290: FCCU memory map*. The watchdog timeout is clocked with the RC oscillator clock (16 MHz). The default timeout value is 4.096 ms. Longer activation of CONFIG state can lead to resets if a failure is indicated during the time the FCCU is in CONFIG state due to FOSU.

The FCCU_CFG_TO register is writable in any state excluded the CONFIG state as follows the execution of the OP1 opcode (NORMAL to CONFIG state) and until the completion of the OP2 opcode (CONFIG to NORMAL state).

In case of watchdog timeout the FCCU_CFG_TO register is not accessible until the OP14 operation (CONFIG to NORMAL) has been completed.

Offset: 0x0B8 Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	TO		
W																
Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0

Figure 2374. FCCU CFG Timeout Register (FCCU_CFG_TO)

Table 2306: FCCU_CFG_TO field descriptions shows FCCU_CFG_TO field descriptions.

Table 2306. FCCU_CFG_TO field descriptions

Field	Description
29:31 TO	Configuration timeout Timeout = $T_{RC16MHz}$ x $2^{(TO + 10)}$ 000 Timeout = 64 µs ... 111 Timeout = 8.192 ms

80.6.12 FCCU IO Control Register (FCCU_EINOUT)

The FCCU_EINOUT register allows the following operations typically in NORMAL state:

- to control the FCCU Error output pin[1] output level when the FCCU is configured in “Test1” or “Test0” fault output mode (FCCU_CFG.FOM)
- to control the FCCU Error output pin[0] output level when the FCCU is configured in “Test1” or “Test2” fault output mode (FCCU_CFG.FOM)
- to observe the FCCU Error inputs level

Table 2307: Bi-stable encoding shows Bi-stable encoding.

Table 2307. Bi-stable encoding

Mode = FCCU_CFG.FOM	FCCU_EOUT[0]	FCCU_EOUT[1]
Test1	output	output
Test2	output	input
Test0	input	output

Note: Due to the resynchronization stage of the EOUT interface, there is a latency of a few IRCOSC clock cycles following a write/read operation of the FCCU_EINOUT register.

Offset: 0x0BC Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	EIN1(1)	EIN0(1)	0	0	EOUT1	EOUT0
W																
Reset:	0	0	0	0	0	0	0	0	0	0	0/1(2)	0/1(2)	0	0	0	0

1. FCCU Error input x depends on the PAD configuration, that is, internal pull-up enabled as default or pull-down and therefore EINx bit is 1 or 0 upon reset.
2. Refer to the Device Configuration chapter for chip-specific reset value.

Figure 2375. FCCU IO Control Register (FCCU_EINOUT)

Table 2308. FCCU_EINOUT field descriptions

Field	Description
26 EIN1	Error input 1 0 when FCCU Error input[1] = 0 1 when FCCU Error input[1] = 1 The EIN1 captures the respective FCCU Error input[1] signal.
27 EIN0	Error input 0 0 when FCCU Error input[0] = 0 1 when FCCU Error input[0] = 1 The EIN0 captures the FCCU Error input[0] signal.
30 EOUT1	Error out 1 (significant only if the FCCU_CFG.FOM = Test1 or Test0 => FCCU Error output[1] configured in output mode). 0 force FCCU Error output[1] = 0 1 force FCCU Error output[1] = 1 The EOUT1 set/clear the respective FCCU Error output[1] output signal if FCCU_CFG.FOM = 110 or 101, otherwise it is a “do not care” value.
31 EOUT0	Error out 0 (significant only if the FCCU_CFG.FOM = Test1 or Test2 => FCCU Error output[0] configured in output mode) 0 force FCCU Error output[0] = 0 1 force FCCU Error output[0] = 1 The EOUT0 set/clear the respective FCCU Error output[0] signal if FCCU_CFG.FOM = 110 or 111, otherwise it is a “do not care” value.

80.6.13 FCCU Status Register (FCCU_STAT)

The FCCU_STAT register includes the FCCU status. The FCCU finite state machine (FSM) operates by the RC oscillator clock asynchronous with the System clock. The FCCU status read operation requires a safe mechanism operated by a HW/SW synchronization

sequence. The SW application executes a FCCU status read operation by the following sequence:

1. Set the OP3 operation into the FCCU_CTRL.OPR field.
2. Wait for the completion of the operation (FCCU_CTRL.OPS field).
3. Read the FCCU status (FCCU_STAT register).

Offset: 0x0C0 Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	PhysicError Pin		ESTAT	STATUS		
W																
Reset:	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0

Figure 2376. FCCU Status Register (FCCU_STAT)

Table 2309. FCCU_STAT field descriptions

Field	Description
26:27 PhysicErrorPin	Physical Error Pin state PhysicErrorPin[26] corresponds to error pin 0, PhysicErrorPin[27] corresponds to error pin 1. For each of these, the bit values have the following meanings: 0 Error Pin is at logical 0 1 Error Pin is at logical 1 During Fault state, a static or toggling value is observed based on selected protocol. **Note:** This field indicates the real time status of the Error pin as driven by FCCU (at FCCU boundary) to the pad and not what is seen at/from the pad, which is based on different IPs (such as SIUL2) configurations of the SoC.
28 ESTAT	Current Error Pin Status SW can write this bit with a different value. The new value is valid for 1 clock cycle, thereafter it returns to indicate the actual value being driven from FCCU. For example in nonfaulty states, this bit reads 0 and can be set for one cycle to 1. Similarly in faulty state, this bit reads 1 and sw can write it to 0 and after one cycle the bit reads 1 again. 0 System is OPERATIONAL (OK). 1 System is in FAULT state. This state is taken from the FCCU Eout logic (That is, as late as possible).
29:31 STATUS	FCCU Status 000 NORMAL state 001 CONFIG state 010 ALARM state 011 FAULT state Other: UNKNOWN state

80.6.14 FCCU NA Freeze Status Register (N2AF_STATUS)

The N2AF_STATUS register contains a unique code to identify the recoverable source (FCCU recoverable fault x) that caused the state transition from the NORMAL state to the ALARM state. In case of multiple fault conditions the fault source cannot be identified.

The SW application executes the N2AF_STATUS read operation by the following sequence:

1. Set the OP4 operation into the FCCU_CTRL.OPR field.
2. Wait for the completion of the operation (FCCU_CTRL.OPS field).
3. Read the N2AF_STATUS register.

The SW application executes the N2AF_STATUS clear operation by the following sequence:

1. Set the OP13 operation into the FCCU_CTRL.OPR field.
2. Wait for the completion of the operation (FCCU_CTRL.OPS field).

All the freeze registers are cleared by this operation.

Offset: 0x0C4 Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0(1)	0(1)	0(1)	0(1)	0(1)	0(1)	0(1)	0(1)	0(1)	0(1)	0(1)	0(1)	0(1)	0(1)	0(1)	0(1)
W																
Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0(1)	0(1)	0(1)	0(1)	0(1)	0(1)	0(1)	0(1)	NAFS							
W									w1c							
Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

1. These are reserved bits. These bits are always read as 0 and must always be written with 0.

Figure 2377. FCCU NA Freeze Status Register (N2AF_STATUS)

Table 2310. N2AF_STATUS field descriptions

Field	Description
24:31 NAFS	Normal to Alarm Frozen Status 0x00 No transition from NORMAL to ALARM state 0x01 NORMAL to ALARM state transition cause => FCCU recoverable fault[0] 0x02 NORMAL to ALARM state transition cause => FCCU recoverable fault[1] 0x03 NORMAL to ALARM state transition cause => FCCU recoverable fault[2] ... 0x80 NORMAL to ALARM state transition cause => FCCU recoverable fault[127] 0xFF NORMAL to ALARM state transition cause => multiple FCCU recoverable faults

80.6.15 FCCU AF Freeze Status Register (A2FF_STATUS)

The A2FF_STATUS register contains a unique code to identify the timeout trigger (recoverable fault) that caused the state transition from the ALARM state to the FAULT state. In case of multiple fault conditions the fault source cannot be identified.

The SW application executes the A2FF_STATUS read operation by the following sequence:

1. Set the OP5 operation into the FCCU_CTRL.OPR field.
2. Wait for the completion of the operation (FCCU_CTRL.OPS field).
3. Read the A2FF_STATUS register.

The SW application executes the FCCU_AFFS clear operation by the following sequence:

1. Set the OP13 operation into the FCCU_CTRL.OPR field.
2. Wait for the completion of the operation (FCCU_CTRL.OPS field).

All the freeze registers are cleared by this operation.

Offset: 0x0C8 Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0(1)	0(1)	0(1)	0(1)	0(1)	0(1)	0(1)	0(1)	0(1)	0(1)	0(1)	0(1)	0(1)	0(1)	0(1)	0(1)
W																
Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0(1)	0(1)	0(1)	0(1)	0(1)	0(1)	AF_SRC		AFFS							
W																
Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

1. These are reserved bits. These bits are always read as 0 and must always be written with 0.

Figure 2378. FCCU AF Freeze Status Register (A2FF_STATUS)

Table 2311. A2FF_STATUS field descriptions

Field	Description
22:23 AF_SRC	Fault source 00 No fault 01 Reserved 10 Recoverable fault 11 Multiple or recoverable, or both, faults
24:31 AFFS	Alarm to Fault Frozen Status 0x00 No transition from ALARM to FAULT state 0x01 ALARM to FAULT state transition cause => FCCU recoverable fault[0] timeout 0x02 ALARM to FAULT state transition cause => FCCU recoverable fault[1] timeout 0x03 ALARM to FAULT state transition cause => FCCU recoverable fault[2] timeout ... 0x80 ALARM to FAULT state transition cause => FCCU recoverable fault[127] timeout 0xFF ALARM to FAULT state transition cause => multiple FCCU recoverable faults timeout

80.6.16 FCCU NF Freeze Status Register (N2FF_STATUS)

The N2FF_STATUS register contains a unique code to identify the recoverable fault that caused the state transition from the NORMAL state to the FAULT state. In case of multiple fault conditions the fault source cannot be identified. The SW application executes the N2FF_STATUS read operation by the following sequence:

1. Set the OP6 operation into the FCCU_CTRL.OPR field.
2. Wait for the completion of the operation (FCCU_CTRL.OPS field).
3. Read the N2FF_STATUS register.

The SW application executes the N2FF_STATUS clear operation by the following sequence:

1. Set the OP13 operation into the FCCU_CTRL.OPR field.
2. Wait for the completion of the operation (FCCU_CTRL.OPS field).

All the freeze registers are cleared by this operation.

Offset: 0x0CC Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0(1)	0(1)	0(1)	0(1)	0(1)	0(1)	0(1)	0(1)	0(1)	0(1)	0(1)	0(1)	0(1)	0(1)	0(1)	0(1)
W																
Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0(1)	0(1)	0(1)	0(1)	0(1)	0(1)	NF_SRC		NFFS							
W																
Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

1. These are reserved bits. These bits are always read as 0 and must always be written with 0.

Figure 2379. FCCU NF Freeze Status Register (N2FF_STATUS)

Table 2312. N2FF_STATUS field descriptions

Field	Description
22:23 NF_SRC	Fault source 00 No fault 01 Reserved 10 Recoverable fault 11 Multiple and recoverable faults
24:31 NFFS	Normal to Fault Frozen Status 0x00 No transition from NORMAL to FAULT state 0x01 NORMAL to FAULT state transition cause => FCCU recoverable fault[0] 0x02 NORMAL to FAULT state transition cause => FCCU recoverable fault[1] 0x03 NORMAL to FAULT state transition cause => FCCU recoverable fault[2] ... 0x80 NORMAL to FAULT state transition cause => FCCU recoverable fault[127] 0xFF NORMAL to FAULT state transition cause => multiple FCCU recoverable faults

80.6.17 FCCU FA Freeze Status Register (F2A_STATUS)

The F2A_STATUS register contains a unique code to identify the recoverable fault source (recoverable fault x) that caused the state transition from the FAULT state to the ALARM state. In case of multiple fault conditions the fault source cannot be identified.

The SW application executes the F2A_STATUS read operation by the following sequence:

1. Set the OP7 operation into the FCCU_CTRL.OPR field
2. Wait for the completion of the operation (FCCU_CTRL.OPS field)
3. Read the N2FF_STATUS register

The SW application executes the F2A_STATUS clear operation by the following sequence:

1. Set the OP13 operation into the FCCU_CTRL.OPR field
2. Wait for the completion of the operation (FCCU_CTRL.OPS field).

All the freeze registers are cleared by this operation.

Offset: 0x0D0 Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0(1)	0(1)	0(1)	0(1)	0(1)	0(1)	0(1)	0(1)	0(1)	0(1)	0(1)	0(1)	0(1)	0(1)	0(1)	0(1)
W																
Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0(1)	0(1)	0(1)	0(1)	0(1)	0(1)	0(1)	0(1)	FAFS							
W									w1c							
Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

1. These are reserved bits. These bits are always read as 0 and must always be written with 0.

Figure 2380. FCCU FA Freeze Status Register (F2A_STATUS)

Table 2313. F2A_STATUS field descriptions

Field	Description
24:31 FAFS	Fault to Normal Frozen Status 0x00 No transition from FAULT to NORMAL state 0x01 FAULT to ALARM state transition cause => FCCU recoverable fault[0] 0x02 FAULT to ALARM state transition cause => FCCU recoverable fault[1] 0x03 FAULT to ALARM state transition cause => FCCU recoverable fault[2] ... 0x80 FAULT to ALARM state transition cause => FCCU recoverable fault[127] 0xFF FAULT to ALARM state transition cause => multiple FCCU recoverable faults

80.6.18 FCCU RF Fake Register (FCCU_RFF)

The FCCU_RFF register contains a unique code to set a recoverable fault in mutually exclusive mode by the external FAULT interface signal setting. It allows the SW emulation of the recoverable faults, by the injection of the fault directly in the FAULT root, in order to verify the entire path and reaction. The fault injection mechanism is optional and requires a proper management as described in *Section 80.5.7: FAULT interface*. The reaction following a fake recoverable fault cannot be masked. The FCCU_RFF is a write-only register with a set of codes corresponding to each recoverable fault injection.

Offset: 0x0DC Access: User Write-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0							
W										FRFC						
Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2381. FCCU RF Fake Register (FCCU_RFF)

Table 2314. FCCU_RFF field descriptions

Field	Description
25:31 FRFC	Fake recoverable fault code 0x00 Fake recoverable fault injection at recoverable fault source 0 0x01 Fake recoverable fault injection at recoverable fault source 1 0x02 Fake recoverable fault injection at recoverable fault source 2 … 0x7F Fake recoverable fault injection at recoverable fault source 127 **Note:** Only writing to this register, fake fault injection occurs, writing 00 and default value being zero give different results.

80.6.19 FCCU IRQ Status Register (FCCU_IRQ_STAT)

The FCCU_IRQ_STAT register defines the FCCU interrupt status register related to the following events:

- Configuration timeout error
- Alarm interrupt
- NMI interrupt

The external interrupt line (Interrupt request) is asserted if any interrupt status bit of the FCCU_IRQ_STAT is set and the respective enable bit of the FCCU_IRQ_EN register is also set.

The NMI and ALARM interrupts are asserted and cleared according to the FCCU state. The status bits of the FCCU_IRQ_STAT trace the status of the related interrupt lines.

Offset: 0x0E0 Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	Reserved	Reserved	NMI_STAT	ALRM_STAT	CFG_TO_STAT
W																w1c
Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2382. FCCU IRQ Status Register (FCCU_IRQ_STAT)

Table 2315. FCCU_IRQ_STAT field descriptions

Field	Description
29 NMI_STAT	NMI Interrupt Status 0 NMI interrupt is OFF 1 NMI interrupt is ON
30 ALRM_STAT	Alarm Interrupt Status 0 Alarm interrupt is OFF 1 Alarm interrupt is ON
31 CFG_TO_STAT	Configuration Timeout Status 0 No configuration timeout error 1 Configuration timeout error

80.6.20 FCCU IRQ Enable Register (FCCU_IRQ_EN)

The FCCU_IRQ_EN register defines the FCCU interrupt enable register related to the following event:

- Configuration timeout error

The external interrupt line “Interrupt request (miscellaneous conditions)” is asserted if any interrupt status bit of the FCCU_IRQ_STAT is set and the respective enable bit of the FCCU_IRQ_EN register is also set.

Offset: 0x0E4 Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	CFG_TO_IEN
W																
Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2383. FCCU IRQ Enable Register (FCCU_IRQ_EN)

Table 2316. FCCU_IRQ_EN field descriptions

Field	Description
31 CFG_TO_IEN	Configuration Timeout Interrupt Enable 0 Configuration timeout interrupt disabled. 1 Configuration timeout interrupt enabled.

80.6.21 FCCU XTMR Register (FCCU_XTMR)

The FCCU_XTMR register contains the read values of the Alarm or Watchdog Timer or EOUT pin low counter. These timers are clocked on the IRCOSC clock.

EOUTMR is the EOUT pin in logic 0 counter. After EOUT has been set to low (by SW or by a real fault), it loads (a value corresponding to T_min = 250 µs + value programmed in FCCU_DELTA_T register) and then starts down-counting and becomes 0 on the expiry of T_min window. It reloads on occurrence of another fault event which has EOUT signaling enabled. T_min feature is available only in Bi-Stable

The SW application executes the timer read operation by the following sequence:

1. Set any of the following operations into the FCCU_CTRL.OPR field:
   a) OP17
   b) OP19
   c) OP20
2. Wait for the completion of the operation (FCCU_CTRL.OPS field)
3. Read the FCCU_XTMR register

Table 2318: Timer state/value shows Timer state/value.

Offset: 0x0E8 Access: User read

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	XTMR_VAL															
W																
Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	XTMR_VAL															
W																
Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2384. FCCU XTMR Register (FCCU_XTMR)

Table 2317. FCCU_XTMR field descriptions

Field	Description
0:31 XTMR_VAL	Alarm/Watchdog/Safe request timer The current timer value is measured in IRCOSC clock cycles. These bits can be read by the software.

Table 2318. Timer state/value

TIMER	CONFIG state	NORMAL state	ALARM state	FAULT state
ALARM	0x0000_0000	Initial value	Running	Idle/End of count
CFG	Running	0x0001_FFFF	0x0001_FFFF	0x0001_FFFF
EOUTMR	0x0000_0000	0x0000_0000	0x0000_0000	Running

80.6.22 FCCU MCS Register (FCCU_MCS)

The FCCU_MCS register contains a queue of the last four states of the MC. MCS0 is the latest one, while MCS3 is the oldest one. In addition a qualifier indicates if the FCCU is in the FAULT state when the MC state has been captured. The MC state is synchronous to the system clock and provided by a different module while the FCCU state is synchronous to the IRCOSC, therefore some uncertainty must be considered regarding the FAULT state indication.

Offset: 0x0EC Access: User read

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	VL3	FS3	0	0	MCS3				VL2	FS2	0	0	MCS2			
W																
Reset:	0/1(1)	0/1(1)	0	0	0/1(1)	0/1(1)	0/1(1)	0/1(1)	0/1(1)	0/1(1)	0	0	0/1(1)	0/1(1)	0/1(1)	0/1(1)

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	VL1	FS1	0	0	MCS1				VL0	FS0	0	0	MCS0			
W																
Reset:	0/1(1)	0/1(1)	0	0	0/1(1)	0/1(1)	0/1(1)	0/1(1)	0/1(1)	0/1(1)	0	0	0/1(1)	0/1(1)	0/1(1)	0/1(1)

1. Refer to the Device Configuration chapter for chip-specific reset value.

Figure 2385. FCCU MCS Register (FCCU_MCS)

Table 2319. FCCU_MCS field descriptions

Field	Description
0 VL3	Valid It indicates that the correspondent MCSx and FSx fields are valid. 0 MCS3, FS3 fields are not significant. 1 MCS3, FS3 fields are significant.
1 FS3	Fault status It indicates that the correspondent MCSx field has been captured when the FCCU is in FAULT state. 0 MCS3 field captured in any state different from the FAULT state. 1 MCS3 field captured in FAULT state.
4:7 MCS3	State of MC modules The MCSx is the state of MC modules. MCS0 = latest state MCS3 = oldest state On any MC state change the previous MC states are shifted (MCS3 = MCS2, MCS2= MCS1, MCS1= MCS0) and the latest one is captured in MCS0. For a definition of these states, refer to the description of the MC modules in the chip reference manual.
8 VL2	Valid It indicates that the correspondent MCSx and FSx fields are valid. 0 MCS2, FS2 fields are not significant 1 MCS2, FS2 fields are significant
9 FS2	Fault status It indicates that the correspondent MCSx field has been captured when the FCCU is in FAULT state. 0 MCS2 field captured in any state different from the FAULT state 1 MCS2 field captured in FAULT state

Table 2319. FCCU_MCS field descriptions (continued)

Field	Description
12:15 MCS2	*State of MC modules* The MCSx is the state of MC modules. MCS0 = latest state MCS3 = oldest state On any MC state change the previous MC states are shifted (MCS3 = MCS2, MCS2= MCS1, MCS1= MCS0) and the latest one is captured in MCS0. For a definition of these states, refer to the description of the MC modules in the chip reference manual.
16 VL1	Valid It indicates that the correspondent MCSx and FSx fields are valid. 0 MCS1, FS1 fields are not significant. 1 MCS1, FS1 fields are significant.
17 FS1	Fault status It indicates that the correspondent MCSx field has been captured when the FCCU is in FAULT state. 0 MCS1 field captured in any state different from the FAULT state. 1 MCS field captured in FAULT state.
20:23 MCS1	*State of MC modules* The MCSx is the state of MC modules. MCS0 = latest state MCS3 = oldest state On any MC state change the previous MC states are shifted (MCS3 = MCS2, MCS2= MCS1, MCS1= MCS0) and the latest one is captured in MCS0. For a definition of these states, refer to the description of the MC modules in the chip reference manual.
24 VL0	Valid It indicates that the correspondent MCSx and FSx fields are valid. 0 MCS0, FS0 fields are not significant. 1 MCS0, FS0 fields are significant.
25 FS0	Fault status It indicates that the correspondent MCSx field has been captured when the FCCU is in FAULT state. 0 MCS0 field captured in any state different from the FAULT state. 1 MCS0 field captured in FAULT state.
28:31 MCS0	*State of MC modules* The MCSx is the state of MC modules. MCS0 = latest state MCS3 = oldest state On any MC state change the previous MC states are shifted (MCS3 = MCS2, MCS2= MCS1, MCS1= MCS0) and the latest one is captured in MCS0. For a definition of these states, refer to the description of the MC modules in the chip reference manual.

80.6.23 FCCU Transient Register (FCCU_TRANS_LOCK)

The FCCU_TRANS register is used for unlocking configuration by writing 0xBC. This register is available only in supervisor mode. This register is write only.

Offset: 0x0F0 Access: Supervisor Write-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0								
W									TRANSKEY							
Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2386. FCCU Transient Register (FCCU_TRANS_LOCK)

Table 2320. FCCU_TRANS_LOCK field descriptions

Field	Description
24:31 TRANSKEY	Transition Unlocking Key value 0x00 No change ... 0xBB No change 0xBC Configuration unlocked 0xBD No change ... 0xFF No change

80.6.24 FCCU Permanent Lock Register (FCCU_PERMNT_LOCK)

The FCCU_PERMNT_LOCK register is used for locking configuration permanently by writing 0xFF. This register is available only in supervisor mode. The permanent lock can only be removed by applying a reset (not necessarily power on reset). This register is write only.

Offset: 0x0F4 Access: Supervisor Write-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0								
W									PERMNTKEY							
Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2387. FCCU Permanent Lock Register (FCCU_PERMNT_LOCK)

Table 2321. FCCU_PERMNT_LOCK field descriptions

Field	Description
24:31 PERMNTKEY	Transition Locking Key value 0xFF Configuration Locked Any other value: No Change

80.6.25 FCCU Delta T Register (FCCU_DELTA_T)

The FCCU_DELTA_T register is used for programming the value of delta_T constant, in microseconds. This register can be written only in CONFIG state.

Offset: 0x0F8 Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	Reserved													
W																
Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	DELTA_T_VAL													
W																
Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2388. FCCU Delta T Register (FCCU_DELTA_T)

Table 2322. FCCU_DELTA_T field descriptions

Field	Description
18:31 DELTA_T_VAL	Value of Delta_T (in microseconds) Max. value can be 10,000 µs (10 ms)

80.6.26 FCCU IRQ Alarm Enable register *n* (FCCU_IRQ_ALARM_EN*n*)

These registers enable the corresponding IRQ alarm. This register is writable only in CONFIG state.

Offset: 0x0FC + *n**0x4 (*n* = 0 to 3) Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	IRQEN31(1)	IRQEN30(1)	IRQEN29(1)	IRQEN28(1)	IRQEN27(1)	IRQEN26(1)	IRQEN25(1)	IRQEN24(1)	IRQEN23(1)	IRQEN22(1)	IRQEN21(1)	IRQEN20(1)	IRQEN19(1)	IRQEN18(1)	IRQEN17(1)	IRQEN16(1)
Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	IRQEN15(1)	IRQEN14(1)	IRQEN13(1)	IRQEN12(1)	IRQEN11(1)	IRQEN10(1)	IRQEN9(1)	IRQEN8(1)	IRQEN7(1)	IRQEN6(1)	IRQEN5(1)	IRQEN4(1)	IRQEN3(1)	IRQEN2(1)	IRQEN1(1)	IRQEN0(1)
Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

1. Refer to *Table 2324* for register offset to channel number relationship.

Figure 2389. FCCU IRQ Alarm Enable register *n* (FCCU_IRQ_ALARM_EN*n*)

Table 2323. FCCU_IRQ_ALARM_EN*n* field descriptions

Field	Description
0:31 IRQEN[31:0]	IRQ alarm enable 0 Alarm is disabled for error source x. 1 Alarm is enabled for error source x.

Table 2324: FCCU IRQ alarm enable register channels shows FCCU IRQ alarm enable register channels.

Table 2324. FCCU IRQ alarm enable register channels

Address offset	Register name	Channel range (x) (bit location [0:31])
0x0FC	FCCU_IRQ_ALARM_EN0	IRQEN[31:0]
0x100	FCCU_IRQ_ALARM_EN1	IRQEN[63:32]
0x104	FCCU_IRQ_ALARM_EN2	IRQEN[95:64]
0x108	FCCU_IRQ_ALARM_EN3	IRQEN[127:96]

80.6.27 FCCU NMI Enable registers *n* (FCCU_NMI_EN*n*)

These registers enable the NMI. These registers are writable only in CONFIG state.

Offset: 0x10C + *n**0x4 (*n* = 0 to 3) Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	NMIEN31(1)	NMIEN30(1)	NMIEN29(1)	NMIEN28(1)	NMIEN27(1)	NMIEN26(1)	NMIEN25(1)	NMIEN24(1)	NMIEN23(1)	NMIEN22(1)	NMIEN21(1)	NMIEN20(1)	NMIEN19(1)	NMIEN18(1)	NMIEN17(1)	NMIEN16(1)
Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	NMIEN15(1)	NMIEN14(1)	NMIEN13(1)	NMIEN12(1)	NMIEN11(1)	NMIEN10(1)	NMIEN9(1)	NMIEN8(1)	NMIEN7(1)	NMIEN6(1)	NMIEN5(1)	NMIEN4(1)	NMIEN3(1)	NMIEN2(1)	NMIEN1(1)	NMIEN0(1)
Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

1. Refer to *Table 2326* for register offset to channel number relationship.

Figure 2390. FCCU NMI Enable register *n* (FCCU_NMI_EN*n*)

Table 2325. FCCU_NMI_EN*n* field descriptions

Field	Description
0:31 NMIEN[31:0]	NMI enable 0 NMI is disabled for error (RF) source x. 1 NMI is enabled for error (RF) source x.

Table 2326: FCCU NMI enable register channels shows FCCU NMI enable register channels.

Table 2326. FCCU NMI enable register channels

Address offset	Register name	Channel range (x) (bit location [0:31])
0x10C	FCCU_NMI_EN0	NMIEN[31:0]
0x110	FCCU_NMI_EN1	NMIEN[63:32]
0x114	FCCU_NMI_EN2	NMIEN[95:64]
0x118	FCCU_NMI_EN3	NMIEN[127:96]

80.6.28 FCCU EOUT Signaling Enable registers *n* (FCCU_EOUT_SIG_EN*n*)

These registers enable the error out signaling. Disabling of EOUT signaling is possible for Bi-stable protocol only. This register is writable only in CONFIG state.

Offset: 0x11C + n*0x4 (n = 0 to 3) Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	EOUTEN31(1)	EOUTEN30(1)	EOUTEN29(1)	EOUTEN28(1)	EOUTEN27(1)	EOUTEN26(1)	EOUTEN25(1)	EOUTEN24(1)	EOUTEN23(1)	EOUTEN22(1)	EOUTEN21(1)	EOUTEN20(1)	EOUTEN19(1)	EOUTEN18(1)	EOUTEN17(1)	EOUTEN16(1)
W																
Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	EOUTEN15(1)	EOUTEN14(1)	EOUTEN13(1)	EOUTEN12(1)	EOUTEN11(1)	EOUTEN10(1)	EOUTEN9(1)	EOUTEN8(1)	EOUTEN7(1)	EOUTEN6(1)	EOUTEN5(1)	EOUTEN4(1)	EOUTEN3(1)	EOUTEN2(1)	EOUTEN1(1)	EOUTEN0(1)
W																
Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

1. Refer to *Table 2328* for register offset to channel number relationship.

Figure 2391. FCCU EOUT Signaling Enable register *n* (FCCU_EOUT_SIG_EN*n*)

Table 2327. FCCU_EOUT_SIG_EN*n* field descriptions

Field	Description
0:31 EOUTEN[31:0]	EOUT signaling enable 0 EOUT signaling is disabled for error (RF) source x for bistable protocol. Error pins are as if in nonfaulty state.(1) 1 EOUT signaling is enabled for error (RF) source x.

1. In case of time switching and dual rail protocols, the error out signaling remains active even if the EOUT flag is 0b.

Table 2328: FCCU EOUT signaling enable register channels shows FCCU EOUT signaling enable register channels.

Table 2328. FCCU EOUT signaling enable register channels

Address offset	Register name	Channel range (x) (bit location [0:31])
0x11C	FCCU_EOUT_SIG_EN0	EOUTEN[31:0]
0x120	FCCU_EOUT_SIG_EN1	EOUTEN[63:32]
0x124	FCCU_EOUT_SIG_EN2	EOUTEN[95:64]
0x128	FCCU_EOUT_SIG_EN3	EOUTEN[127:96]

80.7 FCCU Output Supervision Unit

The FOSU provides a supervision of the primary error notification path by analyzing FCCU behavior for correctness. It waits for any reaction of the FCCU in a fixed time window after an error arrives.

The intention of the FOSU is to provide a secondary error reaction path in most cases the FCCU fails but not to needlessly propagate an error which is already handled by the FCCU into a full chip reset. Only a failed primary error reaction (that is FCCU's failure) is a reason for the secondary reaction to take over (and generate a destructive reset request).

There is a 'do nothing' input coming from the FCCU that indicates that the FCCU is programmed for no reaction. It is a “static” input in the sense that it does not change after FCCU configuration. This signal is automatically de-asserted whenever the FCCU moves to CONFIG state and hence FOSU shall not be able to monitor faults occurring in CONFIG state. The FOSU masks the incoming faults with the 'do nothing' control from the FCCU, meaning that a fault is not captured by the FOSU if the 'do nothing' signal is asserted (that is an enabled fault). There is no minimum pulse width requirement on the fault indication other than what is required by the technology, which is the same as that of the FCCU. FOSU does not monitor FCCU for the case of faults occurring during CONFIG state. Also, the case of a continuously incoming disabled fault being enabled later, is not monitored.

The FOSU contains a timer with a duration of FOSU_COUNT,driven by the IRCOSC. The timer is initialized and started on any captured, enabled fault. While the timer is running, any subsequent captured fault will neither restart nor reinitialize the timer. The timer is stopped when the FCCU shows any of the following reactions (the FCCU does not check whether the reaction is the configured one for the faults which occurred):

- Reset: Long or short functional reset.
- IRQ: NMI or Alarm.
- Error out triggered (by FCCU or by SW).

When the timer is stopped, the fault capture logic is cleared in order to ensure that the timer is not restarted due to faults still ‘stuck’ in the capture logic. The timer will then be restarted by the next new failure indication. When the timer expires, the FOSU's failure indicator output is asserted after it ensures that the fault is enabled and the static “fccu program to do nothing” signal is de-asserted. This is because FCCU uses settings after it exits CONFIG state, even if fault captured before the exit.

The FOSU's failure indicator output is connected to one of the MC_RGM's ‘destructive’ reset inputs, so its assertion will cause a reset sequence to be initiated starting at PHASE0. The FOSU module is reset with the same reset as it is used by the FCCU (System reset), which is asserted on power-on, ‘destructive’, and long external resets. When this reset is asserted, the FOSU's capture logic is cleared, its timer is kept stopped and in a non-expired state, and its failure indicator output is de-asserted.

The following conditions show a use case of the FOSU:


1. The user configures the channel x of the FCCU to react with a functional reset, either long or short.
2. The user sets the EOUTEN[x] flag of EOUT_SIG_EN register to 0.
3. The software does not clear the FCCU status flag related to the fault x after its first occurrence.
4. The fault x triggers again after the functional reset. Under these circumstances, the FOSU triggers a destructive reset after the FOSU timeout.

The rationale behind is that the functional reset is not able to clear the source of the fault. If the software can't react to the second occurrence of the fault before the FOSU timeout expires, the FOSU triggers a destructive reset.

If the users want to increase the availability of the system by avoiding the destructive reset, they can set the EOUTEN[x] flag of EOUT_SIG_EN register to 1. In such a case, the FOSU does not trigger the destructive reset.

Note: FOSU is triggered on assertion of enabled fault. In case the triggering fault is disabled, FOSU times-out without reaction. All intermediate faults are masked (not monitored) during this timeout cycle.

Figure 2392. FOSU connections to the FCCU and MC_RGM



It is important to remember that there will be no FCCU reaction to an error while the FCCU is in the CONFIG state. For this reason, the FCCU should not be kept in CONFIG for longer than the FOSU_COUNT duration. Otherwise, there is a risk that an incoming error report causing the FOSU to mistakenly see the FCCU as having failed, and then resets the MCU.

80.8 Use cases and limitations

80.8.1 Mis-configurations

The following configurations are appropriate:

1. If at least one reaction to fault is enabled by default then the corresponding fault should also be enabled by default.
2. Enable a fault but disabling all reactions is not a meaningful configuration from safety point of view.
3. Disable the fault and also its reactions. Applicable when a specific fault line is not of interest in a specific application scenario.

Example: FCCU goes into ALARM state due to a failure, but the IRQ is disabled for that failure.

4. Software reset is optional.
5. The user must program the FCCU for a higher timeout value than the value hard-coded for FOSU. In this way FCCU reacts later than FOSU expects and as a result, FOSU generates a destructive reset request on its timeout, if a fault occurred when the FCCU was in CONFIG state.

80.8.2 Recommendations to configure FCCU

1. After Power on reset, where both system and FCCU get reset, the following steps could be followed to configure FCCU:
   a) Check and clear any pending fault status.
   b) Verify FCCU is in NORMAL state, else repeat step (a) above.
   c) Configure FCCU.
2. After functional reset of the system, arising out of reset request from FCCU or other sources, the following steps could be followed to reconfigure FCCU:
   a) If active, wait for the Error out Tmin to expire.
   b) Check and clear fault status.
   c) Error pin moves to “non faulty” state, once fault status is cleared and Tmin expires.
   d) Reset FCCU by register bit in RGM. All FCCU registers and Error pin initialize to default state.
   e) Read and verify default value in FCCU_RF_Ex to ascertain reset of FCCU.
   f) Check and clear any new pending fault status until FCCU is in NORMAL state.
   g) Reconfigure FCCU.

Note: Software reset of FCCU by RGM_PRST5.FCCU_RST bit is optional since FCCU registers are not initialized during functional reset. RGM_PRST5.FCCU_RST has the same effect on FCCU as power on reset. If the bit is activated, it can change the state of the error pin, if the current state of the pin is different from default.

81 Self-Test Control Unit (STCU2)

81.1 Introduction

The self-test control unit (STCU2) is a comprehensive programmable hardware module that controls the self-test sequence applied both during the offline or online, or both, conditions. The hardware can manage the logic built-in self-test (LBIST) and the Memory (SRAM or ROM) built-in self-test (MBIST) blocks of the device. The STCU2 includes the SSCM DCF bus to load the self-test parameters (LBIST or MBIST scheduling activity, LBIST setup, unrecoverable faults (UF) or recoverable faults (RF) management, CRC and MISR expected values, PLL management, and so on) from Flash memory during the offline self-test phase. This interface is only able to write the configuration parameters and start the self-test execution once the STCU2 global reset has been applied. Register access by software is granted by an IPS interface to check the results of the offline self-test and to load or check the execution of the online self-test.

The STCU2 includes:

- A CRC block that can be optionally enabled to monitor the internal critical signals during the self-test run to increase the STCU2's self-checking capability.
- A programmable watchdog timer (WDG) to check the LBIST and MBIST self-test operations have completed within the assigned time slot or the STCU2 RUN or BYPASS bits have been programmed before watchdog timeout.
- Direct PLL control during the offline self-test sequence.
- Two interrupt lines enabled only during the online self-test to simplify the software handling of self-test execution end.
- Two sets of registers to separately collect the LBIST or MBIST results during offline and online self-test.

To increase the security of this module, a different security key sequence is also required during offline and online self-test to unlock write access to the STCU2 registers. The STCU2 also implements two switch off power-saving mechanisms:

- The global STCU2 clock after self-test sequence is completed.
- The register ITF clock when the WDG timeout is detected after a double security key sequence is applied during the application run (available only when IPS write access is enabled otherwise the clock is off).

81.2 Main features


- Double registers interface (SSCM DCF with priority over IPS).
- SSCM DCF write once register interface.
- IPS read and write (depending on SSCM enable parameters and STCU_CFG[WRP] bit) register interface.
- Programmable scheduler for LBIST or MBIST execution.
- LBIST concurrent/sequential execution.
- MBIST concurrent/sequential execution.
- Programmable LBIST delayed concurrent start.

- 32-bit CRC for STCU2 self-checking capability (enabled by STCU_CFG[CRCEN] bit).
- Online hardware self-test sequence abort capability.
- Programmable internal clock prescaler to reduce internal and MBIST or LBIST TCK clocks.
- Programmable PLL direct control during offline self-test sequence.
- PLL lock signal monitoring during offline and online self-test.
- MBIST dedicated online interrupt source generation.
- Programmable WDG timer for self-check MBIST or LBIST time execution.
- Hard-coded WDG timeout to flag offline initialization errors.
- Hard-coded WDG timeout to auto-lock STCU2 write access after double key sequence.
- LBIST and SRAM or ROM MBIST offline status flags.
- STCU2 internal errors offline status flag.
- LBIST and SRAM or ROM MBIST online status flags.
- STCU2 internal errors online status flag.
- Online hardware abort status flag.
- LBIST and SRAM or ROM MBIST offline or online programmable failure severity (UF/RF).
- STCU2 internal errors offline or online programmable failure severity (UF/RF).
- STCU2 errors (UF/RF) lines for FCCU signaling.
- Redundant UF/RF generation logic to improve safety.
- FCCU UF/RF faults injection mechanism.
- CRCE register access to perform redundant check by software.
- LBIST MISRE registers access to perform redundant software checks.
- Self-test bypass capability.
- Protection mechanism of the global write register based on double security key.
- STCU2 global auto power-saving when:
  - Self-test is completed.
  - bypass mode is selected.
  - WDG timeout is detected.
- STCU2 ITF/WDG clock wake-up mechanism when software application writes double security key sequence (available when STCU_CFG[WRP] bit is active).
- STCU2 ITF/WDG auto power-saving when hard-coded WDG timeout is detected after software application writes double security key sequence (available when STCU_CFG[WRP] bit is active).

81.3 Block diagram

A top level diagram of the STCU2 module is given in *Figure 2393*.

Figure 2393. STCU2 block diagram



The STCU2 module includes the following submodules:

- **Reg interface**: This module includes the registers, the security key logic, the IPS and SSCM DCF bus interface.
- **CRC**: This module is the core of the self-checking architecture of the STCU2. It samples a set of selected internal signals when STCU2 is running.
- **Fault interface:** This module collects the error conditions respective to LBIST or MBIST execution and STCU2 internal failures and, depending on the UF/RF configuration of each of them, sets the global STCU2 UF or RF flag. It also manages the UF/RF fault lines and the set or clear injection mechanism provided by the FCCU. To improve the intrinsic safety of this critical logic, the generation logic is duplicated.
- **Clock Block:** This module manages the internal and the LBIST or MBIST TCK clock prescaler, the internal clock gating power saving and the wake-up clock feature.
- **WDG FSM:** This module includes two different watchdogs:
  - A hard-coded Watchdog used to auto-lock the STCU2 access, forcing a reset condition on the double security key registers.
  - A dual function watchdog:

    - After a reset event initializes the STCU2, it is used as a hard-coded watchdog timeout.

    - During LBIST or MBIST runs, it is used as a programmable watchdog timer to check the LBIST or MBIST have completed in the designated time slot.
- **STCU2 Master FSM**: This module includes the main FSM of the STCU2 used to coordinate and schedule all the operations performed during the self-test sequence.

- **STCU2 Load Shifter FSM:** This module includes the common shifter register and the respective state machine used to program the LBIST or MBIST registers and read back the data to be checked at the end of each self-test operation.
- **LBIST interface**: This module includes the interface between the LBIST engines and the STCU2 controllers of the device.
- **MBIST interface**: This module includes the interface between the MBIST controller and STCU2 controllers.

81.3.1 IPS bus interface

The IPS bus interface is a slave bus used for configuration purposes via CPU. The following bus read operations (contiguous byte enables) are supported:

- Word (32 bits) data read operations to any registers.
- Low and high half-words (16 bits, data[31:16] or data[15:0]) data read operations to any registers.
- Byte (8 bits, data[31:24] or data[23:16] or data[15:8] or data[7:0]) data read operations to any registers.
- Any other operation (free byte enables or other operations) has to be avoided.

The same operations are also supported in write mode under the following circumstances:

- The self-test sequence parameters are loaded before offline self-test is executed.
- The IPS access on some specific registers (see *Section 81.5: Register description*) is allowed by software only when the bit STCU_CFG[WRP] is cleared.
- Write operations are not supported and all STCU2 registers can only be read in all other circumstances except for the following R/W bits: STCU_CFG[WRP], STCU_ERR_STAT[UFSF] and STCU_ERR_STAT[RFSF]. See the respective register descriptions for additional details.

The STCU2 module generates a transfer error in the following cases:

- Any write/read access to the register addresses not mapped on the peripheral but included in the address space of the peripheral.
- Any write/read operation different from byte/halfword/word (free byte enables or other operations) on each register.
- Any write operation on double security key register applying a wrong sequence of keys (the two write operations cannot be interleaved with other accesses to STCU2 registers).
- Any write operation performed on a register when the double security keys have not been applied.
- Any write operation performed on registers when the STCU_CFG[WRP] bit is set and the access is performed through software (IPS interface).
- Any write operation performed through software (IPS interface) on row registers.
- Any write operation performed offline on registers where writes are only allowed during the online self-test phase when STCU_CFG[WRP] = 1.
- Any write operation performed on read only registers.

The registers of the STCU2 module are accessible (read/write) in each access mode: user, supervisor or test.

A transfer error is not generated for write operations to bits marked *Reserved*.

For more details regarding register protection features, see *Section 81.5: Register description*.

81.4 Functional description

81.4.1 FSM description

The module has three state machines that work together:

- Master State Machine: the core unit of the STCU2 module; it coordinates all the self-test operations and the other state machines.
- Loader/Shifter State Machine: used to program the MBIST and the LBIST parameters and to retrieve the respective results depending on the parameters stored in the STCU2 registers and under the control of the master state machine.
- Watchdog State Machine: evaluates all the schedule time for MBIST and LBIST and the timeouts in case of incorrect STCU2 programming.

81.4.2 Reset management

The asynchronous reset line initializes the STCU2 module status, forcing the offline self-test condition and the cleaning up of all the registers and state machines of the module.

The reset signals generated by the STCU2 module at the end of the self-test execution phase depends on the self-test conditions and on the content of the STCU_LBRMSW register reported in the following subsections.

In case of unrecoverable fault during offline self-test execution, the STCU2 generates a request of destructive reset to the associated MC_RGM module.

81.4.2.1 Offline reset generation

At the end of the offline self-test execution, the STCU2 raises the global functional reset. In case of unrecoverable fault during offline self-test execution, the STCU2 generates a request of destructive reset to the MC_RGM module.

81.4.2.2 Online reset generation (only MBIST)

The online execution of the MBIST does not generate any reset from STCU2 at the end of the execution. This is because the software application has to manage all the possible consequences respective to the write operations performed by the MBIST execution other than prevent any read/write operation during the self-test execution. If necessary, the software must also restore the memory content (only for RAM) at the end of the self-test execution.

81.4.2.3 Online Reset generation (LBIST enabled)

At the end of the execution, the online execution of the LBIST generates two possible types of reset depending on the status of the STCU_LBRMSW register. See *Section 81.5.16: STCU2 Online LBIST Reset Management (STCU_LBRMSW)*.

If all the selected LBISTs do not require the global functional reset, only the partitions subjected to LBIST are cleaned up applying a pulse on the dedicated reset line. If at least one of the selected LBISTs requires the global functional reset, the global functional reset is raised at the end of the online self-test execution.

Note: If an ABORT condition is detected by STCU2 during the online self-test execution, regardless of the value of the STCU_LBRMSW register, only the respective reset line is pulsed to prevent any potential dangerous system level operations

81.4.3 LBIST and MBIST scheduling

The STCU2 module is designed to be very flexible, allowing the programming of the parallel or serial execution of the MBIST or LBIST depending on the power, timing and coverage constraints. The limitation in the programming flexibility is described in *Section 81.6.4: Design implementation information*.

The mechanism used to provide this flexibility is a linked list where the starting pointer is the bitfield STCU_CFG[PTR]. The first LBIST is mapped on 0x00, the second on 0x01, and so on. The first MBIST is mapped at the address 0x10, the second on 0x11 and so on. The additional pointers are in the bitfield STCU_LB_CTRL*x*[PTR] for LBIST*x* (where *x* is the selected LBIST) and STCU_MB_CTRL*y*[PTR] for MBIST (where *y* is the selected MBIST), and have to be filled depending on the selected sequence of run. The additional bitfields STCU_LB_CTRL[CSM] and STCU_MB_CTRL[CSM] provide the flexibility to run the chosen set of the LBIST or MBIST concurrently or sequentially, or to close the linked list by setting the NIL pointer. For more details, see *Section 81.5.38: STCU2 LBIST Control n Register (STCU_LB_CTRLn)* and *Section 81.5.50: STCU2 MBIST Control k Register (STCU_MB_CTRLk)*.

81.4.4 ABORT management

The STCU2 module provides online self-test execution abort. When the abort is detected, the online self-test operation stops running and the status of the currently running MBIST or LBIST is saved in the respective registers to provide intermediate results that might be useful in case of debug or a concurrent run. For an LBIST run, see *Section 81.4.2: Reset management*, regarding reset specific management when abort is detected.

81.4.4.1 Hardware ABORT management

The STCU2 enters this abort condition as a consequence of a functional reset that requires the self-test execution to stop.

When hardware abort is detected, the STCU_ERR_STAT[ABORTHW] bit is set. This flag allows the software to diagnose what occurred during the online self-test execution run.

81.4.5 PLL interface

The STCU2 module is able to directly control the PLL during the offline self-test operations depending on the status of the STCU_RUN[MBPLLEN] and STCU_RUN[LBPLLEN] as described in *Section 81.5.2: STCU2 Run Software Register (STCU_RUNSW)*.

When STCU_RUN[RUN] is set to start the offline self-test operations, the STCU2 takes control of the PLL and changes the PLL clock configuration parameters according to the values programmed in the STCU_PLL_CFG register.

When the STCU_RUN[MBPLLEN] is active and the MBIST is currently selected, the STCU2 waits for the PLL lock. As soon as the lock occurs, the STCU forces the clock to switch to the PLL output clock, allowing the MBIST to proceed at the PLL output frequency. At the end of the MBIST run, the clock source reverts to the original one.

The same behavior applies when STCU_RUN[LBPLLEN] is active and LBIST is currently selected.

81.4.6 Interrupt interface

There are two interrupt sources:

- One triggered by MBIST (enabled by programming STCU_RUNSW[MBIE] = 1).
- One triggered by LBIST (enabled by programming STCU_RUNSW[LBIE] = 1).

As described in *Section 81.5.2: STCU2 Run Software Register (STCU_RUNSW)*, the interrupts are generated at the end of any concurrent run. This means that in case of multiple sequential runs in the same session, the number of interrupts generated is equivalent to the number of sequential sessions, thus providing fine granularity with respect to the completed run.

The MBIFLG bit in the *STCU2 Interrupt Flag Register (STCU_INT_FLG)* registers flag interrupt condition and allows the clearing of interrupt requests. Interrupt bit to be cleared by writing the respective bit to 1 to enable the next interrupt request.

81.4.7 FCCU interface

The FCCU interface is the hardware flag mechanism to the system, indicating the occurrence of an unrecoverable failure (UF) or a recoverable failure (RF) during the self-test sequence.

To diagnose physical defects on the two fault signals, a fault injection mechanism is also provided. The FCCU interface allows the user application to check the integrity of the UF and RF connection lines between the STCU2 and the FCCU. Refer to the description of FCCU fault injection mechanism to understand how the UF/RF set and clear mechanism works.

81.4.8 Watchdogs

The STCU2 implements three different watchdogs to ensure that operations are finished on time.

81.4.8.1 Initialization sequence

The STCU2 has two initialization operating modes:

- Program and run the self-test sequence (safety mode).
- Bypass the self-test sequence by setting the STCU_RUN[BYP] bit. If Bypass bit is configured/set by DCF it cannot be anymore changed on the device even though STCU_RUN register itself is not Write once.

If there are faults during the initialization phase which prevent the selection of one of these two operating modes, a hard-coded watchdog timeout flags the incorrect behavior. See *Section 81.5.6: STCU2 Watchdog Register Granularity (STCU_WDG)* for more details.

81.4.8.2 LBIST and MBIST scheduling

The LBIST and MBIST execution time is configured as described in *Chapter 81.5.6: STCU2 Watchdog Register Granularity (STCU_WDG)* to account for the overall execution time of the self-test sequence. If the selected LBISTs or MBISTs are not yet completed:

- During an offline self-test assigned time, the current LBISTs or MBISTs execution is interrupted and a failure is flagged in STCU_ERR_STAT[WDTO] and STCU_MBE1/2/3/4 or STCU_LBE registers.
- During an online self-test, the current LBISTs or MBISTs execution is interrupted and a failure is flagged in STCU_ERR_STAT[WDTOSW] and STCU_MBE1SW/2SW/3SW/4SW or STCU_LBESW.

In case of multiple sequential runs in the same online or offline session and the timeout occurs in the middle of a sequential run, the next sequential run is skipped and the execution ends with the current updated status of the registers reported above.

In all cases, the STCU2 reset generation is managed in one of the modes described in *Section 81.4.2: Reset management*.

81.4.8.3 Write access timeout

The access on the STCU2 registers during the self-test configuration phase (both online or offline) is protected by a key mechanism to prevent any unwanted access, as described in the STCU_SKC register description. In addition to this safety feature, there is a hardware watchdog that, after 1024 STCU2 clock cycles, locks access and requires reinsertion of the STCU_SKC keys.

This feature is particularly useful if STCU_CFG[WRP] = 0 during the software self-test configuration as the software application may enable write access to the STCU2 registers.

81.4.9 CRC

The CRC block is used to increase the intrinsic coverage of the STCU2 module and implements a 32-bit ethernet protocol polynomy to evaluate the signature of the most important and critical internal signals. This feature is switched off by default but it can be turned on setting the STCU_CFG[CRCEN] bit. Once this bit is set, the expected signature has to be programmed in the STCU_CRCE register. At the end of the self-test execution, the STCU2 updates the content of the STCU_CRCR register with the evaluated signature and compares this value with the expected one previously programmed in STCU_CRCE. In case of mismatches, a UF/RF condition is flagged depending on the fault mapping selected in the STCU_ERR_FM register.

Note: The expected value of the CRC depends on multiple internal critical signals and can differ among different samples.

81.4.10 SSCM interface

The SSCM interface is used to program the STCU2's configuration parameters without CPU intervention after a reset trigger event initializes the STCU2. This bus interface has priority over the IPS.

81.5 Register description

The STCU2 registers are listed in *Table 2329*.

Note: n and k are variables representing the repeated register blocks of the multiple LBISTs and MBISTs: n is 0, k ranges from 0 up to 104.

Table 2329. STCU2 memory map

Address offset	Register Name	Location
0x0000	STCU2 Run Register (STCU_RUN)	*Section 81.5.1*
0x0004	STCU2 Run Software Register (STCU_RUNSW)	*Section 81.5.2*
0x0008	STCU2 SK Code Register (STCU_SKC)	*Section 81.5.3*
0x000C	STCU2 Configuration Register (STCU_CFG)	*Section 81.5.4*
0x0010	STCU2 PLL Configuration Register (STCU_PLL_CFG)	*Section 81.5.5*
0x0014	STCU2 Watchdog Register Granularity (STCU_WDG)	*Section 81.5.6*
0x0018	STCU2 Interrupt Flag Register (STCU_INT_FLG)	*Section 81.5.7*
0x001C	STCU2 CRC Expected Status Register (STCU_CRCE)	*Section 81.5.8*
0x0020	STCU2 CRC Read Status Register (STCU_CRCR)	*Section 81.5.9*
0x0024	STCU2 Error Register (STCU_ERR_STAT)	*Section 81.5.10*
0x0028	STCU2 Error FM Register (STCU_ERR_FM)	*Section 81.5.11*
0x002C	STCU2 offline LBIST Status Register (STCU_LBS)	*Section 81.5.12*
0x0030	STCU2 offline LBIST End Flag Register (STCU_LBE)	*Section 81.5.13*
0x0034	STCU2 online LBIST Status Register (STCU_LBSSW)	*Section 81.5.14*
0x0038	STCU2 online LBIST End Flag Register (STCU_LBESW)	*Section 81.5.15*
0x003C	STCU2 online LBIST Reset Management (STCU_LBRMSW)	*Section 81.5.16*
0x0040	STCU2 LBIST Unrecoverable FM Register (STCU_LBUFM)	*Section 81.5.17*
0x0044	STCU2 offline MBIST 1 Status Register (STCU_MBS1)	*Section 81.5.18*
0x0048	STCU2 offline MBIST 2 Status Register (STCU_MBS2)	*Section 81.5.19*
0x004C	STCU2 offline MBIST 3 Status Register (STCU_MBS3)	*Section 81.5.20*
0x0050	STCU2 offline MBIST 4 Status Register (STCU_MBS4)	*Section 81.5.21*
0x0054	STCU2 offline MBIST 1 End Flag Register (STCU_MBE1)	*Section 81.5.22*
0x0058	STCU2 offline MBIST 2 End Flag Register (STCU_MBE2)	*Section 81.5.23*
0x005C	STCU2 offline MBIST 3 End Flag Register (STCU_MBE3)	*Section 81.5.24*
0x0060	STCU2 offline MBIST 4 End Flag Register (STCU_MBE4)	*Section 81.5.25*
0x0064	STCU2 online MBIST 1 Status Register (STCU_MBS1SW)	*Section 81.5.26*
0x0068	STCU2 online MBIST 2 Status Register (STCU_MBS2SW)	*Section 81.5.27*
0x006C	STCU2 online MBIST 3 Status Register (STCU_MBS3SW)	*Section 81.5.28*
0x0070	STCU2 online MBIST 4 Status Register (STCU_MBS4SW)	*Section 81.5.29*
0x0074	STCU2 online MBIST 1 End Flag Register (STCU_MBE1SW)	*Section 81.5.30*

Table 2329. STCU2 memory map (continued)

Address offset	Register Name	Location
0x0078	STCU2 online MBIST 2 End Flag Register (STCU_MBE2SW)	*Section 81.5.31*
0x007C	STCU2 online MBIST 3 End Flag Register (STCU_MBE3SW)	*Section 81.5.32*
0x0080	STCU2 online MBIST 4 End Flag Register (STCU_MBE4SW)	*Section 81.5.33*
0x0084	STCU2 MBIST 1 Unrecoverable FM Register (STCU_MBUFM1)	*Section 81.5.34*
0x0088	STCU2 MBIST 2 Unrecoverable FM Register (STCU_MBUFM2)	*Section 81.5.35*
0x008C	STCU2 MBIST 3 Unrecoverable FM Register (STCU_MBUFM3)	*Section 81.5.36*
0x0090	STCU2 MBIST 4 Unrecoverable FM Register (STCU_MBUFM4)	*Section 81.5.37*
0x0094–0x00FF	Reserved	
LBIST registers (*n* = 0)		
0x0100 + *n* * 0x40	STCU2 LBIST Control *n* Register (STCU_LB_CTRL*n*)	*Section 81.5.38*
0x0104 + *n* * 0x40	STCU2 LBIST PC Stop *n* Register (STCU_LB_PCS*n*)	*Section 81.5.39*
0x0108 + *n* * 0x40	STCU2 LBIST PRPG Low *n* Register (STCU_LB_PRPGL*n*)	*Section 81.5.40*
0x010C + *n* * 0x40	STCU2 LBIST PRPG High *n* Register (STCU_LB_PRPGH*n*)	*Section 81.5.41*
0x0110 + *n* * 0x40	STCU2 offline LBIST MISR Expected Low *n* Register (STCU_LB_MISREL*n*)	*Section 81.5.42*
0x0114 + *n* * 0x40	STCU2 offline LBIST MISR Expected High *n* Register (STCU_LB_MISREH*n*)	*Section 81.5.43*
0x0118 + *n* * 0x40	STCU2 offline LBIST MISR Read Low *n* Register (STCU_LB_MISRRL*n*)	*Section 81.5.44*
0x011C + *n* * 0x40	STCU2 offline LBIST MISR Read High *n* Register (STCU_LB_MISRRH*n*)	*Section 81.5.45*
0x0120 + *n* * 0x40	STCU2 online LBIST MISR Expected Low *n* Register (STCU_LB_MISRELSW*n*)	*Section 81.5.46*
0x0124 + *n* * 0x40	STCU2 online LBIST MISR Expected High *n* Register (STCU_LB_MISREHSW*n*)	*Section 81.5.47*
0x0128 + *n* * 0x40	STCU2 online LBIST MISR Read Low *n* Register (STCU_LB_MISRRLSW*n*)	*Section 81.5.48*
0x012C + *n* * 0x40	STCU2 online LBIST MISR Read High *n* Register (STCU_LB_MISRRHSW*n*)	*Section 81.5.49*
MBIST registers (*k* = 0 to 104)		
0x0600 + *k* * 0x4	STCU2 MBIST Control Register (STCU_MB_CTRL*k*)	*Section 81.5.50*

81.5.1 STCU2 Run Register (STCU_RUN)

The STCU_RUN register defines the RUN bit to start the offline self-test procedure if some configuration bits are required *only* during this self-test phase.

The R/W fields in this register are readable at any time. However, you can write to these fields only when offline self-test phase is still active.

Offset: 0x0000 Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	BYP	MBPLLEN	LBPLLEN	0	0	0	0	0	0	0	RUN
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2394. STCU2 Run Register (STCU_RUN)

Table 2330. STCU_RUN field descriptions

Field	Description
21 BYP	Bypass mode 0 Offline self-test is active. If the STCU_RUN[RUN] bit is not set before the hard-coded WDG timeout, the WDTO error is generated in the STCU_ERR_STAT register. 1 Offline self-test is bypassed and access to STCU2 is locked until the STCU_SCK register is written according to the request access mode.
22 MBPLLEN	Offline MBIST with PLL0 Enabled 0 Offline MBIST is executed without using the on-chip PLL0. 1 Offline MBIST is executed enabling the on-chip PLL0 control interface selecting the parameters defined in STCU_PLL_CFG register.
23 LBPLLEN	Offline LBIST with PLL0 Enabled 0 Offline LBIST is executed without using the on-chip PLL0. 1 Offline LBIST is executed enabling the on-chip PLL0 control interface selecting the parameters defined in STCU_PLL_CFG register.
31 RUN	RUN The RUN bit is automatically cleared by the STCU2 when the offline self-test procedure has been completed. 0 Idle 1 Offline self-test procedure is running

81.5.2 STCU2 Run Software Register (STCU_RUNSW)

The STCU_RUNSW register defines the RUN bit to start the online self-test procedure if some configuration bits are required *only* during this self-test phase.

The R/W fields in this register are readable at any time. However, you can write to these fields only when both of the following conditions are true:

- STCU_CFG[WRP] = 0.
- Online self-test phase is active. The online condition starts when the offline condition finishes. In this condition, the system is alive and the SW can program the STCU.

Offset: 0x0004 Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	MBIE	LBIE	MBSWPLLEN	LBSWPLLEN	0	0	0	0	0	0	0	RUNSW
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2395. STCU2 Run Software Register (STCU_RUNSW)

Table 2331. STCU_RUNSW field descriptions

Field	Description
20 MBIE	MBIST Interrupt Enable 0 Interrupt is not generated at the end of the software MBIST execution phase of the selected memories. 1 At the end of the software MBIST execution phase of the concurrent selected memories, the STCU2 forces an interrupt request to notify MBISTs of that concurrent selected memories are concluded. If there is a sequence of concurrent runs in the same self-test run, the interrupt request is generated at the end of each concurrent run provided that the software clears the STCU_INT_FLG[MBIFG] bit in between.
21 LBIE	LBIST Interrupt Enable 0 Interrupt is not generated at the end of the software LBIST execution phase of the selected LBIST. 1 At the end of the software LBIST execution phase of the concurrent selected LBIST, the STCU2 forces an interrupt request to notify LBIST of the concurrent selected partitions are concluded. If there is a sequence of concurrent run in the same self-test run, the interrupt request is generated at the end of each concurrent run provided that the software clears the STCU_INT_FLG[LBIFG] bit in between.
22 MBSWPLLEN	Online MBIST with PLL1 Enabled 0 Online MBIST is executed without waiting for PLL1 lock. 1 Online MBIST is executed once PLL1 is locked. PLL1 configuration used is the one specified in the PLLDIG PLL1DV register. STCU2 does not take PLL1 control but monitors the PLL1 lock signal to check if PLL1 is working correctly.

Table 2331. STCU_RUNSW field descriptions (continued)

Field	Description
23 LBSWPLLEN	Online LBIST with PLL1 Enabled 0 Online LBIST is executed without waiting for PLL1 lock. 1 Online LBIST is executed once PLL1 is locked. PLL1 configuration used is the one specified in the PLLDIG PLL1DV register. STCU2 does not take the PLL1 control but monitors the PLL1 lock signal to check if PLL1 is working correctly.
31 RUNSW	RUNSW The RUNSW bit is automatically cleared by the STCU2 when the online self-test procedure has been completed. 0 Idle. 1 Online self-test procedure is running.

81.5.3 STCU2 SK Code Register (STCU_SKC)

The STCU_SKC register implements the security key code mechanism needed for write access to the other STCU2 registers. In order to unlock the STCU2 access after an STCU2 asynchronous reset or the end of the STCU2 run, the software (IPS bus) or the SSCM interfaces must apply the following sequence:

- Write Key1 in the STCU_SKC register.
- Write Key2 in the STCU_SKC register.

Depending on the offline or online test step, the two keys will be different. Byte write operation is not allowed as the full key has to be recognized as one unit.

Note: Note that after the self-test sequence has been completed or the bypass feature has been enabled (by setting the STCU_RUN[BYP] bit), the SSCM interface is no longer available.

In case of invalid access or sequence (Keys1 and 2 must be applied consecutively), a transfer error on the IPS or SSCM bus is asserted depending on the selected source. The STCU2 write access is locked until the correct sequence is applied.

If the STCU2 register access lasts more cycles than defined in the hard-coded WDG timeout, STCU2 write access is locked and the WDG and register ITF clocks are switched off. Also in this case the correct sequence must be applied in order to re-enable write access to the STCU2 and the WDG and register ITF clocks.

To extend the STCU2 register access cycles before the hard-coded WDG timeout expires, only Key2 needs to be applied. The effect of this write operation is to re-initialize the WDG timeout counter. Key1 must not be applied or a transfer error on the IPS or SSCM bus is asserted depending on the selected source. The STCU2 write access is locked until the correct sequence is applied.

The STCU_SKC register is not readable; any attempts to read this register always returns the value 0x00000000.

Offset: 0x0008 Access: User write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0															
W	SKC															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0															
W	SKC															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2396. STCU2 SK Code Register (STCU_SKC)

Table 2332. STCU_SKC field descriptions

Field	Description
0:31 SKC	STCU2 security key code for offline test 0xD3FEA98B = Key1 to unlock the write access the STCU2 0x2C015674 = Key2 to unlock the write access the STCU2 STCU2 security key code for online test 0x753F924E = Key1 to unlock the write access the STCU2 0x8AC06DB1 = Key2 to unlock the write access the STCU2

81.5.4 STCU2 Configuration Register (STCU_CFG)

The STCU_CFG register includes the global configuration of the STCU2 and can be updated both in the offline and online test steps.

Access to this register is described in *Figure 2397*. It also depends on the state of the WRP bit as follows:

- When WRP = 0, the register can be written during the online self-test case without restrictions
- When WRP = 1:
  - The only bit that can be written without any restriction is WRP.
  - If software operations write to other register bits, a transfer error is raised if the value of the selected byte that is written differs from the current status of the register. This function is implemented to prevent potential compilation behavior that might invalidate this single bit clean capability.

Offset: 0x000C Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	PTR(1)								LB_DELAY(1)							
Reset	The reset value is chip-specific; see the chapter that describes how modules are configured and connected.															

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	WRP	0	0	CRCEN(1)	PMOSEN(1)	MBU(1)	CLK_CFG(1)		
W																
Reset	The reset value is chip-specific; see the chapter that describes how modules are configured and connected.															

1. You can always read this field. In the offline self-test phase, you can always write to this field. In the online self-test phase, you can write to this field only when WRP = 0.

Figure 2397. STCU2 Configuration Register (STCU_CFG)

Table 2333. STCU_CFG field descriptions

Field	Description
0:7 PTR	LBIST or MBIST pointer. PTR defines the logical pointer to the first LBIST or MBIST to be scheduled when the self-test procedure is enabled. PTR is the entry pointer to a linked list of BIST descriptors. If PTR = 0, then the LBIST0 is initially scheduled. (0x00 to LBIST - 1) – pointer to LBIST (0x10 to 0x10 + MBIST - 1) pointer to MBIST 0xFF pointer to NIL. No BIST execution.
8:15 LB_DELAY	Delay LBIST run. LB_DELAY defines the delay between the LBIST starts when more than a single LBIST is selected to be executed concurrently with the purpose of smoothing the power consumption transient. 0x00 No delay 0x01 1 × 16 STCU2 Core clock cycles 0x02 2 × 16 STCU2 Core clock cycles 0x03 3 × 16 STCU2 Core clock cycles … 0xFD 253 × 16 STCU2 Core clock cycles 0xFE 254 × 16 STCU2 Core clock cycles 0xFF 255 × 16 STCU2 Core clock cycles **Note:** STCU2 is being clocked from PBRIDGE Clock. Refer to Clocking chapter for PBRIDGE clock frequency value.
23 WRP	Write Protection. 0 Specific STCU2 registers can be written through IPS bus interface after offline self-test sequence has completed. 1 Specific STCU2 registers cannot be written though IPS even after offline self-test sequence has completed, thus preventing any user application write operation.

Table 2333. STCU_CFG field descriptions (continued)

Field	Description
26 CRCEN	CRC Enable comparison. 0 The CRC comparison is not performed and the STCU_ERR_STAT[CRCS][SW] and STCU_ERR_STAT[UF/RF] global flags are not updated in case of mismatches between STCU2[CRCE] and STCU2[CRCR] values. 1 The CRC comparison is performed and the status is updated in the respective flags of the STCU_ERR_STAT register
27 PMOSEN	MBIST PMOS Test Enable. 0 MBIST PMOS test is not enabled 1 MBIST PMOS test is enabled
28 MBU	MBIST MBU Test Enabled. 0 MBIST full algorithm or reduced one without PMOS test (PMOSEN set to 0) is applied. 1 MBIST simplified multi-bit upset algorithm is used to check the RAM. If a ROM is selected, the applied algorithm will be standard one without PMOS test. ***This bit overwrites the PMOSEN feature***.
29:31 CLK_CFG	Logic, memory BIST and STCU2 core clock configuration. CLK_CFG defines the ratio between the STCU2 core clock and the TCK used to program the LBIST, the MBIST and the STCU2 core clock. The punch-out mechanism is used to generate the derived clocks. The allowed configurations are: 000 PBRIDGE_CLK 001 PBRIDGE_CLK/2 010 PBRIDGE_CLK/3 011 PBRIDGE_CLK/4 100 PBRIDGE_CLK/5 101 PBRIDGE_CLK/6 110 PBRIDGE_CLK/7 111 PBRIDGE_CLK/8 **Note:** refer to Clocking chapter for PBRIDGE_CLK clock frequency value.

81.5.5 STCU2 PLL Configuration Register (STCU_PLL_CFG)

The STCU_PLL_CFG register defines the parameters used to program the PLL only when the offline LBISTs or MBISTs are performed and STCU_RUN[MBPLLEN] = 1 or STCU_RUN[LBPLLEN] = 1.

In the online state, these bits are not effective. It is also possible to set the PLL during active online mode to prevent any potential functionality issues.

The R/W fields in this register are readable at any time. However, you can write to these fields only when offline self-test phase is active.

Offset: 0x0010 Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	PLLODF						0	0	0	0	0	PLLIDF		
W																
Reset	The reset value is chip-specific; see the chapter that describes how modules are configured and connected.															

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	PLLLDF						
W																
Reset	The reset value is chip-specific; see the chapter that describes how modules are configured and connected.															

Figure 2398. STCU2 PLL Configuration Register (STCU_PLL_CFG)

Note: f_{RC} is the frequency if the internal RC oscillator (that is 16 MHz). f_{PLLin} must be higher than 8 MHz.

Table 2334. STCU_PLL_CFG field descriptions

Field	Description
2:7 PLLODF	PLL Output Division Factor. The value of this field drives the output division factor of the PLL embedded in the device. Refer to the PLL specifications to define the exact mapping between the PLLODF value and the respective PLL's output division factor.
13:15 PLLIDF	PLL Input Division Factor. The value of this field drives the input division factor of the PLL embedded in the device. Refer to the PLL specifications to define the exact mapping between the PLLIDF value and the respective PLL's input division factor.
25:31 PLLLDF	PLL Loop Division Factor. The value of this field drives the loop division factor of the PLL embedded in the device. Refer to the PLL specifications to define the exact mapping between the PLLLDF value and the respective PLL's loop division factor.

81.5.6 STCU2 Watchdog Register Granularity (STCU_WDG)

The STCU_WDG register defines the time budget for LBIST and MBIST execution, providing protection against dead-locks or infinite loop conditions during the self-test procedure. When the offline self-test sequence is not run and the STCU_RUN[BYP] bit is not set, the bits 15 to 0 define the timeout before the STCU_ERR[WDTO] bit is set and the STCU2 core clock is switched off.

When the offline or online self-test sequence is run, it defines the timeout of the execution run.

The R/W fields in this register are readable at any time. You can write to these fields when either of the following conditions is true:

- Offline self-test phase is active
- Online self-test phase is active and STCU_CFG[WRP] = 0

Offset: 0x0014 Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	WDGEOC															
Reset	The reset value is chip-specific; see the chapter that describes how modules are configured and connected.															

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	WDGEOC															
Reset	The reset value is chip-specific; see the chapter that describes how modules are configured and connected.															

Figure 2399. STCU2 Watchdog Register Granularity (STCU_WDG)

Table 2335. STCU_WDG field descriptions

Field	Description
0:31 WDGEOC	Watchdog End of Count Timer. This value must be set in order to define the time budget respective to the offline and online self-test execution and check that everything is working correctly in this timeslot. The allowed time delays are: 0x00000000 1*k*STCU2 core clock cycles 0x00000001 2*k*STCU2 core clock cycles 0x00000002 3*k*STCU2 core clock cycles … 0xFFFFFFFD 4294967294*k*STCU2 core clock cycles 0xFFFFFFFE 4294967295*k*STCU2 core clock cycles 0xFFFFFFFF 4294967296*k*16 STCU2 core clock cycles where k is: – ‘1’ for offline self-test – ‘16’ for online self-test **Note:** STCU2 core clock is specified through STCU_CFG[CLK_CFG] field.

81.5.7 STCU2 Interrupt Flag Register (STCU_INT_FLG)

The STCU_INT_FLG register includes the MBIST and LBIST interrupt pending bits. These bits are effective only during the online self-test phase and managed only when the respective control bit in the STCU_RUNSW register (MBIE and LBIE) enabled.

Offset: 0x0018 Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	MBIFLG	LBIFLG
W															w1c	w1c
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2400. STCU2 Interrupt Flag Register (STCU_INT_FLG)

Table 2336. STCU_INT_FLG field descriptions

Field	Description
30 MBIFLG	MBIST Interrupt Flag. 0 No interrupt is pending. 1 An interrupt highlighting that the online execution of the concurrent scheduled MBIST is completed is pending. Write 1 to clear the bit.
31 LBIFLG	LBIST Interrupt Flag. 0 No interrupt is pending. 1 An interrupt highlighting that the online execution of the concurrent scheduled LBIST is completed is pending. Write 1 to clear the bit.

81.5.8 STCU2 CRC Expected Status Register (STCU_CRCE)

The STCU_CRCE register includes the expected signature of the CRC-32 (ethernet protocol). The CRC-32 bit engine is initialized at STCU_CRCE_RES and computes the CRC signature of the STCU2 critical signals. When STCU_CFG[CRCEN] = 1, it provides the self check capability of the STCU2 managing the CRCS[SW] bits of the STCU_ERR_STAT register. The polynomial CRC used to evaluate the status of this register is the following:

CRC-32 (ethernet protocol)

$$x^{32} + x^{26} + x^{23} + x^{22} + x^{16} + x^{12} + x^{11} + x^{10} + x^{8} + x^{7} + x^{5} + x^{4} + x^{2} + x + 1$$

The R/W fields in this register are readable at any time. You can write to these fields when either of the following conditions are true:

- Offline self-test phase is active.
- Online self-test phase is active and STCU_CFG[WRP] = 0.

Note: The expected value of the CRC depends on multiple internal critical signals and can differ among different samples.

Offset: 0x001C Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	CRCE															
W																
Reset	The reset value is chip-specific; see the chapter that describes how modules are configured and connected.															

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	CRCE															
W																
Reset	The reset value is chip-specific; see the chapter that describes how modules are configured and connected.															

Figure 2401. STCU2 CRC Expected Status Register (STCU_CRCE)

Table 2337. STCU_CRCE field descriptions

Field	Description
0:31 CRCE	CRC expected signature

81.5.9 STCU2 CRC Read Status Register (STCU_CRCR)

The STCU_CRCR register reports the value obtained at the end of the offline and online self-test sequence. It may be used for diagnoses and also for additional checking with respect to the CRCS[SW] bit of the STCU_ERR_STAT register.

The content of this register is initialized to its reset value as soon as STCU_RUNSW[RUNSW] = 1.

Offset: 0x0020 Access: User read

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	CRCR															
W																
Reset	The reset value is chip-specific; see the chapter that describes how modules are configured and connected.															

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	CRCR															
W																
Reset	The reset value is chip-specific; see the chapter that describes how modules are configured and connected.															

Figure 2402. STCU2 CRC Read Status Register (STCU_CRCR)

Table 2338. STCU_CRCR field descriptions

Field	Description
0:31 CRCR	Read CRC signature

81.5.10 STCU2 Error Register (STCU_ERR_STAT)

The STCU_ERR_STAT register includes the status flags respective to the STCU2 internal error conditions that occurred during configuration or the online and offline self-test execution.

The Unrecoverable Faults Status Flag (UFSF) and Recoverable Faults Status Flag (RFSF) can be set and cleared using the FCCU dedicated channels as described in *Section 81.6.4: Design implementation information*.

Access to this register is described in *Figure 2403* and as follows:

- If you select the byte write capability to write only the UFSF and RFSF, then there is no restriction in writing these bits.
- If your software performs the write operations on other bits besides UFSF/RFSF, then a transfer error is generated only if the value you are writing to the other bits differs from their value currently stored in the register. This functionality is implemented to prevent potential compilation behavior that might invalidate the UFSF/RFSF single bit set and clean capability.

Offset: 0x0024 Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	ABORTHW(1)	0	0	0	0	LOCKESW(1)	WDTOSW(1)	CRCSSW(1)	ENGESW(1)	INVPSW(1)
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	UFSF	RFSF	0	0	0	LOCKE	WDTO	CRCS	ENGE	INVP
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

1. You can always read this field. The content of this field is initialized to its reset value as soon as STCU_RUNSW[RUNSW] = 1.

Figure 2403. STCU2 Error Register (STCU_ERR_STAT)

Table 2339. STCU_ERR_STAT field descriptions

Field	Description
6 ABORTHW	Online hardware abort flag. 0 No hardware abort was requested during the online self-test sequence 1 A hardware abort was detected during the online self-test sequence
11 LOCKESW	Online LOCK Error. 0 If PLL is enabled, it is correctly locked during the self-test sequence 1 When the PLL is enabled, this flag highlights an unexpected PLL unlock event during the online self-test sequence execution. The online self-test run is stopped and the status of the current running LBISTs or MBISTs is saved in the respective registers. The LOCK signal is monitored during the LBIST run when STCU_RUNSW[LBSWPLLEN] is set or during the MBIST run when STCU_RUNSW[MBSWPLLEN] = 1, or during both.
12 WDTOSW	Online Watchdog timeout. 0 LBIST and MBIST time slots have completed within the assigned watchdog time. 1 LBIST and MBIST time slots have not completed in the assigned watchdog time or there are internal mismatches in the end of execution signals. The conditions that flag the failures are the following: – MBIST BEND status flags that at least one of the selected MBIST run is not finished – lbist_done of the selected LBIST flags the LBIST run is/are not finished
13 CRCSSW	Online CRC Status. This flag is activated *only* when online self-test is performed and STCU_CFG[CRCEN] is set to 1, otherwise it is always forced to 0. This prevents the generation of the respective STCU_ERR_STAT[UFSF/RFSF] bits. In both the cases, the content of the STCU_CRCR register reports the current evaluated CRC. 0 Successful CRC comparison or comparison has been masked (STCU_CFG[CRCEN] set to 0) 1 Failed CRC comparison
14 ENGESW	Online Engine Error. 0 Valid Engine execution 1 Invalid Engine execution. The following conditions set this bit: – STCU2 state machines (watchdog, master and loader/shifter) selects an unused code – Serial pass/fail status of the selected MBIST and the global BBAD flag are not aligned Serial bend status of the selected MBIST and the global BEND flag are not aligned
15 INVPSW	Online Invalid Pointer. 0 Valid linked pointer list 1 Invalid linked pointer list. The following conditions set this bit: – Initial LBIST or MBIST pointer is out of range – LBIST is selected when MBIST is concurrently running or vice versa – Error in LBIST or MBIST linking (execution generates an infinite loop)
22 UFSF	Unrecoverable Faults Status Flag This flag reports the global status of the UF. 0 No errors that trigger the unrecoverable faults condition 1 There are errors that trigger the unrecoverable faults condition

Table 2339. STCU_ERR_STAT field descriptions (continued)

Field	Description
23 RFSF	Recoverable Faults Status Flag 0 No errors that trigger the recoverable faults condition 1 There are errors that trigger the recoverable faults condition
27 LOCKE	Offline LOCK Error 0 The PLL is correctly locked during the self-test sequence 1 When the PLL is enabled, this flag highlights an unexpected PLL unlock event during the offline self-test sequence execution. The online self-test run is stopped and the status of the current running LBISTs or MBISTs is saved in the respective registers. The LOCK signal is monitored during the LBIST run when STCU_RUN[LBPLLEN] = 1 or during the MBIST run when STCU_RUN[MBPLLEN] = 1, or during both.
28 WDTO	Offline Watchdog timeout. 0 LBIST and MBIST time slots have been completed within the assigned watchdog time. 1 LBIST and MBIST time slots have not been completed within the assigned watchdog time or there are internal mismatches among end of execution signals. The conditions that flag the failures are the following: – The STCU_RUN[RUN] bit or the STCU_RUN[BYP] bit are not set before the watchdog reach the end of count – MBIST BEND status flags that at least one of the selected MBIST run is not finished – lbist_done of the selected LBIST flags the LBIST run is/are not finished
29 CRCS	Offline CRC status. This flag is activated *only* when offline self-test is performed STCU_CFG[CRCEN] is set to 1, otherwise it is always forced to 0. This prevents the generation of the respective STCU_ERR_STAT[UFSF/RFSF] bits. In both the cases, the content of the STCU_CRCR register reports the current evaluated CRC. 0 Successful CRC comparison or comparison has been masked (STCU_CFG[CRCEN] programmed to 0) 1 Failed CRC comparison
30 ENGE	Offline Engine Error. 0 Valid engine execution 1 Invalid engine execution. The following conditions set this bit: – STCU2 state machines (watchdog, master and loader/shifter) selects an unused code – Serial pass/fail status of the selected MBIST and the global BBAD flag are not aligned – Serial bend status of the selected MBIST and the global BEND flag are not aligned
31 INVP	Offline Invalid pointer. 0 Valid linked pointer list 1 Invalid linked pointer list. The following conditions set this bit: – Initial LBIST or MBIST pointer is out of range – LBIST is selected when MBIST is concurrently running or vice versa – Error in LBIST or MBIST linking (execution generates an infinite loop)

81.5.11 STCU2 Error FM Register (STCU_ERR_FM)

The STCU_ERR_FM register defines the fault mapping of the STCU2 faults described in the STCU_ERR_STAT register in terms of Unrecoverable or recoverable faults. All sources of internal faults can be routed to UF and RF.

The R/W fields in this register are readable at any time. You can write to these fields when either of the following conditions are true:

- Offline self-test phase is active.
- Online self-test phase is active and STCU_CFG[WRP] = 0.

Offset: 0x0028 Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	LOCKEUFM	WDTOUFM	CRCSUFM	ENGEUFM	INVPUFM
W																

Reset: The reset value is chip-specific; see the chapter that describes how modules are configured and connected.

Figure 2404. STCU2 Error FM Register (STCU_ERR_FM)

Table 2340. STCU_ERR_FM field descriptions

Field	Description
27 LOCKEUFM	PLL LOCK Unrecoverable Fault Mapping 0 Recoverable fault mapping 1 Unrecoverable fault mapping
28 WDTOUFM	WatchDog timeout Unrecoverable Fault Mapping 0 Recoverable fault mapping 1 Unrecoverable fault mapping
29 CRCSUFM	CRC Status Unrecoverable Fault Mapping 0 Recoverable fault mapping 1 Unrecoverable fault mapping
30 ENGEUFM	Engine Error Unrecoverable fault Mapping 0 Recoverable fault mapping 1 Unrecoverable fault mapping
31 INVPUFM	Invalid Pointer Unrecoverable Fault Mapping 0 Recoverable fault mapping 1 Unrecoverable mapping

81.5.12 STCU2 Offline LBIST Status Register (STCU_LBS)

The STCU_LBS register includes the results corresponding to the execution of the selected offline LBIST. The size of the register depends on the number of LBISTs.

Note: On this device, the LBIST is 1.

Offset: 0x002C Access: User read

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	LBS7	LBS6	LBS5	LBS4	LBS3	LBS2	LBS1	LBS0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2405. STCU2 Offline LBIST Status Register (STCU_LBS)

Table 2341. STCU_LBS field descriptions

Field	Description
0:31 LBS[7:0]	Offline status of the selected LBIST 0 Failed LBIST execution 1 Successful LBIST execution

81.5.13 STCU2 Offline LBIST End Flag Register (STCU_LBE)

The STCU_LBE register includes the end flag respective to the execution of the selected offline LBIST. The size of the register depends on the number of LBISTs.

Note: On this device, the LBIST is 1.

Offset: 0x0030 Access: User read

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	LBE7	LBE6	LBE5	LBE4	LBE3	LBE2	LBE1	LBE0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2406. STCU2 Offline LBIST End Flag Register (STCU_LBE)

Table 2342. STCU_LBE field descriptions

Field	Description
0:31 LBE[7:0]	Offline End status of the selected LBIST 0 LBIST execution not yet completed 1 LBIST execution finished

81.5.14 STCU2 Online LBIST Status Register (STCU_LBSSW)

The STCU_LBSSW register includes the results corresponding to the execution of the selected online LBIST. The size of the register depends on the number of LBISTs. The content of this register is initialized to its reset value as soon as STCU_RUNSW[RUNSW] = 1.

Note: On this device, the LBIST is 1.

Offset: 0x0034 Access: User read

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	LBSSW7	LBSSW6	LBSSW5	LBSSW4	LBSSW3	LBSSW2	LBSSW1	LBSSW0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2407. STCU2 Online LBIST Status Register (STCU_LBSSW)

Table 2343. STCU_LBSSW field descriptions

Field	Description
24:31 LBSSW[7:0]	LBSSW*x*: online status of the selected LBIST 0 Failed LBIST execution 1 Successful LBIST execution

81.5.15 STCU2 Online LBIST End Flag Register (STCU_LBESW)

The STCU_LBESW register includes the end flag respective to the execution of the selected online LBIST. The size of the register depends on the number of LBISTs. The content of this register is initialized to its reset value as soon as STCU_RUNSW[RUNSW] = 1.

Note: On this device, the LBIST is 1.

Offset: 0x0038 Access: User read

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	LBESW7	LBESW6	LBESW5	LBESW4	LBESW3	LBESW2	LBESW1	LBESW0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2408. STCU2 Online LBIST End Flag Register (STCU_LBESW)

Table 2344. STCU_LBESW field descriptions

Field	Description
16:31 LBESW[7:0]	LBESW*x*: online LBIST End status. 0 LBIST execution not yet completed 1 LBIST execution finished

81.5.16 STCU2 Online LBIST Reset Management (STCU_LBRMSW)

The STCU_LBRMSW register defines the online reset mapping for each LBIST. Global or specific functional resets can be programmed depending on the online Self Test requirements and top level integration architecture.

The size of the register depends on the number of LBISTs.

The R/W fields in this register are readable at any time. You can write to these fields when either of the following conditions is true:

- Offline self-test phase is active.
- Online self-test phase is active and STCU_CFG[WRP] = 0.

Offset: 0x003C Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																

Reset: The reset value is chip-specific; see the chapter that describes how modules are configured and connected.

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	LBRMSW7	LBRMSW6	LBRMSW5	LBRMSW4	LBRMSW3	LBRMSW2	LBRMSW1	LBRMSW0
W																

Reset: The reset value is chip-specific; see the chapter that describes how modules are configured and connected.

Figure 2409. STCU2 Online LBIST Reset Management (STCU_LBRMSW)

Table 2345. STCU_LBRMSW field descriptions

Field	Description
16:31 LBRMSW[7:0]	Online LBIST Reset Management. **Note:** If one of the selected LBIST has this bit set to '1', then only the Global functional reset will be pulsed. 0 Dedicated functional reset is pulsed at the end of LBIST run 1 Global functional reset is pulsed at the end of LBIST run

81.5.17 STCU2 LBIST Unrecoverable FM Register (STCU_LBUFM)

The STCU_LBUFM register defines the fault mapping of each LBIST in terms of unrecoverable or recoverable fault. The size of the register depends on the number of LBISTs.

Note: On this device, the LBISTs are 1.

The R/W fields in this register are readable at any time. You can write to these fields when either of the following conditions is true:

- Offline self-test phase is active.
- Online self-test phase is active and STCU_CFG[WRP] = 0.

Offset: 0x0040 Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	The reset value is chip-specific; see the chapter that describes how modules are configured and connected.															

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	LBUFM7	LBUFM6	LBUFM5	LBUFM4	LBUFM3	LBUFM2	LBUFM1	LBUFM0
W																
Reset	The reset value is chip-specific; see the chapter that describes how modules are configured and connected.															

Figure 2410. STCU2 LBIST Unrecoverable FM Register (STCU_LBUFM)

Table 2346. STCU_LBUFM field descriptions

Field	Description
16:31 LBUFM[7:0]	LBIST Unrecoverable Fault Mapping 0 Recoverable Fault mapping 1 Unrecoverable Fault mapping

81.5.18 STCU2 Offline MBIST 1 Status Register (STCU_MBS1)

The STCU_MBS1 register includes the results corresponding to the execution of the selected offline MBIST in the range NMCUT = 0 to 31. The size of the register depends on the amount of RAM or ROM subject to BIST.

Note: Refer to Section 7.10.6: STCU2 configuration in Device configuration chapter for the number of NMCUT available in this device.

Offset: 0x0044 Access: User read

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	MBS31(1)	MBS30(1)	MBS29(1)	MBS28(1)	MBS27(1)	MBS26(1)	MBS25(1)	MBS24(1)	MBS23(1)	MBS22(1)	MBS21(1)	MBS20(1)	MBS19(1)	MBS18(1)	MBS17(1)	MBS16(1)
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	MBS15(1)	MBS14(1)	MBS13(1)	MBS12(1)	MBS11(1)	MBS10(1)	MBS9(1)	MBS8(1)	MBS7(1)	MBS6(1)	MBS5(1)	MBS4(1)	MBS3(1)	MBS2(1)	MBS1(1)	MBS0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2411. STCU2 Offline MBIST 1 Status Register (STCU_MBS1)

1. The availability of this field is based on the number of NMCUT available in this device. For details, refer to *Table 120: MBIST registers in STCU2 with available fields* in Device configuration chapter.

Table 2347. STCU_MBS1 field descriptions

Field	Description
0:31 MBS[31:0]	Offline status (NMCUT range = 0 to 31) of the selected MBIST **Note:** This bit is meaningful when the respective bit of the STCU_MBE1 register reports the MBIST is finished. 0 Failed NMCUT BIST execution 1 No Fault detected during the NMCUT BIST execution

81.5.19 STCU2 Offline MBIST 2 Status Register (STCU_MBS2)

The STCU_MBS2 register includes the results corresponding to the execution of the selected offline MBIST in the range NMCUT = 32 to 63. The size of the register depends on the amount of RAM or ROM subject to BIST.

Note: Refer to Section 7.10.6: STCU2 configuration in Device configuration chapter for the number of NMCUT available in this device.

Offset: 0x0048 Access: User read

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	MBS63(1)	MBS62(1)	MBS61(1)	MBS60(1)	MBS59(1)	MBS58(1)	MBS57(1)	MBS56(1)	MBS55(1)	MBS54(1)	MBS53(1)	MBS52(1)	MBS51(1)	MBS50(1)	MBS49(1)	MBS48(1)
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	MBS47(1)	MBS46(1)	MBS45(1)	MBS44(1)	MBS43(1)	MBS42(1)	MBS41(1)	MBS40(1)	MBS39(1)	MBS38(1)	MBS37(1)	MBS36(1)	MBS35(1)	MBS34(1)	MBS33(1)	MBS32
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2412. STCU2 Offline MBIST 2 Status Register (STCU_MBS2)

1. The availability of this field is based on the number of NMCUT available in this device. For details, refer to *Table 120: MBIST registers in STCU2 with available fields* in Device configuration chapter.

Table 2348. STCU_MBS2 field descriptions

Field	Description
0:31 MBS[63:32]	MBS*x*: Offline status (NMCUT range = 32 to 63) of the selected MBIST **Note:** This bit is meaningful when the respective bit of the STCU_MBE2 register reports the MBIST is finished). 0 Failed NMCUT BIST execution 1 No fault detected during the NMCUT BIST execution

81.5.20 STCU2 Offline MBIST 3 Status Register (STCU_MBS3)

The STCU_MBS3 register includes the results corresponding to the execution of the selected offline MBIST in the range NMCUT = 64 to 95. The size of the register depends on the amount of RAM or ROM subject to BIST.

Note: Refer to Section 7.10.6: STCU2 configuration in Device configuration chapter for the number of NMCUT available in this device.

Offset: 0x004C Access: User read

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	MBS95(1)	MBS94(1)	MBS93(1)	MBS92(1)	MBS91(1)	MBS90(1)	MBS89(1)	MBS88(1)	MBS87(1)	MBS86(1)	MBS85(1)	MBS84(1)	MBS83(1)	MBS82(1)	MBS81(1)	MBS80(1)
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	MBS79(1)	MBS78(1)	MBS77(1)	MBS76(1)	MBS75(1)	MBS74(1)	MBS73(1)	MBS72(1)	MBS71(1)	MBS70(1)	MBS69(1)	MBS68(1)	MBS67(1)	MBS66(1)	MBS65(1)	MBS64
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2413. STCU2 Offline MBIST 3 Status Register (STCU_MBS3)

1. The availability of this field is based on the number of NMCUT available in this device. For details, refer to *Table 120: MBIST registers in STCU2 with available fields* in Device configuration chapter.

Table 2349. STCU_MBS3 field descriptions

Field	Description
0:31 MBS[95:64]	Offline status (NMCUT range = 64 to 95) of the selected MBIST. **Note:** This bit is meaningful when the respective bit of the STCU_MBE3 register reports the MBIST is finished). 0 Failed NMCUT BIST execution 1 No fault detected during the NMCUT BIST execution

81.5.21 STCU2 Offline MBIST 4 Status Register (STCU_MBS4)

The STCU_MBS4 register includes the results corresponding to the execution of the selected offline MBIST in the range NMCUT = 96 to 127. The size of the register depends on the amount of RAM or ROM subject to BIST.

Note: On this device, the selected offline MBIST is in the range 96 to 104.

Note: Refer to Section 7.10.6: STCU2 configuration in Device configuration chapter for the number of NMCUT available in this device.

Offset: 0x0050 Access: User read

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	MBS127(1)	MBS126(1)	MBS125(1)	MBS124(1)	MBS123(1)	MBS122(1)	MBS121(1)	MBS120(1)	MBS119(1)	MBS118(1)	MBS117(1)	MBS116(1)	MBS115(1)	MBS114(1)	MBS113(1)	MBS112(1)
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	MBS111(1)	MBS110(1)	MBS109(1)	MBS108(1)	MBS107(1)	MBS106(1)	MBS105(1)	MBS104(1)	MBS103(1)	MBS102(1)	MBS101(1)	MBS100(1)	MBS99(1)	MBS98(1)	MBS97(1)	MBS96
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2414. STCU2 Offline MBIST 4 Status Register (STCU_MBS4)

1. The availability of this field is based on the number of NMCUT available in this device. For details, refer to *Table 120: MBIST registers in STCU2 with available fields* in Device configuration chapter.

Table 2350. STCU_MBS4 field descriptions

Field	Description
0:31 MBS[127:96]	Offline status (NMCUT range = 96 to 127) of the selected MBIST. **Note:** This bit is meaningful when the respective bit of the STCU_MBE4 register reports the MBIST is finished). 0 Failed NMCUT BIST execution 1 No fault detected during the NMCUT BIST execution

81.5.22 STCU2 Offline MBIST 1 End Flag Register (STCU_MBE1)

The STCU_MBE1 register includes the end flag respective to the execution of the selected offline MBIST in the range NMCUT = 0 to 31. The size of the register depends on the amount of RAM or ROM subject to BIST.

Note: Refer to Section 7.10.6: STCU2 configuration in Device configuration chapter for the number of NMCUT available in this device.

Offset: 0x0054 Access: User read

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	MBE31(1)	MBE30(1)	MBE29(1)	MBE28(1)	MBE27(1)	MBE26(1)	MBE25(1)	MBE24(1)	MBE23(1)	MBE22(1)	MBE21(1)	MBE20(1)	MBE19(1)	MBE18(1)	MBE17(1)	MBE16(1)
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	MBE15(1)	MBE14(1)	MBE13(1)	MBE12(1)	MBE11(1)	MBE10(1)	MBE9(1)	MBE8(1)	MBE7(1)	MBE6(1)	MBE5(1)	MBE4(1)	MBE3(1)	MBE2(1)	MBE1(1)	MBE0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2415. STCU2 Offline MBIST 1 End Flag Register (STCU_MBE1)

1. The availability of this field is based on the number of NMCUT available in this device. For details, refer to *Table 120: MBIST registers in STCU2 with available fields* in Device configuration chapter.

Table 2351. STCU_MBE1 field descriptions

Field	Description
0:31 MBE[31:0]	Offline End status (0 to 31) of the selected MBIST. 0 MBIST execution still ongoing 1 MBIST execution finished

81.5.23 STCU2 Offline MBIST 2 End Flag Register (STCU_MBE2)

The STCU_MBE2 register includes the end flag respective to the execution of the selected offline MBIST in the range NMCUT = 32 to 63. The size of the register depends on the amount of RAM or ROM subject to BIST.

Note: Refer to Section 7.10.6: STCU2 configuration in Device configuration chapter for the number of NMCUT available in this device.

Offset: 0x0058 Access: User read

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	MBE63(1)	MBE62(1)	MBE61(1)	MBE60(1)	MBE59(1)	MBE58(1)	MBE57(1)	MBE56(1)	MBE55(1)	MBE54(1)	MBE53(1)	MBE52(1)	MBE51(1)	MBE50(1)	MBE49(1)	MBE48(1)
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	MBE47(1)	MBE46(1)	MBE45(1)	MBE44(1)	MBE43(1)	MBE42(1)	MBE41(1)	MBE40(1)	MBE39(1)	MBE38(1)	MBE37(1)	MBE36(1)	MBE35(1)	MBE34(1)	MBE33(1)	MBE32
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2416. STCU2 Offline MBIST 2 End Flag Register (STCU_MBE2)

1. The availability of this field is based on the number of NMCUT available in this device. For details, refer to *Table 120: MBIST registers in STCU2 with available fields* in Device configuration chapter.

Table 2352. STCU_MBE2 field descriptions

Field	Description
0:31 MBE[63:32]	Offline End status (32 to 63) of the selected MBIST 0 MBIST execution still ongoing 1 MBIST execution finished

81.5.24 STCU2 Offline MBIST 3 End Flag Register (STCU_MBE3)

The STCU_MBE3 register includes the end flag respective to the execution of the selected offline MBIST in the range NMCUT = 64 to 95. The size of the register depends on the amount of RAM or ROM subject to BIST.

Note: Refer to Section 7.10.6: STCU2 configuration in Device configuration chapter for the number of NMCUT available in this device.

Offset: 0x005C Access: User read

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	MBE95(1)	MBE94(1)	MBE93(1)	MBE92(1)	MBE91(1)	MBE90(1)	MBE89(1)	MBE88(1)	MBE87(1)	MBE86(1)	MBE85(1)	MBE84(1)	MBE83(1)	MBE82(1)	MBE81(1)	MBE80(1)
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	MBE79(1)	MBE78(1)	MBE77(1)	MBE76(1)	MBE75(1)	MBE74(1)	MBE73(1)	MBE72(1)	MBE71(1)	MBE70(1)	MBE69(1)	MBE68(1)	MBE67(1)	MBE66(1)	MBE65(1)	MBE64
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2417. STCU2 Offline MBIST 3 End Flag Register (STCU_MBE3)

1. The availability of this field is based on the number of NMCUT available in this device. For details, refer to *Table 120: MBIST registers in STCU2 with available fields* in Device configuration chapter.

Table 2353. STCU_MBE3 field descriptions

Field	Description
0:31 MBE[95:64]	MBE*x*: offline End status (64 to 95) of the **selected** MBIST 0 MBIST execution still ongoing 1 MBIST execution finished

81.5.25 STCU2 Offline MBIST 4 End Flag Register (STCU_MBE4)

The STCU_MBE4 register includes the end flag respective to the execution of the selected offline MBIST in the range NMCUT = 96 to 127. The size of the register depends on the amount of RAM or ROM subject to BIST.

Note: On this device, the selected offline MBIST is in the range 96 to 104.

Note: Refer to Section 7.10.6: STCU2 configuration in Device configuration chapter for the number of NMCUT available in this device.

Offset: 0x0060 Access: User read

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	MBE127(1)	MBE126(1)	MBE125(1)	MBE124(1)	MBE123(1)	MBE122(1)	MBE121(1)	MBE120(1)	MBE119(1)	MBE118(1)	MBE117(1)	MBE116(1)	MBE115(1)	MBE114(1)	MBE113(1)	MBE112(1)
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	MBE111(1)	MBE110(1)	MBE109(1)	MBE108(1)	MBE107(1)	MBE106(1)	MBE105(1)	MBE104(1)	MBE103(1)	MBE102(1)	MBE101(1)	MBE100(1)	MBE99(1)	MBE98(1)	MBE97(1)	MBE96
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2418. STCU2 Offline MBIST 4 End Flag Register (STCU_MBE4)

1. The availability of this field is based on the number of NMCUT available in this device. For details, refer to *Table 120: MBIST registers in STCU2 with available fields* in Device configuration chapter.

Table 2354. STCU_MBE4 field descriptions

Field	Description
0:31 MBE[127:96]	Offline End status (96 to 127) of the selected MBIST 0 MBIST execution still ongoing 1 MBIST execution finished

81.5.26 STCU2 Online MBIST 1 Status Register (STCU_MBS1SW)

The STCU_MBS1SW register includes the results corresponding to the execution of the selected online MBIST in the range NMCUT = 0 to 31. The size of the register depends on the amount of RAM or ROM subject to BIST. The content of this register is initialized to its reset value as soon as STCU_RUNSW[RUNSW] = 1.

Note: Refer to Section 7.10.6: STCU2 configuration in Device configuration chapter for the number of NMCUT available in this device.

Offset: 0x0064 Access: User read

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	MBSSW31(1)	MBSSW30(1)	MBSSW29(1)	MBSSW28(1)	MBSSW27(1)	MBSSW26(1)	MBSSW25(1)	MBSSW24(1)	MBSSW23(1)	MBSSW22(1)	MBSSW21(1)	MBSSW20(1)	MBSSW19(1)	MBSSW18(1)	MBSSW17(1)	MBSSW16(1)
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	MBSSW15(1)	MBSSW14(1)	MBSSW13(1)	MBSSW12(1)	MBSSW11(1)	MBSSW10(1)	MBSSW9(1)	MBSSW8(1)	MBSSW7(1)	MBSSW6(1)	MBSSW5(1)	MBSSW4(1)	MBSSW3(1)	MBSSW2(1)	MBSSW1(1)	MBSSW0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2419. STCU2 Online MBIST 1 Status Register (STCU_MBS1SW)

1. The availability of this field is based on the number of NMCUT available in this device. For details, refer to *Table 120: MBIST registers in STCU2 with available fields* in Device configuration chapter.

Table 2355. STCU_MBS1SW field descriptions

Field	Description
0:31 MBSSW[31:0]	Online status (NMCUT range = 0 to 31) of the selected MBIST 0 Failed NMCUT BIST execution 1 No Fault detected during the NMCUT BIST execution

81.5.27 STCU2 Online MBIST 2 Status Register (STCU_MBS2SW)

The STCU_MBS2SW register includes the results corresponding to the execution of the selected online MBIST in the range NMCUT = 32 to 63. The size of the register depends on the amount of RAM or ROM subject to BIST. The content of this register is initialized to its reset value as soon as STCU_RUNSW[RUNSW] = 1.

Note: Refer to Section 7.10.6: STCU2 configuration in Device configuration chapter for the number of NMCUT available in this device.

Offset: 0x0068 Access: User read

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	MBSSW63(1)	MBSSW62(1)	MBSSW61(1)	MBSSW60(1)	MBSSW59(1)	MBSSW58(1)	MBSSW57(1)	MBSSW56(1)	MBSSW55(1)	MBSSW54(1)	MBSSW53(1)	MBSSW52(1)	MBSSW51(1)	MBSSW50(1)	MBSSW49(1)	MBSSW48(1)
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	MBSSW47(1)	MBSSW46(1)	MBSSW45(1)	MBSSW44(1)	MBSSW43(1)	MBSSW42(1)	MBSSW41(1)	MBSSW40(1)	MBSSW39(1)	MBSSW38(1)	MBSSW37(1)	MBSSW36(1)	MBSSW35(1)	MBSSW34(1)	MBSSW33(1)	MBSSW32
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2420. STCU2 Online MBIST 2 Status Register (STCU_MBS2SW)

1. The availability of this field is based on the number of NMCUT available in this device. For details, refer to *Table 120: MBIST registers in STCU2 with available fields* in Device configuration chapter.

Table 2356. STCU_MBS2SW field descriptions

Field	Description
0:31 MBSSW[63:32]	MBSSW*x*: online status (NMCUT range = 32 to 63) of the selected MBIST. 0 Failed NMCUT BIST execution 1 No fault detected during the NMCUT BIST execution

81.5.28 STCU2 Online MBIST 3 Status Register (STCU_MBS3SW)

The STCU_MBS3SW register includes the results corresponding to the execution of the selected online MBIST in the range NMCUT = 64 to 95. The size of the register depends on the amount of RAM or ROM subject to BIST. The content of this register is initialized to its reset value as soon as STCU_RUNSW[RUNSW] = 1.

Note: Refer to Section 7.10.6: STCU2 configuration in Device configuration chapter for the number of NMCUT available in this device.

Offset: 0x006C Access: User read

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	MBSSW95(1)	MBSSW94(1)	MBSSW93(1)	MBSSW92(1)	MBSSW91(1)	MBSSW90(1)	MBSSW89(1)	MBSSW88(1)	MBSSW87(1)	MBSSW86(1)	MBSSW85(1)	MBSSW84(1)	MBSSW83(1)	MBSSW82(1)	MBSSW81(1)	MBSSW80(1)
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	MBSSW79(1)	MBSSW78(1)	MBSSW77(1)	MBSSW76(1)	MBSSW75(1)	MBSSW74(1)	MBSSW73(1)	MBSSW72(1)	MBSSW71(1)	MBSSW70(1)	MBSSW69(1)	MBSSW68(1)	MBSSW67(1)	MBSSW66(1)	MBSSW65(1)	MBSSW64
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2421. STCU2 Online MBIST 3 Status Register (STCU_MBS3SW)

1. The availability of this field is based on the number of NMCUT available in this device. For details, refer to *Table 120: MBIST registers in STCU2 with available fields* in Device configuration chapter.

Table 2357. STCU_MBS3SW field descriptions

Field	Description
0:31 MBSSW[95:64]	MBSSW*x*: online status (NMCUT range = 64 to 95) of the selected MBIST. 0 Failed NMCUT BIST execution 1 No fault detected during the NMCUT BIST execution

81.5.29 STCU2 Online MBIST 4 Status Register (STCU_MBS4SW)

The STCU_MBS4SW register includes the results corresponding to the execution of the selected online MBIST in the range NMCUT = 96 to 127. The size of the register depends on the amount of RAM or ROM subject to BIST. The content of this register is initialized to its reset value as soon as STCU_RUNSW[RUNSW] = 1.

Note: On this device, the selected offline MBIST is in the range 96 to 104.

Note: Refer to Section 7.10.6: STCU2 configuration in Device configuration chapter for the number of NMCUT available in this device.

Offset: 0x0070 Access: User read

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	MBSSW127(1)	MBSSW126(1)	MBSSW125(1)	MBSSW124(1)	MBSSW123(1)	MBSSW122(1)	MBSSW121(1)	MBSSW120(1)	MBSSW119(1)	MBSSW118(1)	MBSSW117(1)	MBSSW116(1)	MBSSW115(1)	MBSSW114(1)	MBSSW113(1)	MBSSW112(1)
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	MBSSW111(1)	MBSSW110(1)	MBSSW109(1)	MBSSW108(1)	MBSSW107(1)	MBSSW106(1)	MBSSW105(1)	MBSSW104(1)	MBSSW103(1)	MBSSW102(1)	MBSSW101(1)	MBSSW100(1)	MBSSW99(1)	MBSSW98(1)	MBSSW97(1)	MBSSW96
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2422. STCU2 Online MBIST 4 Status Register (STCU_MBS4SW)

1. The availability of this field is based on the number of NMCUT available in this device. For details, refer to *Table 120: MBIST registers in STCU2 with available fields* in Device configuration chapter.

Table 2358. STCU_MBS4SW field descriptions

Field	Description
0:31 MBSSW[127:96]	MBSSW*x*: online status (NMCUT range = 96 to 127) of the selected MBIST. 0 Failed NMCUT BIST execution 1 No fault detected during the NMCUT BIST execution

81.5.30 STCU2 Online MBIST 1 End Flag Register (STCU_MBE1SW)

The STCU_MBE1SW register includes the end flag respective to the execution of the selected online MBIST in the range NMCUT = 0 to 31. The size of the register depends on the amount of RAM or ROM subject to BIST. The content of this register is initialized to its reset value as soon as STCU_RUNSW[RUNSW] = 1.

Note: Refer to Section 7.10.6: STCU2 configuration in Device configuration chapter for the number of NMCUT available in this device.

Offset: 0x0074 Access: User read

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	MBESW31(1)	MBESW30(1)	MBESW29(1)	MBESW28(1)	MBESW27(1)	MBESW26(1)	MBESW25(1)	MBESW24(1)	MBESW23(1)	MBESW22(1)	MBESW21(1)	MBESW20(1)	MBESW19(1)	MBESW18(1)	MBESW17(1)	MBESW16(1)
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	MBESW15(1)	MBESW14(1)	MBESW13(1)	MBESW12(1)	MBESW11(1)	MBESW10(1)	MBESW9(1)	MBESW8(1)	MBESW7(1)	MBESW6(1)	MBESW5(1)	MBESW4(1)	MBESW3(1)	MBESW2(1)	MBESW1(1)	MBESW0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2423. STCU2 Online MBIST 1 End Flag Register (STCU_MBE1SW)

1. The availability of this field is based on the number of NMCUT available in this device. For details, refer to *Table 120: MBIST registers in STCU2 with available fields* in Device configuration chapter.

Table 2359. STCU_MBE1SW field descriptions

Field	Description
0:31 MBESW[31:0]	MBESW*x*: online End status (0 to 31) of the selected MBIST. 0 MBIST execution still ongoing 1 MBIST execution finished

81.5.31 STCU2 Online MBIST 2 End Flag Register (STCU_MBE2SW)

The STCU_MBE2SW register includes the end flag respective to the execution of the selected online MBIST in the range NMCUT = 32 to 63. The size of the register depends on the amount of RAM or ROM subject to BIST. The content of this register is initialized to its reset value as soon as STCU_RUNSW[RUNSW] = 1.

Note: Refer to Section 7.10.6: STCU2 configuration in Device configuration chapter for the number of NMCUT available in this device.

Offset: 0x0078 Access: User read

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	MBESW63(1)	MBESW62(1)	MBESW61(1)	MBESW60(1)	MBESW59(1)	MBESW58(1)	MBESW57(1)	MBESW56(1)	MBESW55(1)	MBESW54(1)	MBESW53(1)	MBESW52(1)	MBESW51(1)	MBESW50(1)	MBESW49(1)	MBESW48(1)
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	MBESW47(1)	MBESW46(1)	MBESW45(1)	MBESW44(1)	MBESW43(1)	MBESW42(1)	MBESW41(1)	MBESW40(1)	MBESW39(1)	MBESW38(1)	MBESW37(1)	MBESW36(1)	MBESW35(1)	MBESW34(1)	MBESW33(1)	MBESW32
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2424. STCU2 Online MBIST 2 End Flag Register (STCU_MBE2SW)

1. The availability of this field is based on the number of NMCUT available in this device. For details, refer to *Table 120: MBIST registers in STCU2 with available fields* in Device configuration chapter.

Table 2360. STCU_MBE2SW field descriptions

Field	Description
0:31 MBESW[63:32]	Online End status (32 to 63) of the selected MBIST 0 MBIST execution still ongoing 1 MBIST execution finished

81.5.32 STCU2 Online MBIST 3 End Flag Register (STCU_MBE3SW)

The STCU_MBE3SW register includes the end flag respective to the execution of the selected online MBIST in the range NMCUT = 64 to 95. The size of the register depends on the amount of RAM or ROM subject to BIST. The content of this register is initialized to its reset value as soon as STCU_RUNSW[RUNSW] = 1.

Note: Refer to Section 7.10.6: STCU2 configuration in Device configuration chapter for the number of NMCUT available in this device.

Offset: 0x007C Access: User read

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	MBESW95(1)	MBESW94(1)	MBESW93(1)	MBESW92(1)	MBESW91(1)	MBESW90(1)	MBESW89(1)	MBESW88(1)	MBESW87(1)	MBESW86(1)	MBESW85(1)	MBESW84(1)	MBESW83(1)	MBESW82(1)	MBESW81(1)	MBESW80(1)
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	MBESW79(1)	MBESW78(1)	MBESW77(1)	MBESW76(1)	MBESW75(1)	MBESW74(1)	MBESW73(1)	MBESW72(1)	MBESW71(1)	MBESW70(1)	MBESW69(1)	MBESW68(1)	MBESW67(1)	MBESW66(1)	MBESW65(1)	MBESW64
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2425. STCU2 Online MBIST 3 End Flag Register (STCU_MBE3SW)

1. The availability of this field is based on the number of NMCUT available in this device. For details, refer to *Table 120: MBIST registers in STCU2 with available fields* in Device configuration chapter.

Table 2361. STCU_MBE3SW field descriptions

Field	Description
0:31 MBESW[95:64]	MBESW*x*: online End status (64 to 95) of the selected MBIST 0 MBIST execution still ongoing 1 MBIST execution finished

81.5.33 STCU2 Online MBIST 4 End Flag Register (STCU_MBE4SW)

The STCU_MBE4SW register includes the end flag respective to the execution of the selected online MBIST in the range NMCUT = 96 to 127. The size of the register depends on the amount of RAM or ROM subject to BIST. The content of this register is initialized to its reset value as soon as STCU_RUNSW[RUNSW] = 1.

Note: On this device, the selected offline MBIST is in the range 96 to 104.

Note: Refer to Section 7.10.6: STCU2 configuration in Device configuration chapter for the number of NMCUT available in this device.

Offset: 0x0080 Access: User read

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	MBESW127(1)	MBESW126(1)	MBESW125(1)	MBESW124(1)	MBESW123(1)	MBESW122(1)	MBESW121(1)	MBESW120(1)	MBESW119(1)	MBESW118(1)	MBESW117(1)	MBESW116(1)	MBESW115(1)	MBESW114(1)	MBESW113(1)	MBESW112(1)
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	MBESW111(1)	MBESW110(1)	MBESW109(1)	MBESW108(1)	MBESW107(1)	MBESW106(1)	MBESW105(1)	MBESW104(1)	MBESW103(1)	MBESW102(1)	MBESW101(1)	MBESW100(1)	MBESW99(1)	MBESW98(1)	MBESW97(1)	MBESW96
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2426. STCU2 Online MBIST 4 End Flag Register (STCU_MBE4SW)

1. The availability of this field is based on the number of NMCUT available in this device. For details, refer to *Table 120: MBIST registers in STCU2 with available fields* in Device configuration chapter.

Table 2362. STCU_MBE4SW field descriptions

Field	Description
0:31 MBESW[127:96]	MBESW*x*: online End status (96 to 127) of the selected MBIST 0 MBIST execution still ongoing 1 MBIST execution finished

81.5.34 STCU2 MBIST 1 Unrecoverable FM Register (STCU_MBUFM1)

The STCU_MBUFM1 register defines the fault mapping, in terms of unrecoverable or recoverable fault, of the MBIST in the range NMCUT = 0 to 31. The size of the register depends on the amount of RAM or ROM subject to BIST.

Note: Refer to Section 7.10.6: STCU2 configuration in Device configuration chapter for the number of NMCUT available in this device.

The R/W fields in this register are readable at any time. You can write to these fields when either of the following conditions is true:

- Offline self-test phase is active.
- Online self-test phase is active and STCU_CFG[WRP] = 0.

Offset: 0x0084 Access: User read

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	MBUFM31(1)	MBUFM30(1)	MBUFM29(1)	MBUFM28(1)	MBUFM27(1)	MBUFM26(1)	MBUFM25(1)	MBUFM24(1)	MBUFM23(1)	MBUFM22(1)	MBUFM21(1)	MBUFM20(1)	MBUFM19(1)	MBUFM18(1)	MBUFM17(1)	MBUFM16(1)
W																
Reset	The reset value is chip-specific; see the chapter that describes how modules are configured and connected.															

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	MBUFM15(1)	MBUFM14(1)	MBUFM13(1)	MBUFM12(1)	MBUFM11(1)	MBUFM10(1)	MBUFM9(1)	MBUFM8(1)	MBUFM7(1)	MBUFM6(1)	MBUFM5(1)	MBUFM4(1)	MBUFM3(1)	MBUFM2(1)	MBUFM1(1)	MBUFM0
W																
Reset	The reset value is chip-specific; see the chapter that describes how modules are configured and connected.															

Figure 2427. STCU2 MBIST 1 Unrecoverable FM Register (STCU_MBUFM1)

1. The availability of this field is based on the number of NMCUT available in this device. For details, refer to *Table 120: MBIST registers in STCU2 with available fields* in Device configuration chapter.

Table 2363. STCU_MBUFM1 field descriptions

Field	Description
0:31 MBUFM[31:0]	MBIST Unrecoverable Fault Mapping. 0 Recoverable fault mapping 1 Unrecoverable fault mapping

81.5.35 STCU2 MBIST 2 Unrecoverable FM Register (STCU_MBUFM2)

The STCU_MBUFM2 register defines the fault mapping, in terms of unrecoverable or recoverable fault, of the MBIST in the range NMCUT = 32 to 63. The size of the register depends on the amount of RAM or ROM subject to BIST.

Note: Refer to Section 7.10.6: STCU2 configuration in Device configuration chapter for the number of NMCUT available in this device.

The R/W fields in this register are readable at any time. You can write to these fields when either of the following conditions is true:

- Offline self-test phase is active.
- Online self-test phase is active and STCU_CFG[WRP] = 0.

Offset: 0x0088 Access: User read

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	MBUFM63(1)	MBUFM62(1)	MBUFM61(1)	MBUFM60(1)	MBUFM59(1)	MBUFM58(1)	MBUFM57(1)	MBUFM56(1)	MBUFM55(1)	MBUFM54(1)	MBUFM53(1)	MBUFM52(1)	MBUFM51(1)	MBUFM50(1)	MBUFM49(1)	MBUFM48(1)
W																
Reset	The reset value is chip-specific; see the chapter that describes how modules are configured and connected.															

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	MBUFM47(1)	MBUFM46(1)	MBUFM45(1)	MBUFM44(1)	MBUFM43(1)	MBUFM42(1)	MBUFM41(1)	MBUFM40(1)	MBUFM39(1)	MBUFM38(1)	MBUFM37(1)	MBUFM36(1)	MBUFM35(1)	MBUFM34(1)	MBUFM33(1)	MBUFM32
W																
Reset	The reset value is chip-specific; see the chapter that describes how modules are configured and connected.															

Figure 2428. STCU2 MBIST 2 Unrecoverable FM Register (STCU_MBUFM2)

1. The availability of this field is based on the number of NMCUT available in this device. For details, refer to *Table 120: MBIST registers in STCU2 with available fields* in Device configuration chapter.

Table 2364. STCU_MBUFM2 field descriptions

Field	Description
0:31 MBUFM[63:32]	MBIST Unrecoverable Fault Mapping 0 Recoverable fault mapping 1 Unrecoverable fault mapping

81.5.36 STCU2 MBIST 3 Unrecoverable FM Register (STCU_MBUFM3)

The STCU_MBUFM3 register defines the fault mapping, in terms of unrecoverable or recoverable fault, of the MBIST in the range NMCUT = 64 to 95. The size of the register depends on the amount of RAM or ROM subject to BIST.

Note: Refer to Section 7.10.6: STCU2 configuration in Device configuration chapter for the number of NMCUT available in this device.

The R/W fields in this register are readable at any time. You can write to these fields when either of the following conditions is true:

- Offline self-test phase is active.
- Online self-test phase is active and STCU_CFG[WRP] = 0.

Offset: 0x008C Access: User read

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	MBUFM95(1)	MBUFM94(1)	MBUFM93(1)	MBUFM92(1)	MBUFM91(1)	MBUFM90(1)	MBUFM89(1)	MBUFM88(1)	MBUFM87(1)	MBUFM86(1)	MBUFM85(1)	MBUFM84(1)	MBUFM83(1)	MBUFM82(1)	MBUFM81(1)	MBUFM80(1)
W																
Reset	The reset value is chip-specific; see the chapter that describes how modules are configured and connected.															

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	MBUFM79(1)	MBUFM78(1)	MBUFM77(1)	MBUFM76(1)	MBUFM75(1)	MBUFM74(1)	MBUFM73(1)	MBUFM72(1)	MBUFM71(1)	MBUFM70(1)	MBUFM69(1)	MBUFM68(1)	MBUFM67(1)	MBUFM66(1)	MBUFM65(1)	MBUFM64(1)
W																
Reset	The reset value is chip-specific; see the chapter that describes how modules are configured and connected.															

Figure 2429. STCU2 MBIST 3 Unrecoverable FM Register (STCU_MBUFM3)

1. The availability of this field is based on the number of NMCUT available in this device. For details, refer to *Table 120: MBIST registers in STCU2 with available fields* in Device configuration chapter.

Table 2365. STCU_MBUFM3 field descriptions

Field	Description
0:31 MBUFM[95:64]	MBIST Unrecoverable Fault Mapping 0 Recoverable fault mapping 1 Unrecoverable fault mapping

81.5.37 STCU2 MBIST 4 Unrecoverable FM Register (STCU_MBUFM4)

The STCU_MBUFM4 register defines the fault mapping, in terms of unrecoverable or recoverable fault, of the MBIST in the range NMCUT = 96 to 127. The size of the register depends on the amount of RAM or ROM subject to BIST.

Note: On this device, the selected offline MBIST is in the range 96 to 104.

Note: Refer to Section 7.10.6: STCU2 configuration in Device configuration chapter for the number of NMCUT available in this device.

The R/W fields in this register are readable at any time. You can write to these fields when either of the following conditions is true:

- Offline self-test phase is active.
- Online self-test phase is active and STCU_CFG[WRP] = 0.

Offset: 0x0090 Access: User read

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	MBUFM127(1)	MBUFM126(1)	MBUFM125(1)	MBUFM124(1)	MBUFM123(1)	MBUFM122(1)	MBUFM121(1)	MBUFM120(1)	MBUFM119(1)	MBUFM118(1)	MBUFM117(1)	MBUFM116(1)	MBUFM115(1)	MBUFM114(1)	MBUFM113(1)	MBUFM112(1)
W																
Reset	The reset value is chip-specific; see the chapter that describes how modules are configured and connected.															

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	MBUFM111(1)	MBUFM110(1)	MBUFM109(1)	MBUFM108(1)	MBUFM107(1)	MBUFM106(1)	MBUFM105(1)	MBUFM104(1)	MBUFM103(1)	MBUFM102(1)	MBUFM101(1)	MBUFM100(1)	MBUFM99(1)	MBUFM98(1)	MBUFM97(1)	MBUFM96(1)
W																
Reset	The reset value is chip-specific; see the chapter that describes how modules are configured and connected.															

Figure 2430. STCU2 MBIST 4 Unrecoverable FM Register (STCU_MBUFM4)

1. The availability of this field is based on the number of NMCUT available in this device. For details, refer to *Table 120: MBIST registers in STCU2 with available fields* in Device configuration chapter.

Table 2366. STCU_MBUFM4 field descriptions

Field	Description
0:31 MBUFM[127:96]	MBIST Unrecoverable Fault Mapping 0 Recoverable fault mapping 1 Unrecoverable fault mapping

81.5.38 STCU2 LBIST Control *n* Register (STCU_LB_CTRL*n*)

The STCU_LB_CTRL register defines the control setting of each LBIST controller.

The R/W fields in this register are readable at any time. You can write to these fields when either of the following conditions is true:

- Offline self-test phase is active.
- Online self-test phase is active and STCU_CFG[WRP] = 0.

Offset: 0x0100 + *n* * 0x40 (*n* = 0) Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	PTR								CSM	0	0	0	PRPGEN	SHS		
W																
Reset	The reset value is chip-specific; see the chapter that describes how modules are configured and connected.															

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	SCEN_OFF				SCEN_ON				0	0	PFT	CWS				
W																
Reset	The reset value is chip-specific; see the chapter that describes how modules are configured and connected.															

Figure 2431. STCU2 LBIST Control *n* Register (STCU_LB_CTRL*n*)

Table 2367. STCU_LB_CTRL*n* field descriptions

Field	Description
0:7 PTR	Next LBIST or MBIST pointer PTR defines the logical pointer to the next LBIST or MBIST to be scheduled. The next LBIST or MBIST is scheduled concurrently to the current one if the CSM bit is set to 1, otherwise it is scheduled sequentially to the completion of the current LBIST execution. In case of NIL pointer, the CSM bit has to be set Sequential (0) to define this is the end of the list. The self-test procedure is stopped when the current LBIST has been completed. (0x0 to NLBIST - 1) pointer to LBIST (0x10 to 0x10 + MBIST - 1) pointer to MBIST 0xFF pointer to NIL. No BIST execution. Any other value is considered as invalid pointer and an error is set in the STCU_ERR register.
8 CSM	Concurrent/sequential mode 0 Sequential mode 1 Concurrent mode
12 PRPGEN	Enable PRPG Loading 0 Default LBIST value of the PRPG is used during LBIST run 1 LBIST PRPG value is initialized with the STCU_LB_PRPGL/H
13:15 SHS	Shift Speed 000 Shift at full rate (STCU core clock) 001 Shift at 1/2 rate (STCU core clock) 010 Shift at 1/3 rate (STCU core clock) 011 Shift at 1/4 rate (STCU core clock) 100 Shift at 1/5 rate (STCU core clock) 101 Shift at 1/6 rate (STCU core clock) 110 Shift at 1/7 rate (STCU core clock) 111 Shift at 1/8 rate (STCU core clock)

Table 2367. STCU_LB_CTRL*n* field descriptions (continued)

Field	Description
16:19 SCEN_OFF	Scan enable OFF SCEN_OFF defines the number of clock cycles OFF following the falling transition on the SCEN 0000 0 delay cycles 0001 1 delay cycles … 1111 15 delay cycles
20:23 SCEN_ON	Scan enable ON SCEN_ON defines the number of clock cycles OFF following the rising transition on the SCEN 0000 0 delay cycles 0001 1 delay cycles … 1111 15 delay cycles
26 PFT	Past Flush Test The LBIST controller, by default apply 32 flush test patterns. This bit allows to skip/apply the flush test pattern sequence. 0 Apply flush test patterns 1 Skip flush test patterns
27:31 CWS	Capture window size 00000 Controller waits 16 shift cycle for capture to finish. 00001 Controller waits 1 shift cycle for capture to finish. 00010 Controller waits 2 shift cycles for capture to finish. … 00111 Controller waits 7 shift cycles for capture to finish.

81.5.39 STCU2 LBIST PC Stop *n* Register (STCU_LB_PCS*n*)

The STCU_LB_PCS register defines the pattern counter stop of each LBIST controller.

The R/W fields in this register are readable at any time. You can write to these fields when either of the following conditions is true:

- Offline self-test phase is active.
- Online self-test phase is active and STCU_CFG[WRP] = 0.

Offset: 0x0104 + n * 0x40 (n = 0) Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	PCS									
W																
Reset	The reset value is chip-specific; see the chapter that describes how modules are configured and connected.															

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	PCS															
W																
Reset	The reset value is chip-specific; see the chapter that describes how modules are configured and connected.															

Figure 2432. STCU2 LBIST PC Stop *n* Register (STCU_LB_PCS*n*)

Table 2368. STCU_LB_PCS*n* field descriptions

Field	Description
6:31 PCS	Pattern counter stop PCS defines the pattern counter stop value.

81.5.40 STCU2 LBIST PRPG Low *n* Register (STCU_LB_PRPGL*n*)

The STCU_LB_PRPGL register defines the LSB part (31 to 0) of the PRPG start value of the LBIST controller. The size of the register depends on the number of PRPG bits of the respective LBIST.

The R/W fields in this register are readable at any time. You can write to these fields when either of the following conditions is true:

- Offline self-test phase is active.
- Online self-test phase is active and STCU_CFG[WRP] = 0.

Offset: 0x0108 + n * 0x40 (n = 0) Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	PRPG31	PRPG30	PRPG29	PRPG28	PRPG27	PRPG26	PRPG25	PRPG24	PRPG23	PRPG22	PRPG21	PRPG20	PRPG19	PRPG18	PRPG17	PRPG16
W																
Reset	The reset value is chip-specific; see the chapter that describes how modules are configured and connected.															

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	PRPG15	PRPG14	PRPG13	PRPG12	PRPG11	PRPG10	PRPG9	PRPG8	PRPG7	PRPG6	PRPG5	PRPG4	PRPG3	PRPG2	PRPG1	PRPG0
W																
Reset	The reset value is chip-specific; see the chapter that describes how modules are configured and connected.															

Figure 2433. STCU2 LBIST PRPG Low *n* Register (STCU_LB_PRPGL*n*)

Table 2369. STCU_LB_PRPGL*n* field descriptions

Field	Description
0:31 PRPG[31:0]	PRPG LBIST low bits This field defines the low part (31 to 0) of the LBIST PRPG start value.

81.5.41 STCU2 LBIST PRPG High *n* Register (STCU_LB_PRPGH*n*)

The STCU_LB_PRPGH register defines the MSB part (63 to 32) of the PRPG start value of the LBIST controller. The size of the register depends on the number of PRPG bits of the respective LBIST.

The R/W fields in this register are readable at any time. You can write to these fields when either of the following conditions is true:

- Offline self-test phase is active.
- Online self-test phase is active and STCU_CFG[WRP] = 0.

Offset: 0x010C + n * 0x40 (n = 0) Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	PRPG63	PRPG62	PRPG61	PRPG60	PRPG59	PRPG58	PRPG57	PRPG56	PRPG55	PRPG54	PRPG53	PRPG52	PRPG51	PRPG50	PRPG49	PRPG48
Reset	The reset value is chip-specific; see the chapter that describes how modules are configured and connected.															

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	PRPG47	PRPG46	PRPG45	PRPG44	PRPG43	PRPG42	PRPG41	PRPG40	PRPG39	PRPG38	PRPG37	PRPG36	PRPG35	PRPG34	PRPG33	PRPG32
Reset	The reset value is chip-specific; see the chapter that describes how modules are configured and connected.															

Figure 2434. STCU2 LBIST PRPG High *n* Register (STCU_LB_PRPGH*n*)

Table 2370. STCU_LB_PRPGH*n* field descriptions

Field	Description
0:31 PRPG[63:32]	PRPG LBIST High Bits This field is the high part (63 to 32) of the LBIST PRPG start value.

81.5.42 STCU2 Offline LBIST MISR Expected Low *n* Register (STCU_LB_MISREL*n*)

The STCU_LB_MISREL register defines the LSB part (31 to 0) of the expected MISR of the offline LBIST controller. The size of the register depends on the number of MISR bits of the respective LBIST.

The R/W fields in this register are readable at any time. However, you can write to these fields only when offline self-test phase is still active.

Offset: 0x0110 + n * 0x40 (n = 0) Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	MISRE31	MISRE30	MISRE29	MISRE28	MISRE27	MISRE26	MISRE25	MISRE24	MISRE23	MISRE22	MISRE21	MISRE20	MISRE19	MISRE18	MISRE17	MISRE16
W																
Reset	The reset value is chip-specific; see the chapter that describes how modules are configured and connected.															

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	MISRE15	MISRE14	MISRE13	MISRE12	MISRE11	MISRE10	MISRE9	MISRE8	MISRE7	MISRE6	MISRE5	MISRE4	MISRE3	MISRE2	MISRE1	MISRE0
W																
Reset	The reset value is chip-specific; see the chapter that describes how modules are configured and connected.															

Figure 2435. STCU2 Offline LBIST MISR Expected Low *n* Register (STCU_LB_MISREL*n*)

Table 2371. STCU_LB_MISREL*n* field descriptions

Field	Description
0:31 MISRE[31:0]	Offline MISR Expected low Bits. This field defines the low part (31 to 0) of the expected MISR.

81.5.43 STCU2 Offline LBIST MISR Expected High *n* Register (STCU_LB_MISREH*n*)

The STCU_LB_MISREH register defines the MSB part (63 to 32) of the expected MISR of the offline LBIST controller. The size of the register depends on the number of MISR bits of the respective LBIST.

The R/W fields in this register are readable at any time. However, you can write to these fields only when offline self-test phase is still active.

Offset: 0x0114 + n * 0x40 (n = 0) Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	MISRE63	MISRE62	MISRE61	MISRE60	MISRE59	MISRE58	MISRE57	MISRE56	MISRE55	MISRE54	MISRE53	MISRE52	MISRE51	MISRE50	MISRE49	MISRE48
W																
Reset	The reset value is chip-specific; see the chapter that describes how modules are configured and connected.															

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	MISRE47	MISRE46	MISRE45	MISRE44	MISRE43	MISRE42	MISRE41	MISRE40	MISRE39	MISRE38	MISRE37	MISRE36	MISRE35	MISRE34	MISRE33	MISRE32
W																
Reset	The reset value is chip-specific; see the chapter that describes how modules are configured and connected.															

Figure 2436. STCU2 LBIST MISR Expected High *n* Register (STCU_LB_MISREH*n*)

Table 2372. STCU_LB_MISREH*n* field descriptions

Field	Description
0:31 MISRE[63:32]	Offline MISR Expected high Bits This field defines the high part (63 to 32) of the expected MISR.

81.5.44 STCU2 Offline LBIST MISR Read Low *n* Register (STCU_LB_MISRRL*n*)

The STCU_LB_MISRRL register report the LSB part (31 to 0) of the MISR obtained at the end of the offline LBIST controller execution. The size of the register depends on the number of MISR bits of the respective LBIST.

Offset: 0x0118 + n * 0x40 (n = 0) Access: User read

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	MISRR31	MISRR30	MISRR29	MISRR28	MISRR27	MISRR26	MISRR25	MISRR24	MISRR23	MISRR22	MISRR21	MISRR20	MISRR19	MISRR18	MISRR17	MISRR16
W																
Reset	The reset value is chip-specific; see the chapter that describes how modules are configured and connected.															

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	MISRR15	MISRR14	MISRR13	MISRR12	MISRR11	MISRR10	MISRR9	MISRR8	MISRR7	MISRR6	MISRR5	MISRR4	MISRR3	MISRR2	MISRR1	MISRR0
W																
Reset	The reset value is chip-specific; see the chapter that describes how modules are configured and connected.															

Figure 2437. STCU2 Offline LBIST MISR Read Low *n* Register (STCU_LB_MISRRL*n*)

Table 2373. STCU_LB_MISRRL*n* field descriptions

Field	Description
0:31 MISRR[31:0]	Offline MISR Read Low Bits. This field is equivalent to the low bits (31 to 0) of the MISR obtained at the end of the offline LBIST execution

81.5.45 STCU2 Offline LBIST MISR Read High *n* Register (STCU_LB_MISRRH*n*)

The STCU_LB_MISRRH register report the MSB part (63 to 32) of the MISR obtained at the end of each offline LBIST controller execution. The size of the register depends on the number of MISR bits of the respective LBIST.

Offset: 0x011C + n * 0x40 (n = 0) Access: User read

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	MISRR63	MISRR62	MISRR61	MISRR60	MISRR59	MISRR58	MISRR57	MISRR56	MISRR55	MISRR54	MISRR53	MISRR52	MISRR51	MISRR50	MISRR49	MISRR48
W																
Reset	The reset value is chip-specific; see the chapter that describes how modules are configured and connected.															

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	MISRR47	MISRR46	MISRR45	MISRR44	MISRR43	MISRR42	MISRR41	MISRR40	MISRR39	MISRR38	MISRR37	MISRR36	MISRR35	MISRR34	MISRR33	MISRR32
W																
Reset	The reset value is chip-specific; see the chapter that describes how modules are configured and connected.															

Figure 2438. STCU2 Offline LBIST MISR Read High *n* Register (STCU_LB_MISRRH*n*)

Table 2374. STCU_LB_MISRRH*n* field descriptions

Field	Description
0:31 MISRR[63:32]	Offline MISR Read high bits. This field is equivalent to the high bits (63 to 32) of the MISR obtained at the end of the offline LBIST execution.

81.5.46 STCU2 Online LBIST MISR Expected Low *n* Register (STCU_LB_MISRELSW*n*)

The STCU_LB_MISRELSW register defines the LSB part (31 to 0) of the expected MISR of the online LBIST controller. The size of the register depends on the number of MISR bits of the respective LBIST.

The R/W fields in this register are readable at any time. You can write to these fields when either of the following conditions is true:

- Offline self-test phase is active.
- Online self-test phase is active and STCU_CFG[WRP] = 0.

Offset: 0x0120 + n * 0x40 (n = 0) Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	MISRESW31	MISRESW30	MISRESW29	MISRESW28	MISRESW27	MISRESW26	MISRESW25	MISRESW24	MISRESW23	MISRESW22	MISRESW21	MISRESW20	MISRESW19	MISRESW18	MISRESW17	MISRESW16
Reset	The reset value is chip-specific; see the chapter that describes how modules are configured and connected.															

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	MISRESW15	MISRESW14	MISRESW13	MISRESW12	MISRESW11	MISRESW10	MISRESW9	MISRESW8	MISRESW7	MISRESW6	MISRESW5	MISRESW4	MISRESW3	MISRESW2	MISRESW1	MISRESW0
Reset	The reset value is chip-specific; see the chapter that describes how modules are configured and connected.															

Figure 2439. STCU2 Online LBIST MISR Expected Low *n* Register (STCU_LB_MISRELSW*n*)

Table 2375. STCU_LB_MISRELSW*n* field descriptions

Field	Description
0:31 MISRESW[31:0]	Online MISR expected low bits. This field defines the low part (31 to 0) of the expected MISR.

81.5.47 STCU2 Online LBIST MISR Expected High *n* Register (STCU_LB_MISREHSW*n*)

The STCU_LB_MISREHSW register defines the MSB part (63 to 32) of the expected MISR of the online LBIST controller. The size of the register depends on the number of MISR bits of the respective LBIST.

The R/W fields in this register are readable at any time. You can write to these fields when either of the following conditions is true:

- Offline self-test phase is active.
- Online self-test phase is active and STCU_CFG[WRP] = 0.

Offset: 0x0124 + n * 0x40 (n = 0) Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	MISRESW63	MISRESW62	MISRESW61	MISRESW60	MISRESW59	MISRESW58	MISRESW57	MISRESW56	MISRESW55	MISRESW54	MISRESW53	MISRESW52	MISRESW51	MISRESW50	MISRESW49	MISRESW48
W																
Reset	The reset value is chip-specific; see the chapter that describes how modules are configured and connected.															

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	MISRESW47	MISRESW46	MISRESW45	MISRESW44	MISRESW43	MISRESW42	MISRESW41	MISRESW40	MISRESW39	MISRESW38	MISRESW37	MISRESW36	MISRESW35	MISRESW34	MISRESW33	MISRESW32
W																
Reset	The reset value is chip-specific; see the chapter that describes how modules are configured and connected.															

Figure 2440. STCU2 Online LBIST MISR Expected High *n* Register (STCU_LB_MISREHSW*n*)

Table 2376. STCU_LB_MISREHSW*n* field descriptions

Field	Description
0:31 MISRESW[63:32]	Online MISR expected high bits. This field defines the high part (63 to 32) of the expected MISR.

81.5.48 STCU2 Online LBIST MISR Read Low *n* Register (STCU_LB_MISRRLSW*n*)

The STCU_LB_MISRRLSW register reports the LSB part (31 to 0) of the MISR obtained at the end of the online LBIST controller execution. The size of the register depends on the number of MISR bits of the respective LBIST.

The content of this register is initialized to its reset value as soon as STCU_RUNSW[RUNSW] = 1.

Offset: 0x0128 + n * 0x40 (n = 0) Access: User read

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	MISRRSW31	MISRRSW30	MISRRSW29	MISRRSW28	MISRRSW27	MISRRSW26	MISRRSW25	MISRRSW24	MISRRSW23	MISRRSW22	MISRRSW21	MISRRSW20	MISRRSW19	MISRRSW18	MISRRSW17	MISRRSW16
W																
Reset	The reset value is chip-specific; see the chapter that describes how modules are configured and connected.															

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	MISRRSW15	MISRRSW14	MISRRSW13	MISRRSW12	MISRRSW11	MISRRSW10	MISRRSW9	MISRRSW8	MISRRSW7	MISRRSW6	MISRRSW5	MISRRSW4	MISRRSW3	MISRRSW2	MISRRSW1	MISRRSW0
W																
Reset	The reset value is chip-specific; see the chapter that describes how modules are configured and connected.															

Figure 2441. STCU2 Online LBIST MISR Read Low *n* Register (STCU_LB_MISRRLSW*n*)

Table 2377. STCU_LB_MISRRLSW*n* field descriptions

Field	Description
0:31 MISRRSW[31:0]	Online MISR read low bits. This field is equivalent to the low bits (31 to 0) of the MISR obtained at the end of the offline LBIST execution.

81.5.49 STCU2 Online LBIST MISR Read High *n* Register (STCU_LB_MISRRHSW*n*)

The STCU_LB_MISRRHSW register reports the MSB part (63 to 32) of the MISR obtained at the end of each online LBIST controller execution. The size of the register depends on the number of MISR bits of the respective LBIST.

The content of this register is initialized to its reset value as soon as STCU_RUNSW[RUNSW] = 1.

Offset: 0x012C + n * 0x40 (n = 0) Access: User read

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	MISRRSW63	MISRRSW62	MISRRSW61	MISRRSW60	MISRRSW59	MISRRSW58	MISRRSW57	MISRRSW56	MISRRSW55	MISRRSW54	MISRRSW53	MISRRSW52	MISRRSW51	MISRRSW50	MISRRSW49	MISRRSW48
W																
Reset	The reset value is chip-specific; see the chapter that describes how modules are configured and connected.															

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	MISRRSW47	MISRRSW46	MISRRSW45	MISRRSW44	MISRRSW43	MISRRSW42	MISRRSW41	MISRRSW40	MISRRSW39	MISRRSW38	MISRRSW37	MISRRSW36	MISRRSW35	MISRRSW34	MISRRSW33	MISRRSW32
W																
Reset	The reset value is chip-specific; see the chapter that describes how modules are configured and connected.															

Figure 2442. STCU2 Online LBIST MISR Read High *n* Register (STCU_LB_MISRRHSW*n*)

Table 2378. STCU_LB_MISRRHSW*n* field descriptions

Field	Description
0:31 MISRRSW[63:32]	Online MISR Read high bits. This field is equivalent to the high bits (63 to 32) of the MISR obtained at the end of the offline LBIST execution.

81.5.50 STCU2 MBIST Control *k* Register (STCU_MB_CTRL*k*)

The STCU_MB_CTRL register defines the control setting of MBIST controller.

The R/W fields in this register are readable at any time. You can write to these fields when either of the following conditions is true:

- Offline self-test phase is active.
- Online self-test phase is active and STCU_CFG[WRP] = 0.

Offset: 0x0600 + k*0x4 (k = 0 to 104) Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	PTR								CSM	0	0	0	0	0	0	0
W																
Reset	The reset value is chip-specific; see the chapter that describes how modules are configured and connected.															

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	The reset value is chip-specific; see the chapter that describes how modules are configured and connected.															

Figure 2443. STCU2 MBIST Control *k* Register (STCU_MB_CTRL*k*)

Table 2379. STCU_MB_CTRL*k* field descriptions

Field	Description
0:7 PTR	Next LBIST or MBIST pointer PTR defines the logical pointer to the next LBIST or MBIST to be scheduled. The next LBIST or MBIST is scheduled concurrently to the current one if the CSM bit is set to 1, otherwise it is scheduled sequentially to the completion of the current MBIST execution. In case of NIL pointer, the CSM bit has to be set sequential (0) to define this is the end of the list. The self-test procedure is stopped when the current MBIST has been completed. (0x00 to LBIST - 1) — pointer to LBIST PTR = 0x10 + $MBIST_i$ (Pointer to MBIST) for i = 0 to XX: please refer to the MBIST partitions table for the $MBIST_i$ code. PTR = 0xFF: Pointer to NIL. No additional MBIST execution. Any other value is considered as invalid pointer and an error is set in the STCU_ERR register.
8 CSM	Concurrent/sequential mode 0 Sequential mode 1 Concurrent mode

81.6 Use cases and limitations

The STCU2 module is designed to give high flexibility during the online and offline self-test. This section shows the programming operations that have to be performed to correctly use this module in three typical use cases:

- Offline self-test sequence after a reset trigger event
- Bypass mode of the self-test sequence after a reset trigger event
- Online self-test sequence

The STCU setup has to be defined based on the application-specific safety, boot time and consumption requirements. Contact ST representative for support.

81.6.1 Offline self-test sequence

This is the typical mode of using the STCU2 module after reset trigger event is applied to STCU2. The SSCM DCF bus is used to retrieve the STCU2 schedule and LBIST or MBIST execution parameters stored in the NVM memory. The target is to cover the amount of physical defects in the digital logic and in the system RAM or ROM according to the system specifications. The sequence is the following:

- Unlock the offline STCU2 access writing the Key1/Key2 sequence in the STCU_SKC register.
- Program the LBIST fault reaction conditions (UF/RF) setting the STCU_LBUFM register.
- Program the MBIST fault reaction conditions (UF/RF) setting, depending on the number of memories, the STCU_MBUFM1/2/3/4 registers.
- Program the STCU2 internal fault reaction conditions (UF/RF) setting the STCU_ERR_FM register.
- Program the STCU_LB_CTRL, STCU_LB_PCS, STCU_MISREL/H registers of each LBIST to be executed. Optionally, the STCU_LB_PRPGL/H can also be programmed to load a specific seed.
- Program the STCU_MB_CTRL registers of each NMCUT to be executed.
- Program the STCU_WDG register to define the time budget assigned for LBIST or MBIST execution.
- Program the STCU_CFG register to define:
  - the core and LBIST or MBIST TCK clock prescaling factor setting the CLK_CFG bits,
  - the LB_DELAY field to delay the LBIST start when many LBIST are run concurrently to mitigate the potential transient power issue during the start-up phase,
  - the PMOSEN or CHKBRD to define the algorithm to be used during MBIST run,
  - the CRCREN bit to enable the self-checking feature,
  - set the pointer to the first LBIST/NMCUT to be executed.
- If the internal CRC comparison has been enabled, program the CRCE value expected at the end of the offline self-test sequence in the STCU_CRCE register.
- If PLL usage IS enabled, program the STCU_PLL_CFG value to set the required system frequency.
- Program the RUN bit in the STCU_RUN register to enable the offline self-test execution and the LM/BPLLEN bits to enable the PLL during LBIST or MBIST execution according to STCU_PLL_CFG register content.
- Start the offline self-test depending on PLL management and LBIST or MBIST execution order.
- Wait the WDGEOC execution run time specified in the STCU_WDG register.
- The STCU2 switches-off the core clock at the end of the self-test run and releases the PLL control if this feature is enabled.
- The STCU2 resets the STCU_RUN[RUN] bit and the device exits the boot sequence. If there are failures, the STCU2 flags these failures to the FCCU by raising one or both of the stcu_ncf and stcu_cf lines.
- The software application read the STCU_LBS flag register to check the failed LBIST when UF or RF conditions are detected.

- The software application read the STCU_LBE flag register to check the LBIST still on-going when UF or RF are detected.
- The software application read the STCU_MBS1/2/3/4 flag registers, depending on the number of memories, to check the failed RAM or ROM memory BIST when UF or RF are detected.
- The software application read the STCU_MBE1/2/3/4 flag registers, depending on the number of memories, to check the RAM or ROM memory BIST still running when UF or RF are detected.
- The software application read the bit INV, ENGE, CRCS, WDTO, LOCKE of the STCU_ERR_STAT register to check whether there has been an internal STCU2 engine/parameters failure when UF or RF are detected.
- If the CRCEN bit is enabled, the software application reads the CRCE and CRCR registers to check the coherence with the bit CRCS of the STCU_ERR register.
- For each LBIST, the software application reads the STCU_LBMISREL/H and STCU_LBIST_MISRRL/H registers to check the coherence with the STCU_LBS bits.

Note: The software application read operations on the STCU2 CRC and LBIST MISR registers after offline self-test execution has successfully completed are an additional safety layer added to improve the already implemented auto self-test feature included in STCU2.

81.6.2 Online self-test Sequence

This is the typical mode of using the STCU2 module during the application run. The IPS interface is used to program the STCU2 registers and to schedule the LBIST or MBIST execution. Since the online operations clean up the content of the respective digital logic (LBIST) or RAM (MBIST), activation of this mode requires caution. Follow this sequence:

- Unlock the online STCU2 access writing the Key1/Key2 sequence in the STCU_SKC register.
- Check and clear the STCU_CFG[WRP] bit to open the IPS access on the STCU2 online self-test registers.
- The LBIST, MBIST and STCU2 internal fault reaction should already be programmed during the offline self-test sequence. If they have not been programmed or there is a need to change them, they can be overwritten by setting the registers: STCU_LBUFM, STCU_MBUFM1/2/3/4 and STCU_ERR_FM.
- Program the Reset management during online LBIST execution setting the STCU_LBRMSW register.
- The STCU_LB_CTRL, STCU_LB_PCS should already be programmed during offline self-test sequence. If they have not been programmed or there is a need to change them, they can be overwritten. The registers STCU_LB_MISRELSW/HSW have to be programmed according to the expected signature.
- Overwrite/Program the STCU_MB_CTRL registers of each NMCUT to be executed.
- Overwrite/Program the STCU_WDG register to define the time budget assigned for LBIST or MBIST execution.

- Overwrite/Program the STCU_CFG register to define:
  - the core and LBIST or MBIST TCK clock prescaling factor setting the CLK_CFG bits,
  - the LB_DELAY field to delay the LBIST start when many LBISTs are running simultaneously to mitigate the potential transient power issue during the start-up phase,
  - the PMOSEN or CHKBRD to define the algorithm to be used during MBIST run,
  - the CRCREN bit to enable the self-checking feature
  - set the pointer to the first LBIST/NMCUT to be executed.
- If the internal CRC comparison is enabled, overwrite/program the CRCE value expected at the end of the online self-test sequence in the STCU_CRCE register.
- Program the STCU_RUNSW[RUNSW] bit to enable the online self-test execution, the L/MBIE to enable the Interrupt requests, and the L/MBSWPLLEN bits to enable the PLL lock signal monitor during LBIST or MBIST execution.
- Start the online self-test depending on PLL management and LBIST or MBIST execution order.
- Wait the WDGEOC execution run time specified in the STCU_WDG register.
- If the L/MBIE are enabled, an interrupt is generated at the end of all the LBIST or MBIST runs. The software application has to manage these interrupt signals and clean up the respective flags (L/MBIFLG) in the STCU_INT_FLG register.
- The STCU2 switches off the core clock at the end of the self-test run.
- The activated functional reset is managed by the STCU_LBRMSW.
- If at least one of the selected LBISTs enables the global functional reset, the STCU2 requests a functional reset which restarts the system. If all the selected LBISTs enable their own dedicated functional reset, only these local reset lines are applied and only the respective LBIST partitions are cleaned up.
- The STCU2 resets the STCU_RUNSW[RUNSW] bit. In both the reset cases and in case of errors, the STCU2 flags the failure to the FCCU by rising one or both of the stcu_ncf and stcu_cf lines.
- The software application reads the STCU_LBSSW flag register to check the failed LBIST when UF or RF conditions are detected.
- The software application reads the STCU_LBESW flag register to check the LBIST is still running when UFs or RFs are detected.
- The software application reads the STCU_MBS1SW/2SW/3S+W/4SW flag registers, depending on the number of memories, to check the failed RAM/ROM memory BIST when UFs or RFs are detected.
- The software application reads the STCU_MBE1SW/2SW/3SW/4SW flag registers, depending on the number of memories, to check the RAM/ROM memory BIST is still running when UFs or RFs are detected.
- The software application reads the bit INVPSW, ENGESW, CRCSSW, WDTOSW, LOCKESW of the STCU_ERR_STAT register to check whether there has been an internal STCU2 engine/parameters failure when UFs or RFs are detected.
- If the CRCEN bit is enabled, the software application reads the CRCE and CRCR registers to check the coherence with the STCU_ERR[CRCSSW] bit.

- For each LBIST, the software application reads the STCU_LBMISRELSW/HSW and STCU_LBIST_MISRRLSW/HSW registers to check the coherence with the STCU_LBS bits

Note: The software application read operations on the STCU2 CRC and LBIST MISR registers after online self-test execution has successfully completed are an additional safety layer added to improve the already implemented auto self-test feature included in STCU2.

81.6.3 Bypass USER Mode

In this mode, the user application parameters stored in Flash and read by SSCM are written to skip the self-test procedure after a reset trigger event is applied. It might be useful if the device is not configured for Safety applications. Follow this sequence:

1. Unlock the STCU2 access writing the offline Key1/Key2 sequence in the STCU_SKC register.
2. Set the BYP bit in the STCU_RUN register.

After the BYP bit is set, the core clock is switched off, the self-test sequence is not applied and the system can wake up and start the user application.

81.6.4 Design implementation information

The following list reports the limitations regarding the current implementation:

- Every NMCUT MBIST or LBIST can be run one time during the on/offline self-test procedure.
- It is not possible to run LBIST and MBIST concurrently.
- As the software has full control of the system while applications are running during the online self-test, the STCU2 may not take control of the PLL, but only monitor the lock signal to flag incorrect unlock events.

82 Register Protection (REG_PROT)

82.1 Introduction


82.1.1 Overview

The Register Protection (REG_PROT) module offers a mechanism to protect defined memory-mapped address locations in a module under protection from being written. The address locations that can be protected are module-specific.

Note: Refer to Chapter 7: Device configuration for device-specific details of the protected registers and bytes.

The protection module is located between the module under protection and the peripheral bridge (PBRIDGE). This is shown in *Figure 2444*.

Figure 2444. REG_PROT block diagram



82.1.2 Features

Register Protection includes these distinctive features:

- Restrict write accesses for the module under protection to supervisor mode only
- Lock registers for first 6 KB of memory-mapped address space
- Write to address mirror automatically sets corresponding lock bit
- Once configured lock bits can be protected from changes

Also, hard lock bit protection can only be cleared by a system reset once set.

82.1.3 Modes of operation

The Register Protection module is operable when the module under protection is operable.


82.2 External signal description

There are no external signals.

82.3 Memory map and register definition

This section provides a detailed description of the memory map of a module with register protection. The original 16 KB module memory space is divided into five areas as shown in *Figure 2445*.

Figure 2445. REG_PROT memory diagram



- Area 1 is 6 KB and holds the normal functional module registers and is transparent for all read/write operations.
- Area 2 is 2 KB starting at offset 0x1800 is a reserved area, which shall not be accessed.
- Area 3 is 6 KB, starting at offset 0x2000 and is a mirror of area 1. A read/write access to an offset 0x2000+X will read/write the register at offset X. However a write access to offset 0x2000+X will additionally set the optional Soft Lock Bits for this offset X in the same cycle as the register at offset X is written. This provides for an atomic write and lock operation. Not all registers in area 1 need to have protection defined by associated Soft Lock Bits. For unprotected registers at offset Y, accesses to offset 0x2000+Y will be identical to accesses at offset Y.

- Area 4 is 1.5 KB and holds the Soft Lock Bits, one bit per byte in area 1. The four Soft Lock Bits associated with one module register word are arranged at byte boundaries in the memory map. The Soft Lock Bit registers can be directly written using a bit mask.
- Area 5 is 512 bytes large and holds the configuration bits of the protection mode. There is one configuration hard lock bit per module that prevents all further modifications to the Soft Lock Bits and can only be cleared by a system reset once set. The other bits, if set, will allow user access to the protected module.

If any locked byte is accessed with a write transaction, a transfer error will be issued to the system and the write transaction will not be executed. This is true even if not all accessed bytes are locked.

Accessing unimplemented 32-bit registers in Areas 4 and 5 will result in a transfer error.

82.3.1 Memory map

Table 2380 shows the memory map for a module which is protected via a REG_PROT module.

Table 2380. REG_PROT memory map

Offset	Use	Location
0x0000	Module Register 0 (MR0)	*Section 82.3.2.1*
0x0001	Module Register 1 (MR1)	*Section 82.3.2.1*
0x0002	Module Register 2 (MR2)	*Section 82.3.2.1*
0x0003 - 0x17FF	Module Register 3 (MR3) - Module Register 6143(MR6143)	*Section 82.3.2.1*
0x1800 - 0x1FFF	Reserved	
0x2000	Module Register 0 (MR0) + Set Soft Lock Bit 0 (LMR0)	*Section 82.3.2.2*
0x2001	Module Register 1 (MR1) + Set Soft Lock Bit 1 (LMR1)	*Section 82.3.2.2*
0x2002 - 0x37FF	Module Register 2 (MR2) + Set Soft Lock Bit 2 (LMR2) - Module Register 6143 (MR6143) + Set Soft Lock Bit 6143 (LMR6143)	*Section 82.3.2.2*
0x3800	Soft Lock Bit Register 0 (SLBR0): Soft Lock Bits 0-3	*Section 82.3.2.3*
0x3801	Soft Lock Bit Register 1 (SLBR1): Soft Lock Bits 4-7	*Section 82.3.2.3*
0x3802 - 0x3DFF	Soft Lock Bit Register 2 (SLBR2): Soft Lock Bits 8-11 - Soft Lock Bit Register 1535 (SLBR1535): Soft Lock Bits 6140-6143	*Section 82.3.2.3*
0x3E00 - 0x3FFB	Reserved	
0x3FFC	Global Configuration Register (GCR)	*Section 82.3.2.4*

Note: Reserved registers in area #1 will be handled as specified in the protected module's documentation.

82.3.2 Register descriptions

This section describes in address order all the REG_PROT registers. Each description includes a standard register diagram with an associated figure number. Details of register bit and field function follow the register diagrams, in bit order.

82.3.2.1 Module registers (MR0-6143)

This is the lower 6 KB module memory space which holds all the functional registers of the module that is protected by the REG_PROT module.

82.3.2.2 Module register and Set Soft Lock Bit (LMR0-6143)

This is memory area #3 that provides mirrored access to the MR0-6143 registers with the side effect of setting Soft Lock Bits in case of a write access to a MR that is defined as protectable by the locking mechanism. Each MR is protectable by one associated bit in a SLBR*n*.SLB*m*, according to the mapping described in *Table 2382*.

82.3.2.3 Soft Lock Bit Register (SLBR0-1535)

The Soft Lock Bit Registers hold the Soft Lock Bits for the protected registers in memory area #1, which is the normal register address space of the protected module. Each SLB register has a four Soft Lock Bits (SLB0-SLB3), each of which controls write access to a byte in memory area #1. Each Soft Lock Bit also has a corresponding Write Enable bit in the same register that controls whether the Soft Lock Bit can be written. The following table shows the mapping between the Soft Lock Bits to the bytes in memory area

Table 2381. Soft lock bits vs. protected address

Soft Lock Bit	Protected address
SLBR0.SLB0	MR0
SLBR0.SLB1	MR1
SLBR0.SLB2	MR2
SLBR0.SLB3	MR3
SLBR1.SLB0	MR4
SLBR1.SLB1	MR5
SLBR1.SLB2	MR6
SLBR1.SLB3	MR7
SLBR2.SLB0	MR8
...	...

Note: As many as 1536 Soft Lock Bit Registers (SLBRn) may be implemented, depending on the number of protected module register bytes.

Access in User Mode is read-only; in Supervisor Mode access is read/write.

Offset: 0x3800-0x3DFF

Access: Read always
Supervisor write

	0	1	2	3	4	5	6	7
R	0	0	0	0	SLB0	SLB1	SLB2	SLB3
W	WE0	WE1	WE2	WE3				
Reset	0	0	0	0	0	0	0	0

Figure 2446. Soft Lock Bit Register (SLBR*n*)

Table 2382. SLBR*n* field descriptions

Field	Description
0 WE0	Write Enable Bits for Soft Lock Bits (SLB): WE0 enables writing to SLB0 1 Value is written to SLB 0 SLB is not modified
1 WE1	Write Enable Bits for Soft Lock Bits (SLB): WE1 enables writing to SLB1 1 Value is written to SLB 0 SLB is not modified
2 WE2	Write Enable Bits for Soft Lock Bits (SLB): WE2 enables writing to SLB2 1 Value is written to SLB 0 SLB is not modified
3 WE3	Write Enable Bits for Soft Lock Bits (SLB): WE3 enables writing to SLB3 1 Value is written to SLB 0 SLB is not modified
4 SLB0	Soft Lock Bits for one MR*n* register: SLB0 can block accesses to MR[*n* *4 + 0] 1 Associated MR*n* byte is locked against write accesses 0 Associated MR*n* byte is unprotected and writable
5 SLB1	Soft Lock Bits for one MR*n* register: SLB1 can block accesses to MR[*n* *4 + 1] 1 Associated MR*n* byte is locked against write accesses 0 Associated MR*n* byte is unprotected and writable
6 SLB2	Soft Lock Bits for one MR*n* register: SLB2 can block accesses to MR[*n* *4 + 2] 1 Associated MR*n* byte is locked against write accesses 0 Associated MR*n* byte is unprotected and writable
7 SLB3	Soft Lock Bits for one MR*n* register: SLB3 can block accesses to MR[*n* *4 + 3] 1 Associated MR*n* byte is locked against write accesses 0 Associated MR*n* byte is unprotected and writable

82.3.2.4 Global Configuration Register (GCR)

This register controls the configuration of the locking of the SLB's and the level of user access allowed to the protected registers.

Note: Access in User Mode is read-only; in Supervisor Mode access is read/write.

Offset: 0x3FFC

Access: Read Always
Supervisor write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	HLB	0	0	0	0	0	0	0	UAA	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2447. Global Configuration Register (GCR)

Table 2383. GCR field descriptions

Field	Description
0 HLB	Hard Lock Bit. This register cannot be cleared once it is set by software. It can only be cleared by a system reset. 1 All SLB bits are write protected and cannot be modified 0 All SLB bits are accessible and can be modified.
8 UAA	User Access Allowed. 1 The registers in the module under protection can be accessed in the mode defined for the module registers without any additional restrictions. 0 The registers in the module under protection can only be written in supervisor mode. All write accesses in non-supervisor mode are not executed and a transfer error is issued. This access restriction is in addition to any access restrictions imposed by the protected IP module.

Note: The GCR.UAA bit has no effect on the allowed access modes for the registers in the REG_PROT module.

82.4 Functional description

The following sections describe the functional characteristics of the Register Protection module.

82.4.1 General

This module provides a generic register (address) write-protection mechanism. The protection size can be:

- 32-bit (address == multiples of 4)
- 16-bit (address == multiples of 2)
- 8-bit (address == multiples of 1)

Which addresses are protected and the protection size is device and module specific, please refer to *Chapter 7: Device configuration for details.*

For all addresses that are protected there are SLBR*n*.SLB*m* bits that specify whether the address is locked. When an address is locked it can only be read but not written in any mode (supervisor/normal). If an address is unprotected the corresponding SLBR*n*.SLB*m* bit is always 0b0 no matter what software is writing to.

82.4.2 Change lock settings

To change the setting whether an address is locked or unlocked the corresponding SLBR*n*.SLB*m* bit needs to be changed. This can be done using the following methods:

- Modify the SLBR*n*.SLB*m* directly by writing to area #4
- Set the SLBR*n*.SLB*m* bit(s) by writing to the mirror module space (area #3)

Both methods are explained in the following sections.

82.4.2.1 Change lock settings directly via Area #4

In memory area #4 the lock bits are located. They can be modified by writing to them. Each SLBR*n*.SLB*m* bit has a mask bit SLBR*n*.WE*m* which protects it from being modified. This masking makes clear-modify-write operations unnecessary.

Figure 2448 shows two modification examples. In the left example there is a write access to the SLBR*n* register specifying a mask value which allows modification of all SLBR*n*.SLB*m* bits. The example on the right specifies a mask which only allows modification of the bits SLBR*n*.SLB[3:1].

Figure 2448. Change lock settings directly via Area #4





Figure 2448 shows four registers that can be protected 8-bit wise. In *Figure 2449* registers with 16-bit protection and in *Figure 2450* registers with 32-bit protection are shown:

Figure 2449. Change lock settings for 16-bit protected addresses




On the right side of *Figure 2449* it is shown that the data written to SLBR*n*.SLB[0] is automatically written to SLBR*n*.SLB[1] also. This is done as the address reflected by SLBR*n*.SLB[0] is protected 16-bit wise. Note that in this case the write enable SLBR*n*.WE[0] must be set while SLBR*n*.WE[1] does not matter. As the enable bits SLBR*n*.WE[3:2] are cleared the lock bits SLBR*n*.SLB[3:2] remain unchanged.

In the example on the left side of *Figure 2449* the data written to SLBR*n*.SLB[0] is mirrored to SLBR*n*.SLB[1] and the data written to SLBR*n*.SLB[2] is mirrored to SLBR*n*.SLB[3] as for both registers the write enables are set.


In *Figure 2450* a 32-bit wise protected register is shown. When SLBR*n*.WE[0] is set the data written to SLBR*n*.SLB[0] is automatically written to SLBR*n*.SLB[3:1] also. Otherwise SLBR*n*.SLB[3:0] remains unchanged.

Figure 2450. Change lock settings for 32-bit protected addresses



In *Figure 2451* an example is shown which has a mixed protection size configuration:

Figure 2451. Change lock settings for mixed protection




The data written to SLBR*n*.SLB[0] is mirrored to SLBR*n*.SLB[1] as the corresponding register is 16-bit protected. The data written to SLBR*n*.SLB[2] is blocked as the corresponding register is unprotected. The data written to SLBR*n*.SLB[3] is written to SLBR*n*.SLB[3].

82.4.2.2 Enable locking via mirror module space (Area #3)

It is possible to enable locking for a register after writing to it. To do so the mirrored module address space must be used. *Figure 2452* shows one example:

Figure 2452. Enable Locking Via Mirror Module Space (Area #3)




When writing to address 0x0008 the registers MR9 and MR8 in the protected module are updated. The corresponding lock bits remain unchanged (left part of *Figure 2449*).

When writing to address 0x2008 the registers MR9 and MR8 in the protected module are updated. The corresponding lock bits SLBR2.SLB[1:0] are set while the lock bits SLBR2.SLB[3:2] remain unchanged (right part of *Figure 2449*).

Figure 2453 shows an example where some addresses are protected and some are not:

Figure 2453. Enable locking for protected and unprotected addresses



In the example in *Figure 2453* addresses 0x0C and 0x0D are unprotected. Therefore their corresponding lock bits SLBR3.SLB[1:0] are always 0b0 (shown in bold). When doing a 32-bit write access to address 0x200C only lock bits SLBR3.SLB[3:2] are set while bits SLBR3.SLB[1:0] stay 0b0.

Note: Lock bits can only be set via writes to the mirror module space. Reads from the mirror module space will not change the lock bits.

82.4.2.3 Write protection for locking bits

Changing the locking bits through any of the procedures mentioned in *Section 82.4.2.1: Change lock settings directly via Area #4* and *Section 82.4.2.2: Enable locking via mirror module space (Area #3)* is only possible as long as the bit GCR.HLB is cleared. Once this bit is set the locking bits can no longer be modified until there is a system reset.

82.4.3 Access errors

The protection module generates transfer errors under several circumstances. For the area definition refer to *Figure 2445*.

1. If accessing area #1 or area #3, the protection module will pass on any access error from the underlying Module under Protection.
2. If user mode is not allowed, user writes to all areas will assert a transfer error and the writes will be blocked.
3. If accessing the reserved area #2, a transfer error will be asserted.
4. If accessing unimplemented 32-bit registers in area #4 and area #5 a transfer error will be asserted.
5. If writing to a register in area #1 and area #3 with Soft Lock Bit set for any of the affected bytes a transfer error is asserted and the write will be blocked. Also the complete write operation to non-protected bytes in this word is ignored.
6. If writing to a Soft Lock Register in area #4 with the Hard Lock Bit being set a transfer error is asserted.
7. Any write operation in any access mode to area #3 while Hard Lock Bit GCR.HLB is set.

82.5 Initialization/application information

82.5.1 Reset

The reset state of each individual bit is shown within the Register Description section (See *Section 82.3.2*). In summary, after reset, locking for all MR*n* registers is disabled. The registers can be accessed in Supervisor Mode only.


83 Password and Device Security Module (PASS)

83.1 Introduction

83.1.1 Overview

The Password and Device Security (PASS) module shown in *Figure 2454* receives password challenges and determines their validity. It also maintains the device security and access states.

Figure 2454. PASS module block diagram



83.1.2 Features

The PASS includes these distinctive features:

- Lifecycle status
- Password comparison
- JTAG password comparison
- Production Disable control
- Fuse Bypass Configuration and Password Comparison

83.1.3 Modes of operation

The PASS operates identically in all system modes.

83.2 External signal description

The PASS has 1 external pin that is used for Production Disable control (Refer to *Section 83.4.2: Production Disable*).

83.3 Memory map and register definition

This section provides a detailed description of all memory-mapped registers in the PASS. (DCF clients are described in *Section 83.4: DCF clients*.)

Table 2384 shows the memory map for the PASS. Note that all addresses are offsets: the absolute address for registers may be calculated by adding the specified offset to the base address of the PASS. The address of the DCF client is local to the PASS module and must be qualified with the appropriate Client Select (CS[14:0]) for the PASS module, as defined in the DCF Record Section.

Do not write to address 0x00D0 with bit value 0.

Table 2384. PASS memory map

Offset	Register	Access	Reset Value	DCF Client Address(1) (ADDR[14:0])	Section
0x0000	Lifecycle Status Register (LCSTAT)	R	0xX0000007	None	*Section 83.3.1.1*
0x0008	Challenge Selector Register (CHSEL)	R/W	0x00000000	None	*Section 83.3.1.2*
0x0010	Challenge Status Register (CSTAT)	R	0x00000000	None	*Section 83.3.1.3*
0x0014-0x001F	Reserved				
0x0020	Challenge Input Register 0 (CIN0)	W	0x00000000	None	*Section 83.3.1.4*
0x0024	Challenge Input Register 1 (CIN1)	W	0x00000000	None	*Section 83.3.1.4*
0x0028	Challenge Input Register 2 (CIN2)	W	0x00000000	None	*Section 83.3.1.4*
0x002C	Challenge Input Register 3 (CIN3)	W	0x00000000	None	*Section 83.3.1.4*
0x0030	Challenge Input Register 4 (CIN4)	W	0x00000000	None	*Section 83.3.1.4*
0x0034	Challenge Input Register 5 (CIN5)	W	0x00000000	None	*Section 83.3.1.4*
0x0038	Challenge Input Register 6 (CIN6)	W	0x00000000	None	*Section 83.3.1.4*
0x003C	Challenge Input Register 7 (CIN7)	W	0x00000000	None	*Section 83.3.1.4*
0x0040-0x00AF	Reserved				
None	Censorship	None	0x00000000	0x00B0	*Section 83.4.1*
0x00B4-0x00BF	Reserved				
None	Production Disable	None	0x00000000	0x00C0	*Section 83.4.2*
0x00C4-0x00CF	Reserved				

Table 2384. PASS memory map (continued)

Offset	Register	Access	Reset Value	DCF Client Address[1] (ADDR[14:0])	Section
0x00D0	Clock Jitter Enable (CJE)	R/W	0xFFFFFFFF	None	*Section 83.3.1.5*
0x00D4-0x00DF	Reserved				
None	Fuse Bypass	None	0x00000001	0x00E0	*Section 83.4.3*
0x00E4-0x00FF	Reserved				
Password Group 0					
0x0100	Lock 0 Status Register (LOCK0_PG0)	R/W	0xXXXXXXXX[2]	0x0100	*Section 83.3.1.6*
0x0104	Lock 1 Status Register (LOCK1_PG0)	R/W	0x0000XXXX[2]	0x0104	*Section 83.3.1.7*
0x0108	Lock 2 Status Register (LOCK2_PG0)	R/W	0xXXXXXXXX[2]	0x0108	*Section 83.3.1.8*
0x010C	Lock 3 Status Register (LOCK3_PG0)	R/W	0xXFXXXXXX[2]	0x010C	*Section 83.3.1.9*
Password Group 1					
0x0110	Lock 0 Status Register (LOCK0_PG1)	R/W	0xXXXXXXXX[2]	0x0110	*Section 83.3.1.6*
0x0114	Lock 1 Status Register (LOCK1_PG1)	R/W	0x0000XXXX[2]	0x0114	*Section 83.3.1.7*
0x0118	Lock 2 Status Register (LOCK2_PG1)	R/W	0xXXXXXXXX[2]	0x0118	*Section 83.3.1.8*
0x011C	Lock 3 Status Register (LOCK3_PG1)	R/W	0xXFXXXXXX[2]	0x011C	*Section 83.3.1.9*
Password Group 2					
0x0120	Lock 0 Status Register (LOCK0_PG2)	R/W	0xXXXXXXXX[2]	0x0120	*Section 83.3.1.6*
0x0124	Lock 1 Status Register (LOCK1_PG2)	R/W	0x0000XXXX[2]	0x0124	*Section 83.3.1.7*
0x0128	Lock 2 Status Register (LOCK2_PG2)	R/W	0xXXXXXXXX[2]	0x0128	*Section 83.3.1.8*
0x012C	Lock 3 Status Register (LOCK3_PG2)	R/W	0xXFXXXXXX[2]	0x012C	*Section 83.3.1.9*
Password Group 3					
0x0130	Lock 0 Status Register (LOCK0_PG3)	R/W	0xXXXXXXXX[2]	0x0130	*Section 83.3.1.6*
0x0134	Lock 1 Status Register (LOCK1_PG3)	R/W	0x0000XXXX[2]	0x0134	*Section 83.3.1.7*
0x0138	Lock 2 Status Register (LOCK2_PG3)	R/W	0xXXXXXXXX[2]	0x0138	*Section 83.3.1.8*
0x013C	Lock 3 Status Register (LOCK3_PG3)	R/W	0xXFXXXXXX[2]	0x013C	*Section 83.3.1.9*

1. DCF Client Address column shows what is the DCF used to preload the register value during reset. If the column value is “None”, it means that the register value at reset is fixed in hardware.
2. Reset value depends on password group lock state.

Note: Non-implemented registers generate bus aborts if enabled by the SOC.

83.3.1 Register descriptions

The following registers are available in the PASS. The shaded bits are reserved for future use. For future compatibility, only write '0' to these bits; they always read '0'.

83.3.1.1 Lifecycle Status register (LCSTAT)

The Lifecycle Status Register reflects the production status and censorship status of the device. It is possible to mature the device (move the device lifecycle forward), but never to revert the lifecycle to an earlier state.

The reset value of the LCSTAT register LIFE field derives from an external lifecycle management module (like SSCM). It is a 3-bit lifecycle. This register simply displays the lifecycle input from external blocks.

Offset: 0x0000 Access: Software Read

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	CNS	JUN	FBE	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	x(1)	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	LIFE		
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1

1. Reset value depends on the Censorship DCF client.

Figure 2455. Lifecycle Status register (LCSTAT)

PASS_LCSTAT register functions are as shown in *Table 2385*.

Table 2385. LCSTAT register field descriptions

Field	Description
0 CNS	This field indicates the state of the Censorship DCF Client. The bit can be set (or cleared) via DCF Record in UTEST Flash. Refer to *Section 83.6.3: Censoring and uncensoring the device*. 0 Device is uncensored 1 Device is censored
1 JUN	This field indicates whether the device has been temporarily uncensored. Successful transmission of the JTAG password sets this bit to 1, otherwise it is 0. Unsuccessful transmission clears this bit. **Note:** Refer to the SPC58xHx Microcontroller Security Reference Manual for details.

Table 2385. LCSTAT register field descriptions (continued)

Field	Description
2 FBE	Fuse Bypass enable This field indicates whether the Fuse Bypass DCF Client is set to Fuse Bypass Enable. 0 No Fuse Bypass 1 Fuse Bypass Enable **Note:** Refer to *Section 83.4.3* for details.
29:31 LIFE	The lifecycle setting is manipulated externally (SSCM). Pass displays a 3-bit input lifecycle. 000 Failure Analysis mode 001 Reserved 010 OEM Production 011 Customer Delivery 110 ST Production 111 In Field

83.3.1.2 Challenge Selector register (CHSEL)

This register determines which password group is challenged via the Challenge Input Register.

When a master accesses this register, the PASS module stores the number of the master in the LOCK3_PGn register of the selected passgroup and sets the PGL bit in that register.

The ID of the accessing master sets the CMST field of the Challenge Status register.

Offset: 0x0008 Access: Software Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	GRP	
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2456. CHSEL register

CHSEL register functions are as shown in *Table 2386*.

Table 2386. CHSEL register field descriptions

Field	Description
30:31 GRP	Password Group to unlock 00 Password Group 0 01 Password Group 1 10 Password Group 2 11 Password Group 3

83.3.1.3 Challenge Status register (CSTAT)

This register provides status information for the password challenge.

Offset: 0x0010 Access: Software Read

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	CMST			
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2457. Challenge Status register (CSTAT)

CSTAT register functions are as shown in *Table 2387*.

Table 2387. CSTAT register field descriptions

Field	Description
28:31 CMST	ID of the master which has last written the CHSEL register

Only the master shown in this register can access the CINn registers; access by other masters result in a comparison fail regardless of the values written.

83.3.1.4 Challenge Input register (CIN*n*)

This register is used to provide the Challenge word *n* for a password group as selected by the Challenge Selector Register.

Valid password criteria is that it should not be all Zeros or all Ones

Offset: 0x0020 + *n**0x4 (*n* = 0 to 7) Access: Software Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0															
W	PW32															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0															
W	PW32															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2458. Challenge Input register (CIN*n*)

CIN register functions are as shown in *Table 2388*.

Table 2388. CIN*n* register field descriptions

Field	Description
0:31 PW32	32 bits of the 256-bit password challenge. Only 32-bit writes may be used.

After programming the Challenge Selector Register, the password challenge needs to be written with eight 32-bit writes from CIN0 to CIN7—in that order. The most significant 32 bits of the password challenge must be written to CIN0. Once CIN7 is written, the password is compared. The write access only completes after the comparison has been executed.

All accesses to these registers need to be made by the bus master which wrote the CHSEL register previously. If another master writes any of the CIN registers before the original master has written CIN7, the comparison fails.

83.3.1.5 Clock Jitter Enable (CJE)

Software accessible one time writable register. This register stores the jitter enable status for the Pseudo Random Clock Divider Module (PRCD). The default value of this register if '1'. When this bit is cleared, the PRCD is enabled and the baud rate clock to several serial communications modules includes large amounts of pseudo random clock edge jitter, making the serial communications modules unusable. For details about which serial communications modules are affected, refer to the clocking section of the Reference Manual.

For more information on Production disable, refer to *Section 83.5.5: Production Disable*

Debug access is blocked when Production disable bit[0] (Gated Debug Enable) is asserted, the Chip is *In Field* and Clock Jitter is not enabled.

Offset: 0x00D0 Access: Software Read/Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
W																
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	CJE
W																
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Figure 2459. Clock Jitter Enable (CJE)

Table 2389. CJE field descriptions

Field	Description
31 CJE	Clock Jitter Enable 0 Clock Jitter is enabled. The baud rate clock to Serial communications modules includes large amounts of pseudo random clock edge jitter. 1 Clock Jitter is disabled. The baud rate clocks function normally.

83.3.1.6 Password Group *n* - Lock 0 Status register (LOCK0_PG*n*)

Each Password Group has one Lock 0 Status register. This register shows the current lock state for the Flash blocks. Each time a password group is unlocked the register becomes writable. For additional details of the LOCK bits, refer to the Flash memory description.

The LOCK bits do not come into effect before the lifecycle has matured to *OEM Production* or older.

Offset: 0x0100 + *n**0x10 (*n* = 0 to 3) Access: Software Read/Write & DCF Record Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	TSLOCK	ATSL	LOWLOCK													
Reset	x(1)	x(1)	x(1)	x(1)	x(1)	x(1)	x(1)	x(1)	x(1)	x(1)	x(1)	x(1)	x(1)	x(1)	x(1)	x(1)

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	MIDLOCK															
Reset	x(1)	x(1)	x(1)	x(1)	x(1)	x(1)	x(1)	x(1)	x(1)	x(1)	x(1)	x(1)	x(1)	x(1)	x(1)	x(1)

1. If no DCF records have been written to change the lock state, the bit will reset to ‘1’.

Figure 2460. Password Group *n* - Lock 0 Status register (LOCK0_PG*n*)

LOCK0_PG*n* register functions are as shown in *Table 2390*.

Table 2390. LOCK0_PG*n* register field descriptions

Field	Description
0 TSLOCK	UTEST NVM Lock This bit is used to lock the UTEST NVM block from programs (erase protection not needed since UTEST NVM is OTP and not erasable).
1 ATSL	Alternate Interface UTEST NVM Lock. This bit is used to lock the UTEST NVM block from programs on the alternate interface (erase protection not needed since UTEST NVM is OTP and not erasable).
2:15 LOWLOCK	Low Block Lock A value of 1 in a bit of the lock register signifies that the corresponding block is locked for program and erase.
16:31 MIDLOCK	Mid Block Lock A value of 1 in a bit of the lock register signifies that the corresponding block is locked for program and erase.

Note: Lock registers can only be accessed with 32-bit operations.

The initial value of the lock bits is set via DCF records stored in UTEST Flash block and copied over during reset. The default value before any DCF record is written is ‘1’, indicating that a block is locked.

Warning: **When Password Slot Access bits are set, failure to program valid passwords or DCF records for all password groups before lifecycle matures to In-Field renders the part unusable.**
When Password Slot Access bits are not set, failure to program valid passwords or DCF records for all password groups before lifecycle matures to OEM Production renders the part unusable.

Once a password group is unlocked, software can set or clear any of the lock bits in the group, by writing to the registers.

The resulting lock status of a Flash block is determined by the combination of the lock bits of all password groups. If a block is locked in multiple groups, then all lock bits for the block need to be cleared before program and erase is possible. However, unless the lifecycle is older than *OEM Production*, the Flash blocks are always unlocked regardless of the values in the password groups.

When Production Disable register bit[1](BAF PLock Hardware Interlock enable) is asserted and lifecycle is *In Field*, then the external signal is ORed with BAF_plock(low_lock[0]) of LOCK0_PGx.

83.3.1.7 Password Group *n* - Lock 1 status register (LOCK1_PG*n*)

Each Password Group has one Lock 1 Status Register. This register shows the current lock state for the Flash blocks. Each time a password group is unlocked, the register becomes writable. For additional details of the LOCK bits, refer to the Flash description.

The LOCK bits do not come into effect before the lifecycle matures to *OEM Production* or older.

Offset: 0x0104 + *n**0x10 (*n* = 0 to 3) Access: Software Read/Write & DCF Record Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	HIGHLOCK															
W																
Reset	x(1)	x(1)	x(1)	x(1)	x(1)	x(1)	x(1)	x(1)	x(1)	x(1)	x(1)	x(1)	x(1)	x(1)	x(1)	x(1)

1. If no DCF records have been written to change the lock state, the bit will reset to ‘1’.

Figure 2461. Password Group *n* - Lock 1 status register (LOCK1_PG*n*)

LOCK1_PG*n* register functions are as shown in *Table 2391*.

Table 2391. LOCK1_PG*n* register field descriptions

Field	Description
16:31 HIGHLOCK	High Block Lock A value of 1 in a bit of the lock register signifies that the corresponding block is locked for program and erase.

Note: Lock registers can only be accessed with 32-bit operations.

The initial value of the lock bits is set via DCF records stored in UTEST Flash block and copied over during reset. The default value before any DCF record is written, is ‘1’, which indicates a block is locked.

Warning: When Password Slot Access bits are set, failure to program valid passwords or DCF records for all password groups before lifecycle matures to In-Field renders the part unusable.
When Password Slot Access bits are not set, failure to program valid passwords or DCF records for all password groups before lifecycle matures to OEM Production renders the part unusable.
However, additional DCF Records can be written to UTEST to change the initial value of this register.

Once a password group is unlocked, software can set or clear any of the lock bits in the group by writing to the registers.

The resulting lock status of a Flash block is determined by the combination of the lock bits of all password groups. If a block is locked in multiple groups, then all lock bits for the block need to be cleared before program and erase is possible. However, unless the lifecycle is older than *OEM Production*, the Flash blocks are always unlocked regardless of the values in the password groups.

83.3.1.8 Password Group *n* - Lock 2 status register (LOCK2_PG*n*)

Each Password Group has one Lock 2 Status Register. This register shows the current lock state for the Flash blocks. Each time a password group is unlocked, the register becomes writable. For additional details of the LOCK bits, refer to the Flash description.

The LOCK bits do not come into effect before the lifecycle is matured to *OEM Production* or older.

Offset: 0x0108 + *n**0x10 (*n* = 0 to 3) Access: Software Read/Write & DCF Record Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	A256KLOCK															
Reset	x(1)	x(1)	x(1)	x(1)	x(1)	x(1)	x(1)	x(1)	x(1)	x(1)	x(1)	x(1)	x(1)	x(1)	x(1)	x(1)

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	A256KLOCK															
Reset	x(1)	x(1)	x(1)	x(1)	x(1)	x(1)	x(1)	x(1)	x(1)	x(1)	x(1)	x(1)	x(1)	x(1)	x(1)	x(1)

1. If no DCF records have been written to change the lock state, the bit resets to ‘1’.

Figure 2462. Password Group *n* - Lock 2 status register (LOCK2_PG*n*)

Note: Lock registers can only be accessed with 32-bit operations.

LOCK2_PG*n* register functions are as shown in *Table 2392*.

Table 2392. LOCK2_PG*n* register field descriptions

Field	Description
0:31 A256KLOCK	256K address space block lock A256KLOCK[31:0] A value of 1 in a bit of the lock register signifies that the corresponding block is locked for program and erase.

The initial value of the lock bits is set via DCF records stored in UTEST Flash block and copied over during reset. The default value before any DCF record is written is ‘1’, which indicates a block is locked.

Warning: When Password Slot Access bits are set, failure to program valid passwords or DCF records for all password groups before lifecycle matures to In-Field renders the part unusable.
When Password Slot Access bits are not set, failure to program valid passwords or DCF records for all password groups before lifecycle matures to OEM Production renders the part unusable.
However, additional DCF Records can be written to UTEST to change the initial value of this register.

Once a password group is unlocked, software can set or clear any of the lock bits in the group, by writing to the registers.

The resulting lock status of a Flash block is determined by the combination of the lock bits of all password groups. If a block is locked in multiple groups, then all lock bits for the block need to be cleared before program and erase are possible. However, unless the lifecycle is older than *OEM Production*, the Flash blocks are always unlocked regardless of the values in the password groups.

83.3.1.9 Password Group *n* - Lock 3 status register (LOCK3_PG*n*)

Each Password Group has one Lock 3 Status Register. This register shows the current lock state for the Flash blocks. Each time a password group is unlocked, the PGL bit is cleared and the Lock registers become writable.

The LOCK bits do not come into effect before the lifecycle matures to *OEM Production* or older.

Offset: 0x010C + *n**0x10 (*n* = 0 to 3) Access: Software Read/Write & DCF Record Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	PGL	DBL	MO	0	MSTR				0	0	0	RL4(1)	RL3(1)	RL2(1)	RL1(1)	RL0(1)
W																
Reset	x(2)	x(2)	x(2)	0	1	1	1	1	0	0	0	x(2)	x(2)	x(2)	x(2)	x(2)

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	A256KLOCK(1)															
W																
Reset	x(3)	x(3)	x(3)	x(3)	x(3)	x(3)	x(3)	x(3)	x(3)	x(3)	x(3)	x(3)	x(3)	x(3)	x(3)	x(3)

1. Not all devices include this field. Refer to the device reference manual's chip configuration chapter for details.
2. Reset value depends on lifecycle. If lifecycle is *Customer delivery* or earlier, the value will be 0, otherwise 1.
3. If no DCF records have been written to change the lock state, the bit will reset to '1'.

Figure 2463. Password Group *n* - Lock 3 status register (LOCK3_PG*n*)

LOCK3_PG*n* register functions are as shown in *Table 2393*.

Table 2393. LOCK3_PG*n* register field descriptions

Field	Description
0 PGL	Password Group Lock This bit may be set in software to lock the password group, when the device is older than *Customer Delivery*. Before that the value of the bit is always 0. This bit is only updatable from SW path. It cannot be updated from DCF loading from Flash. This bit can be cleared by writing a valid password to the Password Challenge Input Registers. 0 Password group registers are unlocked. All four registers in the Password group may be read and written without restriction. 1 Password group registers are locked. Writes to the password group registers have no effect. Read accesses work normally (if lifecycle is *Customer Delivery* or earlier, this bit has no effect and the registers are always unlocked).
1 DBL	Debug Interface Lock The default value of this bit would be '1' if not updated from flash. 0 Debug interface is unlocked. Accessed to all JTAG clients is allowed (Except HSM). 1 Debug interface is locked. Only access to JTAG password challenge register is possible. Access to all other JTAG clients is blocked.

Table 2393. LOCK3_PG*n* register field descriptions (continued)

Field	Description
2 MO	Master Only 0 All masters can modify the passgroup settings if PGL is cleared. 1 Only the Master which unlocked the passgroup can change the passgroup settings.
4:7 MSTR	Master Access Only the Master with this matching master ID can change the passgroup settings. This field is loaded with the ID of the master which unlocked the passgroup once the correct password is provided.
11 RL4	Read Lock Region 4 lock bit The default value of this bit would be ‘1’ if not updated from flash. 0 Region 4 is not protected. 1 Region 4 is protected. **Note:** The region lock plays an important role on protecting the flash from programming and reading operations.
12 RL3	Read Lock Region 3 lock bit The default value of this bit would be ‘1’ if not updated from flash. 0 Region 3 is not protected. 1 Region 3 is protected. **Note:** The region lock plays an important role on protecting the flash from programming and reading operations.
13 RL2	Read Lock Region 2 lock bit The default value of this bit would be ‘1’ if not updated from flash. 0 Region 2 is not protected. 1 Region 2 is protected. **Note:** The region lock plays an important role on protecting the flash from programming and reading operations.
14 RL1	Read Lock Region 1 lock bit The default value of this bit would be ‘1’ if not updated from flash. 0 Region 1 is not protected. 1 Region 1 is protected. **Note:** The region lock plays an important role on protecting the flash from programming and reading operations.
15 RL0	Read Lock Region 0 lock bit The default value of this bit would be ‘1’ if not updated from flash. 0 Region 0 is not protected. 1 Region 0 is protected. **Note:** The region lock plays an important role on protecting the flash from programming and reading operations.
16:31 A256KLOCK	256K address space block lock A256KLOCK[47:32] A value of 1 in a bit of the lock register signifies that the corresponding block is locked for program and erase.

Note: Lock registers can only be accessed with 32-bit operations.

The initial value of the lock bits is set via DCF records stored in UTEST Flash block and copied over during reset. The default value before any DCF record is written is ‘1’, which indicates a block is locked.

Warning: When Password Slot Access bits are set, failure to program valid passwords or DCF records for all password groups before lifecycle matures to In-Field renders the part unusable.
When Password Slot Access bits are not set, failure to program valid passwords or DCF records for all password groups before lifecycle matures to OEM Production renders the part unusable.
However, additional DCF Records can be written to UTEST to change the initial value of this register.

Once a password group is unlocked, software can set or clear any of the lock bits in the group, by writing to the registers.

The resulting lock status of a Flash block is determined by the combination of the lock bits of all password groups. If a block is locked in multiple groups, then all lock bits for the block need to be cleared before program and erase are possible. However, unless the lifecycle is older than *OEM Production*, the Flash blocks are always unlocked regardless of the values in the password groups.

For operation of the region read protect feature, refer to *Section 83.5.3: Flash Memory Read Protection*.

Once a censored device enters the *Failure Analysis* lifecycle, read protection is active regardless whether the system is in debug mode or not. It is still possible to unlock Flash regions with the correct passwords, however. Flash UTest region controlled by LOCK3[0]is read unlocked in Failure Analysis lifecycle.

83.4 DCF clients

Where a DCF client is listed, the reset value of that register may automatically be preloaded during reset based on the data stored in DCF Records in Flash UTEST region.

The address of the DCF client is local to the PASS module and must be qualified with the appropriate Client Select (CS[14:0]) for the PASS module, as defined in the DCF Record Section.

83.4.1 Censorship

Censorship is a DCF client that is *not* accessible by software. It is automatically preloaded during reset with data stored in DCF Record format in the Flash UTEST region. The Censorship DCF client defines whether the MCU is censored or not (Refer to *Table 2384*).

DCF Client Address: 0x00B0 Censorship — Access: DCF Record Write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R																
W																
Reset	x(1)	x(1)	x(1)	x(1)	x(1)	x(1)	x(1)	x(1)	x(1)	x(1)	x(1)	x(1)	x(1)	x(1)	x(1)	x(1)

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R																
W	x(2)	x(2)	x(2)	x(2)	x(2)	x(2)	x(2)	x(2)	x(2)	x(2)	x(2)	x(2)	x(2)	x(2)	x(2)	x(2)
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

1. This bit is not defined.
2. This value is loaded by DCF Record during reset.

Figure 2464. Censorship register (not accessible)

Table 2394. Censorship register field descriptions

Field	Description
16:31	Censorship If this value is 0x55AA the MCU is NOT censored. If this value is anything other that 0x55AA, the MCU is censored.

83.4.2 Production Disable

Note: Production Disable is a DCF client that is not accessible by software. It is automatically preloaded during reset with data stored in DCF Record format in the Flash UTEST region. The Production disable DCF client defines the Debug Disable and Hardware Interlock aspects of the Production Disable feature (refer to Table 2384).

Note: The DCF client implements 2 bits with a default value of '0'. The DCF client can only be written once and writes from subsequent DCF records are ignored.

For more information on Production disable, refer to *Section 83.5.5: Production Disable*

DCF Client Address: 0x00C0 Production Disable Access: DCF Record Write Once Only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R																
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R																
W															HI(1)	DD(1)
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

1. This value is loaded by DCF Record during reset.

Figure 2465. Production Disable DCF client

Table 2395. Production Disable DCF Client field descriptions

Field	Description
HI	Hardware Interlock 0 BAF Flash block programming is controlled by PASS_LOCK0[BAF] bits. 1 BAF Flash block is locked for programming while external hardware pin is asserted '0'.
DD	Debug disable 0 Debug Interface is Enabled and Disabled using Censorship, JTAG password & PASS_LOCK3[DBL] bit as described elsewhere. 1 Debug Interface is disabled while Clock Jitter is NOT enabled .

83.4.2.1 Debug Disable (DD)

Note: Debug Disable is an optional feature that, once the Lifecycle is In Field or beyond, overrides all other debug controls and disables the debug interface (refer to Table 2398).

83.4.2.2 Hardware Interlock (HI)

Hardware Interlock is an optional feature that, once the lifecycle is In Field or beyond, prevents programming of the BAF Flash block while an external hardware pin is asserted low. This feature has higher priority than PASS_LOCK0[BAF] bits. While the pin is asserted, no software action anywhere in the MCU can cause the BAF to be programmed.

Once the hardware pin is asserted high, programming of BAF is controlled by PASS_LOCK0[BAF] bits.

83.4.3 Fuse Bypass DCF Client

This DCF client is used to configure the password protected Fuse bypass feature. Refer to *Section 83.5.6: Fuse Bypass* for details.

The Fuse Bypass DCF Client is not directly readable in software, but the state of the Fuse Bypass bit can be read in the LCSTAT register (refer to *Lifecycle Status register (LCSTAT)*).

The DCF client is written during Destructive Reset Phase 3 and compared during Functional Reset Phase 3; if this compare does not match the data already written, the logic will decode No fuse bypass.

DCF Client Address: 0x00E0 Fuse Bypass — Access: DCF Record Write Once Only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R																
W																
Reset	x(1)	x(1)	x(1)	x(1)	x(1)	x(1)	x(1)	x(1)	x(1)	x(1)	x(1)	x(1)	x(1)	x(1)	x(1)	x(1)

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R																
W																FB(2)
Reset	x(1)	x(1)	x(1)	x(1)	x(1)	x(1)	x(1)	x(1)	x(1)	x(1)	x(1)	x(1)	x(1)	x(1)	x(1)	1

1. This bit is not defined.
2. This value is loaded by DCF Record during reset.

Figure 2466. Fuse Bypass DCF Client

Table 2396. Fuse Bypass register field descriptions

Field	Description
31 FB	Fuse Bypass enable 0 The Fuse can NOT be Bypassed 1 Bypass of the fuse is possible with a password

83.4.4 Password Slot Access

Password Slot Access is a write-once DCF client. The DCF controls access for both read and write starting from Lifecycle = OEM Production. If the bit is 1, the slot is still accessible when Life Cycle = OEM Production (and blocked starting from Life Cycle = In Field). Otherwise if the bit is set to 0, the slot is blocked starting from Life Cycle = OEM Production.

DCF Client Address: : 0x00B4 Password Slot Access — Access: DCF Record Write Once

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R																
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R													Password Group 3 Access	Password Group 2 Access	Password Group 1 Access	Password Group 0 Access
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2467. Password Slot Access DCF Client

Table 2397. Password Slot Access DCF Client field descriptions

Field	Description
28:31	Password Slot Access per password group

83.5 Functional description

The primary purpose of the PASS is to provide fine-grained access control to the Flash and debugger interface. It utilizes the DCF mechanism, as described in the SSCM section.

83.5.1 Censorship

Censorship is the overall control that enables and disables two independent security features: Debug Interface access; and flash memory read protection.

The MCU can be Censored by writing a DCF Record to flash that writes to the Censorship DCF client (refer to *Section 83.4.1: Censorship*).

83.5.2 Debug Interface Access

The debug interface in fully enabled in Customer_Delivery Lifecycle. But from OEM_Production lifecycle, it can be blocked using censorship and selectively by either entering a 256 bits password via JTAG or by software clearing the DBL bit the PASS_LOCK3 register (refer to *83.3.1.9: Password Group n - Lock 3 status register (LOCK3_PGn)*). Both of these debug enabling options are further conditioned by lifecycle and Production Disable.

The following table describes all options for enabling/blocking Debug Interface access.

Table 2398. Debug Interface Enable Truth table

Input Conditions						Outcome
Lifecycle	**Production Disable mode**	**Clock Jitter Enable**	**Censorship**	**Debug Enable (LOCK3[DBL] bit)**	**JTAG Password**	**Debug Interface Enable**
Customer Delivery	Don't Care	Don't Care	Don't Care	Don't Care	Don't Care	Enabled
OEM Production	Don't Care	Don't Care	Not censored	Don't Care	Don't Care	Enabled
			Censored	Unlocked (DBL=0)	Don't Care	Enabled
				Locked (DBL=1)	Matched	Enabled
					Not Matched	Blocked
In Field	Disabled	Don't Care	Not censored	Don't Care	Don't Care	Enabled
			Censored	Unlocked (DBL=0)	Don't Care	Enabled
				Locked (DBL=1)	Matched	Enabled
					Not Matched	Disabled
	Enabled	Jitter enabled	Not censored	Don't Care	Don't Care	Enabled
			Censored	Unlocked (DBL=0)	Don't Care	Enabled
				Locked (DBL=1)	Matched	Enabled
					Not matched	Disabled
		Jitter disabled		Don't Care	Don't Care	Disabled
Failure Analysis	Don't Care	Don't Care	Don't Care	Don't Care	Don't Care	Enabled

The HSM can also block Debug Interface Access, even if it enabled by PASS. This allows HSM to granted Debug Interface Access after an encrypted secure challenge/response protocol with an external tool (refer to the SPC58xHx Microcontroller Security Reference Manual).

83.5.2.1 JTAG Password Challenge

To enable the Debug Interface Access, the JTAG password challenge register in the JTAGC, can be written by an external tool. If that password matches the JTAG password stored in UTEST flash, Debug Interface Access is enabled (according to the table above) until the next destructive reset.

83.5.3 Flash Memory Read Protection

Flash Memory Read Protection is a security feature that can selectively make regions of the flash memory unreadable. Any attempt to read a region of flash that is read protected results in the read access terminating with a transfer error. This is consistent for all bus masters including debug bus masters.

The assertion of flash memory region read protection is controlled by Lifecycle, Censorship and whether the Debug Interface access is enabled or blocked. *Table 2399: Flash Memory Read Protection truth table* describes the combination of conditions that drive Flash Memory Read Protection.

The intention of the feature is to protect the contents of the flash from being read. The flash memory is readable in normal operation, allowing the application to run, but becomes read protected when a Debug tool is attached and enabled (JTAG password or LOCK3[DBL] bit).

The Flash memory is also read protected when the lifecycle status is *Failure_Analysis*. This lifecycle is used for a module field failure, where the device is returned for failure analysis. This protection prevents the contents of the flash memory from being read.

The flash memory is divided into a number of Regions (refer to *Chapter 7: Device configuration*, *Section 7.11.1: Password and Device Security Module (PASS) configuration*).

Table 2399. Flash Memory Read Protection truth table

INPUTS				OUTPUTS	
Lifecycle	**Censorship**	**Debug Interface Enable from HSM**	**Lock3[RLx]**	**Read Protected RL[0] (UTEST)**	**Read Protected RL[4:1] (Other Regions)**
STMicroelectronics Production / Customer Delivery	Don't Care	Don't Care	Don't Care	Readable	Readable
OEM Production / IN Field	Uncensored	Don't Care	Don't Care	Readable	Readable
	Censored	Blocked	Don't Care	Readable	Readable
		Enabled	Locked (1)	Read Blocked	Read Blocked
			Unlocked (0)	Readable	Readable
Failure Analysis	Uncensored	Don't Care	Don't Care	Readable	Readable

83.5.4 UTEST protection

During the *Customer Delivery* lifecycle, the user must program a valid password or a DCF record that writes LOCKm_PGn registers to unprotect the UTest for each password group in order to prevent permanent and irreversible locking of Flash blocks.

83.5.5 Production Disable

Production disable activation protocol and implementation is described in *Chapter 60: Boot Assist Flash (BAF)*, *Section 60.3.6: Production disable activation protocol and implementation*.

83.5.5.1 Overview and rationale

Production Disable is an optional feature that, once enabled, allows the MCU to function completely normally without any constraints, except the Debug interface is disabled.

Note: Once the customer has decided that the Debug Interface should be re-enabled, the process to re-enable it makes the MCU unusable in a production environment by adding clock jitter to the baud rate clocks of several serial communications modules (CAN and FlexRay). This jitter means those serial communications modules are not able to communicate on the network.
As this Production Disable feature renders the MCU unusable in the application, inadvertent activation would be disastrous. Therefore a feature is included that prevents this Jitter activation unless an external hardware pin is asserted (refer to Section 83.4.2: Production Disable for details).

83.5.5.2 Enabling

Note: The feature is enabled via the Production Disable DCF client in the PASS module. Bit 0 enables the Debug Interface Disable. Bit 1 enables the Hardware Interlock pin.

This information can be written by adding a DCF Record to the DCF record list in Flash UTEST. The DCF Client is configured to accept only one write. Subsequent DCF records that write to this DCF client are ignored.

Note: If no DCF Record writes to this client, the default state of both features is disabled. If, for a particular application, there is no intention of ever using this feature, it would be good practice to add a DCF Record that writes this client to 0x0000_0000. This is not essential, but ensures the feature cannot be Enabled accidentally.

83.5.5.3 Clock jitter activation

The BAF code copies the ‘Clock Jitter Activation’ constant value from a location in the BAF code space, to the Clock Jitter Register in the PASS module (refer to *Section 83.3.1.5: Clock Jitter Enable (CJE)* for details).

This register is write once. The default value for the Clock Jitter Activation constant in BAF Flash is 0xFFFF_FFFF (erased state).

To enable the Clock Jitter feature, the value of the Clock Jitter Activation constant in BAF Flash should be programmed to make the most significant bit ‘0’. After the next reset, the BAF copies this updated value to the Clock Jitter Register and the feature is activated.

83.5.5.4 Clock Jitter Truth table

Table 2400 shows the relationship between Lifecycle, Production Disable & Clock Jitter enable input conditions versus the state of the Baud Rate Clock.

Table 2400. Clock Jitter Truth Table

Lifecycle	Production Disable [Debug Disable]	Clock Jitter Enable	Baud Rate Clock State
STMicroelectronics_ Production Customer_Delivery In_Field	Don’t Care	0b1XXXXXXX_(24 more X)	Normal - No Jitter
		0b0XXXXXXX_(24 more X)	Jitter
Failure_Analysis	Off[0]	0b1XXXXXXX_(24 more X)	Normal - No Jitter
		0b0XXXXXXX_(24 more X)	Jitter
	On[1]	Don’t Care	Jitter

83.5.6 Fuse Bypass

83.5.6.1 Fuse

Some devices include an additional security feature, whereby a silicon fuse is used to gate access to Flash Test Mode when the device is in Failure_Analysis lifecycle. The fuse must be blown, creating physical damage to the silicon, before access is granted to Flash Test Mode. The PASS implements a configurable feature to bypass the requirement to blow the fuse to enter flash test mode, by entering a password instead. This feature is called Fuse Bypass.

83.5.6.1.1 Use Case: No Fuse Bypass

Customers who want no alternative to the Fuse to enter Flash Test Mode in FA lifecycle:

- During customer assembly, customer programs DCF Record in UTEST to write this DCF client with 0.
- And as a back-up, during customer assembly, the customer could program the Fuse Bypass Password to a random value.

83.5.6.1.2 Use Case: Fuse Bypass Password

Customers who require a password to enter Flash Test Mode in FA lifecycle, but do not require the added sophistication of blowing a fuse:

- During customer assembly, customer programs DCF Record in UTEST to write this DCF client with 1.
- During customer assembly, the customer programs the Fuse Bypass Password into Flash.
- The customer maintains a system for retrieving these passwords for the life of the module.
- If the part is returned to STMicroelectronics for FA, the customer must provide the Fuse Bypass password that was originally programmed into the device.
- If the password is lost or irretrievable, the customer must accept that FA can only be performed if the die is removed from the package and the fuse blown.

83.5.6.1.3 Use Case: No Fuse. No Password

Customers who are less concerned with security and will accept neither fuse nor password to enter Flash Test Mode in FA lifecycle:

- Customer need do nothing special for this mode in customer assembly.
- When the part is returned to STMicroelectronics for FA, The DCF Client is still in the default state of 1. This is Fuse Bypass.
- The Fuse Bypass password should still be in the erased state (all 1). The tester can enter all 1 as the password to gain access to Flash Test Mode.

83.5.6.2 Fuse Bypass Password

The Fuse Bypass Password is a password entered by the STMicroelectronics via JTAG interface, during device FA, to gain access to Flash Test Mode. Flash Test Mode is required to perform Vt Distribution analysis and other tests on an MCU. This password is only functional during FA lifecycle. Flash blocks that are assigned as sealed during production

are locked against any form of Flash test, including reading, erasing and Vt Distribution analysis.

83.5.6.2.1 Fuse Bypass Password Generation

The Fuse Bypass password is created by the customer during their module assembly process. It must be programmed into UTest Flash while in CUSTOMER_DELIVERY lifecycle.

When an MCU is returned to STMicroelectronics for FA, the MCU must be in FA lifecycle and this password must also be provided to STMicroelectronics to allow access to Flash Test Mode without blowing the fuse. Therefore the customer should develop a process for managing Fuse Bypass passwords for the life of the module.

If the password is not available when a device is returned for FA, STMicroelectronics must remove the die from the package and blow the fuse before entry is possible to Flash Test Mode and Flash FA can be undertaken.

83.5.6.2.2 Fuse Bypass Password storage

The Fuse Bypass Password is 224 bits (28 bytes) wide and is to be stored in UTest Flash at a fixed location. Refer to the device reference manual for the address of the Fuse Bypass password.

The password region of UTest Flash is readable only when in CUSTOMER_DELIVERY lifecycle. In any lifecycle after this (including FA lifecycle), this region is read protected.

83.5.6.2.3 Fuse Bypass Password Challenge entry

The Fuse Bypass password challenge is entered by an external tool to the password register in JTAGC.

As the Fuse Bypass Password is 224 bits; and the JTAGC password register is 256, only the least significant 224 bits of the register are used.

83.5.6.2.4 Fuse Bypass Password compare

The Fuse Bypass Password challenged, is compared against the password stored in UTest Flash. Only the least significant 224 bits are compared.

If the password matches, Flash Test Mode access is allowed until the next POR reset.

There are no passwords that the hardware will detect as illegal. All 0 and all 1 are valid passwords.

83.6 Initialization/application information

83.6.1 Reset

The reset state of each individual bit is shown within *Section 83.3.1: Register descriptions*. However, many bits receive their values based on DCF records stored in the UTest Flash memory block.

83.6.2 Setting lock bits in a password group

There is no restriction on setting and clearing lock registers in the UTEST Flash, apart from the available space for DCF records. It is possible to set and clear them multiple times.

Table 2401. CS/ADDR values for Lock registers

Register	DCF CS/ADDR
PW Group 0	
Lock0	0xXXXX0100(1)
Lock1	0xXXXX0104(1)
Lock2	0xXXXX0108(1)
Lock3	0xXXXX010C(1)
PW Group 1	
Lock0	0xXXXX0110(1)
Lock1	0xXXXX0114(1)
Lock2	0xXXXX0118(1)
Lock3	0xXXXX011C(1)
PW Group 2	
Lock0	0xXXXX0120(1)
Lock1	0xXXXX0124(1)
Lock2	0xXXXX0128(1)
Lock3	0xXXXX012C(1)
PW Group3	
Lock0	0xXXXX0130(1)
Lock1	0xXXXX0134(1)
Lock2	0xXXXX0138(1)
Lock3	0xXXXX013C(1)

1. Value depends on the DCF Client Select assigned to the PASS module in the device.

In order to set the MIDLOCK field in the Lock0 register of password group 1 to the value 0x00FF and other fields to 0, the DCF record has to be added as shown in *Table 2402*.

Table 2402. Setting some bits in the MIDLOCK field

ADDR offset	DATA	Description
0x00	0x05AA55AF	Start Record
0x04	0x00000000	
0x08	0x000000FF	PW Group 1, Lock0 Set MIDLOCK to 0xFF
0x0C	0xXXXX0110(1)	

Table 2402. Setting some bits in the MIDLOCK field (continued)

ADDR offset	DATA	Description
0x10	0xFFFFFFFF	Stop Record
0x14	0xFFFFFFFF	
...	...	

1. Value depends on the DCF Client Select assigned to the PASS module in the device.

83.6.3 Censoring and uncensoring the device

There is no restriction on setting and clearing the censorship status in the UTest Flash, apart from the available space for DCF records. It is possible to censor and un-censor multiple times.

The DCF Client Select / Address for the Censorship DCF client, is a concatenation of the DCF Client Select (assigned outside of PASS) and the address 0x00B0. Therefore 0xXXXX00B0. In order to un-censor the device, the data field of the record needs to be written with 0x----55AA (upper 16 bits are not compared). Any other value censors the device.

On delivery the device is censored.

84 Tamper Detection Module (TDM)


84.1 Overview

The Tamper Detection Module provides a type of flash memory erase protection mechanism that forces software to write a record associated with one or more blocks in a Tamper Detection Region (TDR) before the block(s) can be erased. The mechanism does not *prevent* an erase operation on any block within a TDR: it requires a record to be written before the operation can execute. Collectively, the records are referred to as a “diary”. At minimum, the diary serves as an erase counter. Because the diary record content is customer-defined, the diary can also serve as a history.

Up to 6 TDRs can be defined via DCF records.

Figure 2468 shows the block diagram of the TDM and its interface to other system components.

Figure 2468. Tamper Detection Module block diagram



Security information is passed to the TDM by the SSCM module. Among the data are:

- OTP (One-Time Programmable) settings for each of the flash blocks
- Base address for the diary in the flash
- Block assignments for the TDRs
- Tamper region override information (via the DCF bus)
- Software tamper region override

The TDM module controls the flash blocks for erase operations and sets them as OTP

The two flash buses are used to control the flash blocks for erase operation and set them as OTP. OTP means that flash erase of the entire block is disabled and the only words that are already erased can be programmed. Over-programming is not possible.

Note: The PASS module provides the control for erase operation for each flash block as well as for each region of the flash memory, and the PASS settings have priority over the settings of the TDM.

The flash block indicates to the TDM the address of the programmed word. This address is internally decoded and provides a means to verify whether the block is part of any TDRs. The memory map registers interface provides a means to the user to read information of the TDM registers.

84.2 Features

The Tamper Detection Module supports these distinctive features:

- Erase counter (diary) for each TDR to record up to 256 write attempts on the flash blocks
  - The diary is divided into 6 parts (TDRs), each consisting of 256 128-bit records
  - The diary block should be assigned as OTP region in flash
  - The diary area can store any type of relevant information
- Tamper Detection Region Block Assignment
  - Any flash block can be assigned to any TDR and be controlled
- 32-bit Erase Lock DCF clients for each flash memory TDR defined
- 32-bit OTP Enable DCF clients to disable the erase operation for an entire flash block
- Override TDR via DCF records[ae]
  - Allows block assigned to a TDR to be unlocked for erase even if the TDR is locked for this operation
- Memory Map Registers Interface for reading via software of specific registers

84.3 External signal description

There are no external signals driving or being driven by the TDM.

84.4 DCF client

TDM-related DCF records perform the following functions:

- Establish a permanent diary base address
- Define Tamper Detect Regions (TDRs) to monitor on-chip flash memory program/erase activity
- Permanently disable one or more Tamper Regions
- Permanently disable ability for software to permanently override one or more TDRs
- Configure flash memory as One Time Programmable (OTP) on a per-block basis

The following table gives an overview on the TDM DCF clients implemented.

ae. The Tamper Region Override DCF record is a “write one only” DCF record. If an override is applied to a TDR it is permanent and cannot be reversed.

Table 2403. DCF client address map

DCF Client Name	Description	Strategy
Diary Base Address	Stores the base address of the tamper detection diary	write-once, write 1 to 0 only
Tamper Region Override	Stores information of which TDR is to be overridden	write 0 to 1 only
OTPEN[nb] (OTP Enable)	Stores information of which flash blocks is to be assigned as OTP (One Time Programmable) - nb means one register for each Lock register of the flash memory	write 0 to 1 only
TDR[n]_LOCK[m] Region Assignment	Stores information of which flash block is assigned to a TDR – "*n*" specifies a TDR – "*m*" specifies the flash blocks as per the LOCK registers of the flash memory	write 0 to 1 only

84.4.1 Diary Base Address (DBA) DCF client

This DCF client holds base address information of the diary. *Figure 2469* shows the diagram for this register.

Caution: This DCF client is implemented as Write Once and is writable from 1 to 0 only. After one DCF record has written to this client, all subsequent writes are ignored.

DCF Client Address: 0x0000 Access: DCF write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R																
W	DBA															
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R																
W	DBA															
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Figure 2469. Diary Base Address (DBA) DCF client

Table 2404. DBA field descriptions

Field	Description
0:31 DBA	Diary Base Address This field holds the base address of the diary. This information is then used to verify if the diary being programmed matches any TDR region. **Note:** Diary Base Address must be on a 16KB boundary.

84.4.2 Tamper Region Override (TO) DCF client

This DCF client holds override information for each TDR. *Figure 2470* shows the diagram for this register.

Caution: This DCF client is writable from 0 to 1 only. Attempted writes of bits from 1 to 0 are ignored, making the override of a TDR permanent.

DCF Client Address: 0x0001 Access: DCF write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R																
W	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R																
W	0	0	0	0	0	0	0	0	0	0	TOE5	TOE4	TOE3	TOE2	TOE1	TOE0
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2470. Tamper Region Override (TO) DCF client

Table 2405. TO field descriptions

Field	Description
26:31 TOE[5:0]	TDR Override Enable Each TOE field, where *n* represents the TDRs, holds information of the Override Enable status for each TDR. 0 Normal operation. Blocks assigned to this TDR can NOT be erased until the diary is written 1 Diary override. The diary for this TDR can be erased WITHOUT writing to the diary

84.4.3 One Time Programmable Enable (OTPEN0) DCF client

This DCF client holds OTP information for particular blocks of flash memory. This DCF client mirrors the LOCK0 register of the flash memory. *Figure 2471* depicts this client.

Caution: This DCF client is writable from 0 to 1 only. Attempted writes of bits from 1 to 0 are ignored, making the assignment of a flash block to OTP irreversible.

DCF Client Address: 0x0008 Access: DCF write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R																
W	0	0	0	0	LOWOTPEN											
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R																
W	MIDOTPEN															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2471. One Time Programmable Enable (OTPEN0) DCF client

Table 2406. OTPEN0 field descriptions

Field	Description
4:15 LOWOTPEN	Low Block OTP Enable This field affects flash memory blocks in Low address space. Refer to the chip-specific information for the mapping between field bits and flash blocks. The same mapping also applies to control similar functions in the embedded flash memory module. 0 Corresponding flash blocks are not assigned as OTP 1 Corresponding flash blocks are assigned as OTP
16:31 MIDOTPEN	Mid Block OTP Enable This field affects flash memory blocks in Mid address space. Refer to the chip-specific information for the mapping between field bits and flash blocks. The same mapping also applies to control similar functions in the embedded flash memory module. 0 Corresponding flash blocks are not assigned as OTP 1 Corresponding flash blocks are assigned as OTP

84.4.4 One Time Programmable Enable (OTPEN1) DCF client

This DCF client holds OTP information for particular blocks of flash memory. This DCF client mirrors the LOCK1 register of the flash memory. *Figure 2472* depicts the client.

Caution: This DCF client is writable from 0 to 1 only. Attempted writes of bits from 1 to 0 will be ignored, making the assignment of a flash block to OTP irreversible.

DCF client Address: 0x0009 Access: DCF write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R																
W	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R																
W	HIGHOTPEN															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2472. One Time Programmable Enable (OTPEN1) DCF client

Table 2407. OTPEN1 field descriptions

Field	Description
16:31 HIGHOTPEN	High Block OTP Enable This field affects flash memory blocks in High address space. Refer to the chip-specific information for the mapping between field bits and flash blocks. (Refer to the embedded memories chapter). 0 Corresponding flash blocks are not assigned as OTP 1 Corresponding flash blocks are assigned as OTP

84.4.5 One Time Programmable Enable (OTPEN2) DCF client

This DCF client holds OTP information for particular blocks of flash memory. This DCF client mirrors the LOCK2 register of the flash memory. *Figure 2473* depicts the client.

Caution: This DCF client is writable from 0 to 1 only. Attempted writes of bits from 1 to 0 will be ignored, making the assignment of a flash block to OTP irreversible.

DCF Client Address: 0x000A Access: DCF write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R																
W	256KBOTPEN[31:16]															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R																
W	256KBOTPEN[15:0]															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2473. One Time Programmable Enable (OTPEN2) DCF client

Table 2408. OTPEN2 field descriptions

Field	Description
0–31 256KBOTPEN	256 KB Block OTP Enable (256KBOTPEN[31:0]) This field affects flash memory blocks in 256KB address space. Refer to the chip-specific information for the mapping between field bits and flash blocks. The same mapping also applies to control similar functions in the embedded flash memory module. 0 Corresponding flash blocks are not assigned as OTP 1 Corresponding flash blocks are assigned as OTP

84.4.6 One Time Programmable Enable (OTPEN3) DCF client

This DCF client holds OTP information for particular blocks of flash memory. This DCF Client mirrors the LOCK3 register of the flash memory. *Figure 2474* depicts the client.

Caution: This DCF client is writable from 0 to 1 only. Attempted writes of bits from 1 to 0 will be ignored, making the assignment of a flash block to OTP irreversible.

DCF client Address: 0x000B Access: DCF write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R																
W	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R																
W	256KBOTPEN[47:32]															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2474. One Time Programmable Enable (OTPEN3) DCF client

Table 2409. OTPEN3 field descriptions

Field	Description
16–31 256KBOTPEN	256 KB Block OTP Enable (256KBOTPEN[47:32]) This field affects flash memory blocks in the upper range of 256 KB address space. Refer to the chip-specific information for the mapping between field bits and flash blocks. The same mapping also applies to control similar functions in the embedded flash memory module. 0 Corresponding flash blocks are not assigned as OTP 1 Corresponding flash blocks are assigned as OTP

84.4.7 Tamper Region Assignment DCF client (TDR*n*_LOCK0)

This DCF client holds the assignment information of the flash blocks to a specific TDR. Each flash block can be assigned to any of the TDR (*n* varies from zero to 5). This DCF client however holds the assignment information for only those blocks specified in the LOCK0 register in the flash memory. Therefore, the diagram of this register mirrors the LOCK0 register in the flash memory. *Figure 2475* depicts the TDR*n*_LOCK0 DCF client.

Caution: This DCF client is writable from 0 to 1 only. Attempted writes of bits from 1 to 0 will be ignored, making the assignment of a flash block to a TDR irreversible unless the entire TDR is overridden.

DCF client Address: 0x14 + ((n * 4) + 0) Access: DCF write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R																
W	0	0	0	0	LOWTDRAGN											
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R																
W	MIDTDRAGN															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2475. Tamper Region Assignment DCF client (TDR*n*_LOCK0)

Table 2410. TDRn_LOCK0 field descriptions

Field	Description
4:15 LOWTDRAGN	Low Block Tamper Region Assignment This field affects flash memory blocks in Low address space. Refer to the chip-specific information for the mapping between field bits and flash blocks. The same mapping also applies to control similar functions in the embedded flash memory module. 0 Corresponding flash blocks are not assigned to the TDR*n* 1 Corresponding flash blocks are assigned to the TDR*n*
16:31 MIDTDRAGN	Mid Block Tamper Region Assignment This field affects flash memory blocks in Mid address space. Refer to the chip-specific information for the mapping between field bits and flash blocks. The same mapping also applies to control similar functions in the embedded flash memory module. 0 Corresponding flash blocks are not assigned to the TDR*n* 1 Corresponding flash blocks are assigned to the TDR*n*

84.4.8 Tamper Region Assignment DCF client (TDR*n* _LOCK1)

This DCF client holds the assignment information of the flash blocks to a specific TDR. Each flash block can be assigned to any of the TDR (*n* varies from zero to 5). This DCF client however holds the assignment information for only those blocks specified in the LOCK1 register in the flash memory. Therefore, the diagram of this DCF client mirrors the LOCK1 register in the flash memory. *Figure 2476* depicts the TDR*n*_LOCK1 DCF client.

Caution: This DCF client is writable from 0 to 1 only. Attempted writes of bits from 1 to 0 will be ignored

DCF client Address: 0x14 + ((n * 4) + 1) Access: DCF write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R																
W	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R																
W	HIGHTDRAGN															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2476. Tamper Region Assignment DCF client (TDR*n* _LOCK1)

Table 2411. TDR*n* _LOCK1 field descriptions

Field	Description
16:31 HIGHTDRAGN	High Block Tamper Region Assignment This field affects flash memory blocks in High address space. Refer to the chip-specific information for the mapping between field bits and flash blocks. The same mapping also applies to control similar functions in the embedded flash memory module. 0 Corresponding flash blocks are not assigned to the TDR*n* 1 Corresponding flash blocks are assigned to the TDR*n*

84.4.9 Tamper Region Assignment DCF client (TDR*n*_LOCK2)

This DCF client holds the assignment information of the flash blocks to a specific TDR. Each flash block can be assigned to any of the TDR (*n* varies from zero to 5). This DCF Client however holds the assignment information for only those blocks specified in the LOCK2 register in the flash memory. Therefore, the diagram of this DCF Client mirrors the LOCK2 register in the flash memory. *Figure 2477* depicts the TDR*n*_LOCK2 DCF client.

Caution: This DCF client is writable from 0 to 1 only. Attempted writes of bits from 1 to 0 will be ignored, making the assignment of a flash block to a TDR irreversible unless the entire TDR is overridden.

DCF client Address: 0x14 + ((n * 4) + 2) Access: DCF write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R																
W	256KBTDRAGN[31:16]															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R																
W	256KBTDRAGN[15:0]															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2477. Tamper Region Assignment DCF client (TDR*n*_LOCK2)

Table 2412. TDR*n*_LOCK2 field descriptions

Field	Description
0:31 256KBTDRAGN	256 KB Block Tamper Region Assignment (256KBTDRAGN[31:0]) This field affects flash memory blocks in 256 KB address space. Refer to the chip-specific information for the mapping between field bits and flash blocks. The same mapping also applies to control similar functions in the embedded flash memory module. 0 Corresponding flash blocks are not assigned to the TDR*n* 1 Corresponding flash blocks are assigned to the TDR*n*

84.4.10 Tamper Region Assignment DCF client (TDR*n*_LOCK3)

This DCF Clients holds the assignment information of the flash blocks to a specific TDR. Each flash block can be assigned to any of the TDR (*n* varies from zero to 5). This DCF Clients however holds the assignment information for only those blocks specified in the LOCK3 register in the flash memory. Therefore, the diagram of this DCF Clients mirrors the LOCK3 register in the flash memory. *Figure 2478* depicts the TDRn_LOCK3 DCF client.

Caution: This DCF client is writable from 0 to 1 only. Attempted writes of bits from 1 to 0 will be ignored, making the assignment of a flash block to a TDR irreversible unless the entire TDR is overridden.

DCF client Address: 0x14 + ((n * 4) + 3) Access: DCF write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R																
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R																
W	256KBTDRAGN[47:32]															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2478. Tamper Region Assignment DCF client (TDR*n*_LOCK3)

Table 2413. TDR*n*_LOCK3 field descriptions

Field	Description
16:31 256KBTDRAGN	256 KB Block Tamper Region Assignment (256KBTDRAGN[47:32]) This field affects flash memory blocks in 256 KB address space. Refer to the chip-specific information for the mapping between field bits and flash blocks. The same mapping also applies to control similar functions in the embedded flash memory module. 0 Corresponding flash blocks are not assigned to the TDR*n* 1 Corresponding flash blocks are assigned to the TDR*n*

84.5 Memory Map and Registers

Note: The Tamper Detection Module's memory-mapped registers are read-only. Any attempted write generates a transfer error.

Table 2414. TDM memory map

Address offset (hex)	Register name	Location
0x00	TDR Status Register (TDM_TDRSR)	*Section 84.5.1*
0x04	Last Flash Programmed Address Register (TDM_LFPAR)	*Section 84.5.2*
0x08	Diary Base Address (TDM_DBA)	*Section 84.5.3*
0x10–0x24	Software Tamper Override Key Region (TDM_STO_KEY0–TDM_STO_KEY5)	*Section 84.5.4*

84.5.1 TDR Status Register (TDM_TDRSR)

This register contains the current status, such as locked or unlocked, of each tamper region, such as TDR.

- If a tamper region is locked, the blocks assigned to that tamper region cannot be erased.
- If a region is unlocked, the blocks within the tamper region can be erased.

The register contains a status bit for each TDR. Status is determined as follows:

1. The default status for each TDR is ‘1’, which indicates that the erase operation is disabled for all flash blocks associated with the TDR.
2. The status bit for a TDR is set to ‘0’ (indicating that the erase operation for all flash blocks associated with the TDR is enabled) if either a successful programming operation to the TDR diary region has been performed or the TDR Override bit for that TDR is set.

Note: TDRSR is a read-only register and writes have no effect. Write operations result in a transfer error.

If the reset value for this register is determined by a DCF record, it will be noted in the chip-specific information at the beginning of this chapter. Otherwise, the reset value is as shown.

Offset: 0x00 Access: User read

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	TDRSR5	TDRSR4	TDRSR3	TDRSR2	TDRSR1	TDRSR0
W																
Reset	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1

Figure 2479. TDR Status and Diary Override Register (TDM_TDRSR)

Table 2415. TDM_TDRSR field descriptions

Field	Description
26 TDRSR5	Represents the status of TDR 5 in conjunction with the Diary Override Enable status. 0 TDR is unlocked. Blocks assigned to this TDR are NOT blocked for erasing by the TDM module. This unlock state is achieved by a successful programming operation to the correct diary region or this TDR has been permanently unlocked by a DCF record that writes to the Tamper Region Override DCF register or a successful software override operation. 1 TDR is locked. Erase of blocks assigned to this TDR is not possible.
27 TDRSR4	Represents the status of TDR 4 in conjunction with the Diary Override Enable status. 0 TDR is unlocked. Blocks assigned to this TDR are NOT blocked for erasing by the TDM module. This unlock state is achieved by a successful programming operation to the correct diary region or this TDR has been permanently unlocked by a DCF record that writes to the Tamper Region Override DCF register or a successful software override operation. 1 TDR is locked. Erase of blocks assigned to this TDR is not possible.
28 TDRSR3	Represents the status of TDR 3 in conjunction with the Diary Override Enable status. 0 TDR is unlocked. Blocks assigned to this TDR are NOT blocked for erasing by the TDM module. This unlock state is achieved by a successful programming operation to the correct diary region or this TDR has been permanently unlocked by a DCF record that writes to the Tamper Region Override DCF register or a successful software override operation. 1 TDR is locked. Erase of blocks assigned to this TDR is not possible.

Table 2415. TDM_TDRSR field descriptions (continued)

Field	Description
29 TDRSR2	Represents the status of TDR 2 in conjunction with the Diary Override Enable status. 0 TDR is unlocked. Blocks assigned to this TDR are NOT blocked for erasing by the TDM module. This unlock state is achieved by a successful programming operation to the correct diary region or this TDR has been permanently unlocked by a DCF record that writes to the Tamper Region Override DCF register or a successful software override operation. 1 TDR is locked. Erase of blocks assigned to this TDR is not possible.
30 TDRSR1	Represents the status of TDR 1 in conjunction with the Diary Override Enable status. 0 TDR is unlocked. Blocks assigned to this TDR are NOT blocked for erasing by the TDM module. This unlock state is achieved by a successful programming operation to the correct diary region or this TDR has been permanently unlocked by a DCF record that writes to the Tamper Region Override DCF register or a successful software override operation. 1 TDR is locked. Erase of blocks assigned to this TDR is not possible.
31 TDRSR0	Represents the status of TDR 0 in conjunction with the Diary Override Enable status. 0 TDR is unlocked. Blocks assigned to this TDR are NOT blocked for erasing by the TDM module. This unlock state is achieved by a successful programming operation to the correct diary region or this TDR has been permanently unlocked by a DCF record that writes to the Tamper Region Override DCF register or a successful software override operation. 1 TDR is locked. Erase of blocks assigned to this TDR is not possible.

84.5.2 Last Flash Programmed Address Register (TDM_LFPAR)

This register holds information of the address of the last successful programming operation provided from the flash memory to the TDM. Writes to this register are ignored and will generate a transfer error.

Offset: 0x04 Access: User read

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	0	0	0	0	0	0	LFPAR							
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	LFPAR															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2480. Last Flash Programmed Address Register (TDM_LFPAR)

Table 2416. TDM_LFPAR field descriptions

Field	Description
8:31 LFPAR	Last Flash Programmed Address These bits represent the address of the last successful programming operation.

84.5.3 Diary Base Address (TDM_DBA)

This register holds base address information of the diary. Any write to this register is ignored and generates a transfer error.

Offset: 0x08 Access: User read

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	DBA															
W																
Reset	1(1)	1(1)	1(1)	1(1)	1(1)	1(1)	1(1)	1(1)	1(1)	1(1)	1(1)	1(1)	1(1)	1(1)	1(1)	1(1)

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	DBA															
W																
Reset	1(1)	1(1)	1(1)	1(1)	1(1)	1(1)	1(1)	1(1)	1(1)	1(1)	1(1)	1(1)	1(1)	1(1)	1(1)	1(1)

Figure 2481. Diary Base Address Register (TDM_DBA)

1. Reset value depends on the Diary Base Address (DBA) DCF client.

Table 2417. TDM_DBA field descriptions

Field	Description
0:31 DBA	Diary Base Address These bits represent the address of the diary location in the flash. **Note:** The diary base address is established via the DBA DCF record. The reset value of this register is determined by that record.

84.5.4 Software Tamper Override Key Region (TDM_STO_KEY*n*)

The STO_KEYn register holds the service key for overriding the Tamper Detect Region *n*, where *n* denotes the Tamper Detect Region number.

Caution: The STO_KEY*n* registers can only be written once.
The associated DCF client is writable from 0 to 1 only. Attempted writes of bits from 1 to 0 are ignored.

Offset: 0x10 + *n* * 0x4 (*n* = 0 to 5) Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	STO_KEY															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	STO_KEY															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2482. Software Tamper Override Key Region (TDM_STO_KEY*n*)

Table 2418. TDM_STO_KEY*n* field descriptions

Field	Description
0:31 STO_KEY	Software Tamper Override Key Diary *n* This field holds the service key value for overriding Tamper Detect Region n. By loading STO_KEYn with the correct signature of 0x55AA5A5A, Tamper Detect Region n is overridden, and the flash blocks assigned to Tamper Detect Region n are open for erase. This field has no effect when STO_DISn field of STO_DIS DCF client is set. **Note:** The STO_KEYn registers can only be written once. **Note:** Refer to the section *Section 60.3.7: TDM Diary Operation* for programming details.

84.6 Functional description

The primary purpose of the TDM is to provide a Tamper Detection mechanism by enabling an Erase Counter (or diary) for regions within the flash. These regions are called Tamper Detection Regions. The following sections cover the entire functionality of this module.

84.6.1 Flash erase counter and tamper detection

A flash region block or part of it is assigned for implementing the diary. The base address for the Dairy is defined by a DCF Record.

The diary is divided into 6 parts where each part consists of 256 × 128-bit records, to record until 256 write attempts on the flash blocks assigned to each Tamper Detection Region. For correct operation, the Diary should reside in a flash block that is assigned as OTP.

Each flash block can be assigned to any of the TDRs. Related to each TDR is a group of 4 × 32-bit internal hardware registers that are initialized by DCF records that define the tamper region. These registers mirror exactly the LOCK registers bits from the flash module.

Each TDRn_LOCK*m* register is loaded at boot time by the SSCM, which defines if the associated flash block is Locked for Erase in a particular TDR:

- ’1’ means the flash block is locked for erase
- ’0’ means the flash block is not locked for erase

Before performing an erase in one of the blocks locked for erase and associated to a TDR, a program operation has to be performed on the diary part for that TDR. As the diary should be OTP, successive writes are allowed on unprogrammed double words only. This ensure that diary records can only increase and that data recorded in the diary is not modifiable by software.

At the end of a successful double word program operation, the flash module indicates to the TDM the address of the programmed double word. TDM determines whether the programmed data was written to the correct TDR Diary Location and then unlocks the blocks for erase operation for the corresponding TDR. TDM ensures that this erase operation on unlocked blocks is allowed until the next program operation on any block, other than Diary, is performed with program completion interrupt enabled or till next hard reset.

Note: All blocks associated to a TDR where an erase operation is allowed can be erased all together.

TDM has no control of how much data a diary has loaded. It is a responsibility for the user to verify if the diary is full. There is also no restriction to what type of data can be programmed in the diary. If diary is detected to be full, TDM provides a means to disable the tamper detect mechanism so that erase operations can be performed to a TDR without any diary entry. In this case, the user is required to program the Tamper Region Override Register for the corresponding TDR.

The data programmed in the diary location is flexible, and may include count information or other important customer information.


Software has to check whether the diary is full. Once the diary area for a TDR is full, the software has to program a DCF record for overriding blocking of erase from TDR, disabling tamper detect, so that erases can be done to that TDR without any diary entry

The setting from “override tamper region lock” DCF record (refer to *Section 84.6.3: Diary*) has priority over the settings in the TDRn_LOCK0-3 registers. In other words, if a TDR is unlocked for erase by the override tamper region lock, the TDR*n*_LOCK*m* bits have no effect on the TDR that has been overridden, but the tamper detection remains active for all TDRs not having the override bit set.

Moreover, the settings from PASS_LOCK*x*_PG*n* registers have priority over TDRn_LOCK*m* settings. For example, if a block is password-protected for write operations, the TDR lock setting is ignored.

A schematic representation of the diary is depicted in *Figure 2483*.

Figure 2483. Diary implementation



Note: The settings in the Tamper Region Override Register have priority over the TDRn_LOCKm Registers. The SSCM module also has priority over the settings done in the TDM. For instance, if blocks in a TDR are unlocked for erase operation via TDM, but the same blocks are programmed to be locked for erase operation in SSCM, the blocks end up being locked for erase operation.

84.6.2 Assigning blocks to Tamper Detect Regions (TDR)

Each TDR is defined by a group of 4 × 32-bit DCF records and clients, with each containing bits that map to specific blocks in a flash region. These mappings mirror exactly the LOCK

registers bits from the flash module. Hence, the block assignment registers are named as TDRn_LOCKm where n is the number of a tamper region, that is, 0-5 and m varies from 0-3 as flash contains four Lock registers.

In these DCF records:

- ’1’ means that the corresponding flash block is assigned to this TDR
- ’0’ means that the corresponding flash block is not assigned to this TDR (Default)

DCF clients are not visible to software. They cannot be read nor written. They can only be initialized by DCF record within the UTEST flash block during reset. The value of these registers can be evaluated by reading all the UTest DCF records and searching for records that correspond to these clients.

Note: No flash block should be assigned to more than one TDR. Each block should correspond to a single TDR. For example, if a single block is assigned to TDR0 and TDR1, then even if the Diary is programmed for both TDR0 and TDR1, this flash block will never be unlocked for erase operation.

84.6.3 Diary

The diary is a region of the flash memory where records of block erases for each TDR are stored. The format and size of the records are not fixed. The only requirements are that each diary has a maximum size of 4 KB, and the minimum size of any programming operation depends on the Flash sector, which is 8 bytes for Data sector and 16 bytes for the remaining sector to honor OTP restrictions. Therefore, each diary can hold a maximum of two-hundred and fifty-six 128-bit entries.

A flash region block or part of it must be assigned for implementing the diary. The base address for the diary is determined by a value written in a DCF record. The diary can be placed within any flash block in flash array, and history records in it can be read by any core.

Note: To maintain the security of the TDR, the block where the diary is placed must be assigned as OTP within the OTP registers.

The base address of the diary is implemented using a DCF Client. The DCF client is only writable once during reset and the default bit state is 1.

The DCF clients cannot be read nor written by software. They can only be initialized by DCF record from within UTEST block during reset. The value of these registers can be evaluated by reading all the UTEST DCF records and searching for records that write these DCF clients.

84.6.4 Specifying the diary base address

The diary is a region of flash memory where records of block erases for each TDR are stored. The format and size of these records are defined by the customer. The only hardware constraints are that each diary has a maximum size of 4 KB and the minimum size of any programming operation depends on the Flash sector, which is 8 bytes for Data sector and 16 bytes for the remaining sector.

The diary can be placed within any flash block in the flash array. To maintain the security of the TDR, the block where the diary is placed, must be assigned as OTP within the OTP registers, while in customer delivery or OEM production life cycle states.

The base address of the diary is implemented with a 20-bit DCF client that can be initialized by the SSCM during reset. The DCF client is writable once during reset and the default bit state is ‘0’.

The base address register is not visible to software. It cannot be read nor written. It can only be initialized by DCF record within UTest flash during reset. The value of this register can be evaluated by reading all the UTest flash DCF Records and searching for record that writes this register.

Each TDR is assigned a 4 KB section of the diary. With 6 TDRs, 12 KB of diary space is required.

The diary base address must be at a 16 KB boundary. Therefore the least significant 14 bits of the base address must all be ‘0’.

The Base address of the diary is represented by:

Diary_Base_Address = 0bxxxx_xxxx_xxxx_xxxx_xxxx_0000_0000_0000

The base address of each TDR is shown below:

- TDR0 = Diary_Base_Address + 0b00_0000_0000_0000
- TDR1 = Diary_Base_Address + 0b00_1000_0000_0000
- TDR2 = Diary_Base_Address + 0b01_0000_0000_0000
- TDR3 = Diary_Base_Address + 0b01_1000_0000_0000
- TDR4 = Diary_Base_Address + 0b10_0000_0000_0000
- TDR5 = Diary_Base_Address + 0b10_1000_0000_0000
- End of the diary = Diary_Base_Address + 0b11_0000_0000_0000

84.6.5 Diary Base Address Verification

The status of whether a TDR is locked for erase is maintained by the TDM. This is accomplished by implementing a register with as many bits as the number of TDRs. The default state of these bits is 1, which is defined as “TDR Erase Blocked”. Refer to *Section 84.5.1: TDR Status Register (TDM_TDRSR)* for further details about this register.

When the flash memory module has completed a programming operation, the address of the location programmed is output from the flash module. The TDM in turn compares that address to determine if it falls within the range of any TDR diary regions. If it is within any TDR, the corresponding status bit is set to 0 meaning “TDR Erase Enabled”.

These status bits are all reset to 1 when the flash module signals an erase complete by asserting the PEC (Program Erase Complete) signal.

The state of the 6 status bits can be read through the TDRSR. Refer to *Section 84.5.1: TDR Status Register (TDM_TDRSR)*. The address of the last successful programming operation provided from the flash memory to the TDM can be read through the LFPAR. Refer to *Section 84.5.2: Last Flash Programmed Address Register (TDM_LFPAR)*.

84.6.5.1 Diary management

Before a block protected by a tamper detect region can be erased, a record must be written to the associated diary. Software must search through the diary to find the end of the records, where the next available diary location that can be written. After a maximum of 256 records are programmed to the diary, a TDR diary is full. Full means that at least 1 bit has been programmed to ‘0’ in each record within the 4 KB diary.

If software determines that a particular TDR diary is full it may override the diary to allow erasing to continue or it may choose to stop further erases and to flag an error.

Diary Override bits are implemented with a DCF client consisting of 6 bits, one for each TDR. Refer to the device configuration information at the beginning of this chapter for TDM DCF client details.

The Diary Override bits are by default set to ‘0’; which means the diary must be written before an erase can occur. The DCF client can be written many times but the bits can only be written to ‘1’. Writes to ‘0’ are ignored. In this way, by default, all Tamper Detect Regions are active. The Tamper detect region diaries can be individually overridden by writing a DCF record that sets that corresponding bit to ‘1’. In this mode, the TDR status bit is permanently set to 0 to allow flash erase.

84.6.6 One Time Programmable (OTP)

84.6.6.1 Overview

Any flash block within the flash array can be assigned, at any time, to be OTP. Once a flash block is assigned OTP, it cannot be changed back.

OTP means that flash erase of the entire block is disabled and that only 64-bit double words that are already erased (that is, flash content is 0xFFFF_FFFF_FFFF_FFFF) can be programmed. Over-programming is not possible.

Flash blocks are assigned as OTP by writing a DCF record. The block will become OTP after the next reset.

85 Wakeup unit (WKPU)


85.1 Introduction

85.1.1 Overview

The Wakeup unit supports up to 32 external sources that can generate CPU exceptions or wakeup events and up to 3 external sources that can cause non-maskable interrupt requests or wakeup events. In addition, it combines its wakeup events with those generated from up to 32 other wakeup sources to supply a single wakeup to the system. This NMI external source can also generate a functional reset event to the MC_RGM. *Figure 2484* is a block diagram of the Wakeup unit and its interfaces to other system components.

Note: For the chip-specific implementation details of this module refer to the Device Configuration chapter.

Figure 2484. Wakeup unit block diagram



85.1.2 Features

The Wakeup unit supports these distinctive features:

- Non-maskable interrupt support with:
  - Up to 4 NMI sources
  - Up to 4 analog glitch filters
  - Independent CPU exceptions destination: non-maskable interrupt, critical interrupt, or machine check request
  - Edge detection
  - Configurable system wakeup triggering from all NMI sources
- External wakeup/interrupt support with:
  - Up to 4 system interrupt vectors for up to 32 interrupt sources
  - Up to 32 analog glitch filters
  - Independent interrupt mask
  - Edge detection
  - Configurable system wakeup triggering from all interrupt sources
  - Configurable padkeeper functionality
- On-chip wakeup support with:
  - Up to 32 wakeup sources
  - Wakeup status mapped to same register as external wakeup/interrupt status

Note: For the chip-specific feature details of this module refer to the Device Configuration chapter.

85.2 External signal description

The Wakeup unit has 0 to 32 signal inputs that can be used as external interrupt sources in normal run mode or as system wakeup sources in certain power down modes.

The module has 0 to 4 signal inputs that can be used as non-maskable interrupt sources in normal run mode or as system wakeup sources in certain power down modes.

85.3 Memory map and register description

This section provides a detailed description of all registers accessible in the WKPU module.

85.3.1 Memory map

Table 2419 gives an overview on the WKPU registers implemented.

Table 2419. WKPU memory map

Address offset	Registers	Supported access sizes	Location
0x0000	NMI Status Flag Register (NSR)	32/16/8	*Section 85.3.2.1*
0x0004–0x0007	Reserved		
0x0008	NMI Configuration Register (NCR)	32/16/8	*Section 85.3.2.2*

Table 2419. WKPU memory map (continued)

Address offset	Registers	Supported access sizes	Location
0x000C–0x0013	Reserved		
0x0014	Wakeup/Interrupt Status Flag Register (WISR)	32	*Section 85.3.2.3*
0x0018	Interrupt Request Enable Register (IRER)	32	*Section 85.3.2.4*
0x001C	Wakeup Request Enable Register (WRER)	32	*Section 85.3.2.5*
0x0020–0x0027	Reserved		
0x0028	Wakeup/Interrupt Rising-Edge Event Enable Register (WIREER)	32	*Section 85.3.2.6*
0x002C	Wakeup/Interrupt Falling-Edge Event Enable Register (WIFEER)	32	*Section 85.3.2.7*
0x0030	Wakeup/Interrupt Filter Enable Register (WIFER)	32	*Section 85.3.2.8*
0x0034	Wakeup Padkeeper Disable Register (WPDR)	32	*Section 85.3.2.9*
0x0038–0x3FFF	Reserved		

Note: Reserved registers will read as 0, writes will have no effect. If supported and enabled by the SoC, a transfer error will be issued when trying to access completely reserved register space.

85.3.2 Register descriptions

This section describes in address order all the Wakeup unit registers.

85.3.2.1 NMI Status Flag Register (NSR)

This register holds the non-maskable interrupt status flags.

Offset: 0x0000 Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	NIF0	NOVF0	0	0	0	0	0	0	NIF1	NOVF1	0	0	0	0	0	0	NIF2	NOVF2	0	0	0	0	0	0	RIF	ROVF	0	0	0	0	0	0
W	w1c	w1c							w1c	w1c							w1c	w1c							w1c	w1c						
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2485. NMI Status Flag Register (NSR)

Table 2420. NSR field descriptions

Field	Description
0 NIF0	NMI Status Flag 0 This flag can be cleared only by writing a 1. Writing a 0 has no effect. If enabled (NREE0 or NFEE0 set), NIF0 causes an exception to the associated CPU, as configured within the NDSS bit of the NCR register. In addition this event can also be configured to trigger a system wakeup. 1 An event as defined by NREE0 and NFEE0 has occurred. 0 No event has occurred on the pad.
1 NOVF0	NMI Overrun Status Flag 0 This flag can be cleared only by writing a 1. Writing a 0 has no effect. It will be a copy of the current NIF0 value whenever a NMI event occurs, thereby indicating to the software that a NMI occurred while the last one was not yet serviced. If enabled (NREE0 or NFEE0 set), NOVF0 causes an interrupt request. 1 An overrun has occurred on NMI input 0. 0 No overrun has occurred on NMI input 0.
8 NIF1	NMI Status Flag 1 This flag can be cleared only by writing a 1. Writing a 0 has no effect. If enabled (NREE1 or NFEE1 set), NIF1 causes an exception to the associated CPU, as configured within the NDSS bit of the NCR register. In addition this event can also be configured to trigger a system wakeup. 1 An event as defined by NREE1 and NFEE1 has occurred. 0 No event has occurred on the pad.
9 NOVF1	NMI Overrun Status Flag 1 This flag can be cleared only by writing a 1. Writing a 0 has no effect. It will be a copy of the current NIF1 value whenever a NMI event occurs, thereby indicating to the software that a NMI occurred while the last one was not yet serviced. If enabled (NREE1 or NFEE1 set), NOVF1 causes an interrupt request. 1 An overrun has occurred on NMI input 1. 0 No overrun has occurred on NMI input 1.
16 NIF2	NMI Status Flag 2 This flag can be cleared only by writing a 1. Writing a 0 has no effect. If enabled (NREE2 or NFEE2 set), NIF2 causes an exception to the associated CPU, as configured within the NDSS bit of the NCR register. In addition this event can also be configured to trigger a system wakeup. 1 An event as defined by NREE2 and NFEE2 has occurred. 0 No event has occurred on the pad.
17 NOVF2	NMI Overrun Status Flag 2 This flag can be cleared only by writing a 1. Writing a 0 has no effect. It will be a copy of the current NIF2 value whenever a NMI event occurs, thereby indicating to the software that a NMI occurred while the last one was not yet serviced. If enabled (NREE2 or NFEE2 set), NOVF2 causes an interrupt request. 1 An overrun has occurred on NMI input 2. 0 No overrun has occurred on NMI input 2.

Table 2420. NSR field descriptions (continued)

Field	Description
24 RIF	Reset status Flag This flag can be cleared only by writing a 1. Writing a 0 has no effect. If enabled (that is if RREE or RFEE is set), RIF status bit is set and will cause a functional reset request to RGM if RDSS[1:0] of NCR is '00'. This bit is automatically cleared if the F_WAKEUP reset request is configured in the MC_RGM to generate a long or short "functional" reset. 1 An event as defined by RREE and RFEE has occurred. 0 No event has occurred on the pad.
25 ROVF	Reset overrun status flag This flag can be cleared only by writing a 1. Writing a 0 has no effect. It will be a copy of the current RIF value whenever a NMI event occurs, thereby indicating to the software that an NMI occurred while the last one was not yet serviced. If enabled (RREE or RFEE set), ROVF can cause a reset request to MC_RGM if RDSS[1:0] of NCR is '00'. This bit is automatically cleared if the F_WAKEUP reset request is configured in the MC_RGM to generate a long or short "functional" reset. 1 An overrun has occurred on NMI input. 0 No overrun has occurred on NMI input.

Note: Refer to the Device Configuration chapter to see how the NMI Status Flag Register (NSR) is used in the device.

85.3.2.2 NMI Configuration Register (NCR)

This register holds the configuration bits for the non-maskable interrupt settings.

Offset: 0x0008 Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	NLOCK0	NDSS0		NWRE0	0	NREE0	NFEE0	NFE0	NLOCK1	NDSS1		NWRE1	0	NREE1	NFEE1	NFE1	NLOCK2	NDSS2		NWRE2	0	NREE2	NFEE2	NFE2	RLOCK	RDSS		RWRE	0	RREE	RFEE	RFE(1)
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0	0	0

Figure 2486. NMI Configuration Register (NCR)

1. Writing this bit has no functional impact.

Table 2421. NCR field descriptions

Field	Description
0 NLOCK0	NMI Configuration Lock Register 0 Writing a 1 to this bit locks the configuration for the NMI until it is unlocked by a system reset. Writing a 0 has no effect.
1:2 NDSS0	NMI Destination Source Select 0 This value is reset on system reset. 00 Non-maskable interrupt 01 Critical interrupt 10 Machine check request 11 Reset request

Table 2421. NCR field descriptions (continued)

Field	Description
3 NWRE0	NMI Wakeup Request Enable 0 1 NMI0 wakeup is enabled. A set NIF0 bit or set NOVF0 bit causes a system wakeup request. 0 NMI0 wakeup is disabled. System wakeup requests from the corresponding NIF0 bit are disabled.
5 NREE0	NMI Rising-edge Events Enable 0 1 Rising-edge event is enabled. 0 Rising-edge event is disabled.
6 NFEE0	NMI Falling-edge Events Enable 0 1 Falling-edge event is enabled. 0 Falling-edge event is disabled.
7 NFE0	NMI Filter Enable 0 Enable analog glitch filter on the NMI pad input. 1 Filter is enabled. 0 Filter is disabled.
8 NLOCK1	NMI Configuration Lock Register 1 Writing a 1 to this bit locks the configuration for the NMI until it is unlocked by a system reset. Writing a 0 has no effect.
9:10 NDSS1	NMI Destination Source Select 1 This value is reset on system reset. 00 Non-maskable interrupt 01 Critical interrupt 10 Machine check request 11 Reset request
11 NWRE1	NMI Wakeup Request Enable 1 1 NMI1 wakeup is enabled. A set NIF1 bit or set NOVF1 bit causes a system wakeup request 0 NMI1 wakeup is disabled. System wakeup requests from the corresponding NIF1 bit are disabled
13 NREE1	NMI Rising-edge Events Enable 1 1 Rising-edge event is enabled. 0 Rising-edge event is disabled.
14 NFEE1	NMI Falling-edge Events Enable 1 1 Falling-edge event is enabled. 0 Falling-edge event is disabled.
15 NFE1	NMI Filter Enable 1 Enable analog glitch filter on the NMI pad input. 1 Filter is enabled. 0 Filter is disabled.
16 NLOCK2	NMI Configuration Lock Register 2 Writing a 1 to this bit locks the configuration for the NMI until it is unlocked by a system reset. Writing a 0 has no effect.

Table 2421. NCR field descriptions (continued)

Field	Description
17:18 NDSS2	NMI Destination Source Select 2 This value is reset on system reset. 00 Non-maskable interrupt 01 Critical interrupt 10 Machine check request 11 Reset request
19 NWRE2	NMI Wakeup Request Enable 2 1 NMI2 wakeup is enabled. A set NIF2 bit or set NOVF2 bit causes a system wakeup request. 0 NMI2 wakeup is disabled. System wakeup requests from the corresponding NIF2 bit are disabled.
21 NREE2	NMI Rising-edge Events Enable 2 1 Rising-edge event is enabled. 0 Rising-edge event is disabled.
22 NFEE2	NMI Falling-edge Events Enable 2 1 Falling-edge event is enabled. 0 Falling-edge event is disabled.
23 NFE2	NMI Filter Enable 2 Enable analog glitch filter on the NMI pad input. 1 Filter is enabled. 0 Filter is disabled.
24 RLOCK	Reset Configuration Lock Register Writing a 1 to this bit locks the configuration for the reset until it is unlocked by a system reset. Writing a 0 has no effect.
25:26 RDSS	Reset Destination Source Select This value is reset on system reset. 00 Reset request to RGM 01 No reaction 10 No reaction 11 No reaction
27 RWRE	Reset Wakeup Request Enable 1 A set RIF bit or set ROVF bit causes a system wakeup request. 0 System wakeup requests from the corresponding RIF bit are disabled. **Note:** To wake up the system from standby by this way, ESR1 option has to be disable in MC_RGM. To disable the MC_RGM ESR1 function, the bit 30 of RGM_FERD and RGM_FEAR registers have to be set.
29 RREE	Reset Rising-edge Events Enable 1 Rising-edge event is enabled. 0 Rising-edge event is disabled.

Table 2421. NCR field descriptions (continued)

Field	Description
30 RFEE	Reset Falling-edge Events Enable 1 Falling-edge event is enabled. 0 Falling-edge event is disabled.
31 RFE	Reset Filter Enable Enable analog glitch filter on the NMI pad input. 1 Filter is enabled. 0 Filter is disabled.

Note: Refer to the Device configuration chapter to see how the NMI Configuration Register (NCR) is used in the device.

Note: Writing a '0' to both NREEx and NFEEx disables the NMI functionality completely (no system wakeup or interrupt will be generated on any pad activity).

85.3.2.3 Wakeup/Interrupt Status Flag Register (WISR)

This register holds the wakeup/interrupt flags.

Offset: 0x0014 Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	EIF31	EIF30	EIF29	EIF28	EIF27	EIF26	EIF25	EIF24	EIF23	EIF22	EIF21	EIF20	EIF19	EIF18	EIF17	EIF16	EIF15	EIF14	EIF13	EIF12	EIF11	EIF10	EIF9	EIF8	EIF7	EIF6	EIF5	EIF4	EIF3	EIF2	EIF1	EIF0
W	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c	w1c
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2487. Wakeup/Interrupt Status Flag Register (WISR)

Table 2422. WISR field descriptions

Field	Description
0 EIF31	External Wakeup/Interrupt Status Flag 31 This flag can be cleared only by writing a 1. Writing a 0 has no effect. If enabled (IRER31), EIF31 causes an interrupt request. 1 An event as defined by WIREER and WIFEER has occurred. 0 No event has occurred on the pad.
1 EIF30	External Wakeup/Interrupt Status Flag 30 This flag can be cleared only by writing a 1. Writing a 0 has no effect. If enabled (IRER30), EIF30 causes an interrupt request. 1 An event as defined by WIREER and WIFEER has occurred. 0 No event has occurred on the pad.
2 EIF29	External Wakeup/Interrupt Status Flag 29 This flag can be cleared only by writing a 1. Writing a 0 has no effect. If enabled (IRER29), EIF29 causes an interrupt request. 1 An event as defined by WIREER and WIFEER has occurred. 0 No event has occurred on the pad.

Table 2422. WISR field descriptions (continued)

Field	Description
3 EIF28	External Wakeup/Interrupt Status Flag 28 This flag can be cleared only by writing a 1. Writing a 0 has no effect. If enabled (IRER28), EIF28 causes an interrupt request. 1 An event as defined by WIREER and WIFEER has occurred. 0 No event has occurred on the pad.
4 EIF27	External Wakeup/Interrupt Status Flag 27 This flag can be cleared only by writing a 1. Writing a 0 has no effect. If enabled (IRER27), EIF27 causes an interrupt request. 1 An event as defined by WIREER and WIFEER has occurred. 0 No event has occurred on the pad.
5 EIF26	External Wakeup/Interrupt Status Flag 26 This flag can be cleared only by writing a 1. Writing a 0 has no effect. If enabled (IRER26), EIF26 causes an interrupt request. 1 An event as defined by WIREER and WIFEER has occurred. 0 No event has occurred on the pad.
6 EIF25	External Wakeup/Interrupt Status Flag 25 This flag can be cleared only by writing a 1. Writing a 0 has no effect. If enabled (IRER25), EIF25 causes an interrupt request. 1 An event as defined by WIREER and WIFEER has occurred. 0 No event has occurred on the pad.
7 EIF24	External Wakeup/Interrupt Status Flag 24 This flag can be cleared only by writing a 1. Writing a 0 has no effect. If enabled (IRER24), EIF24 causes an interrupt request. 1 An event as defined by WIREER and WIFEER has occurred. 0 No event has occurred on the pad.
8 EIF23	External Wakeup/Interrupt Status Flag 23 This flag can be cleared only by writing a 1. Writing a 0 has no effect. If enabled (IRER23), EIF23 causes an interrupt request. 1 An event as defined by WIREER and WIFEER has occurred. 0 No event has occurred on the pad.
9 EIF22	External Wakeup/Interrupt Status Flag 22 This flag can be cleared only by writing a 1. Writing a 0 has no effect. If enabled (IRER22), EIF22 causes an interrupt request. 1 An event as defined by WIREER and WIFEER has occurred. 0 No event has occurred on the pad.
10 EIF21	External Wakeup/Interrupt Status Flag 21 This flag can be cleared only by writing a 1. Writing a 0 has no effect. If enabled (IRER21), EIF21 causes an interrupt request. 1 An event as defined by WIREER and WIFEER has occurred. 0 No event has occurred on the pad.
11 EIF20	External Wakeup/Interrupt Status Flag 20 This flag can be cleared only by writing a 1. Writing a 0 has no effect. If enabled (IRER20), EIF20 causes an interrupt request. 1 An event as defined by WIREER and WIFEER has occurred. 0 No event has occurred on the pad.

Table 2422. WISR field descriptions (continued)

Field	Description
12 EIF19	External Wakeup/Interrupt Status Flag 19 This flag can be cleared only by writing a 1. Writing a 0 has no effect. If enabled (IRER19), EIF19 causes an interrupt request. 1 An event as defined by WIREER and WIFEER has occurred. 0 No event has occurred on the pad.
13 EIF18	External Wakeup/Interrupt Status Flag 18 This flag can be cleared only by writing a 1. Writing a 0 has no effect. If enabled (IRER18), EIF18 causes an interrupt request. 1 An event as defined by WIREER and WIFEER has occurred. 0 No event has occurred on the pad.
14 EIF17	External Wakeup/Interrupt Status Flag 17 This flag can be cleared only by writing a 1. Writing a 0 has no effect. If enabled (IRER17), EIF17 causes an interrupt request. 1 An event as defined by WIREER and WIFEER has occurred. 0 No event has occurred on the pad.
15 EIF16	External Wakeup/Interrupt Status Flag 16 This flag can be cleared only by writing a 1. Writing a 0 has no effect. If enabled (IRER16), EIF16 causes an interrupt request. 1 An event as defined by WIREER and WIFEER has occurred. 0 No event has occurred on the pad.
16 EIF15	External Wakeup/Interrupt Status Flag 15 This flag can be cleared only by writing a 1. Writing a 0 has no effect. If enabled (IRER15), EIF15 causes an interrupt request. 1 An event as defined by WIREER and WIFEER has occurred. 0 No event has occurred on the pad.
17 EIF14	External Wakeup/Interrupt Status Flag 14 This flag can be cleared only by writing a 1. Writing a 0 has no effect. If enabled (IRER14), EIF14 causes an interrupt request. 1 An event as defined by WIREER and WIFEER has occurred. 0 No event has occurred on the pad.
18 EIF13	External Wakeup/Interrupt Status Flag 13 This flag can be cleared only by writing a 1. Writing a 0 has no effect. If enabled (IRER13), EIF13 causes an interrupt request. 1 An event as defined by WIREER and WIFEER has occurred. 0 No event has occurred on the pad.
19 EIF12	External Wakeup/Interrupt Status Flag 12 This flag can be cleared only by writing a 1. Writing a 0 has no effect. If enabled (IRER12), EIF12 causes an interrupt request. 1 An event as defined by WIREER and WIFEER has occurred. 0 No event has occurred on the pad.
20 EIF11	External Wakeup/Interrupt Status Flag 11 This flag can be cleared only by writing a 1. Writing a 0 has no effect. If enabled (IRER11), EIF11 causes an interrupt request. 1 An event as defined by WIREER and WIFEER has occurred. 0 No event has occurred on the pad.

Table 2422. WISR field descriptions (continued)

Field	Description
21 EIF10	External Wakeup/Interrupt Status Flag 10 This flag can be cleared only by writing a 1. Writing a 0 has no effect. If enabled (IRER10), EIF10 causes an interrupt request. 1 An event as defined by WIREER and WIFEER has occurred. 0 No event has occurred on the pad.
22 EIF9	External Wakeup/Interrupt Status Flag 9 This flag can be cleared only by writing a 1. Writing a 0 has no effect. If enabled (IRER9), EIF9 causes an interrupt request. 1 An event as defined by WIREER and WIFEER has occurred. 0 No event has occurred on the pad.
23 EIF8	External Wakeup/Interrupt Status Flag 8 This flag can be cleared only by writing a 1. Writing a 0 has no effect. If enabled (IRER8), EIF8 causes an interrupt request. 1 An event as defined by WIREER and WIFEER has occurred. 0 No event has occurred on the pad.
24 EIF7	External Wakeup/Interrupt Status Flag 7 This flag can be cleared only by writing a 1. Writing a 0 has no effect. If enabled (IRER7), EIF7 causes an interrupt request. 1 An event as defined by WIREER and WIFEER has occurred. 0 No event has occurred on the pad.
25 EIF6	External Wakeup/Interrupt Status Flag 6 This flag can be cleared only by writing a 1. Writing a 0 has no effect. If enabled (IRER6), EIF6 causes an interrupt request. 1 An event as defined by WIREER and WIFEER has occurred. 0 No event has occurred on the pad.
26 EIF5	External Wakeup/Interrupt Status Flag 5 This flag can be cleared only by writing a 1. Writing a 0 has no effect. If enabled (IRER5), EIF5 causes an interrupt request. 1 An event as defined by WIREER and WIFEER has occurred. 0 No event has occurred on the pad.
27 EIF4	External Wakeup/Interrupt Status Flag 4 This flag can be cleared only by writing a 1. Writing a 0 has no effect. If enabled (IRER4), EIF4 causes an interrupt request. 1 An event as defined by WIREER and WIFEER has occurred. 0 No event has occurred on the pad.
28 EIF3	External Wakeup/Interrupt Status Flag 3 This flag can be cleared only by writing a 1. Writing a 0 has no effect. If enabled (IRER3), EIF3 causes an interrupt request. 1 An event as defined by WIREER and WIFEER has occurred. 0 No event has occurred on the pad.
29 EIF2	External Wakeup/Interrupt Status Flag 2 This flag can be cleared only by writing a 1. Writing a 0 has no effect. If enabled (IRER2), EIF2 causes an interrupt request. 1 An event as defined by WIREER and WIFEER has occurred. 0 No event has occurred on the pad.

Table 2422. WISR field descriptions (continued)

Field	Description
30 EIF1	External Wakeup/Interrupt Status Flag 1 This flag can be cleared only by writing a 1. Writing a 0 has no effect. If enabled (IRER1), EIF1 causes an interrupt request. 1 An event as defined by WIREER and WIFEER has occurred. 0 No event has occurred on the pad.
31 EIF0	External Wakeup/Interrupt Status Flag 0 This flag can be cleared only by writing a 1. Writing a 0 has no effect. If enabled (IRER0), EIF0 causes an interrupt request. 1 An event as defined by WIREER and WIFEER has occurred. 0 No event has occurred on the pad.

Note: Status bits associated with on-chip wakeup sources are located to the left of the external wakeup/interrupt status bits and are read only. The wakeup for these sources must be configured and cleared at the on-chip wakeup source. Also, the configuration registers for the external interrupts/wakeups do not have corresponding bits.

85.3.2.4 Interrupt Request Enable Register (IRER)

This register is used to enable the interrupt messaging from the wakeup/interrupt pads to the interrupt controller.

Offset: 0x0018 Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	EIRE31	EIRE30	EIRE29	EIRE28	EIRE27	EIRE26	EIRE25	EIRE24	EIRE23	EIRE22	EIRE21	EIRE20	EIRE19	EIRE18	EIRE17	EIRE16	EIRE15	EIRE14	EIRE13	EIRE12	EIRE11	EIRE10	EIRE9	EIRE8	EIRE7	EIRE6	EIRE5	EIRE4	EIRE3	EIRE2	EIRE1	EIRE0
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2488. Interrupt Request Enable Register (IRER)

Table 2423. IRER field descriptions

Field	Description
0 EIRE31	External Interrupt Request Enable 31 1 A set EIF31 bit causes an interrupt request. 0 Interrupt requests from the corresponding EIF31 bit are disabled.
1 EIRE30	External Interrupt Request Enable 30 1 A set EIF30 bit causes an interrupt request. 0 Interrupt requests from the corresponding EIF30 bit are disabled.
2 EIRE29	External Interrupt Request Enable 29 1 A set EIF29 bit causes an interrupt request. 0 Interrupt requests from the corresponding EIF29 bit are disabled.
3 EIRE28	External Interrupt Request Enable 28 1 A set EIF28bit causes an interrupt request. 0 Interrupt requests from the corresponding EIF28 bit are disabled.

Table 2423. IRER field descriptions (continued)

Field	Description
4 EIRE27	External Interrupt Request Enable 27 1 A set EIF27 bit causes an interrupt request. 0 Interrupt requests from the corresponding EIF27 bit are disabled.
5 EIRE26	External Interrupt Request Enable 26 1 A set EIF26 bit causes an interrupt request. 0 Interrupt requests from the corresponding EIF26 bit are disabled.
6 EIRE25	External Interrupt Request Enable 25 1 A set EIF25 bit causes an interrupt request. 0 Interrupt requests from the corresponding EIF25 bit are disabled.
7 EIRE24	External Interrupt Request Enable 24 1 A set EIF24 bit causes an interrupt request. 0 Interrupt requests from the corresponding EIF24 bit are disabled.
8 EIRE23	External Interrupt Request Enable 23 1 A set EIF23 bit causes an interrupt request. 0 Interrupt requests from the corresponding EIF23 bit are disabled.
9 EIRE22	External Interrupt Request Enable 22 1 A set EIF22bit causes an interrupt request. 0 Interrupt requests from the corresponding EIF22 bit are disabled.
10 EIRE21	External Interrupt Request Enable 21 1 A set EIF21 bit causes an interrupt request. 0 Interrupt requests from the corresponding EIF21 bit are disabled.
11 EIRE20	External Interrupt Request Enable 20 1 A set EIF20 bit causes an interrupt request. 0 Interrupt requests from the corresponding EIF20 bit are disabled.
12 EIRE19	External Interrupt Request Enable 19 1 A set EIF19 bit causes an interrupt request. 0 Interrupt requests from the corresponding EIF19 bit are disabled.
13 EIRE18	External Interrupt Request Enable 18 1 A set EIF18 bit causes an interrupt request. 0 Interrupt requests from the corresponding EIF18 bit are disabled.
14 EIRE17	External Interrupt Request Enable 17 1 A set EIF17bit causes an interrupt request. 0 Interrupt requests from the corresponding EIF17 bit are disabled.
15 EIRE16	External Interrupt Request Enable 16 1 A set EIF16 bit causes an interrupt request. 0 Interrupt requests from the corresponding EIF16 bit are disabled.
16 EIRE15	External Interrupt Request Enable 15 1 A set EIF15 bit causes an interrupt request. 0 Interrupt requests from the corresponding EIF15 bit are disabled.
17 EIRE14	External Interrupt Request Enable 14 1 A set EIF14 bit causes an interrupt request. 0 Interrupt requests from the corresponding EIF14 bit are disabled.

Table 2423. IRER field descriptions (continued)

Field	Description
18 EIRE13	External Interrupt Request Enable 13 1 A set EIF13 bit causes an interrupt request. 0 Interrupt requests from the corresponding EIF13 bit are disabled.
19 EIRE12	External Interrupt Request Enable 12 1 A set EIF12 bit causes an interrupt request. 0 Interrupt requests from the corresponding EIF12 bit are disabled.
20 EIRE11	External Interrupt Request Enable 11 1 A set EIF11 bit causes an interrupt request. 0 Interrupt requests from the corresponding EIF11 bit are disabled.
21 EIRE10	External Interrupt Request Enable 10 1 A set EIF10 bit causes an interrupt request. 0 Interrupt requests from the corresponding EIF10 bit are disabled.
22 EIRE9	External Interrupt Request Enable 9 1 A set EIF9 bit causes an interrupt request. 0 Interrupt requests from the corresponding EIF9 bit are disabled.
23 EIRE8	External Interrupt Request Enable 8 1 A set EIF8 bit causes an interrupt request. 0 Interrupt requests from the corresponding EIF8 bit are disabled.
24 EIRE7	External Interrupt Request Enable 7 1 A set EIF7 bit causes an interrupt request. 0 Interrupt requests from the corresponding EIF7 bit are disabled.
25 EIRE6	External Interrupt Request Enable 6 1 A set EIF6 bit causes an interrupt request. 0 Interrupt requests from the corresponding EIF6 bit are disabled.
26 EIRE5	External Interrupt Request Enable 5 1 A set EIF5 bit causes an interrupt request. 0 Interrupt requests from the corresponding EIF5 bit are disabled.
27 EIRE4	External Interrupt Request Enable 4 1 A set EIF4 bit causes an interrupt request. 0 Interrupt requests from the corresponding EIF4 bit are disabled.
28 EIRE3	External Interrupt Request Enable 3 1 A set EIF3 bit causes an interrupt request. 0 Interrupt requests from the corresponding EIF3 bit are disabled.
29 EIRE2	External Interrupt Request Enable 2 1 A set EIF2 bit causes an interrupt request. 0 Interrupt requests from the corresponding EIF2 bit are disabled.
30 EIRE1	External Interrupt Request Enable 1 1 A set EIF1 bit causes an interrupt request. 0 Interrupt requests from the corresponding EIF1 bit are disabled.
31 EIRE0	External Interrupt Request Enable 0 1 A set EIF0 bit causes an interrupt request. 0 Interrupt requests from the corresponding EIF0 bit are disabled.

85.3.2.5 Wakeup Request Enable Register (WRER)

This register is used to enable the system wakeup messaging from the wakeup/interrupt pads to the mode entry and power control modules.

Note: Any wakeup pad must be properly driven either externally or internally (enabling weak pull-up/pull-down) before enabling its corresponding WREx bit.

Offset: 0x001C Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	WRE31	WRE30	WRE29	WRE28	WRE27	WRE26	WRE25	WRE24	WRE23	WRE22	WRE21	WRE20	WRE19	WRE18	WRE17	WRE16	WRE15	WRE14	WRE13	WRE12	WRE11	WRE10	WRE9	WRE8	WRE7	WRE6	WRE5	WRE4	WRE3	WRE2	WRE1	WRE0
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2489. Wakeup Request Enable Register (WRER)

Table 2424. WRER field descriptions

Field	Description
0 WRE31	External Wakeup Request Enable 31 1 A set EIF31 bit causes a system wakeup request. 0 System wakeup requests from the corresponding EIF31 bit are disabled.
1 WRE30	External Wakeup Request Enable 30 1 A set EIF30 bit causes a system wakeup request. 0 System wakeup requests from the corresponding EIF30 bit are disabled.
2 WRE29	External Wakeup Request Enable 29 1 A set EIF29 bit causes a system wakeup request. 0 System wakeup requests from the corresponding EIF29 bit are disabled.
3 WRE28	External Wakeup Request Enable 28 1 A set EIF28 bit causes a system wakeup request. 0 System wakeup requests from the corresponding EIF28 bit are disabled.
4 WRE27	External Wakeup Request Enable 27 1 A set EIF27 bit causes a system wakeup request. 0 System wakeup requests from the corresponding EIF27 bit are disabled.
5 WRE26	External Wakeup request.Enable 26 1 A set EIF26 bit causes a system wakeup request 0 System wakeup requests from the corresponding EIF26 bit are disabled.
6 WRE25	External Wakeup request.Enable 25 1 A set EIF25 bit causes a system wakeup request 0 System wakeup requests from the corresponding EIF25 bit are disabled.
7 WRE24	External Wakeup request.Enable 24 1 A set EIF24 bit causes a system wakeup request 0 System wakeup requests from the corresponding EIF24 bit are disabled.
8 WRE23	External Wakeup request.Enable 23 1 A set EIF23 bit causes a system wakeup request 0 System wakeup requests from the corresponding EIF23 bit are disabled

Table 2424. WRER field descriptions (continued)

Field	Description
9 WRE22	External Wakeup Request Enable 22 1 A set EIF22 bit causes a system wakeup request. 0 System wakeup requests from the corresponding EIF22 bit are disabled.
10 WRE21	External Wakeup Request Enable 21 1 A set EIF21 bit causes a system wakeup request. 0 System wakeup requests from the corresponding EIF21 bit are disabled.
11 WRE20	External Wakeup Request Enable 20 1 A set EIF20 bit causes a system wakeup request. 0 System wakeup requests from the corresponding EIF20 bit are disabled.
12 WRE19	External Wakeup Request Enable 19 1 A set EIF19 bit causes a system wakeup request. 0 System wakeup requests from the corresponding EIF19 bit are disabled.
13 WRE18	External Wakeup Request Enable 18 1 A set EIF18 bit causes a system wakeup request. 0 System wakeup requests from the corresponding EIF18 bit are disabled.
14 WRE17	External Wakeup request.Enable 17 1 A set EIF17 bit causes a system wakeup request 0 System wakeup requests from the corresponding EIF17 bit are disabled.
15 WRE16	External Wakeup request.Enable 16 1 A set EIF16 bit causes a system wakeup request 0 System wakeup requests from the corresponding EIF16 bit are disabled.
16 WRE15	External Wakeup request.Enable 15 1 A set EIF15 bit causes a system wakeup request 0 System wakeup requests from the corresponding EIF15 bit are disabled.
17 WRE14	External Wakeup request.Enable 14 1 A set EIF14 bit causes a system wakeup request 0 System wakeup requests from the corresponding EIF14 bit are disabled.
18 WRE13	External Wakeup request.Enable 13 1 A set EIF13 bit causes a system wakeup request 0 System wakeup requests from the corresponding EIF13 bit are disabled.
19 WRE12	External Wakeup request.Enable 12 1 A set EIF12 bit causes a system wakeup request 0 System wakeup requests from the corresponding EIF12 bit are disabled.
20 WRE11	External Wakeup request.Enable 11 1 A set EIF11 bit causes a system wakeup request 0 System wakeup requests from the corresponding EIF11 bit are disabled.
21 WRE10	External Wakeup request.Enable 10 1 A set EIF10 bit causes a system wakeup request 0 System wakeup requests from the corresponding EIF10 bit are disabled.
22 WRE9	External Wakeup request.Enable 9 1 A set EIF9 bit causes a system wakeup request 0 System wakeup requests from the corresponding EIF9 bit are disabled.

Table 2424. WRER field descriptions (continued)

Field	Description
23 WRE8	External Wakeup request.Enable 8. 1 A set EIF8 bit causes a system wakeup request 0 System wakeup requests from the corresponding EIF8 bit are disabled
24 WRE7	External Wakeup Request Enable 7 1 A set EIF7 bit causes a system wakeup request. 0 System wakeup requests from the corresponding EIF7 bit are disabled.
25 WRE6	External Wakeup Request Enable 6 1 A set EIF6 bit causes a system wakeup request. 0 System wakeup requests from the corresponding EIF6 bit are disabled.
26 WRE5	External Wakeup Request Enable 5 1 A set EIF5 bit causes a system wakeup request. 0 System wakeup requests from the corresponding EIF5 bit are disabled.
27 WRE4	External Wakeup Request Enable 4 1 A set EIF4 bit causes a system wakeup request. 0 System wakeup requests from the corresponding EIF4 bit are disabled.
28 WRE3	External Wakeup Request Enable 3 1 A set EIF3 bit causes a system wakeup request. 0 System wakeup requests from the corresponding EIF3 bit are disabled.
29 WRE2	External Wakeup Request Enable 2 1 A set EIF2 bit causes a system wakeup request. 0 System wakeup requests from the corresponding EIF2 bit are disabled.
30 WRE1	External Wakeup Request Enable 1 1 A set EIF1 bit causes a system wakeup request. 0 System wakeup requests from the corresponding EIF1 bit are disabled.
31 WRE0	External Wakeup Request Enable 0 1 A set EIF0 bit causes a system wakeup request 0 System wakeup requests from the corresponding EIF0 bit are disabled.

85.3.2.6 Wakeup/Interrupt Rising-Edge Event Enable Register (WIREER)

This register is used to enable rising-edge triggered events on the corresponding wakeup/interrupt pads.

Offset: 0x0028 Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	IREE31	IREE30	IREE29	IREE28	IREE27	IREE26	IREE25	IREE24	IREE23	IREE22	IREE21	IREE20	IREE19	IREE18	IREE17	IREE16	IREE15	IREE14	IREE13	IREE12	IREE11	IREE10	IREE9	IREE8	IREE7	IREE6	IREE5	IREE4	IREE3	IREE2	IREE1	IREE0
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2490. Wakeup/Interrupt Rising-Edge Event Enable Register (WIREER)

Table 2425. WIREER field descriptions

Field	Description
0 IREE31	External Interrupt Rising-edge Events Enable 31 1 Rising-edge event is enabled. 0 Rising-edge event is disabled.
1 IREE30	External Interrupt Rising-edge Events Enable 30 1 Rising-edge event is enabled. 0 Rising-edge event is disabled.
2 IREE29	External Interrupt Rising-edge Events Enable 29 1 Rising-edge event is enabled. 0 Rising-edge event is disabled.
3 IREE28	External Interrupt Rising-edge Events Enable 28 1 Rising-edge event is enabled. 0 Rising-edge event is disabled.
4 IREE27	External Interrupt Rising-edge Events Enable 27 1 Rising-edge event is enabled. 0 Rising-edge event is disabled.
5 IREE26	External Interrupt Rising-edge Events Enable 26 1 Rising-edge event is enabled. 0 Rising-edge event is disabled.
6 IREE25	External Interrupt Rising-edge Events Enable 25 1 Rising-edge event is enabled. 0 Rising-edge event is disabled.
7 IREE24	External Interrupt Rising-edge Events Enable 24 1 Rising-edge event is enabled. 0 Rising-edge event is disabled.
8 IREE23	External Interrupt Rising-edge Events Enable 23 1 Rising-edge event is enabled. 0 Rising-edge event is disabled.
9 IREE22	External Interrupt Rising-edge Events Enable 22 1 Rising-edge event is enabled. 0 Rising-edge event is disabled.
10 IREE21	External Interrupt Rising-edge Events Enable 21 1 Rising-edge event is enabled. 0 Rising-edge event is disabled.
11 IREE20	External Interrupt Rising-edge Events Enable 20 1 Rising-edge event is enabled. 0 Rising-edge event is disabled.
12 IREE19	External Interrupt Rising-edge Events Enable 19 1 Rising-edge event is enabled. 0 Rising-edge event is disabled.
13 IREE18	External Interrupt Rising-edge Events Enable 18 1 Rising-edge event is enabled. 0 Rising-edge event is disabled.

Table 2425. WIREER field descriptions (continued)

Field	Description
14 IREE17	External Interrupt Rising-edge Events Enable 17 1 Rising-edge event is enabled. 0 Rising-edge event is disabled.
15 IREE16	External Interrupt Rising-edge Events Enable 16 1 Rising-edge event is enabled. 0 Rising-edge event is disabled.
16 IREE15	External Interrupt Rising-edge Events Enable 15 1 Rising-edge event is enabled. 0 Rising-edge event is disabled.
17 IREE14	External Interrupt Rising-edge Events Enable 14 1 Rising-edge event is enabled. 0 Rising-edge event is disabled.
18 IREE13	External Interrupt Rising-edge Events Enable 13 1 Rising-edge event is enabled. 0 Rising-edge event is disabled.
19 IREE12	External Interrupt Rising-edge Events Enable 12 1 Rising-edge event is enabled. 0 Rising-edge event is disabled.
20 IREE11	External Interrupt Rising-edge Events Enable 11 1 Rising-edge event is enabled. 0 Rising-edge event is disabled.
21 IREE10	External Interrupt Rising-edge Events Enable 10 1 Rising-edge event is enabled. 0 Rising-edge event is disabled.
22 IREE9	External Interrupt Rising-edge Events Enable 9 1 Rising-edge event is enabled. 0 Rising-edge event is disabled.
23 IREE8	External Interrupt Rising-edge Events Enable 8 1 Rising-edge event is enabled. 0 Rising-edge event is disabled.
24 IREE7	External Interrupt Rising-edge Events Enable 7 1 Rising-edge event is enabled. 0 Rising-edge event is disabled.
25 IREE6	External Interrupt Rising-edge Events Enable 6 1 Rising-edge event is enabled. 0 Rising-edge event is disabled.
26 IREE5	External Interrupt Rising-edge Events Enable 5 1 Rising-edge event is enabled. 0 Rising-edge event is disabled.
27 IREE4	External Interrupt Rising-edge Events Enable 4 1 Rising-edge event is enabled. 0 Rising-edge event is disabled.

Table 2425. WIREER field descriptions (continued)

Field	Description
28 IREE3	External Interrupt Rising-edge Events Enable 3 1 Rising-edge event is enabled. 0 Rising-edge event is disabled.
29 IREE2	External Interrupt Rising-edge Events Enable 2 1 Rising-edge event is enabled. 0 Rising-edge event is disabled.
30 IREE1	External Interrupt Rising-edge Events Enable 1 1 Rising-edge event is enabled. 0 Rising-edge event is disabled.
31 IREE0	External Interrupt Rising-edge Events Enable 0 1 Rising-edge event is enabled. 0 Rising-edge event is disabled.

85.3.2.7 Wakeup/Interrupt Falling-Edge Event Enable Register (WIFEER)

This register is used to enable falling-edge triggered events on the corresponding wakeup/interrupt pads.

Offset: 0x002C Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	IFEE31	IFEE30	IFEE29	IFEE28	IFEE27	IFEE26	IFEE25	IFEE24	IFEE23	IFEE22	IFEE21	IFEE20	IFEE19	IFEE18	IFEE17	IFEE16	IFEE15	IFEE14	IFEE13	IFEE12	IFEE11	IFEE10	IFEE9	IFEE8	IFEE7	IFEE6	IFEE5	IFEE4	IFEE3	IFEE2	IFEE1	IFEE0
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2491. Wakeup/Interrupt Falling-Edge Event Enable Register (WIFEER)

Table 2426. WIFEER field descriptions

Field	Description
0 IFEE31	External Interrupt Falling-edge Events Enable 31 1 Falling-edge event is enabled. 0 Falling-edge event is disabled.
1 IFEE30	External Interrupt Falling-edge Events Enable 30 1 Falling-edge event is enabled. 0 Falling-edge event is disabled.
2 IFEE29	External Interrupt Falling-edge Events Enable 29 1 Falling-edge event is enabled. 0 Falling-edge event is disabled.
3 IFEE28	External Interrupt Falling-edge Events Enable 28 1 Falling-edge event is enabled. 0 Falling-edge event is disabled.
4 IFEE27	External Interrupt Falling-edge Events Enable 27 1 Falling-edge event is enabled. 0 Falling-edge event is disabled.

Table 2426. WIFEER field descriptions (continued)

Field	Description
5 IFEE26	External Interrupt Falling-edge Events Enable 26 1 Falling-edge event is enabled. 0 Falling-edge event is disabled.
6 IFEE25	External Interrupt Falling-edge Events Enable 25 1 Falling-edge event is enabled. 0 Falling-edge event is disabled.
7 IFEE24	External Interrupt Falling-edge Events Enable 24 1 Falling-edge event is enabled. 0 Falling-edge event is disabled.
8 IFEE23	External Interrupt Falling-edge Events Enable 23 1 Falling-edge event is enabled. 0 Falling-edge event is disabled.
9 IFEE22	External Interrupt Falling-edge Events Enable 22 1 Falling-edge event is enabled. 0 Falling-edge event is disabled.
10 IFEE21	External Interrupt Falling-edge Events Enable 21 1 Falling-edge event is enabled. 0 Falling-edge event is disabled.
11 IFEE20	External Interrupt Falling-edge Events Enable 20 1 Falling-edge event is enabled. 0 Falling-edge event is disabled.
12 IFEE19	External Interrupt Falling-edge Events Enable 19 1 Falling-edge event is enabled. 0 Falling-edge event is disabled.
13 IFEE18	External Interrupt Falling-edge Events Enable 18 1 Falling-edge event is enabled. 0 Falling-edge event is disabled.
14 IFEE17	External Interrupt Falling-edge Events Enable 17 1 Falling-edge event is enabled. 0 Falling-edge event is disabled.
15 IFEE16	External Interrupt Falling-edge Events Enable 16 1 Falling-edge event is enabled. 0 Falling-edge event is disabled.
16 IFEE15	External Interrupt Falling-edge Events Enable 15 1 Falling-edge event is enabled. 0 Falling-edge event is disabled.
17 IFEE14	External Interrupt Falling-edge Events Enable 14 1 Falling-edge event is enabled. 0 Falling-edge event is disabled.
18 IFEE13	External Interrupt Falling-edge Events Enable 13 1 Falling-edge event is enabled. 0 Falling-edge event is disabled.

Table 2426. WIFEER field descriptions (continued)

Field	Description
19 IFEE12	External Interrupt Falling-edge Events Enable 12 1 Falling-edge event is enabled. 0 Falling-edge event is disabled.
20 IFEE11	External Interrupt Falling-edge Events Enable 11 1 Falling-edge event is enabled. 0 Falling-edge event is disabled.
21 IFEE10	External Interrupt Falling-edge Events Enable 10 1 Falling-edge event is enabled. 0 Falling-edge event is disabled.
22 IFEE9	External Interrupt Falling-edge Events Enable 9 1 Falling-edge event is enabled. 0 Falling-edge event is disabled.
23 IFEE8	External Interrupt Falling-edge Events Enable 8 1 Falling-edge event is enabled. 0 Falling-edge event is disabled.
24 IFEE7	External Interrupt Falling-edge Events Enable 7 1 Falling-edge event is enabled. 0 Falling-edge event is disabled.
25 IFEE6	External Interrupt Falling-edge Events Enable 6 1 Falling-edge event is enabled. 0 Falling-edge event is disabled.
26 IFEE5	External Interrupt Falling-edge Events Enable 5 1 Falling-edge event is enabled. 0 Falling-edge event is disabled.
27 IFEE4	External Interrupt Falling-edge Events Enable 4 1 Falling-edge event is enabled. 0 Falling-edge event is disabled.
28 IFEE3	External Interrupt Falling-edge Events Enable 3 1 Falling-edge event is enabled. 0 Falling-edge event is disabled.
29 IFEE2	External Interrupt Falling-edge Events Enable 2 1 Falling-edge event is enabled. 0 Falling-edge event is disabled.
30 IFEE1	External Interrupt Falling-edge Events Enable 1 1 Falling-edge event is enabled. 0 Falling-edge event is disabled.
31 IFEE0	External Interrupt Falling-edge Events Enable 0 1 Falling-edge event is enabled. 0 Falling-edge event is disabled.

85.3.2.8 Wakeup/Interrupt Filter Enable Register (WIFER)

This register is used to enable an analog filter on the corresponding interrupt pads to filter out glitches on the inputs. The number of wakeups/interrupts supporting this feature is SoC dependent and can be configured to be between 1 and 32.

Note: Glitch filter must be enabled in case the wake-up sources are used to exit from Standby.

Offset: 0x0030 Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	IFE31	IFE30	IFE29	IFE28	IFE27	IFE26	IFE25	IFE24	IFE23	IFE22	IFE21	IFE20	IFE19	IFE18	IFE17	IFE16	IFE15	IFE14	IFE13	IFE12	IFE11	IFE10	IFE9	IFE8	IFE7	IFE6	IFE5	IFE4	IFE3	IFE2	IFE1	IFE0
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2492. Wakeup/Interrupt Filter Enable Register (WIFER)

Table 2427. WIFER field descriptions

Field	Description
0 IFE31	External Interrupt Filter Enable 31 Enable analog glitch filter on the external interrupt pad input. 1 Filter is enabled. 0 Filter is disabled.
1 IFE30	External Interrupt Filter Enable 30 Enable analog glitch filter on the external interrupt pad input. 1 Filter is enabled. 0 Filter is disabled.
2 IFE29	External Interrupt Filter Enable 29 Enable analog glitch filter on the external interrupt pad input. 1 Filter is enabled. 0 Filter is disabled.
3 IFE28	External Interrupt Filter Enable 28 Enable analog glitch filter on the external interrupt pad input. 1 Filter is enabled. 0 Filter is disabled.
4 IFE27	External Interrupt Filter Enable 27 Enable analog glitch filter on the external interrupt pad input. 1 Filter is enabled. 0 Filter is disabled.
5 IFE26	External Interrupt Filter Enable 26 Enable analog glitch filter on the external interrupt pad input. 1 Filter is enabled. 0 Filter is disabled.
6 IFE25	External Interrupt Filter Enable 25 Enable analog glitch filter on the external interrupt pad input. 1 Filter is enabled. 0 Filter is disabled.

Table 2427. WIFER field descriptions (continued)

Field	Description
7 IFE24	External Interrupt Filter Enable 24 Enable analog glitch filter on the external interrupt pad input. 1 Filter is enabled. 0 Filter is disabled.
8 IFE23	External Interrupt Filter Enable 23 Enable analog glitch filter on the external interrupt pad input. 1 Filter is enabled. 0 Filter is disabled.
9 IFE22	External Interrupt Filter Enable 22 Enable analog glitch filter on the external interrupt pad input. 1 Filter is enabled. 0 Filter is disabled.
10 IFE21	External Interrupt Filter Enable 21 Enable analog glitch filter on the external interrupt pad input. 1 Filter is enabled. 0 Filter is disabled.
11 IFE20	External Interrupt Filter Enable 20 Enable analog glitch filter on the external interrupt pad input. 1 Filter is enabled. 0 Filter is disabled.
12 IFE19	External Interrupt Filter Enable 19 Enable analog glitch filter on the external interrupt pad input. 1 Filter is enabled. 0 Filter is disabled.
13 IFE18	External Interrupt Filter Enable 18 Enable analog glitch filter on the external interrupt pad input. 1 Filter is enabled. 0 Filter is disabled.
14 IFE17	External Interrupt Filter Enable 17 Enable analog glitch filter on the external interrupt pad input. 1 Filter is enabled. 0 Filter is disabled.
15 IFE16	External Interrupt Filter Enable 16 Enable analog glitch filter on the external interrupt pad input. 1 Filter is enabled. 0 Filter is disabled.
16 IFE15	External Interrupt Filter Enable 15 Enable analog glitch filter on the external interrupt pad input. 1 Filter is enabled. 0 Filter is disabled.
17 IFE14	External Interrupt Filter Enable 14 Enable analog glitch filter on the external interrupt pad input. 1 Filter is enabled. 0 Filter is disabled.

Table 2427. WIFER field descriptions (continued)

Field	Description
18 IFE13	External Interrupt Filter Enable 13 Enable analog glitch filter on the external interrupt pad input. 1 Filter is enabled. 0 Filter is disabled.
19 IFE12	External Interrupt Filter Enable 12 Enable analog glitch filter on the external interrupt pad input. 1 Filter is enabled. 0 Filter is disabled.
20 IFE11	External Interrupt Filter Enable 11 Enable analog glitch filter on the external interrupt pad input. 1 Filter is enabled. 0 Filter is disabled.
21 IFE10	External Interrupt Filter Enable 10 Enable analog glitch filter on the external interrupt pad input. 1 Filter is enabled. 0 Filter is disabled.
22 IFE9	External Interrupt Filter Enable 9 Enable analog glitch filter on the external interrupt pad input. 1 Filter is enabled. 0 Filter is disabled.
23 IFE8	External Interrupt Filter Enable 8 Enable analog glitch filter on the external interrupt pad input. 1 Filter is enabled. 0 Filter is disabled.
24 IFE7	External Interrupt Filter Enable 7 Enable analog glitch filter on the external interrupt pad input. 1 Filter is enabled. 0 Filter is disabled.
25 IFE6	External Interrupt Filter Enable 6 Enable analog glitch filter on the external interrupt pad input. 1 Filter is enabled. 0 Filter is disabled.
26 IFE5	External Interrupt Filter Enable 5 Enable analog glitch filter on the external interrupt pad input. 1 Filter is enabled. 0 Filter is disabled.
27 IFE4	External Interrupt Filter Enable 4 Enable analog glitch filter on the external interrupt pad input. 1 Filter is enabled. 0 Filter is disabled.
28 IFE3	External Interrupt Filter Enable 3 Enable analog glitch filter on the external interrupt pad input. 1 Filter is enabled. 0 Filter is disabled.

Table 2427. WIFER field descriptions (continued)

Field	Description
29 IFE2	External Interrupt Filter Enable 2 Enable analog glitch filter on the external interrupt pad input. 1 Filter is enabled. 0 Filter is disabled.
30 IFE1	External Interrupt Filter Enable 1 Enable analog glitch filter on the external interrupt pad input. 1 Filter is enabled. 0 Filter is disabled.
31 IFE0	External Interrupt Filter Enable 0 Enable analog glitch filter on the external interrupt pad input. 1 Filter is enabled. 0 Filter is disabled.

85.3.2.9 Wakeup Padkeeper Disable Register (WPDR)

This register is used to disable/enable pad keeper functionality on corresponding PAD during Standby mode.

Offset: 0x0034 Access: User read/write

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	WPD31	WPD30	WPD29	WPD28	WPD27	WPD26	WPD25	WPD24	WPD23	WPD22	WPD21	WPD20	WPD19	WPD18	WPD17	WPD16	WPD15	WPD14	WPD13	WPD12	WPD11	WPD10	WPD9	WPD8	WPD7	WPD6	WPD5	WPD4	WPD3	WPD2	WPD1	WPD0
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2493. Wakeup Pad keeper Disable Register (WPDR)

Table 2428. WPDR field descriptions

Field	Description
0 WPD31	Wakeup IO pad keeper disable 31 1 Pad keeper is disabled. 0 Pad keeper is enabled.
1 WPD30	Wakeup IO pad keeper disable 30 1 Pad keeper is disabled. 0 Pad keeper is enabled.
2 WPD29	Wakeup IO pad keeper disable 29 1 Pad keeper is disabled. 0 Pad keeper is enabled.
3 WPD28	Wakeup IO pad keeper disable 28 1 Pad keeper is disabled. 0 Pad keeper is enabled.
4 WPD27	Wakeup IO pad keeper disable 27 1 Pad keeper is disabled. 0 Pad keeper is enabled.

Table 2428. WPDR field descriptions (continued)

Field	Description
5 WPD26	Wakeup IO pad keeper disable 26 1 Pad keeper is disabled. 0 Pad keeper is enabled.
6 WPD25	Wakeup IO pad keeper disable 25 1 Pad keeper is disabled. 0 Pad keeper is enabled.
7 WPD24	Wakeup IO pad keeper disable 24 1 Pad keeper is disabled. 0 Pad keeper is enabled.
8 WPD23	Wakeup IO pad keeper disable 23 1 Pad keeper is disabled. 0 Pad keeper is enabled.
9 WPD22	Wakeup IO pad keeper disable 22 1 Pad keeper is disabled. 0 Pad keeper is enabled.
10 WPD21	Wakeup IO pad keeper disable 21 1 Pad keeper is disabled. 0 Pad keeper is enabled.
11 WPD20	Wakeup IO pad keeper disable 20 1 Pad keeper is disabled. 0 Pad keeper is enabled.
12 WPD19	Wakeup IO pad keeper disable 19 1 Pad keeper is disabled. 0 Pad keeper is enabled.
13 WPD18	Wakeup IO pad keeper disable 18 1 Pad keeper is disabled. 0 Pad keeper is enabled.
14 WPD17	Wakeup IO pad keeper disable 17 1 Pad keeper is disabled. 0 Pad keeper is enabled.
15 WPD16	Wakeup IO pad keeper disable 16 1 Pad keeper is disabled. 0 Pad keeper is enabled.
16 WPD15	Wakeup IO pad keeper disable 15 1 Pad keeper is disabled. 0 Pad keeper is enabled.
17 WPD14	Wakeup IO pad keeper disable 14 1 Pad keeper is disabled. 0 Pad keeper is enabled.
18 WPD13	Wakeup IO pad keeper disable 13 1 Pad keeper is disabled. 0 Pad keeper is enabled.

Table 2428. WPDR field descriptions (continued)

Field	Description
19 WPD12	Wakeup IO pad keeper disable 12 1 Pad keeper is disabled. 0 Pad keeper is enabled.
20 WPD11	Wakeup IO pad keeper disable 11 1 Pad keeper is disabled. 0 Pad keeper is enabled.
21 WPD10	Wakeup IO pad keeper disable 10 1 Pad keeper is disabled. 0 Pad keeper is enabled.
22 WPD9	Wakeup IO pad keeper disable 9 1 Pad keeper is disabled. 0 Pad keeper is enabled.
23 WPD8	Wakeup IO pad keeper disable 8 1 Pad keeper is disabled. 0 Pad keeper is enabled.
24 WPD7	Wakeup IO pad keeper disable 7 1 Pad keeper is disabled. 0 Pad keeper is enabled.
25 WPD6	Wakeup IO pad keeper disable 6 1 Pad keeper is disabled. 0 Pad keeper is enabled.
26 WPD5	Wakeup IO pad keeper disable 5 1 Pad keeper is disabled. 0 Pad keeper is enabled.
27 WPD4	Wakeup IO pad keeper disable 4 1 Pad keeper is disabled. 0 Pad keeper is enabled.
28 WPD3	Wakeup IO pad keeper disable 3 1 Pad keeper is disabled. 0 Pad keeper is enabled.
29 WPD2	Wakeup IO pad keeper disable 2 1 Pad keeper is disabled. 0 Pad keeper is enabled.
30 WPD1	Wakeup IO pad keeper disable 1 1 Pad keeper is disabled. 0 Pad keeper is enabled.
31 WPD0	Wakeup IO pad keeper disable 0 1 Pad keeper is disabled. 0 Pad keeper is enabled.

85.4 Functional description

85.4.1 General

This section provides a complete functional description of the Wakeup unit.

85.4.2 Non-maskable interrupts

The Wakeup unit supports up to 4 non-maskable interrupts which can be allocated to any pad necessary at the SoC level. This allocation is fixed per SoC.

The Wakeup unit supports the generation of 3 types of interrupts per NMI input to the SoC. The Wakeup unit supports the capturing of a second event per NMI input before the interrupt is cleared, thus reducing the chance of losing an NMI event.

Each NMI passes through a by-passable analog glitch filter.

Note: Glitch filter control and pad configuration should be done while the NMI is disabled in order to avoid erroneous triggering by glitches caused by the configuration process itself.

85.4.2.1 NMI management

Each NMI can be enabled or disabled independently. This can be performed using the single NCR register laid out to contain all configuration bits for a given NMI in a single byte (see *Figure 2486*). A pad defined as an NMI can be configured by the user to recognize interrupts with an active rising edge, an active falling edge or both edges being active. A setting of having both edge events disabled results in no interrupt being detected and should not be configured.

The active NMI edge is controlled by the user through the configuration of the NREE and NFEE bits.

Note: After reset, NREE and NFEE are set to '0', therefore the NMI functionality is disabled after reset and must be enabled explicitly by software.

Once a pad's NMI functionality has been enabled, the pad cannot be reconfigured in the IOMUX to override or disable the NMI.

The NMI destination interrupt is controlled by the user through the configuration of the NDSS bits. See *Table 2421* for details.

Each NMI supports a status flag and an overrun flag which are located in the NSR register (see *Figure 2485*). This register is a clear-by-write-1 register type, preventing inadvertent overwriting of other flags in the same register. The status flag is set whenever an NMI event is detected. The overrun flag is set whenever an NMI event is detected and the status flag is set (it has not yet been cleared).

Note: The overrun flag is cleared by writing a '1' to the appropriate overrun bit in the NSR register. If the status bit is cleared and the overrun bit is still set, the pending interrupt will not be cleared.

85.4.3 External wakeups/interrupts

The Wakeup unit supports up to 32 external wakeup/interrupts which can be allocated to any pad necessary at the SoC level. This allocation is fixed per SoC.

The Wakeup unit supports up to 4 interrupt vectors to the interrupt controller of the SoC. Each interrupt vector can support up to the number of external interrupt sources from the device pads with the total across all vectors being equal to the number of external interrupt sources. Each external interrupt sources is assigned to exactly one interrupt vector. The interrupt vector assignment is sequential so that one interrupt vector is for external interrupt sources 0 through N - 1, the next is for N through N + M - 1, and so forth.

The parameter IRQ_VEC defines the number of interrupt vectors (the ipi_int_pins output size).


The parameter EIRQ_PER_VEC defines the number of external interrupt sources assigned to each interrupt vector. It is split up into four 6-bit fields, one for each possible interrupt vector, with the lowest field corresponding to ipi_int_pins[0], the second field to ipi_int_pins[1], and so forth.

For example, for EIRQS = 17, IRQ_VEC = 3 and EIRQ_PER_VEC = {6'd0, 6'd5, 6'd3, 6'd9}, ipp_ind_int[8:0] are assigned to ipi_int_pins[0], ipp_ind_int[11:9] are assigned to ipi_int_pins[1], and ipp_ind_int[16:12] are assigned to ipi_int_pins[2]. The signals ipp_ind_int[31:17] and ipi_int_pins[3] do not exist.

Note: If EIRQS = 0, the unused ipp_ind_int[0] input has no effect on the sys_wakeup output.

Refer to *Figure 2494* for an overview of the external interrupt implementation for the example of four interrupt vectors with eight external interrupt sources each.

Figure 2494. External interrupt pad diagram



All of the external interrupt pads within a single group have equal priority. It is the responsibility of the user software to search through the group of sources in the most appropriate way for their application.

The priority of the vectors used by the external interrupt pads is fixed based on the platform and the interrupt controller and its priority levels, but the allocation of pads to each group of interrupts can be independently configured by the SoC.

An SoC specific number of external interrupt lines can have a digital glitch filters applied to them. The supported range is 0 to 32.

Note: Glitch filter control and pad configuration should be done while the external interrupt line is disabled in order to avoid erroneous triggering by glitches caused by the configuration process itself.

85.4.3.1 External interrupt management

Each interrupt can be enabled or disabled independently. This can be performed using a single rolled up register (*Figure 2488*). A pad defined as an external interrupt can be configured by the user to recognize interrupts with an active rising edge, an active falling edge or both edges being active.


Note: Writing a '0' to both IREE[x] and IFEE[x] disables the external interrupt functionality for that pad completely (no system wakeup or interrupt will be generated on any activity on that pad)!

The active IRQ edge is controlled by the users through the configuration of the registers WIREER and WIFEER.

Each external interrupt supports an individual flag which is held in the flag register (WISR). This register is a clear-by-write-1 register type, preventing inadvertent overwriting of other flags in the same register.

For devices with less than the maximum number of interrupt sources, it is possible for the SoC to implement either all four interrupt vectors with fewer sources or to reduce the number of vectors as the number of sources are reduced. *Figure 2495* shows two examples of how this could be supported.

Figure 2495. Example of different interrupt to vector mapping at SOC level



85.4.4 On-Chip wakeups

The Wakeup unit supports up to 32 on-chip wakeup sources. It combines the on-chip wakeups with the external ones to generate a single wakeup to the system.

Note: If WUPS = 0, the unused wakeup_in input has no effect on the sys_wakeup output.

85.4.4.1 On-Chip wakeup management

In order to allow software to determine the wakeup source at one location, on-chip wakeups are reported along with external wakeups in the WISR register (see *Figure 2487* for details). Enabling and clearing of these wakeups are done via the on-chip wakeup source's own registers.

86 Real Time Clock / Autonomous Periodic Interrupt (RTC/API)

86.1 Overview

The RTC is a free running counter used for time keeping applications. The RTC may be configured to generate an interrupt at a predefined interval independent of the mode of operation (run mode or low power mode). When the RTC interval is reached, the RTC will generate a wakeup request to the wakeup unit. The RTC can be configured to generate an interrupt on the RTC interval timeout.

The RTC also supports an autonomous periodic interrupt (API) function which can be used to generate a periodic event to the wakeup unit or an interrupt request.

86.2 Features

Features of the RTC/API include:

- 3 selectable counter clock sources:
  - LPRC prescaled by 8 (128 kHz)
  - SXOSC (32 kHz)
  - IRCOSC (16 MHz)
- Clock sources can optionally be prescaled by 512 or 32
- 32-bit counter
  - Supports times up to 1.5 months with 1 ms resolution
  - Runs in all modes of operation, including normal RESET
  - Reset when disabled by software and by POR
- 12-bit compare value to support an extended range of interrupt intervals
- RTC compare value changeable while counter is running
- RTC status and control register are reset only by POR
- Autonomous periodic interrupt (API) to support an extended range of interrupt intervals
- Configurable interrupt for RTC match, API match, and RTC rollover
- Configurable wakeup event for RTC match, API match, and RTC rollover

Figure 2496. RTC/API block diagram





Figure 2497. Clock gating for RTC clocks



86.3 Modes of operation

86.3.1 Functional mode

There are two functional modes of operation for the RTC: normal operation and low power mode. In normal operation, all RTC registers can be read or written. The RTC/API and associated interrupts are optionally enabled. In low power mode, the bus interface is disabled and no configuration changes are permitted. The RTC/API is enabled if enabled prior to entry into low power mode.

86.3.2 Debug mode

If RTCC[FRZEN] is set, the counter will stop on the last valid count when the device enters debug mode. On debug mode exit, the counter will resume counting from the frozen value. If RTCC[FRZEN] is clear, the counter will continue counting (and set flags accordingly) when the device is in debug mode.

86.4 Register descriptions

The registers listed in *Table 2429* are described in the following sections.

Table 2429. RTC/API register map

Address offset	Register	Location
0x0000	RTC Supervisor Control Register (RTCSUPV)	*Section 86.4.1*
0x0004	RTC Control Register (RTCC)	*Section 86.4.2*
0x0008	RTC Status Register (RTCS)	*Section 86.4.3*
0x000C	RTC Counter Register (RTCCNT)	*Section 86.4.4*
0x0010	API Compare Value Register (RTC_APIVAL)	*Section 86.4.5*
0x0014	RTC Compare Value Register (RTC_RTCVAL)	*Section 86.4.6*

86.4.1 RTC Supervisor Control Register (RTCSUPV)

The RTCSUPV register contains the SUPV bit which determines whether other registers are accessible in supervisor mode or user mode.

Note: RTCSUPV register is accessible only in supervisor mode.

Offset: 0x0000 Access: Supervisor R/W

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	SUPV	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2498. RTC Supervisor Control Register (RTCSUPV)

Table 2430. RTCSUPV register field descriptions

Field	Description
0 SUPV	RTC Supervisor Bit 0 All registers are accessible in both user as well as supervisor mode. 1 All other registers are accessible in supervisor mode only.

86.4.2 RTC Control Register (RTCC)

The RTCC register contains:

- RTC counter enable
- RTC interrupt enable
- RTC clock source select
- RTC compare value
- API enable
- API interrupt enable
- API compare value

Offset: 0x0004 Access: User R/W

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	CNTEN	RTCIE	FRZEN	ROVREN	0	0	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	APIEN	APIIE	CLKSEL		DIV512EN	DIV32EN	0	0	0	0	0	0	0	0	0	TRIG_EN
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2499. RTC Control Register (RTCC)

Table 2431. RTCC register field descriptions

Field	Description
0 CNTEN	Counter Enable The CNTEN bit enables the RTC counter. Clearing CNTEN has the effect of asynchronously resetting (synchronous reset negation) all the RTC and API logic as well as resetting the 32-bit counter. This allows for the RTC configuration and clock source selection to be updated without causing synchronization issues. 0 Counter disabled and reset 1 Counter enabled
1 RTCIE	RTC Interrupt Enable The RTCIE bit enables interrupts requests to the system if RTCF is asserted. 0 RTC interrupts disabled 1 RTC interrupts enabled
2 FRZEN	Freeze Enable Bit If RTCC[FRZEN] is set, the counter will stop on the last valid count when the device enters debug mode. On debug mode exit, the counter will resume counting from the frozen value. 0 Counter running in debug mode 1 Counter stops (freezes) in debug mode
3 ROVREN	Counter Roll Over Interrupt Enable The ROVREN enables interrupt requests when the RTC has rolled over from 0xFFFF_FFFF to 0x0000_0000. The RTCIE bit must also be set in order to generate an interrupt from a counter rollover. 0 RTC rollover interrupt disabled 1 RTC rollover interrupt enabled
16 APIEN	Autonomous Periodic Interrupt Enable The APIEN bit enables the autonomous periodic interrupt function. 0 API disabled 1 API enabled

Table 2431. RTCC register field descriptions (continued)

Field	Description
17 APIIE	API Interrupt Enable The APIIE bit enables interrupts requests to the system if APIF is asserted. 0 API interrupts disabled 1 API interrupts enabled
18:19 CLKSEL	Clock Select The CLKSEL[0:1] bits select the clock source for the RTC. CLKSEL may only be updated when CNTEN is 0. The user should ensure that oscillator is enabled before selecting it as a clock source for RTC. 00 SXOSC 01 LPRC prescaled by 8 10 IRCOSC 11 Reserved
20 DIV512EN	Divide by 512 enable The DIV512EN bit enables the 512 clock divider. DIV512EN may only be updated when CNTEN is 0. 0 Divide by 512 is disabled. 1 Divide by 512 is enabled.
21 DIV32EN	Divide by 32 enable The DIV32EN bit enables the 32 clock divider. DIV32EN may only be updated when CNTEN is 0. 0 Divide by 32 is disabled. 1 Divide by 32 is enabled.
31 TRIG_EN	Trigger enable Used for self clearing of WKPU API event. This bit is required in case API event is being used to trigger SSWU eCTU commands. 0 Trigger enable is disabled. 1 Trigger enable is enabled.

86.4.3 RTC Status Register (RTCS)

The RTCS register contains:

- RTC interrupt flag
- API interrupt flag
- ROLLOVR Flag

Offset: 0x0008 Access: User R/W

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	0	0	RTCF	0	0	0	0	0	0	0	0	0	0	INV_RTC	INV_API	INV_ANL
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	0	0	APIF	0	0	ROVRF	0	0	0	0	0	0	0	0	0	0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2500. RTC Status Register (RTCS)

Table 2432. RTCS register field descriptions

Field	Description
2 RTCF	RTC Interrupt Flag The RTCF bit indicates that the RTC counter has reached the counter value matching RTCVAL. RTCF is cleared by writing a 1 to RTCF. Writing a 0 to RTCF has no effect. 0 RTC counter is not equal to RTCVAL. 1 RTC counter matches RTCVAL.
13 INV_RTC	Invalid RTC write This bit becomes value 1 after a value has been written to the RTCVAL register and the synchronization process is continuing. During this synchronization period, any attempt to write to the RTCVAL register again will be ignored.
14 INV_API	Invalid APIVAL write This bit becomes value 1 after a value has been written to the APIVAL register and the synchronization process is continuing. During this synchronization period, any attempt to write to the APIVAL register again will be ignored.
15 INV_ANL	Invalid ANLCMP write This bit becomes value 1 after a value has been written to the ANLCMP_CNT register and the synchronization process is continuing. During this synchronization period, any attempt to write to the ANLCMP_CNT register again will be ignored.
18 APIF	API Interrupt Flag The APIF bit indicates that the RTC counter has reached the counter value matching API offset value. APIF is cleared by writing a 1 to APIF. Writing a 0 to APIF has no effect. 0 No API interrupt 1 API interrupt
21 ROVRF	Counter Roll Over Interrupt Flag The ROVRF bit indicates that the RTC has rolled over from 0xffff_ffff to 0x0000_0000. ROVRF is cleared by writing a 1 to ROVRF. 0 RTC has not rolled over. 1 RTC has rolled over.

86.4.4 RTC Counter Register (RTCCNT)

The RTCCNT register contains the current value of the RTC counter.

Offset: 0x000C Access: User read-only

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	RTCCNT															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	RTCCNT															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2501. RTC Counter Register (RTCCNT)

Table 2433. RTCCNT register field descriptions

Field	Description
0:31 RTCCNT	RTC Counter Value Due to the clock synchronization, the RTCCNT value may actually represent a previous counter value.

86.4.5 API Compare Value Register (RTC_APIVAL)

The APIVAL bits are compared to the RTC counter bits and if a match occurs, an interrupt/wakeup request is asserted.

Offset: 0x0010 Access: R/W

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R	APIVAL															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R	APIVAL															
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2502. API Compare Value Register (RTC_APIVAL)

Table 2434. RTC_APIVAL register field descriptions

Field	Description
0:31 APIVAL	API Compare Value The APIVAL bits are compared to the RTC counter bits and if a match occurs, an interrupt/wakeup request is asserted. **Note:** API functionality is active only when APIVAL is non zero. The first API interrupt takes two more cycles because of synchronization of APIVAL to rtc clock. After that, interrupts are periodic in nature and it takes APIVAL+1 cycles. Minimum supported value of APIVAL is 4. This is due to synchronization issues.

86.4.6 RTC Compare Value Register (RTC_RTCVAL)

The RTCVAL bits are compared to the RTC counter bits and if a match occurs, RTCF is set.

Note: If RTC interrupt is enabled (RTCIE), it is required after each RTC counter match to reload the RTCVAL via software, to enable the interrupt again.

With RTCC[CTNEN] = 1 (RTC running) the user needs to wait the RTCS[RTC_INV] goes to zero (completed the synchronization process) before updating the RTCVAL counter. Otherwise the latter update will have no effect.

Offset: 0x0014 Access: R/W

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
R W	RTCVAL															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
R W	RTCVAL															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 2503. RTC Compare Value Register (RTC_RTCVAL)

Table 2435. RTC_RTCVAL register field descriptions

Field	Description
0:31 RTCVAL	RTC Compare Value The RTCVAL bits are compared to the RTC counter bits and if a match occurs, RTCF is set. **Note:** Minimum supported value of RTCVAL is 4. This is due to synchronization issues.

86.5 RTC functional description

The RTC consists in a 32-bit free running counter enabled with the RTCC[CNTEN] bit. (When CNTEN is cleared, the counter is asynchronously reset.) The value of the counter may be read via the RTCCNT register. Note that due to the clock synchronization, the RTCCNT value may actually represent a previous counter value. The difference between

the counter and the read value depends on ratio of counter clock and main clock. Maximum possible difference between the two is 6 count values.

The clock source to the counter is selected with the RTCC[CLKSEL] field, which gives four options for clocking the RTC/API. The three clock sources are:

- LPRC prescaled by 8 (128 kHz)
- SXOSC (32 kHz)
- IRCOSC (16 MHz)

The output of the clock mux can be optionally divided by combination of 512 and 32 to give a 1 ms RTC/API count period for different clock sources. Note that the RTCC[CNTEN] bit must be disabled when the RTC/API clock source is switched.

When the counter value matches the 32-bit value in the RTCC[RTCVAL] field, then the RTCS[RTCF] interrupt flag bit is set (after proper clock synchronization). If the RTCC[RTCIE] interrupt enable bit is set, then the RTC interrupt request is generated. If there is a match while in low power mode then the RTC will first generate a wakeup request to force a wakeup to run mode, then the RTCF flag will be set.

A rollover interrupt can be generated when the RTC transitions from a count of 0xFFFF_FFFF to 0x0000_0000. Rollover events are enabled by setting the RTCC[ROVEN] bit. If this bit is set, an RTC rollover will cause a request. To enable interrupts on a rollover request, the RTCC[RTCIE] bit also needs to be set.

All the flags and counter values are synchronized with ipg_clk the main clock. It is assumed that ipg_clk the main clock frequency is always more than or equal to the rtc_clk RTC clock used to run the counter.

86.6 API functional description

Setting the RTCC[APIEN] bit enables the autonomous interrupt function. The 32-bit RTCC[APIVAL] field selects the time interval for triggering an interrupt and/or wakeup event. Since the RTC is a free running counter, the APIVAL is added to the current count to calculate an offset. When the counter reaches the offset count, a interrupt and/or wakeup request is generated. Then the offset value is recalculated and re-triggers a new request when the new value is reached. APIVAL may only be updated when APIEN is disabled. When a compare is reached, the RTCS[APIF] interrupt flag bit is set (after proper clock synchronization). If the RTCC[APIIE] interrupt enable bit is set, then the API interrupt request is generated. If there is a match while in low power mode, then the API will first generate a wakeup request to force a wakeup into normal operation, then the APIF flag will be set.

Appendix A Acronyms and abbreviations

Table 2436 lists acronyms and abbreviations used in this document.

Table 2436. Acronyms and abbreviations

Term	Meaning
AHB	Advanced high-performance bus
AIC	PBRIDGE (AIPS) integrity checker
AMBA	Advanced microcontroller bus architecture
APFC	Auxiliary pin function control
APU	– Advanced protocol unit – Auxiliary processing unit
ASILB	Automotive SIL B
AUTOSAR	Automotive open system architecture
AVB	Audio video bridging
BAF	Boot assist flash
BCU	Buffer control unit
BIST	Built-in self test
BIU	Bus interface unit
BMIF	Bus master interface
CAN	Controller area network
CC	Communication controller
CDC	Clock domain crosser
CF	Critical fault
CGM	– Clock generation module – Conditional group member
CGMC	Conditional group membership count
CHI	Controller host interface
CID	Controller ID
CJTAG	Compact JTAG
CLTAPC	Chip-level TAPC
CP	Check packet
CPA	Check process active
CMU	Clock monitoring unit
CPU	Central processing unit
CQM	Clock quality monitor
CRC	Cyclic redundancy check

Table 2436. Acronyms and abbreviations (continued)

Term	Meaning
CSI	Combined serial interface. DSPI configuration that alternates DSI and SPI frames.
CTU	Cross triggering unit
DCF	Device configuration format
DCU	Data channel unit
DMA	Direct memory access
DMAMUX	Direct memory access controller multiplexer
DSPI	Deserial serial peripheral interface
DSI	Deserial serial interface. DSPI configuration that serializes and deserializes registers or signals to allow for pin reduction.
EBI	External bus interface
ECC	Error correction code
ECSM	Error correction status module
EIM	Error injection module
EMI	Electromagnetic interference
EOT	End of transfer
EOUT	Error out
EPU	Extended protocol unit
ESD	Electromagnetic static discharge
FCCU	Fault collection and control unit
FMPLL	Frequency-modulated phase-locked loop
FOSU	FCCU output supervision unit
FPEC	Flash program erase controller
FSM	Finite state machine
FSS	Frame start sequence
FTTI	Fault tolerant time interval
GPIO	General-purpose I/O
HIF	Host interface
HVD	High voltage detector
HW	Hardware
ID	LIN identifier field
IEEE	Institute of electrical and electronics engineers
INTC	Interrupt controller
INTF	Interface
IP	Intellectual propriety

Table 2436. Acronyms and abbreviations (continued)

Term	Meaning
IPS	– Internal peripheral system – IPI slave bus
IRQ	Interrupt request
ISR	Interrupt service routine
JDC	JTAG data communication
JEDEC	Joint Electron Device Engineering Council
JTAG	Joint Test Action Group
Jscan	JTAG scan
LIN	Local interconnect network
LINFlexD	Local interconnect network controller
LRAM	Look up table RAM
LUT	Look up table
LVD	Low voltage detector
LWB	Late-write buffer
MB	Message buffer
MBIDX	Message buffer index
MBIST	Memory built-in self test
MBM	Message buffer management
MBNum	Message buffer number
MC	MC_CGM, MC_ME, MC_PCU, and MC_RGM modules
MCU	Microcontroller unit
ME	Mode entry module (MC_ME)
MEMU	Memory error management unit
MFD	Multiplication factor divider
Mscan	Maximum-flexibility scan
MT	Macrotick
MTS	Media access test symbol
Mux	Multiplex
NCF	Non-critical fault
NIT	Network idle time
NMI	Non-maskable interrupts
nTRST	Active low test reset
NVM	Non-volatile memory
OPP	Over-program protection
OSC	Oscillator

Table 2436. Acronyms and abbreviations (continued)

Term	Meaning
Oscan	Optimized scan
OTP	One time programmable
PASS	Password and device security module
PBRIDGE	Peripheral bridge
PCM	– Platform configuration module – Peripheral control module
PCU	Power control unit
PE	Protocol engine
PFLASH	Platform flash controller
PIT	Periodic interrupt timer
PLL	Phase-locked loop
PMC	Power management controller
POC	Protocol operation control
PRAM	Platform RAM controller
PSS	Pause selection state
PWD	Password
RC	– Resistance-capacitance – Resistor-capacitor
RCC	Redundancy control checkers
RCCU	Redundancy control checker unit
RCOSC	RC oscillator
RF	Recoverable fault
RFD	Reduced frequency divider
RGM	Reset generation module
RMW	Read-modify-write
RSU	Reset and selection unit
RTL	Register transfer language
RWW	Read-while-write
RX	Receive
SAG	Safety application guide
SAR ADC	Successive approximation register analog-to-digital converter
SECDED	Single-bit error correction, double-bit error detection
SEQ	Sequencer engine
SIL	Safety integrity level
SIUL	System integration unit lite

Table 2436. Acronyms and abbreviations (continued)

Term	Meaning
SMPU	System memory protection unit
SoC	System-on-chip
SOR	Sphere of redundancy
SP	Scan packet
SPA	Scan packet active
SPI	Serial peripheral interface
Sscan	Segmented scan
SSCM	System status and configuration module
SSD	Scan selection directive
SSM	Scan state machine
STCU	Self-test control unit
STL	System test logic
STM	System timer module
SW	Software
SWT	Software watchdog timer
TAP	Test access point
TAP.1	An IEEE 1149.1 test access port
TAP.7	An IEEE 1149.7 test access port
TBD	To be defined
TCA	Tap controller access
TCD	Transfer control descriptor
TCK	Test clock
TCKC	Test clock compact
TCU	Time control unit
TDI	Test data input
TDIC	Test data input compact
TDO	Test data output
TDOC	Test data output compact
TMS	Test mode select
TMSC	Test mode select compact
TS	Target System
TSENS	Temperature sensor
TX	Transmit
UART	Universal asynchronous/synchronous receiver transmitter
UF	Unrecoverable fault

Table 2436. Acronyms and abbreviations (continued)

Term	Meaning
VCO	Voltage controlled oscillator
VREG	Voltage regulator
WDG	Watchdog timer
WKPU	Wakeup unit
WS	Wait state
XBAR	Crossbar
XBIC	XBAR integrity checker
ZBS	Zero bit scan
µT	Microtick

Revision history

Table 2437. Document revision history

Date	Revision	Changes
26-Mar-2018	1	Initial release
28-Jun-2019	2	Throughout document: Formatting and editorial changes; Replaced eMMC by SDMMC Removed references to USB, LFAST, SIPI, I2S *Chapter 2: Introduction* *Section 2.1.5: Features*: – Updated all bullets referring to both Ethernet 0 features and Ethernet 1 features. – Flexible Power Supply options: sentence “Single internal SMPS regulator (FPBGA302 and FPBGA386)” removed. – Changed “eMMC 4.51 interface” by “SD3.01/SDIO3.0/MMC4.51” – Eleven DSPI modules, one working even in low power mode. – Sixteen MCAN. – Removed RevMII. – Added Turbo MII (“TMII” , overclocked MII @200 Mbps) – Removed Half-duplex operation details. – Removed Standard IEEE 802.3az-2010 and 64-bit data transfer interface. – Removed (64-bit timestamps...). – Removed bullets about VLAN tags. – Changed “Flexible...” to “Fixed address filtering modes:”. – Removed some details of MAC Rx features bullet. – Removed Transaction layer Tx/Rx features bullets. – Removed some details of DMA block features bullet. – Removed some details of Audio and video features bullet. – Removed some Generic queuing features bullet. – Added SDMMC feature details. – Added OctalSPI feature details. – Reworked Low power supply options – Updated bullet “182 KB HSM...32 KB data)” to “224 KB HSM...32 KB data)” – Updated “RGMII PHY...on TX clock” in bullet One ethernet controller 10/100/1000 Mbps *Table 3: Features list*: – Other - SMPS deleted. – Changed MCAN, I2C, OctalSPI description. – Removed SIPI/LFAST, USB, HyperBus and SMPS features. – Updated row headed User Flash. – Updated row headed Security Flash. – Updated row headed DSPI. – Removed I2S feature. Updated *Figure 2: Block diagram* Updated *Figure 3: Periphery allocation*

Table 2437. Document revision history (continued)

Date	Revision	Changes
28-Jun-2019	2 (contd.)	*Chapter 3: Embedded memories*: Updated *Section 3.2.1: System SRAM* Updated *Figure 5: Flash memory segmentation and Read While Write partitioning* *Chapter 5: Memory Map* *Table 5: Overview Memory Map*: – changed OctalSPI start and end addresses to 0x60000000–0x80000200B. – removed USB mapping. *Table 6: Flash memory map*: updated Security Code Flash block3 and block5 addresses and descriptions. *Table 7: System and stand-by RAM memory map*: – Updated HSM end offset. – Updated start offset of a reserved field *Table 8: Processor local RAM memory map*: Updated I-MEM CPU_0 end offset Updated *Table 9: OctalSPI memory map* *Table 10: SDMMC register map*: Added footnote on Reserved *Table 11: Peripheral memory map (PBRIDGE 2)* – Removed CCCU_0 – Changed SEM42 by SEMA42 – removed XBIC_Concentrator_1 at start address 0xF4010000. – added IIC_2 at start address 0xF7E6C000. – added PLL_DIG_ETH at start address 0xF7FB0140. – removed LFAST_0 at start address 0xF7FD8000. *Table 12: Peripheral memory map (PBRIDGE 1)*: – added IIC_1 at start address 0xFBE68000. – added IIC_3 at start address 0xFBE6C000. – added CMU_18 at start address 0xFBFB0600. – removed SIPI_1 at start address 0xFBFD0000. – removed LFAST_1 at start address 0xFBFD8000. *Table 13: Peripheral memory map (PBRIDGE 0)*: – removed I2S_0 at start address 0xFFE68000. – removed I2S_1 at start address 0xFFE6C000. – added DSPI_LP at start address 0xFFE70000. – added PCM_1 at start address 0xFFE74000. – added CAN_SUB_3_MESSAGE_RAM at start address 0xFFED8000. – added CAN_SUB_3_M_CAN_1/2/3/4 respectively at start address 0xFFEF4000/0xFFEF8000/0xFFEFC000/0xFFF00000. – removed SIPI_0 at start address 0xFFFD0000. Removed Section: Security module memory *Table 14: UTest memory map*: Added a footnote, “Factory could program.....find it” to the “UTest DCF records” for Start offset of 0x0370.

Table 2437. Document revision history (continued)

Date	Revision	Changes
28-Jun-2019	2 (contd.)	*Chapter 6: Functional safety* *Table 16: Module classification*: ViMos classification: – changed Module description for all cores. – removed concentrator DMA, MC_PMC and PIT modules. – added MC_PCU, PMC_DIG, GST, PBRIDGEn, IAHBG, PLLDIG_ETH, and IRCOSC modules. – Added “Concentrator HSM” PeMos classification: – removed XBAR_1, SD ADC and PBRIDGEn modules. – added BCTU and eMIOS modules. – removed M_TTCAN and LFAST NoSaMos classification: – added DSPI_LP, RTC, SSWU, LPRC, OSC32K, DCI, PASS and TDM modules. – removed external memory interface (LFAST and SIPI) and Concentrator HSM – Changed SEMA4 by SEMA42. SuMos classification: – removed IRCOSC module. – added STCU2, XBIC and SMPU modules. Updated *Figure 6: Simplified view of E2E ECC* *Table 17: FCCU failure inputs*: Updated source names for FCCU channels 54 & 55 *Table 18: ECC RAM implementations*: Replaced all JTAG occurences by ITAG *Section 6.4.4.4: Memory Error Management Unit (MEMU)*: – Rephrased the first paragraph. – removed MEMU connections figure. *Chapter 7: Device configuration* Extensive changes throughout the chapter *Chapter 8: Reset and Boot* Updated *Section 8.1: Introduction* Updated *Section 8.3.1: Power-on and the Reset Generation Module* Updated *Figure 45: Reset Generation Module Reset Sequence* Updated *Table 125: Module status during reset phases* *Section 8.3.2: Power-up phase: power stabilization*: – removed ESR0 from the fifth bullet. – changed Peripheral supplies VDD_HV_IO_JTAG to VDD_HV_IO_ETH*, and VDD_HV_IO_FLEX to VDD_HV_IO_EMMC. *Section 8.3.6: PHASE3[DEST] Phase: device configuration*: removed “either” and “or ESR0” from the note. Updated *Section 8.3.8: PHASE1[FUNC] Phase: temporization and monitoring setup* *Section 8.3.10: PHASE3[FUNC] Phase: device configuration monitoring*: removed “ESR0” pin from the second bullet (second set).

Table 2437. Document revision history (continued)

Date	Revision	Changes
28-Jun-2019	2 (contd.)	*Chapter 10: Power management* Updated *Figure 60: Device power management framework* *Table 143: Device power management controller external signals*: Updated rows-headed VDD_HV_IO_ETH0 and VDD_HV_IO_ETH1; added row-headed VDD_HV_IO_EMMC Updated *Section 10.1.3: Power management controller overview* Updated *Figure 62: Voltage Monitor Coverage*(1)(2) *Table 144: Voltage monitors description*: Updated rows-headed LVD290_EMMC, LVD290_ETH1, LVD290_ETH0, HVD400_ETH0, HVD400_ETH1, LVD400_EMMC, LVD400_ETH0, LVD400_ETH1, UVD600_ETH0 and UVD600_ETH1 Updated *Figure 64: Voltage monitors functionality* Updated *Figure 68: VDD_HV monitored voltages during power-up* *Chapter 11: Smart Stand-by Wake-up Unit (SSWU)* *Section 11.3: Architecture* – Updated 1st bullet list with DSPI_LP and PCM1. – Updated last bullet list with sentences for DSPI_LP and PCM1. Updated *Figure 71: Smart Wake-up Architecture* Updated *Figure 72: SSWU clock architecture* *Figure 83: Commands list register 1–64 (CLR1–CLR64)*: changed Channel bit field to [18:23] *Table 159: CLR1–CLR64 field descriptions*: changed Channel bit field to [18:23] Added *Section 11.5.11.5: Commands list register 1–64 (CLR1–CLR64) - DSPI client* *Table 166: CTUCR field descriptions*: – Updated description of bitfield GRE – updated note for bit field 24. *Section 11.5.15: Double buffered registers*: Updated definitions of GRE and FGRE *Section 11.6.2: CD (Command Dispatcher)* – *Table 169: OPC Command*: updated description for [2:0] value 010-111. – *Table 170: PDC Commands*: updated description for [6:5] value 11. Added *Section 11.6.6.2: DSPI frame* *Chapter 13: Debug and Trace* Updated *Section 13.2.1: Debug and Calibration Interface (DCI)*: Removed Section: JTAG Master (JTAGM) *Section 13.2.6: JTAG Master (JTAGM)*: Updated the paragraph “The JTAG Master (JTAGM)...JTAG-mapped resources.” Removed Section: Development Trigger Semaphore (DTS) *Section 13.3: Debug over CAN*: Updated paragraph “As well as supporting...JTAG interface.” *Table 179: DCI_PINCR register field descriptions*: changed PINCR1 and PINCR3 bit field value 10 to “No client is selected”. Updated *Section 13.4.1: Nexus Port Controller (NPC)* Updated *Figure 105: NXMC integration block diagram* Updated *Table 191: NXMC source and master client IDs*

Table 2437. Document revision history (continued)

Date	Revision	Changes
28-Jun-2019	2 (contd.)	*Chapter 15: Core (z4256n3) description* Updated *Figure 107: Core (z4256n3) Supervisor Mode Programmer's Model SPRs* Updated *Table 200: Exceptions and conditions* *Figure 130: DMEM Configuration Register 0 (DMEMCFG0)*: updated DMSIZE. *Chapter 16: System Integration Unit Lite2 (SIUL2)* *Section 16.2.2: Register descriptions*: – *Table 234: SIUL2_MIDR1 field descriptions*: changed default value in the description of bit field 0:15. *Section 16.2.2.11: Soc Configuration Register 0 (SIUL2_SCR0)*: – updated Note. – *Figure 149: Soc Configuration Register 0 (SIUL2_SCR0)*: updated. – *Table 244: SIUL2_SCR0 field descriptions*: updated. *Section 16.2.2.12: I/O Pin Multiplexed Signal Configuration Registers (SIUL2_MSCR_IOn)*: changed the latest sentence by referring to the device I/O_Definition document. *Table 246: SIUL2_MSCR_IOn field description* : – Changed WPDE and WPUE field descriptions. – Updated description of ILS bitfield – 101 changed to Reserved for ODC bit field *Chapter 17: Crossbar switch (XBAR)* *Table 255: XBAR memory map*: added MASTER channel n (n = 0 to 7) title and XBAR_MGPCRn registers at 0x0800 +n*0x100 address offsets. *Table 257: XBAR_CRSn field descriptions*: Updated the note of PARK field from " Only select master.....behavior may occur." to "Only select master.....parking configuration." *Section 17.3.3: Master General Purpose Control Register (XBAR_MGPCRn)*: added this section. *Chapter 22: Semaphores2 (SEMA42)* *Table 288: Memory map/register definition*: – Updated register name for 0x0040 – Deleted line for 0x0042 – Updated Address offset for Reserved line Updated *Section 22.2.2: Semaphores2 (Secure) Reset Gate (SEMA4_RSTGT)*: – *Figure 189: Semaphores2 (Secure) Reset Gate (SEMA4_RSTGT)*: added RSTGSM and RSTGMS. – *Table 290: SEMA4_RSTGT field descriptions*: added RSTGSM and RSTGMS. Removed Section: Semaphores2 (Secure) Reset Gate (SEMA4_RSTGT_R) *Chapter 26: Clocking* Updated *Figure 252: Clock generation (part 1 of 2)* *Table 353: MC_CGM relationship to clocks*: – STM and SWT moved from CGM_SC_DC3 to CGM_SC_DC1. – Output clock for LIN_CLK0 and LIN_CLK1: updated.

Table 2437. Document revision history (continued)

Date	Revision	Changes
28-Jun-2019	2 (contd.)	– changed CGM_AC2_DC1 register description. – removed PD LFAST PLL output clock from CGM_AC1_SC register. – addedCGM_AC10_DC0/SC registers description. – SEM4 replaced by SEMA42. – updated CGM_AC2_DC1 with PLL0_PHI_DIV. – updated CGM_AC10_SC with ETH_PLL_REF_CLK. – updated CMU_OCTSPI_CLK by CMU_16_OCTSPI_CLK – updated CMU_PER_CLK1 by CMU_17_PER_CLK1 – updated Note with CMU_18 *Table 354: Maximum system level clock frequencies*: updated value to 160 MHz in PFBRIDGE_CLK Note. *Table 355: Maximum auxiliary level clock frequencies*: – row “FRAY_CLK”: updated ‘40’ by ‘80’. – changed Aux Clock 1 Selector at divider 1 to CAN_CLK3 at 25 MHz. – set frequency of Aux Clock 8 Selector to 80 MHz. – added footnote to OCTSPI_CLK – updated Aux Clock 2 Selector with PLL0_PHI_DIV. – updated Aux Clock 10 Selector with PLL_ETH. Updated *Figure 254: Clock distribution in Stand-by Domain* updated. *Section 26.5: Clock sources*: added clock source bullet ETHPLL. Added *Section 26.5.1.3: PLL_ETH* Updated *Section 26.5.1.4: PLL register interface* Updated *Figure 256: Clock distribution* Updated *Figure 26.6.3.1: Reference Clock for PTP Timestamp Logic* Deleted Ethernet 100 Mbps interfaces Updated *Figure 26.6.3.1: Reference Clock for PTP Timestamp Logic* Deleted Ethernet 1000 Mbps interfaces *Section 26.5.1.8: PLLDIG initialization information*: added, at the end of the section, Note “PLL_ETH is not controlled...”. *Section 26.6.3.1: Reference Clock for PTP Timestamp Logic*: replaced PER_CLK0 by PER_CLK1. *Table 363: Clock input sources*: added CMU_18_ETH. *Chapter 27: Dual PLL digital interface (PLLDIG)* *Section 27.1: Introduction*: Added note with a cross-reference to Clocking chapter for chip-specific implementation details *Figure 260: Dual PLL digital interface block diagram*: updated this figure by adding a divider by 2 in PLL0 block. *Section 27.4: Modes of operation*: – Changed “the operating modes” by “the operating mode” – Changed “The various modes of operation for the PLL are” by “The mode of operation for the PLL is defined below” *Figure 261: PLL0 control register (PLL0CR)*: added sentence “Exception is CLKCFG bits control the PD for PLL_DIG_ETH.” to note *3.*

Table 2437. Document revision history (continued)

Date	Revision	Changes
28-Jun-2019	2 (contd.)	*Chapter 28: Clock Monitor Unit (CMU)* *Section 28.4.1.1: CMU Control Status Register (CMU_CSR)*: Updated the description of RCDIV from, “Ensure clock.....CMU_CSR[RCDIV].” to “ Ensure clock.....otherwise the operation can lead to a spurious OLR event.” *Chapter 29: Clock Generation Module (MC_CGM)* Changed LFAST_PLL by CAN_CLK3 in the chapter. Fixed offsets for registers: – CGM_AC13_SC/SS/DC0 – CGM_AC14_SC/SS/DC0/DC1 – CGM_AC15_SC/SS/DC0. *Section 29.3: Memory map and register definition*: *Table 383: MC_CGM memory map*: added CGM_AC10_SC and CGM_AC10_SS. *Table 421: CGM_AC1_SC field descriptions*: changed 0101 to Reserved. *Table 422: CGM_AC1_SS field descriptions*: changed 0101 to Reserved. *Section 29.3.1.40: Auxiliary Clock 1 Divider 0 Configuration Register (CGM_AC1_DC0)*: changed DIV size to [10:15]. Updated *Section 29.3.1.42: Auxiliary Clock 2 Divider 1 Configuration Register (CGM_AC2_DC1)* – *Figure 318: Auxiliary Clock 2 Divider 1 Configuration Register (CGM_AC2_DC1)*: changed DIV bit field to [11:15] and changed [30:31] to Reserved. – *Table 425: CGM_AC2_DC1 field descriptions*: changed DIV bit field to [11:15], changed I2S_CLK by PLL0_PHI_DIV and removed line for [30:31]. Added *Section 29.3.1.59: Auxiliary Clock 10 Select Control Register (CGM_AC10_SC)* Added *Section 29.3.1.60: Auxiliary Clock 10 Select Status Register (CGM_AC10_SS)*: *Section 29.4.2: Auxiliary clock generation*: added link to CGM_AC10_SC. *Chapter 30: OSC digital interface (XOSC)* Added *Section 30.2.4.1: Automatic Level Control (ALC)* *Chapter 35: Flash memory controller* Updated *Section 35.5.13.1.1: e2eECC and Flash accesses* Updated *Section 35.5.14: e2eECC on data Flash accesses* *Chapter 36: Embedded Flash Memory* *Table 488: Flash memory partition 4 memory map*: corrected B2F4 addresses from 0x012C_0000 to 0x012F_FFFF. *Section 36.3.2.1: Module Configuration Register (MCR)*: – updated description of bitfield EEE – updated PEEE field description. Updated size of customer OTP area in *Table 494: UTEST block memory map* Updated bitfields EEE and DWEE in *Table 497: MCR field descriptions* Updated bitfields N64KL and N16KL in *Table 500: MCRE field descriptions*

Table 2437. Document revision history (continued)

Date	Revision	Changes
28-Jun-2019	2 (contd.)	Updated bitfield PDWEE in *Table 511: MCR2 field descriptions* Updated bitfield ADDR in *Table 513: ADR field descriptions* Updated bitfield PADR in *Table 550: ADR2 field descriptions* Updated *Section 36.4.4.2: Error correction code* Added *Section 36.4.4.2.1: Multi-bits error management (more than 3 bits error >=4)* Added SEL3 in the text description of *Table 555: Flash Modify operations* Updated *Section 36.4.1: Reset* *Chapter 37: Flash Memory Programming and Configuration* Updated *Section 37.4: Secure read protection* *Chapter 39: Analog-to-Digital Converters (ADC) Configuration* *Section 39.2.1.1.1: 12-bit Fast SAR ADC*: updated “analog input channel for each SARADC instances. Updated *Section 39.2.1.1.3: 10-bit Fast SAR ADC STDBY* Updated *Figure 450: SAR ADC integration diagram*(1)(2) *Chapter 40: Successive Approximation Register Analog-to-Digital Converter (SARADC)* *Section 40.4.4.1: Conversion timings*: Changed SAMPSEL by CTSEL field name. *Section 40.4.6: Test channel connection with internal analog channel*: removed temperature sensor and bandgap from the first sentence of the first paragraph. Updated *Table 567: SARADC digital interface register map* *Table 568: MCR field descriptions*: – Added note to NSTART, JSTART and PWDN field descriptions. – Updated the note for NSTART *Table 587: PDEDR field descriptions*: added latest paragraph in PDED field description. *Table 588: ICDRn field descriptions*: Updated CDATA field description. Added *Table 589: Valid data bit organization* *Chapter 45: Periodic Interrupt Timer (PIT)* *Section 45.5: Example Configuration for the Lifetime Timer*: Updated *Equation 29:* From, “current_uptime = PIT_LTMR64H << 64” to “current_uptime = PIT_LTMR64H << 32” *Chapter 46: Enhanced Modular IO Subsystem (eMIOS)* Updated *Section 46.1.2: Features of the eMIOS module* *Figure 534: Channel configuration*: updated this figure with eMIOS_2 that is similar to eMIOS_1. *Figure 541: eMIOS bus counters*: added figure footnote *Note:* for eMIOS_2. *Chapter 47: Global System Timer (GST)* Extensive changes throughout the chapter

Table 2437. Document revision history (continued)

Date	Revision	Changes
28-Jun-2019	2 (contd.)	*Chapter 48: CAN Subsystem* *Section 48.1: Introduction*: add bullet for CAN subsystem 3. *Table 735: IP user manual versions*: changed MCAN IP version to Revision 3.2.3. Updated *Table 736: M_CAN memory map* *Table 739: DBTP field descriptions*: updated DBRP field description. *Table 744: TSCC field descriptions*: – TCP: Removed the note, “With CAN FD...(TSS = ‘10’).” – TSS: Added a note, “In case of CAN FD mode...timestamp generation.” Removed Section: Clock Calibration on CAN Unit (CCCU) *Table 743: NBTP field descriptions*: updated range of NTSEG2 field description. *Table 793: Shared memory map versus CAN transmit, receive and filters elements*: added CAN Subsystem_3 - PBRIDGE_0 details. *Chapter 49: Ethernet 10 Mbps/100 Mbps* Extensive changes throughout the chapter *Chapter 50: Ethernet 10 Mbps/100 Mbps/1000M bps* Extensive changes throughout the chapter *Chapter 51: FlexRay communication controller (FlexRay)* *Table 1448: FlexRay memory map*: Added Strobe Port Control Register (FR_STBPCR) at 0x000A offset. Added *Section 51.5.2.7: Strobe Port Control Register (FR_STBPCR)* *Figure 1444: Stop Watch Count High Register (FR_STPWHR)* and *Figure 1445: Stop Watch Count Low Register (FR_STPWLR)*: Changed register and STPW field accesses to Read-only (was Read-write). *Chapter 53: Peripheral Sensor Interface (PSI5)* Updated *Table 1613: PSI5 memory map* *Figure 1539: PSI5 Channel Control Register (PSI5_CH0_PCCR)*: Updated the access of bit 16 from “Read only” to “RW” and added a note “This is a redundant bit and RW will not have any effect”. *Chapter 54: Peripheral Sensor Interface-Support module (PSI5-S)* *Section 54.1.2: Features*: – Removed “(big endian)” from the first bullet. – Removed GTM from the seventh bullet. *Figure 1629: PSI5-S global control register (PS_GLCR)* and *Figure 1630: PSI5-S global status register (PS_GLSR)*: removed GTM from TRIG_SEL field name and descriptions. *Table 1701: PS_WD_CFGR_CHn field descriptions*: removed GTM from WDCS field description. *Table 1704: PS_E2SCR_CHn field descriptions*: removed GTM from DDSR_SHIFT_SEL and DDSR_CLK_SEL field descriptions. *Figure 1663: DDSR internal shift trigger generator*: updated this picture. *Section 54.4.4: Timestamp*: removed GTM from trigger in the first paragraph. *Figure 1672: Clock distribution in PSI5-S*: updated this picture.

Table 2437. Document revision history (continued)

Date	Revision	Changes
28-Jun-2019	2 (contd.)	*Chapter 55: Deserial Serial Peripheral Interface (DSPI)* *Table 1713: DSPI_MCR field descriptions*: added Note to field 24 description *Chapter 56: LINFlexD* *Section 56.2.2: UART mode features*: updated the 3 latest bullets. *Table 1778: TCD setting: UART - Tx mode*: removed note at DADDR[31:0]. *Table 1779: TCD setting: UART - Rx mode*: removed note at SADDR[31:0]. *Table 1780: LINFlexD memory map*: Removed “Register classification” column. *Chapter 58: OctoSPI interface (OCTOSPI)* *Section 58.3: OCTOSPI functional description*: replaced ‘12’ by ‘11’, removed nCLK line *Figure 1887: OCTOSPI block diagram for octal communication*: removed OCTOSPI_NCLK *Section 58.3.2.6: DTR mode*: added Note. *Section 58.3.3: HyperBusTM mode*: removed ‘to 12’, ‘depending on the operating voltage’ and nCLK line *Section 58.5.2: OCTOSPI device configuration*: – added bullet and sentence related to CKCSHT. – removed ‘CKCSHT’ bullet. *Table 1869: OCTOSPI memory map* updated with 5 new registers. *Section 58.7.2.2: Device configuration register 1 (OCTOSPI_DCR1)*: – added field CKCSHT. – fixed “RESRVED” by “RESERVED” *Table 1872: OCTOSPI_DCR2 field descriptions*, bitfield WRAPSIZE: added sentence “For memories... the OCTOSPI_WPIR register”. *Section 58.7.2.5: Device configuration register 4 (OCTOSPI_DCR4)* added. *Section 58.7.2.14: Communication configuration register (OCTOSPI_CCR)* and *Section 58.7.2.23: Write communication configuration register (OCTOSPI_WCCR)*: – updated fields DDTR with ‘data’ instead of ‘alternate bytes’ – removed duplicated lines for fields ABMODE – fixed “height” by “eight” – updated ADDTR access to RW. *Section 58.7.2.19: Wrap communication configuration register (OCTOSPI_WPCCR)* to *Section 58.7.2.22: Wrap alternate bytes register (OCTOSPI_WPABR)* added. *Table 1901: OCTOSPI_DELAY_CTRL field descriptions* and *Table 1902: OCTOSPI_DELAY_CFG field descriptions*: updated field descriptions. Updated *Section 58.7.2.3: Device configuration register 2 (OCTOSPI_DCR2)* and *Section 58.7.2.29: Version register (OCTOSPI_VER)* *Chapter 59: Reset Generation Module (MC_RGM)* Updated *Section 59.3.1.12: Peripheral Reset Register 0 (RGM_PRST0)* – *Figure 1951: Peripheral Reset Register 0 (RGM_PRST0)*: Removed bitfields 20: SIPI_0_RST and 22: LFAST_0_RST – *Table 1915: RGM_PRST0 register field descriptions*: Removed row-headed SIPI_0_RST and LFAST_0_RST

Table 2437. Document revision history (continued)

Date	Revision	Changes
28-Jun-2019	2 (contd.)	Updated *Section 59.3.1.13: Peripheral Reset Register 1 (RGM_PRST1)* – *Figure 1952: Peripheral Reset Register 1 (RGM_PRST1)*: Added bitfield 0: M_CAN_4_SUB_3_RST and removed bitfield 1:CCCU_RST – *Table 1916: RGM_PRST1 register field descriptions*: Added row headed M_CAN_4_SUB_3_RST and removed row-headed CCCU_RST Updated *Section 59.3.1.14: Peripheral Reset Register 2 (RGM_PRST2)* – *Figure 1953: Peripheral Reset Register 2 (RGM_PRST2)*: Added bitfield 22: CAN_RAM_SUB_3_CTR_RST, 29: M_CAN_1_SUB_3_RST, 30: M_CAN_2_SUB _3_RST and 31: M_CAN_3_SUB_3_RST; and removed bitfield 20: USB_RST – *Table 1917: RGM_PRST2 register field descriptions*: Updated description for row headed eMMC_RST; added row headed CAN_RAM_SUB_3_CTR_RST, M_CAN_1_SUB_3_RST, M_CAN_2_SUB_3_RST and M_CAN_3_SUB_3_RST; and removed row-headed USB_RST Updated *Section 59.3.1.15: Peripheral Reset Register 3 (RGM_PRST3)* – *Figure 1954: Peripheral Reset Register 3 (RGM_PRST3)*: Added bitfield 23: DSPI_LP_RST and 24: PCM_1_RST; updated 27: IIC_2_RST; and removed bitfield 25: I2S_0_RST – *Table 1918: RGM_PRST3 register field descriptions*: Updated row headed IIC_2_RST; added row headed DSPI_LP_RST and PCM_1_RST; and removed row-headed I2S_0_RST Updated *Section 59.3.1.17: Peripheral Reset Register 5 (RGM_PRST5)* – *Figure 1956: Peripheral Reset Register 5 (RGM_PRST5)*: Added bitfield 3: M_CAN_1_SUB_2_RST, 4: M_CAN_2_SUB_2_RST, 5: M_CAN_3_SUB_2_RST, and 6: M_CAN_4_SUB_2_RST – *Table 1920: RGM_PRST5 register field descriptions*: Added row headed M_CAN_1_SUB_2_RST, M_CAN_2_SUB_2_RST, M_CAN_3_SUB_2_RST, and M_CAN_4_SUB_2_RST Updated *Section 59.3.1.18: Peripheral Reset Register 6 (RGM_PRST6)* – *Figure 1957: Peripheral Reset Register 6 (RGM_PRST6)*: Added bitfield 31: CAN_RAM_SUB_2_CTR_RST – *Table 1921: RGM_PRST6 register field descriptions*: Added row headed CAN_RAM_SUB_2_CTR_RST Updated *Section 59.3.1.19: Peripheral Reset Register 7 (RGM_PRST7)* – *Figure 1958: Peripheral Reset Register 7 (RGM_PRST7)*: Added bitfield 26: IIC_1_RST and 27: IIC_3_RST – *Table 1922: RGM_PRST7 register field descriptions*: Added row headed IIC_1_RST and IIC_3_RST Updated *Section 59.3.1.20: Peripheral Reset Status Register 0 (RGM_PSTAT0)* – *Figure 1959: Peripheral Reset Status Register 0 (RGM_PSTAT0)*: Removed bitfields 20: SIPI_0_STAT and 22: LFAST_0_STAT – *Table 1923: RGM_PSTAT0 register field descriptions*: Removed row-headed SIPI_0_STAT and LFAST_0_STAT Updated *Section 59.3.1.21: Peripheral Reset Status Register 1 (RGM_PSTAT1)* – *Figure 1960: Peripheral Reset Status Register 1 (RGM_PSTAT1)*: Added bitfield 0: M_CAN_4_SUB_3 _STAT and removed bitfield 1: CCCU_STAT – *Table 1924: RGM_PSTAT1 register field descriptions*: Added row headed M_CAN_4_SUB_3_STAT and removed row-headed CCCU_STAT

Table 2437. Document revision history (continued)

Date	Revision	Changes
28-Jun-2019	2 (contd.)	Updated *Section 59.3.1.22: Peripheral Reset Status Register 2 (RGM_PSTAT2)* – *Figure 1961: Peripheral Reset Status Register 2 (RGM_PSTAT2)*: Added bitfield 22: CAN_RAM_SUB_3_CTR_STAT, 29: M_CAN_1_SUB_3_STAT, 30: M_CAN_2_SUB_3_STAT and 31: M_CAN_3_SUB_3_STAT; and removed bitfield 20: USB_STAT – *Table 1925: RGM_PSTAT2 register field descriptions*: Updated description for row headed eMMC_STAT; added row headed CAN_RAM_SUB_3_CTR_STAT, M_CAN_1_SUB_3_STAT, M_CAN_2_SUB_3_STAT and M_CAN_3_SUB_3_STAT; and removed row-headed USB_STAT Updated *Section 59.3.1.23: Peripheral Reset Status Register 3 (RGM_PSTAT3)* – *Figure 1962: Peripheral Reset Status Register 3 (RGM_PSTAT3)*: Added bitfield 23: DSPI_LP_STAT and 24: PCM_1_STAT; updated 27: IIC_2_STAT; and removed bitfield 25: I2S_0_STAT – *Table 1926: RGM_PSTAT3 register field descriptions*: Updated row headed IIC_2_STAT; added row headed DSPI_LP_STAT and PCM_1_STAT; and removed row-headed I2S_0_STAT Updated *Section 59.3.1.25: Peripheral Reset Status Register 5 (RGM_PSTAT5)* – *Figure 1964: Peripheral Reset Status Register 5 (RGM_PSTAT5)*: Added bitfield 3: M_CAN_1_SUB_2_STAT, 4: M_CAN_2_SUB_2_STAT, 5: M_CAN_3_SUB_2_STAT, and 6: M_CAN_4_SUB_2_STAT – *Table 1928: RGM_PSTAT5 register field descriptions*: Added row headed M_CAN_1_SUB_2_STAT, M_CAN_2_SUB_2_STAT, M_CAN_3_SUB_2_STAT, and M_CAN_4_SUB_2_STAT Updated *Section 59.3.1.26: Peripheral Reset Status Register 6 (RGM_PSTAT6)* – *Figure 1965: Peripheral Reset Status Register 6 (RGM_PSTAT6)*: Added bitfield 31: CAN_RAM_SUB_2_CTR_STAT – *Table 1929: RGM_PSTAT6 register field descriptions*: Added row headed CAN_RAM_SUB_2_CTR_STAT Updated *Section 59.3.1.27: Peripheral Reset Status Register 7 (RGM_PSTAT7)* – *Figure 1966: Peripheral Reset Status Register 7 (RGM_PSTAT7)*: Added bitfield 26: IIC_1_STAT and 27: IIC_3_STAT – *Table 1930: RGM_PSTAT7 register field descriptions*: Added row headed IIC_1_STAT and IIC_3_STAT *Chapter 60: Boot Assist Flash (BAF)* Updated *Section 60.1: Introduction* *Chapter 61: System Status and Configuration Module (SSCM)* *Figure 1985: HSM and User Option Status Register (UOPS)*: – added fields FL_RUN, BAF_FA and FL_STDBY and their respective descriptions. – changed HSB bit field length to 3 bits and updated its description. *Section 61.2.1.3: Status register (SR)* – *Table 1952: SR field descriptions*: updated description. *Section 61.2.1.9: OTA Signature Address Location register (OSAL)*: updated sentence “When the OTA block is full...” and added Note. – *Table 1958: OSAL field descriptions*: updated description.

Table 2437. Document revision history (continued)

Date	Revision	Changes
28-Jun-2019	2 (contd.)	*Section 61.2.1.10: Non Active Context Logical Address register (NACLA)* – *Table 1959: NACLA field descriptions*: updated description. *Section 61.3.3: Boot mode functionality*: updated Standby-Boot section. *Chapter 62: Power management controller digital interface (PMC_Dig)* *Table 1964: Power Management Controller Memory Map*: Updated row headed 0x0244 *Table 1966: VD number versus VD name table*: Updated VD meaning for row headed VD11 and VD14 *Table 1968: REE_LV0 field descriptions*: changed “REE” by “RES” in REE_XX field descriptions. *Table 1969: RES_LV0 field descriptions*: changed “RES” by “REE” in RES_XX field descriptions. *Table 1977: EPR_HV0 field descriptions*: Updated row headed LVD11_EMMC *Table 1978: REE_HV0 field descriptions*: Changed “REE” by “RES” in REE_XX field descriptions. Updated row headed REE11_EMMC *Table 1979: RES_HV0 field descriptions*: Updated row headed RES11_AD Changed “RES” by “REE” in RES_XX field descriptions. *Table 1980: IE_HV0 field descriptions*: Updated row headed LVD11IE_EMMC *Table 1981: FEE_HV0 field descriptions*: Updated row headed FEE11_EMMC *Table 1982: EPR_HV1 field descriptions*: Updated row headed LVD14_EMMC *Table 1984: RES_HV1 field descriptions*: Updated row headed RES14_EMMC *Table 1985: IE_HV1 field descriptions*: Updated row headed LVDIE14_EMMC *Table 1986: FEE_HV1 field descriptions*: Updated row headed FEE14_EMMC *Table 1987: GR_S field descriptions*: Updated row headed VD14_EMMC and VD11_EMMC *Figure 2022: Voltage selection of IO Register (VSIO)*: Updated reset value for bitfield 28: VSIO_EMMC *Table 1990: VSIO field description*: Updated row headed VSIO_EMMC *Section 62.5.26: HPREG SELECT STATUS (HPREG_SEL_S)*: – Changed HPRE to HPREG. – Updated bitfield 31 – *Table 1992: HPREG_SEL_S field descriptions*: changed “SMPS_HP_N_SEL” by “HPREG_SEL pad” in all field descriptions. *Section 62.5.27: Miscellaneous CTRL REG (MISC_CTRL_REG)*: – Changed Bit 31 to RESERVED with a footnote. – Updated bitfields 28 and 29 *Section 62.5.35: BIST Mask Status register (BIST_MASK_STATUS)*: Updated bitfield BIST_MASK *Section 62.5.39: User BIST Time1 and Time0 register (BIST_TIME10)*, *Section 62.5.40: User BIST Time3 and Time2 register (BIST_TIME32)* and *Section 62.5.41: User BIST Time6 and Time5 register (BIST_TIME65)*: added a cross-reference to Voltage monitor BIST programming section. *Table 2002: BIST_FLAGS_PHASE1 field descriptions* and *Table 2008: BIST_DEBUG field description*: Replaced “Status will be ignored” by “Status should be ignored”

Table 2437. Document revision history (continued)

Date	Revision	Changes
28-Jun-2019	2 (contd.)	*Section 62.9: Flash interface (DCF client usage)*: added 2 paragraphs relative to monitors reactions. Updated *Section 62.10: Voltage monitor BIST programming* *Chapter 64: Mode Entry Module (MC_ME)* *Table 2013: MC_ME register description*: – set ME_PCTL_9, ME_PCTL_11, ME_PCTL62, ME_PCTL75, ME_PCTL_77 and ME_PCTL102 registers to reserved. – added ME_PCTL_63, ME_PCTL_64, ME_PCTL_65, ME_PCTL_66, ME_PCTL_73, ME_PCTL_100, ME_PCTL_101, ME_PCTL103, ME_PCTL104, ME_PCTL_228 and ME_PCTL_229 registers. – changed ME_PCTL100 register to S_IIC_2 Control. – added S_CAN_SUB_2_* entries – restored ME_PCTL77, S_OctalSPI Control. *Section 64.4.1: Mode transition request*: Added a note, “If CMU reveals..... executed correctly. *Figure 2057: TEST Mode Configuration Register (ME_TEST_MC)*, *Figure 2058: SAFE Mode Configuration Register (ME_SAFE_MC)*, *Figure 2059: DRUN Mode Configuration Register (ME_DRUN_MC)* and *Figure 2060: RUN0–3 Mode Configuration Registers (ME_RUNn_MC)*: Removed the note “Only bit [3] has an effect...” *Figure 2064: Peripheral Status Register 0 (ME_PS0)* and *Table 2022: ME_PS0 register field descriptions*: removed S_SIPI_0 and S_LFAST_0 fields and their respective descriptions. *Figure 2065: Peripheral Status Register 1 (ME_PS1)* and *Table 2023: ME_PS1 register field descriptions*: – removed S_CCCU field and its description. – added S_CANSUBSYS3_MCAN_4 field and its description. *Figure 2066: Peripheral Status Register 2 (ME_PS2)* and *Table 2024: ME_PS2 register field descriptions*: – removed S_USB field and its respective description. – added S_CANSUBSYS3 _CAN_RAM_CTR, S_CANSUBSYS3 _MCAN_1/2/3 fields and their respective descriptions. *Figure 2067: Peripheral Status Register 3 (ME_PS3)* and *Table 2025: ME_PS3 register field descriptions*: – added S_DSPI_LP and S_PCM_1 fields and their respective descriptions. – changed field S_I2S_1 to S_IIC_2. – set S_I2S_0 field to reserved. *Figure 2069: Peripheral Status Register 5 (ME_PS5)* and *Table 2027: ME_PS5 register field descriptions*: – added S_CANSUBSYS2 _MCAN_1/2/3/4 fields and their respective descriptions. *Figure 2070: Peripheral Status Register 6 (ME_PS6)* and *Table 2028: ME_PS6 register field descriptions*: – added S_CANSUBSYS2_ CAN_RAM_CTR field and its descriptions. *Figure 2071: Peripheral Status Register 7 (ME_PS7)* and *Table 2029: ME_PS7 register field descriptions*: – added S_IIC_1 and S_IIC_3 field and their respective descriptions.

Table 2437. Document revision history (continued)

Date	Revision	Changes
28-Jun-2019	2 (contd.)	*Chapter 66: Debug and Calibration Interface (DCI)* Extensive changes throughout the chapter *Chapter 69: JTAG Data Communication (JDC)* *Figure 2148: Module Status Register (JDC_MSR)*: corrected register access to read/write. *Chapter 71: JTAG Master (JTAGM)* Extensive changes throughout the chapter *Chapter 78: Memory Error Management Unit (MEMU)* *Table 2257: SYS_RAM_UNCERR_ADDR field descriptions*: Removed to “This register is not writable when the corresponding VLD bit is zero.” *Table 2264: FLASH_CERR_STSn register field descriptions*: Updated description of bitfield BAD_BIT to replace 0xFF by 0xFFFF *Table 2262: PERIPH_RAM_UNCERR_ADDR field descriptions* and *Table 2267: FLASH_UNCERR_ADDR field descriptions*: deleted the sentence “This register is not writable when the corresponding VLD bit is zero.)” *Chapter 79: Indirect Memory Access (IMA)* *Table 2271: E2EECSR0 field descriptions*: Corrected register name in title. *Chapter 80: Fault Collection and Control Unit (FCCU)* *Table 2290: FCCU memory map*: Removed “Register classification” column. *Table 2291: FCCU_CTRL field descriptions*: added field numbers *Figure 2364: FCCU Control Register (FCCU_CTRL)*, *Figure 2375: FCCU IO Control Register (FCCU_EINOUT)* and *Figure 2385: FCCU MCS Register (FCCU_MCS)*: Updated some reset bit values to “0/1” with a cross-reference to the Device configuration chapter. *Figure 2369: FCCU RF Status register n (FCCU_RF_Sn)*: Updated table footnote 1. *Section 80.6.8: FCCU RF Enable Register n (FCCU_RF_En)*: Deleted text “for debugging purposes”. *Section 80.6.13: FCCU Status Register (FCCU_STAT)*: Deleted text “for debugging purposes”. *Table 2309: FCCU_STAT field descriptions*: added a note to PhysicErrorPin field description. Deleted text “This register is for test/ debug purposes” from the following sections: – *Section 80.6.14: FCCU NA Freeze Status Register (N2AF_STATUS)* – *Section 80.6.15: FCCU AF Freeze Status Register (A2FF_STATUS)* – *Section 80.6.16: FCCU NF Freeze Status Register (N2FF_STATUS)* – *Section 80.6.17: FCCU FA Freeze Status Register (F2A_STATUS)* *Table 2313: F2A_STATUS field descriptions*: – Changed the table title from F2AF_STATUS to F2A_STATUS – Description of value 0xFF of bitfield FAFS: replaced word “critical” by word “recoverable” *Section 80.7: FCCU Output Supervision Unit*: updated this section.

Table 2437. Document revision history (continued)

Date	Revision	Changes
28-Jun-2019	2 (contd.)	*Chapter 81: Self-Test Control Unit (STCU2)* *Section 81.4.2: Reset management*: added a third sentence. *Section 81.4.6: Interrupt interface*: added “there are two interrupt sources:” and a bullet “One triggered by MBIST (enabled by programming STCU_RUNSW[MBIE] = 1)”. *Section 81.4.8.1: Initialization sequence*: updated second bullet *Table 2329: STCU2 memory map*: updated MBIST registers with k = 0 to 104. *Table 2330: STCU_RUN field descriptions*: updated MBSPLLEN and LBSPLLEN field descriptions. *Table 2331: STCU_RUNSW field descriptions*: Updated MBSWPLLEN and LBSWPLLEN field descriptions. *Table 2333: STCU_CFG field descriptions*: – Updated CLK_CFG field description. – Changed note in LB_DELAY field description. *Table 2335: STCU_WDG field descriptions*: updated WDGEOC field descriptions. *Table 2367: STCU_LB_CTRLn field descriptions*: – Updated CWS field description at enumerated value 0x0. – Updated SHS field description. *Table 2379: STCU_MB_CTRLk field descriptions*: updated PTR field description. *Figure 2443: STCU2 MBIST Control k Register (STCU_MB_CTRLk)*: updated offset values with k = 0 to 104. *Section 81.6: Use cases and limitations*: added paragraph: “The STCU setup has to be defined based on the application-specific safety, boot time and consumption requirements. Contact ST representative for support.” *Chapter 83: Password and Device Security Module (PASS)* *Table 2385: LCSTAT register field descriptions*: added note to all RLx field descriptions. Updated *Table 2399: Flash Memory Read Protection truth table* *Section 83.5.6.2.4: Fuse Bypass Password compare*: removed text “of the Flash page contain different data not related to Fuse Bypass” at the end of the first sentence. *Chapter 85: Wakeup unit (WKPU)* *Table 2419: WKPU memory map*: changed register WIPUER by WPDR at offset 0x0034. *Table 2420: NSR field descriptions*: added missing fields NIF2 and NOVF2. *Section 85.3.2.8: Wakeup/Interrupt Filter Enable Register (WIFER)*: Added a Note, “Glitch filter must be enabled in case the wake-up sources are used to exit from Standby.” *Section 85.3.2.9: Wakeup Padkeeper Disable Register (WPDR)*: – Updated the text from, “This register ..... value of 1” to “This register..... SIUL2_MSCR_IO_n.WPDE-WPUE bits.” – *Table 2428: WPDR field descriptions*: Replaced “Pullup” to “Pull” in the complete table. – Changed register WIPUER by WPDR with new definition.

Table 2437. Document revision history (continued)

Date	Revision	Changes
28-Jun-2019	2 (contd.)	*Chapter 86: Real Time Clock / Autonomous Periodic Interrupt (RTC/API)* *Section 86.4.6: RTC Compare Value Register (RTC_RTCVAL)*: Added a note “If RTC interrupt is enabled (RTCIE), it is required after each RTC counter match to reload the RTCVAL via software, to re-enable the interrupt again.”
22-Oct-2020	3	Throughout document: – Formatting and editorial changes; – Replaced System watchdog by SWT; – Removed section “Register classification for safety” Cover Page: Updated the sub-title Updated *Overview* *Chapter 2: Introduction* *Table 3: Features list*: updated CRC Channels from “2 x “4 to “3 x 4”. *Figure 2: Block diagram*: updated this figure. *Chapter 5: Memory Map* Added footnote *1.* in *Table 6: Flash memory map* Updated footnote *2.* in *Table 7: System and stand-by RAM memory map* *Table 9: OctalSPI memory map*: – Updated description for row-headed 0x60000000 and 0x70000000 – Added Note *2.* Added OCTALSPI_XBIC in *Table 11: Peripheral memory map (PBRIDGE 2)* Updated row-headed 0xFFC5C000 in *Table 13: Peripheral memory map (PBRIDGE 0)* *Chapter 6: Functional safety* Updated *Section 6.4.4.1: ECC for storage* for all devices *Table 17: FCCU failure inputs*: – Updated Failure Description for FCCU channel 15-18. – Updated failure description for FCCU channel 28 – Updated failure description for FCCU channel 66 – Updated failure description for FCCU channel 93 and added footnote – Updated FCCU channel 121 *Table 18: ECC RAM implementations*: – Added footnote for column-headed ECC in location Core0, Core1 and Core2 for all I-Dem and D-Mem – Updated MEMU Classification for Location HSM for devices – Updated column-head from memory classification to MEMU classification – Added footnote for column-headed ECC for System RAM for location Platform – Updated memory C3 to MPAES in row-headed HSM

Table 2437. Document revision history (continued)

Date	Revision	Changes
22-Oct-2020	3 (contd.)	*Chapter 7: Device configuration* Extensive changes throughout the chapter *Chapter 8: Reset and Boot* *Table 125: Module status during reset phases*: Updated row-headed SWT Updated *Section 8.3.5: PHASE2[DEST] Phase: flash initial configuration* *Section 8.3.10: PHASE3[FUNC] Phase: device configuration monitoring*: removed “ESR0” from sentence starting with “After all PHASE3[FUNC]...” Updated *Table 131: SSCM boot record search locations* *Chapter 9: Device Configuration Format (DCF) Records* *Table 135: DCF client list*: – Updated number of LBIST – Added row STCU_LBUFM – Added *2.* – Added row for ESR0_CONFIG – Updated row for PNREG_ENB Removed OPT_RGM_ESR0_HW in *Figure 54: UTEST Miscellaneous DCF Client* Removed row-headed OPT_RGM_ESR0_HW in *Table 137: UTEST Miscellaneous DCF Client field descriptions* *Chapter 11: Smart Stand-by Wake-up Unit (SSWU)* *Figure 100: Peripheral Control Module 1 register (PCM1)*, *Figure 101: Peripheral Control Module 2 register (PCM2)*, *Figure 102: Peripheral Control Module 3 register (PCM3)*: fixed offsets. Updated *Section 11.6.6.2: DSPI frame* Added *Table 172: IO mapping for DSPI_LP in SSWU mode* *Section 11.6.4: OPC*: added second and third bullets to the set of pads behavior. *Chapter 15: Core (z4256n3) description* Added note in *Section 15.10.1.1: End-to-End ECC Control Register 0 (E2ECTL0)* Updated *Figure 108: Core (z4256n3) Supervisor Mode Programmer's Model DCRs and PMRs* Updated *Section 15.9.2.1: DMEM Configuration Register 0 (DMEMCFG0)* Updated row-headed DMEM BASE ADDR *Table 225: DMEMCFG0 Field Descriptions* Updated *Section 15.9.2.4: IMEM Configuration Register 0 (IMEMCFG0)* Updated row-headed IMEM BASE ADDR *Table 228: IMEMCFG0 Field Descriptions* *Chapter 16: System Integration Unit Lite2 (SIUL2)* Updated bit 0 in *Figure 149: Soc Configuration Register 0 (SIUL2_SCR0)* Updated row-headed ETH1_RGMII_DOS, RGMII_TX_CLK_SEL and ETH1_REGPHY_IF_SELECT in *Table 244: SIUL2_SCR0 field descriptions* Updated row-headed ODC in *Table 246: SIUL2_MSCR_IOn field description*

Table 2437. Document revision history (continued)

Date	Revision	Changes
22-Oct-2020	3 (contd.)	*Chapter 17: Crossbar switch (XBAR)* *Table 256: XBAR_PRSn field descriptions*: added description of bitfield M3 *Chapter 18: Crossbar Integrity Checker (XBIC)* *Table 261: XBIC_EIR field descriptions*: In the second note, replaced “SMPU logical bus master assignments” with “AHB Master ID Assignments”. *Chapter 24: Enhanced Direct Memory Access (eDMA)* *Figure 206: Control Register (eDMA_CR)*: – changed GRP2PRI and GRP3PRI field access type to RW. – updated register reset value with a specific figure footnote. *Table 304: eDMA_CR field descriptions*: added note to GRP3PRI, GRP2PRI, GRP1PRI and GRP0PRI field descriptions. *Chapter 26: Clocking* Updated *Section 26.1: Introduction* *Section 26.8.1: Loss of PLL/XOSC clock*: Updated this section. Updated *Section 26.8.2: Loss of IRCOSC clock* *Table 355: Maximum auxiliary level clock frequencies*: – Added note to EMIOS_CLK. – Added note “DSPI_CLK frequency should always be greater than or equal to 1.25 times PBRIDGE_CLK” to DSPI_CLK. – Added note “80 MHz maximum frequency is at aux divider output. The maximum frequency of FRAY_CLK after the multiplexer is 40 MHz” to FRAY_CLK for Aux Clock 2 Selector. *Figure 26.6.3.1: Reference Clock for PTP Timestamp Logic* updated (text missing in Notes). *Section 26.5.1.7: Loss of clock detection*: deleted the last sentence “Software may enable or disable an optional backup clock in the PLL”. *Section 26.4: Default clock configuration*: Removed text about backup clock Updated *Figure 252: Clock generation (part 1 of 2)* Updated *Section 26.6.3: Ethernet clocking* Removed Ethernet 100 Mbps clocking Removed Ethernet 1000 Mbps clocking *Chapter 27: Dual PLL digital interface (PLLDIG)* *Figure 260: Dual PLL digital interface block diagram*: Backup Clock Selection” block is made blue and note added “Backup Clock Selection” block in blue is not implemented”. *Section 27.4.1: Normal mode with reference, PLL0 or both PLLs enabled*: added in Note cross-ref to *Section 27.7: Initialization information*. *Section 27.5.2.1: PLL0 control register (PLL0CR)*, *Section 27.5.2.4: PLL1 control register (PLL1CR)*: updated note for field LOLIE. *Chapter 28: Clock Monitor Unit (CMU)* Updated *Section 28.4.1.5: CMU Interrupt Status Register (CMU_ISR)*

Table 2437. Document revision history (continued)

Date	Revision	Changes
22-Oct-2020	3 (contd.)	*Chapter 30: OSC digital interface (XOSC)* Updated *Section 30.2.4.1: Automatic Level Control (ALC)* *Chapter 31: IRCOSC digital interface* *Table 471: IRCOSC_NT field descriptions*: updated description of bitfields FT_CODE and RCTRIM Updated chapter name *Chapter 34: Platform RAM controller AHB (PRAMC_AHB)* *Chapter 35: Flash memory controller* Updated *Section 35.5.16.1: Overview* *Chapter 36: Embedded Flash Memory* Added bit DDEF in *Section 36.3.2.17: User Test 0 register (UT0)* *Table 494: UTEST block memory map*: Added note to offset 0x140 Updated *Section 36.3.2.4: Lock 0 register (LOCK0)* Updated: – *Section 36.3.2.4: Lock 0 register (LOCK0)* – *Section 36.3.2.5: Lock 1 register (LOCK1)* – *Section 36.3.2.6: Lock 2 Register (LOCK2)* – *Section 36.3.2.7: Lock 3 Register (LOCK3)* – *Section 36.3.2.8: Alternate Lock 0 register (LOCK0A)* – *Section 36.3.2.9: Alternate Lock 1 register (LOCK1A)* – *Section 36.3.2.10: Select 0 register (SEL0)* – *Section 36.3.2.11: Select 1 register (SEL1)* – *Section 36.3.2.12: Select 2 register (SEL2)* – *Section 36.3.2.13: Select 3 register (SEL3)* *Chapter 37: Flash Memory Programming and Configuration* *Section 37.6.2: Creating the tamper detect diary*: – The maximum size of Diary updated from 2 KB to 4 KB. – Multiplied by 2 KB is updated to 4 KB. – Updated the *Example 7: Creating the tamper detect diary* *Example 4: Overriding secure write protection*: updated paragraph list 2. *Figure 436: Sample DCF record for secure write protection*: Updated the value of the figure. *Chapter 40: Successive Approximation Register Analog-to-Digital Converter (SARADC)* *Section 40.5.1.11: Watchdog Threshold Register n (WTHRHLRn)*: replaced in 1st note MSB=0 bits numbers by LSB=0 bit numbers. *Chapter 44: Software Watchdog Timer (SWT)* Removed section External signal description

Table 2437. Document revision history (continued)

Date	Revision	Changes
22-Oct-2020	3 (contd.)	*Chapter 46: Enhanced Modular IO Subsystem (eMIOS)* *Table 670: EMIOSMCR field descriptions*: Updated note in GTBE field description. *Chapter 47: Global System Timer (GST)* Removed register footnote and changed “word access” by “word write access” in the table description: – *Section 47.4.2.7: NSC lower word [31:0] reload register (NSC_LWORD_RELOAD)* – *Section 47.4.2.8: NSC higher word [63:32] reload register (NSC_HWORD_RELOAD)* – *Section 47.4.2.20: OTCn lower word [31:0] reload register (OTCn_LWORD_RELOAD)* – *Section 47.4.2.21: OTCn higher word [63:32] reload register (OTCn_HWORD_RELOAD)* Removed register footnote and added note to the table description: – *Section 47.4.2.28: ARCm reload config register (ARCm_RELOAD_VALUE)* – *Section 47.4.2.29: ARCm expiry config register (ARCm_EXPIRY_CFG)* – *Section 47.4.2.30: ARCm compare 1 config register (ARCm_COMPARE_1_CFG)* – *Section 47.4.2.31: ARCm compare 2 config register (ARCm_COMPARE_2_CFG)* – *Section 47.4.2.32: ARCm compare 3 config register (ARCm_COMPARE_3_CFG)* – *Section 47.4.2.33: ARCm compare 4 config register (ARCm_COMPARE_4_CFG)* *Table 730: TSk_BIT_SEL_CFG field descriptions*: updated description *Section 47.4: Memory map and register description*: added sub-sections titles and updated sections numbering. *Chapter 48: CAN Subsystem* *Section 48.3.5.2.3: Data Bit Timing and Prescaler Register (DBTP)*: corrected time quanta max number in the first sentence. *Table 757: XIDFC field descriptions*: corrected max enumerated value of LSE field to 0x7F. *Table 762: RXF0C field descriptions*: corrected max enumerated value of F0WM and FOS fields to 0x7F. *Table 793: Shared memory map versus CAN transmit, receive and filters elements*: changed to CAN_SUB_3_M_CAN_x in “CAN Subsystem_3 - PBRIDGE_0”. *Chapter 49: Ethernet 10 Mbps/100 Mbps* Extensive changes throughout the chapter *Chapter 50: Ethernet 10 Mbps/100 Mbps/1000M bps* Extensive changes throughout the chapter *Chapter 51: FlexRay communication controller (FlexRay)* *Table 1448: FlexRay memory map*: corrected not implemented and reserved spaces. *Figure 1422: Protocol Configuration Register 9 (FR_PCR9)*: corrected minislot_exists and symbol_window_exists field names.

Table 2437. Document revision history (continued)

Date	Revision	Changes
22-Oct-2020	3 (contd.)	*Figure 1423: Protocol Configuration Register 10 (FR_PCR10)*: corrected wakeup_channel field name. *Figure 1424: Protocol Configuration Register 11 (FR_PCR11)*: corrected key_slot_used_for_startup field name. *Section 51.5.2.67.23: Protocol Configuration Register 22 (FR_PCR22)*: updated bit field 'R' by 'Reserved'. *Chapter 52: Inter-Integrated Circuit (I2C)* Updated *Figure 1534: Flow-Chart of DMA mode master receive* *Section 52.4: Memory map and register definition*: added title *Section 52.4.2: Registers definition*: sub-section and updated registers sections numbering. *Chapter 55: Deserial Serial Peripheral Interface (DSPI)* Updated *Table 1713: DSPI_MCR field descriptions* *Section 55.4.6.3: Modified SPI/DSI Transfer Format (MTFE = 1, CPHA = 0)*: Added a second note. *Section 55.3.13: DSPI DSI Configuration Register 0 (DSPI_DSICR0)*: Added MTOE, MTOCNT, TRG, TPOL and TRRE fields with their descriptions. *Section 55.4.12.10: Receive FIFO Drain interrupt or DMA Request*: added 3 notes. *Chapter 56: LINFlexD* *Section 56.4: Memory map and register description*: added note that refer to the LinFlexD configuration of the Device Configuration chapter. *Table 1780: LINFlexD memory map*: removed note that refer to the Device Configuration chapter and all cross-references to this note. *Table 1805: DMATXE field descriptions*: field editorial changes to remove the table note. *Table 1806: DMARXE field descriptions*: field editorial changes to remove the table note. *Chapter 57: Secure Digital and MultiMediaCard controller (SDMMC)* Changed chapter title from "SD, SDIO and MMC card controller (SDMMC)" to "Secure Digital and Multi-Media Card controller (SDMMC)". *Section 57.1.2: Key features*: Removed "AMBA AHB" *Section 57.2.2.5: Clock generator*: updated. *Section 57.2.3: Clocks*: – Updated first sentence – Added note. *Figure 1839: Data port register (DATAPORT)*: Reset value is updated to 0000_0000. *Section 57.3.2.26: Capabilities[31:0] register (CAPABILITIES31_0)*: – Added fields "CORECFG_ASYNCHINTRSUPPORT" and "CORECFG_SUSPENDRESUME". – Updated the reset value. *Table 1841: CAPABILITIES31_0 field descriptions*: updated description for CORECFG_BASECLKFREQ.

Table 2437. Document revision history (continued)

Date	Revision	Changes
22-Oct-2020	3 (contd.)	*Figure 1857: Capabilities[63:32] register (CAPABILITIES63_32)*: Reset value is updated to 0000_0000. *Figure 1858: Maximum current capabilities[31:0] register (MAXCURRENTCAP31_0)*: Reset value is updated to 0000_0000. *Figure 1859: Maximum current capabilities[63:32] register (MAXCURRENTCAP63_32)*: Reset value is updated to 0000_0000. *Section 57.3.2.34: Force event for error interrupt status register (FORCEEVENTFORERRINTSTS)*: Removed “FORCETUNINGERR” field. *Section 57.2.2.2: Host controller register set*: Added paragraph “SDMMC IP does not provide....” *Figure 1840: Present state register (PRESENTSTATE)*: Updated the reset value of SDMMC_WP from 0 to 1. *Figure 1868: Core configuration register (CORE_CONFIG)*: Reset value of field “CORECFG_ASYNCHINTRSUPPORT” is changed from 0 to 1. *Section 57.3.2.30: Preset value n register (PRESETVALUEn)*: Updated the text from “shows a set of...device.” to “shows the offset...device”. *Section 57.3.2.16: Timeout control register (TIMEOUTCONTROL)*: added Note in TIMEOUT_CTRVALUE bit field. *Table 1821: PRESENTSTATE field descriptions*: Removed the notes from bits 18, 17, and 16. *Figure 1853: Error interrupt signal enable register (ERRORINTRSIGENA)*: Updated the “ERRORINTRSIG_ ENABLEREGBIT12” field from read only to read-write. *Figure 1855: Host control 2 register (HOSTCONTROL2)*: – Field “HOSTCTRL2_EXECUTETUNING” is updated to read-write. – Field “HOSTCTRL2_DRIVERSTRENGTH” is updated to Always read as 0 from read-write. *Chapter 58: OctoSPI interface (OCTOSPI)* Updated *Section 58.7: OCTOSPI memory map and registers*: added note. *Table 1896: OCTOSPI_HLCR field descriptions*: added Note to ‘LM’ bit field description. *Chapter 59: Reset Generation Module (MC_RGM)* *Table 1918: RGM_PRST3 register field descriptions*: In SAR_ADC_12BIT_B_RST field, added note “In case BCTU_0 is used to trigger SAR_ADC_12BIT_B....” *Section 59.4.7: ‘Destructive’ reset escalation*: added footnote to “each ‘destructive’ reset”. *Chapter 60: Boot Assist Flash (BAF)* *Section 60.3.8: Optionally perform a serial boot*: Deleted text “All Tx-channels have to be disabled during this phase” *Chapter 61: System Status and Configuration Module (SSCM)* *Table 1953: ERROR field descriptions*: Removed “This feature...application code.” for row-headed PAE and RAE Updated *Table 1962: Life Cycle Slots in Memory*

Table 2437. Document revision history (continued)

Date	Revision	Changes
22-Oct-2020	3 (contd.)	*Chapter 62: Power management controller digital interface (PMC_Dig)* Size of bitfields, TIME_x are updated to 12 bits from of 13 bits: – *Section 62.5.39: User BIST Time1 and Time0 register (BIST_TIME10)* – *Section 62.5.40: User BIST Time3 and Time2 register (BIST_TIME32)* – *Section 62.5.41: User BIST Time6 and Time5 register (BIST_TIME65)* Updated *Table 1964: Power Management Controller Memory Map* Removed footnote from *Figure 2021: Global Interrupt Enable Register (IE_G)* Added *Section 62.5.34: ESR0 Configuration Register (ESR0_CFG)* *Chapter 64: Mode Entry Module (MC_ME)* *Table 2021: ME_<mode>_MC Field Descriptions*: removed table footnote in XOSCON field description. *Chapter 66: Debug and Calibration Interface (DCI)* Updated *Section 66.1.3.3: SWT control* *Chapter 71: JTAG Master (JTAGM)* Updated row-headed IIE in *Table 2149: JTAGM_MCR register field descriptions* Updated *Table 2151: JTAGM_DOR0 register field descriptions* Updated *Table 2152: JTAGM_DOR1 register field descriptions* Updated *Table 2153: JTAGM_DOR2 register field descriptions* Updated *Table 2154: JTAGM_DOR3 register field descriptions* *Chapter 77: Cyclic Redundancy Check (CRC) Unit* *Figure 2307: CRC Configuration Register n (CRC_CFGn)*: swapped reset values versus function of n in the figure footnote of POLYG reset. *Chapter 80: Fault Collection and Control Unit (FCCU)* *Section 80.6.1: FCCU Control Register (FCCU_CTRL)*: Updated the bullet “configure the glitch filter present on location given by FILTER_POSITION parameter” to “configure the glitch filter present on EIN0 input (FCCU failure input #94)” and replaced text “(FCCU_RF_Sn[RFSx] where y = FILTER_POSTN)” to “FCCU failure input #94”. Updated *Figure 2348: FCCU block diagram* Updated row-headed “REG intf” for *Table 2281: FCCU submodules* Updated row-headed OPR for *Table 2291: FCCU_CTRL field descriptions* *Chapter 81: Self-Test Control Unit (STCU2)* For all available MBIST registers: – Added note, “Refer to..... number of NMCUT available in this device.” – Added note to all fields, “The availability of this field is based on.....Device configuration chapter” Updated *Section 81.4.9: CRC*

Table 2437. Document revision history (continued)

Date	Revision	Changes
22-Oct-2020	3 (contd.)	Updated *Section 81.5.6: STCU2 Watchdog Register Granularity (STCU_WDG)* *Section 81.5.8: STCU2 CRC Expected Status Register (STCU_CRCE)*: Added the note to “The expected value of the CRC depends on multiple internal critical signals and can differ among different samples.” *Section 81.5.5: STCU2 PLL Configuration Register (STCU_PLL_CFG)*: Added a note, “f_{RC} is the frequency if the internal RC oscillator (that is 16 MHz). f_{PLLin} must be higher than 8 MHz.” Updated row-headed LBIST registers in *Table 2329: STCU2 memory map* Updated Note in *Section 81.5: Register description* Updated Note in *Section 81.5.12: STCU2 Offline LBIST Status Register (STCU_LBS)* to *Section 81.5.15: STCU2 Online LBIST End Flag Register (STCU_LBESW)* Updated: *Section 81.5.38: STCU2 LBIST Control n Register (STCU_LB_CTRLn)* to *Section 81.5.49: STCU2 Online LBIST MISR Read High n Register (STCU_LB_MISRRHSWn)* *Chapter 83: Password and Device Security Module (PASS)* *Table 2398: Debug Interface Enable Truth table*: Updated the table. *Chapter 85: Wakeup unit (WKPU)* *Section 85.1.2: Features*: – Changed “configurable pullup” by “configurable padkeeper functionality”. – Added a note referring to the Device Configuration chapter. *Section 85.3.2.5: Wakeup Request Enable Register (WRER)*: added Note “Any wakeup pad...” *Chapter 86: Real Time Clock / Autonomous Periodic Interrupt (RTC/API)* *Section 86.4.6: RTC Compare Value Register (RTC_RTCVAL)*:updated note.
07-Jun-2021	4	Changed document classification from ST Restricted to Public.

IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST’s terms and conditions of sale in place at the time of order acknowledgement.

Product is not to be used following exposure greater than or equal to 50 KRAD silicon Total Ionizing Dose, for military applications, or for commercial space applications at altitudes above 50000 feet.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers’ products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to *www.st.com/trademarks*. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2021 STMicroelectronics – All rights reserved