

STM32WB07xC and STM32WB06xC ultra-low power wireless 32-bit MCUs Arm®-based Cortex®-M0+ with Bluetooth® LE and 2.4 GHz radio solution

Introduction

This reference manual provides complete information on how to use the STM32WB07xC and STM32WB06xC microcontroller memory and peripherals.

STM32WB07xC and STM32WB06xC are powerful and ultra-low-power 2.4 GHz RF transceivers with a Cortex®-M0+ microcontroller that can operate at up to 64 MHz.

The STM32WB07xC and STM32WB06xC are suitable for implementation of applications compliant with the Bluetooth® LE SIG specification.

Refer to the related device datasheet for detailed information.

STM32WB07xC and STM32WB06xC microcontrollers include ST state-of-the-art patented technology.

Related documents

Available from STMicroelectronics web site www.st.com:

- STM32WB07xC, STM32WB06xC datasheet (DS14676)
- STM32WB07xC, STM32WB06xC errata sheet (ES0632)

For information on the Cortex®-M0+ core, refer to the corresponding Technical Reference Manuals, available from the www.arm.com website. For information on Bluetooth® refer to www.bluetooth.com.



1 Documentation conventions

1.1 General information

For information on the Arm[®] Cortex[®]-M0+ core, refer to the Cortex[®]-M0+ technical reference manual, available from the www.arm.com website.

For information on Bluetooth® refer to www.bluetooth.com website.

Note: Arm is a registered trademark of Arm Limited (or its subsidiaries) in the US and/or elsewhere.





1.2 List of abbreviations for registers

The following abbreviations are used in register descriptions:

Table 1. List of abbreviations for registers

read/write (rw or R/W)	Software can read and write to these bits
read-only (r or R)	Software can only read these bits
write-only (w or W)	Software can only write to this bit. Reading the bit returns the reset value
read/write-once (RWOnce)	Software can read these bits but write is only allowed once
read/clear (rc_w1 or RWC1)	Software can read as well as clear this bit by writing 1. Writing '0' has no effect on the bit value
read/clear (rc_w0 or RWC0)	Software can read as well as clear this bit by writing 0. Writing '1' has no effect on the bit value
read/clear by read (rc_r or RC)	Software can read this bit. Reading this bit automatically clears it to '0'. Writing '0' has no effect on the bit value
read/set (rs or RWS1)	Software can read as well as set this bit. Writing '0' has no effect on the bit value
read-only write trigger (rt_w or RWH)	Software can read this bit. Writing '0' or '1' triggers an event but has no effect on the bit value
toggle (t or RWT1)	Software can only toggle this bit by writing '1'. Writing '0' has no effect
Reserved (Res.)	Reserved bit, must be kept at reset value

1.3 Glossary

This section gives a brief definition of the abbreviations used in this document:

The SoC integrates the SWD debug port (SWD-DP) which provides a 2-pin (clock and data) interface based on the serial wire debug (SWD) protocol.

- Word: data/instruction of 32-bit length
- Half word: data/instruction of 16-bit length
- Byte: data of 8-bit length
- Double word: data of 64-bit length
- AHB: advanced high-performance bus
- APB: advanced peripheral bus
- CPU: refers to the Cortex[®]-M0+core

RM0530 - Rev 3 page 2/660



1.4 Availability of peripherals

For availability of peripherals and their number across all sales types, refer to the particular device datasheet.

RM0530 - Rev 3 page 3/660



1.5 Acronyms

Table 2. Acronyms

Acronym	Description			
ADC	Analog to digital converter			
AES	Advanced encryption standard hardware accelerator			
AGC	Automatic gain converter			
AHB	Advanced high-performance bus			
APB	Advanced peripheral bus			
ART	Adaptive real-time memory accelerator			
BOR	Brown-Out Reset			
BPU	Breakpoint unit (ARM debug component)			
COMP	COMParator			
CPU	Central processor unit			
CRC	Cyclic redundancy check			
CTI	Cross trigger interface (ARM debug component)			
DBG	DeBuG			
DMA	Direct memory access			
DMAMUX	Direct memory access MUltipleXor			
DWT	Data watchpoint and trace (ARM debug component)			
FSM	Finite state machine			
GPIO	General purpose input output			
HSE	High speed external clock oscillator			
HSI	High speed internal clock oscillator			
HW	Hardware			
I2C	Inter integrated circuit (communication standard)			
I2S	Inter integrated (communication standard)			
IRQ	Interrupt request			
ITM	Instrumentation trace macrocell (ARM debug component)			
IWDG	Independent watchdoG			
JTAG	Joint test access group (test interface standard)			
LCD	Liquid crystal display			
LDO	Low-dropoutput			
LP	Low power			
LPUART	Universal asynchronous receiver transmitter (communication standard)			
LSB	Least significant byte			
LSE	Low speed external clock oscillator			
LSI	Low speed internal clock oscillator			
MCU	Micro controller unit			
MPU	Memory protection unit			
MR_BLE	Radio sub-system			
MSB	Most significant byte			

RM0530 - Rev 3 page 4/660



Acronym	Description			
NVIC	Nested vector interrupt controller			
OBL	Option byte loading			
OSC	Oscillator			
OTP	One time programmable			
PA	Power amplifier			
PDR	Power-down reset			
PDM	Pulse density modulation			
PKA	Public key accelerator			
PLL	Phase locked loop			
POR	Power-on reset			
PVD	Programmable voltage detector			
PVM	Peripheral voltage monitoring			
PWR	Power controller			
RC	Resistor capacitor oscillator			
RCC	Reset and clock controller			
RF	Radio frequency			
RF2G4	Analog radio block used with the MR_BLE IP			
RNG	True random number Generator			
ROM	Read-only memory			
RRM	Radio resource manager			
RTC	Real-time clock			
Rx	Reception			
SAI	Serial audio interface			
SMPS	Switch mode power supply			
SoC	System-on-chip			
SPI	Serial peripheral interface (communication standard)			
SRAM	Static random access memory			
SW	Software			
SWD	Single-wire debug			
SWJ-DP	Single-wire joint test access group - debug port (ARM debug component)			
SYSCFG	System configuration			
TIM	Timer			
Tx	Transmission			
UDRA	Unified direct register access (part of the RRM block)			
USART	Universal synchronous asynchronous receiver transmitter (communication standard)			
Vbat	Battery voltage. Voltage used for the always-on part of the design			
VCO	Voltage controlled oscillator			
VREF	Voltage reference			
WFI	Wait for instruction (ARM instruction entering low-power mode)			
WKUP	Wakeup			
WRP	Write protection			

RM0530 - Rev 3 page 5/660



Acronym	Description				
WWDG	Window watchdog				
XIP	Execute in place				

RM0530 - Rev 3 page 6/660



2 System and memory overview

2.1 System architecture

The main system consists of a 32-bit multilayer AHB bus matrix that interconnects:

- Three masters:
 - CPU (Cortex[®]-M0+) core S-bus
 - DMA1
 - Radio system
- Nine slaves:
 - Internal flash memory on CPU (Cortex®-M0+) S bus
 - Internal SRAM0 (16 Kbytes)
 - Internal SRAM1 (16 Kbytes)
 - Internal SRAM2 (16 Kbytes)
 - Internal SRAM3 (16 Kbytes)
 - APB0 peripherals (through an AHB to APB bridge)
 - APB1 peripherals (through an AHB to APB bridge)
 - AHB0 peripherals
 - AHBRF including AHB to APB bridge and radio peripherals (connected to APB2)

The bus matrix provides access from a master to a slave, enabling concurrent access and efficient operation even when several high-speed peripherals work simultaneously. This architecture is shown in Figure 1. STM32WB07xC and STM32WB06xC system architecture.

The system consists of a Cortex[®]-M0+ "Radio protocol and application" processor with its radio sub-system.

There is a single Flash memory to be used by the CPU for both Bluetooth protocol and application management.

The peripherals are located on the different system buses (AHB, APB0, APB1, APB2 for the radio system). There are 4 SRAM banks, an SRAM0 always power supplied and three SRAM (SRAM1, SRAM2 and SRAM3) that can be programmed to be always on or switchable. For more information see Section 5.7.2: Control register 2 (PWRC CR2).

RM0530 - Rev 3 page 7/660




Figure 1. STM32WB07xC and STM32WB06xC system architecture

2.1.1 S0: CPU (Cortex®-M0+) S-bus

This bus connects the system bus of the CPU core to the BusMatrix. This bus is used by the core to fetch instructions, for literal load and debug access, and access data located in a peripheral or SRAM area. The targets of this bus are all the possible peripherals (the internal flash and SRAM memories, the AHB0, APB0, APB1 and APB2 peripherals).

2.1.2 S1: DMA-bus

This bus connects the AHB master interface of the DMA to the BusMatrix. The targets of this bus are the four banks of SRAM and the APB1 peripheral.

2.1.3 S2: Radio system-bus

This bus connects the AHB master interface of the radio system to the BusMatrix. The targets of this bus are the four banks of SRAM and the APB2 peripherals (internal APB blocks of the MR BLE/Radio sub-system IP).

RM0530 - Rev 3 page 8/660



2.1.4 BusMatrix

The BusMatrix manages the access arbitration between masters. The arbitration uses a "Round Robin" algorithm. The BusMatrix is composed of three masters (CPU, DMA1-bus and radio system-bus) and nine slaves (FLASH, SRAM0, SRAM1, SRAM2 & SRAM3, APB0 and APB1, AHB0 and AHBRF).

AHB/APB bridges

The two bridges AHB to APB0 and AHB to ABP1 provide full synchronous connections between the AHB and the two APB buses.

The bridge AHB to APB2 provides synchronous connections between the AHB and the APB bus. Two blocks are added to the AHB/APB path to manage potential prescaled MR_BLE frequency versus the system frequency:

- AHB up converter is used for the MR_BLE AHB master transactions towards the SRAM
- AHB down converter is used for the CPU AHB master transactions towards the MR_BLE APB registers.

Refer to Section 2.2.2: Memory map and register boundary addresses for the address mapping of the peripherals connected to this bridge.

After each device reset, all peripheral clocks are disabled (except for the SRAM and Flash memory interface). Before using a peripheral the user has to enable its clock in the RCC_AHBxENR and the RCC_APBxENR registers.

Note:

When a 16- or 8-bit access is performed on an APB register, the access is transformed into a 32-bit access: the bridge duplicates the 16- or 8-bit data to feed the 32-bit vector.

2.2 Memory organization

2.2.1 Introduction


Program memory, data memory and registers are organized within the same linear 4-Gbyte address space.

These bytes are coded in memory in Little Endian format. The lowest numbered byte in a word is considered the word least significant byte and the highest numbered byte the most significant.

RM0530 - Rev 3 page 9/660



Figure 2. Memory map



DT60198

All the memory areas that are not allocated to on-chip memories and peripherals are considered "Reserved". For the detailed mapping of available memory and registers areas, refer to Section 2.2.2: Memory map and register boundary addresses and to each peripheral register map section.



2.2.2 Memory map and register boundary addresses

Table 3. STM32WB07xC and STM32WB06xC memory map and peripheral register boundary addresses gives the boundary addresses of the peripherals available in the device.

Table 3. STM32WB07xC and STM32WB06xC memory map and peripheral register boundary addresses

Bus	Boundary address	Actual size (bytes)	Peripheral	Peripheral register map		
Mina	0xE010 0800 - 0xFFFF FFFF	255 M	Reserved	-		
Misc	0xE000 0000 - 0xE00F FFFF	1 M	Private peripheral bus	Cortex-M0+ registers (interrupt controller, SysTick, etc.)		
	0x6000 1800 - 0x6000 1BFF	1 K	WAKEUP	Wakeup registers of the MR_BLE		
	0x6000 1500 - 0x6000 17FF	4.16	Radio registers	Radio registers through APB direct access		
APB2	0x6000 1400 - 0x6000 14FF	1 K	RRM	RRM registers of the MR_BLE		
	0x6000 1000 - 0x6000 13FF	1 K	RADIO_CTRL	Radio controller registers of the MR_BLE		
	0x6000 0000 - 0x6000 00FF	256	BLE	BLE link layer registers of the MR_BLE		
	0x4880 0000 - 0x4880 03FF	1 K	DMAMUX	See Table 29. DMAMUX register map and reset values		
	0x4870 0000 - 0x4870 00FF	256	DMA slave	See Table 26. DMA register map and reset values		
	0x4860 0000 - 0x4860 03FF	4 K	RNG	See Table 1		
	0x4850 0000 - 0x485F FFFF	156	PWRC	See Table 11. PWRC register map		
ALIDO	0x4840 0000 - 0x484F FFFF	156	RCC	See Section 6.6.18: RCC register map		
AHB0	0x4830 0400 - 0x4830 07FF	1 K	PKA RAM	Table 3. STM32WB07xC and STM32WB06xC memory		
	0x4830 0000 - 0x4830 03FF	1 K	PKA slave	map and peripheral register boundary addresses		
	0x4820 0000 - 0x4820 03FF	1 K	CRC	See Table 41. CRC register map and reset values		
	0x4810 0000 - 0x4810 03FF	1 K	GPIOB	See Section 7.4.11: GPIO register map		
	0x4800 0000 - 0x4800 03FF	1 K	GPIOA	See Section 7.4.11: GPIO register map		
	0x4100 7000 - 0x4100 73FF	1 K	SPI3	See Section 22.9.10: SPI/I2S register map		
	0x4100 6000 - 0x4100 60FF	256	ADC	See Section 12.6.23: ADC registers map		
	0x4100 5000 - 0x4100 53FF	1 K	LPUART	See Section 21.5: LPUART registers		
APB1	0x4100 4000 - 0x4100 43FF	1 K	USART	See Section 20.7: USART registers		
APDI	0x4100 3000 - 0x4100 33FF	1 K	SPI2	See Section 22.9.10: SPI/I2S register map		
	0x4100 2000 - 0x4100 23FF	1 K	SPI1	See Section 22.9.10: SPI/I2S register map		
	0x4100 1000 - 0x4100 13FF	1 K	I2C2	See Section 19.6.12: I2C register map		
	0x4100 0000 - 0x4100 03FF	1 K	I2C1	See Section 19.6.12: I2C register map		
	0x4000 4000 - 0x4000 43FF	1 K	RTC	See Section 17.6.14: RTC register map		
	0x4000 3000 - 0x4000 33FF	1 K	IWDG	See Section 18.4.6: IWDG register map		
APB0	0x4000 2000 - 0x4000 23FF	1 K	TIM1	See Section 16.4.24: TIM1 register map		
	0x4000 1000 - 0x4000 1FFF	4 K	FLASH_CTRL	See Section 9.3: Flash controller register map		
	0x4000 0000 - 0x4000 003F	64	SYSTEM_CTRL	See Section 8.2.17: System controller register map		
	0x2000 C000 - 0x2000 FFFF	16 K	SRAM3	-		
	0x2000 8000 - 0x2000 BFFF	16 K	SRAM2	-		
SRAM	0x2000 4000 - 0x2000 7FFF	16 K	SRAM1	-		
	0x2000 0018-0x2000 3FFF	16360	CDAMO	-		
	0x2000 0000-0x2000 0017	24	SRAM0	-		
Flash	0x1004 0000 - 0x1007 FFFF	256 K	Main flash	-		
ОТР	0x1000 1800 - 0x1000 1BFF	1 K	OTP area	-		

RM0530 - Rev 3 page 11/660



Bus	Boundary address Actual size (bytes) Peripheral		Peripheral register map	
Boot ⁽¹⁾	0x0000 0000 - 0x0000 3FFF	16 K	CPU boot area	Mirroring of Flash or SRAM0

^{1.} This area is a mirroring area. The CPU accesses are redirected to other memory map depending on REMAP and PREMAP bits located in the Flash controller CONFIG register. See Table 5. Address remapping depending on REMAP bit for remapping detail.

Table 4. SRAM0 reserved locations

Address	Actual size (bytes) Identifier		Description		
0x2000 0000	4	Reserved1	Reserved for future use.		
0x2000 0004	4	Reserved2	Reserved for future use.		
0x2000 0008	4	SavedMSP	Used by Ipm module. Used to save context information pointer.		
0x2000 000C	4	WakeupFromSleepFlag	Used by Ipm module. Indicate whether the system has been woken up from DeepStop.		
0x2000 0010	4	ResetReason	Copy of last reset reason from register RCC_CSR. The register is read, copied to this location by the bootloader code and finally cleared. As a consequence, software reading the register always reads 0. Users should read this location to know the last reset reason.		
0x2000 0014	4	AppBase	Relocation of application base. Bootloader jumps to the location pointed to by this value when a wakeup from DeepStop occurs.		
			Only when radio is used and radio clock is activated.		
0x2000 00C0	CFG_NUM_RADIO_TASKS*92+28	Blue Core Config	NOTE: CFG_NUM_RADIO_TASKS is the number of simultaneous radio tasks selected by the application (radio controller supports up to 128 simultaneous radio tasks, but actual usable max value depends on the available RAM).		

SRAM0 memory locations from 0x2000 0000 to 0x2000 0017 are reserved for system use and users are not allowed to use these locations for their application.

Table 5. Address remapping depending on REMAP bit

REMAP	Memory mapped			
0	Main flash			
1	SRAM0			

2.3 Arm® Cortex®-M0+

The Arm® Cortex®-M0+ processor was developed to provide a low-cost platform that meets the needs of MCU implementation, with a reduced pin count and low-power consumption, while delivering outstanding computational performance and an advanced response to interrupts.

The embedded Cortex-M0+ embeds:

- four breakpoints
- two watchpoints
- an MPU (memory protection unit) providing eight unified protection regions
- a SysTick running only with the system clock (external clock option not supported)

RM0530 - Rev 3 page 12/660



2.3.1 CPU memory remap

Following a CPU boot the application software can modify the memory map at address 0x0000 0000. This modification is performed by programming the REMAP bit in the flash controller (see Section 9.4.2: Configuration register (CONFIG).

The following memory can be remapped:

- Main flash memory
- SRAM0 memory

Embedded boot loader

ST provides a boot loader executed after each CPU reboot. This boot loader has its own documentation.

Note:

The STM32WB07xC and STM32WB06xC device latches the PA8 / PA9 / PA10 / PA11 pads value at POR. The information is available in the PWRC_SR2 register (see Section 5.7.6: Status register 2 (PWRC_SR2)). One of those four I/Os can be used by the boot loader as boot indication between a normal boot or a boot on serial interface.

RM0530 - Rev 3 page 13/660



2.3.2 Interrupts

Interrupts are handled by the Cortex-M0+ nested vector interrupt controller (NVIC). The NVIC controls specific Cortex-M0+ interrupts (address 0x00 to 0x3C) as well as 32 user interrupts (address 0x40 to 0xBC). In the STM32WB07xC and STM32WB06xC devices, the user interrupts have been connected to the interrupt signals of the different peripherals (GPIO, Flash controller, timers, UART,...). These interrupts can be controlled using the ISER, ICER, ISPR and ICOR registers.

Vector table

On reset, the Cortex-M0+ vector table is fixed at address 0x0000_0000. The software may relocate the vector table address to a different memory location, in a range 0x0000_0000 to 0xFFFF_FF80 in multiples of 256 bytes through the vector table offset register (VTOR) located in the Cortex-M0+ registers area.

The interrupt mapping for the vector table of the STM32WB07xC and STM32WB06xC devices is described in Table 6. Interrupt vectors.

Table 6. Interrupt vectors

Position	Priority	Type of priority	Acronym	Description	Address offset
-	-			Initial main SP	0x0000_0000
-	-3	Fixed	Reset	Reset_Handler	0x0000_0004
-	-2	Fixed	NmiSR	NMI_Handler	0x0000_0008
-	-1	Fixed	FaultISR	HardFault_handler	0x0000_000C
-	-	RESERVED	RESERVED	RESERVED	0x0000_000C - 0x0000_0038
-	6	Settable	SysTick	System tick timer	0x0000_003C
0	Init 0	Settable	NVM	Non-volatile memory (Flash) controller	0x0000_0040
1	Init 0	Settable	RCC	Reset and clock controller	0x0000_0044
2	Init 0	Settable	BATTERY	PVD	0x0000_0048
3	Init 0	Settable	I2C1	I2C1 interrupt	0x0000_004C
4	Init 0	Settable	I2C2	I2C2 interrupt	0x0000_0050
5	Init 0	Settable	SPI1	SPI1 interrupt	0x0000_0054
6	Init 0	Settable	SPI2	SPI2 interrupt	0x0000_0058
7	Init 0	Settable	SPI3	SPI3 interrupt	0x0000_005C
8	Init 0	Settable	USART	USART interrupt	0x0000_0060
9	Init 0	Settable	LPUART	LPUART interrupt	0x0000_0064
10	Init 0	Settable	TIM1	TIM1 interrupt	0x0000_0068
11	Init 0	Settable	RTC	RTC interrupt	0x0000_006C
12	Init 0	Settable	RESERVED	RESERVED	0x0000_0070
12	Init 0	Settable	ADC	ADC interrupt	0x0000_0070
13	Init 0	Settable	PKA	PKA interrupt	0x0000_0074
14	Init 0	Settable	-	-	0x0000_0078
15	Init 0	Settable	GPIOA	GPIOA interrupt	0x0000_007C
16	Init 0	Settable	GPIOB	GPIOB interrupt	0x0000_0080
17	Init 0	Settable	DMA	DMA interrupt	0x0000_0084
18	Init 0	Settable	BLE_TXRX (1)	BLE end of transfer interrupt	0x0000_0088
19	Init 0	Settable	_(1)	-	0x0000_008C
20	Init 0	Settable	_(1)	-	0x0000_0090
21	Init 0	Settable	RADIO_CTRL	Radio control slow clock measurement interrupt	0x0000_0094

RM0530 - Rev 3 page 14/660



Position	Priority	Type of priority	Acronym	Description	Address offset
22	Init 0	Settable	MR_BLE (1)	RRM and radio FSM interrupt	0x0000_0098
23	Init 0	Settable	CPU_WKUP	CPU wakeup interrupt	0x0000_009C
24	Init 0	Settable	BLE_WKUP (1)	BLE wakeup interrupt	0x0000_00A0
25	Init 0	Settable	BLE_SEQ	BLE RX/TX sequence interrupt	0x0000_00A4
26 - 31	Init 0	Settable	-	RESERVED	0x0000_00A8 - 0x0000_00BC

^{1.} Some specific cares are needed at SW level to clear the interrupt: see Warning for interrupt clearance when system clock is faster than MR_BLE clock.

Interrupt activation sequence

Safely activating a peripheral interrupt requires the following steps:

- make sure the interrupt is disabled and cleared on the peripheral side (this prevents receiving an interrupt due to a previous event)
- · clear pending requests for this interrupt on the Cortex-M0+ side using the NVIC ICPR register
- set the priority using the NVIC IPR0-IPR7 registers
- activate on the Cortex-M0+ side using the NVIC ISER register
- · activate on the peripheral side

Manual", §B3.4.

Note that most peripherals require clearing interrupt requests on the peripheral side when handling interrupt service requests to prevent triggering continuous interrupts for the same event.

For more details on the Cortex-M0+ exception model, see "ARMv6-M Architecture Reference Manual", §B1.5. For more details on the Cortex-M0+ NVIC behavior and registers, see "ARMv6-M Architecture Reference

RM0530 - Rev 3 page 15/660



3 AHB up/down converter

The STM32WB07xC and STM32WB06xC devices can support several system clock frequencies from 1 MHz to 64 MHz

The MR_BLE/Radio sub-system IP does not need more than 32 MHz to achieve the processing of the radio transfers while the system (CPU, DMA, memories) may require higher performance for application purpose.

To avoid useless overconsumption, AHB up/down converter block has been added to introduce an adjustable divider by one, two or four on AHB and APB bus of the MR_BLE (linked to AHBRF / APB2 bridge) versus the system bus matrix frequency. This block allows dividing by one, two or four the system clock for the MR_BLE IP of the device.

When the system and the MR_BLE share the same frequency, the AHB up/down converter block only transfers the AHB signals from one clock domain to the other.

Note:

The system clock must be at 16/32/64 MHz and always equal or faster than MR_BLE clock when radio is used (no other frequencies).

3.1 AHB up/down converter description

The AHB up/down converter role is to allow STM32WB07xC and STM32WB06xC devices to support a fast system clock (up to 64 MHz).

The AHBUPCONV block manages:

- proper on-the-fly (up-to-down and down-to-up) frequency switching by safely updating the ratio (one, two, four) between the system and the MR_BLE IP frequencies.
- AHB and APB data transfer between MR_BLE running at the same frequency or half or quarter of the frequency of the rest of the system (AHB and APB) that may run up to 64 MHz.




Figure 3. AHB up/down converter

The management of data transfer versus clock domain and possible clock switch request is done using state machines:

- one for the AHB master up converter
- one for the AHB slave down converter

RM0530 - Rev 3 page 16/660



When a CPU/system clock frequency switch is needed (activate or deactivate the divider by two or four between the system and the MR_BLE), the user must request the new system clock targeted frequency in the RCC_CSCMDR.REQUEST bit (see Section 6.6.6: Clock switch command register (RCC_CSCMDR) for details).

When receiving a new divider ratio to apply (from the RCC), the AHBUPCONV block:

- Informs the AHBDOWNCONV block (managing the APB transfer from the CPU to the MR_BLE APB registers)
- Checks the traffic on the AHB bus between MR_BLE and CPU:
 - if no transfer is on-going, it uses the HREADY signal on the bus to hold any potential transaction that could occur during the clock frequency switch

Note:

To respect the AHB lite protocol, the HREADY signal is fallen down only after the address phase of a new transfer, the new transfer phase data being stored internally in the converter.

If an AHB transfer is on-going, it waits until the current AHB transfer ends and then holds the AHB traffic as explained above.

- In parallel, the AHBDOWNCONV block does the same action to hold any new transfer on the slave path of the data path (CPU access to MR_BLE APB registers).
- Once the AHBUPCONV block has held its AHB line and has the confirmation from the AHBDOWNCONV, the other AHB2APB data path is also safely held; it allows the RCC block to change the system clock frequency to the requested one.
- When the new system clock frequency is stable, the RCC informs the AHBUPCONV it is done. Then:
 - the AHBUPCONV releases the AHB transfers
 - the AHBUPCONV informs the AHBDOWNCONV that it can also release the AHB/APB transfers.

RM0530 - Rev 3 page 17/660



4 I/O operating modes

The STM32WB07xC and STM32WB06xC devices propose up to 32 programmable I/Os (depending on the package).

Each I/O can be programmed in several modes:

- Input mode
- · General purpose output mode
- Alternate function
- Analog mode (when available)

The STM32WB07xC and STM32WB06xC devices support eight alternate modes called AFx (x = 0 to 7). The configuration of each I/O for those alternate modes is detailed in Table 8. GPIO alternate options AF3 - AF4 and Table 9. I/O analog feature mapping .

Caution: When an external slow clock XO is used (LSE on PB12 and PB13 I/Os), the USART transfers done on PB14 / PB15 I/Os in AF7 generate some disturbances on the slow clock.

Note:

I/Os features presented in Table 8. GPIO alternate options AF3 - AF4 and Table 9. I/O analog feature mapping are valid only when the associated I/O is programmed as alternate function.

Refer to Section 7: General-purpose I/Os (GPIO) for more details on all configurations.

The number of I/Os available in the STM32WB07xC and STM32WB06xC devices depends on the package:

- 20 I/Os in VFQFPN32
- 30 I/Os in WLCSP49
- 32 I/Os in VFQFPN48

Type acronyms correspond to:

- I: input
- O: output
- I/O: input output
- · OD: open drain

Note:

Pin names in bold indicate the I/O is able to wake up the device and is able to be in input or output during Deepstop.

RM0530 - Rev 3 page 18/660



Table 7. GPIO alternate options AF0 - AF2

		AF0 mode		AF1 mode		AF2 mode		
Pin name	Туре	Signal	Туре	Signal	Туре	Signal		
	Port A							
PA0 ⁽¹⁾	I/OD	I2C1_SCL	I	USART_CTS	0	I2S2_MCK		
PA1 ⁽¹⁾	I/OD	I2C1_SDA	I/O	SPI2_MISO	I/OD	USART_TX		
PA2	I/O	DEBUG_SWDIO	I/O	USART_CK	I	TIM_BKIN		
PA3	ı	DEBUG_SWCLK	0	USART_RTS_DE	ı	TIM_BKIN2		
PA4	0	RCC_LCO	I/O	SPI2_NSS/I2S2_WS	-	-		
PA5	0	RCC_MCO	I/O	SPI2_SCK/ I2S2_SCK	-	-		
PA6	I	LPUART_CTS	I/O	SPI2_MOSI/I2S2_SD	-	-		
PA7	0	LPUART_RTS_DE	I/O	SPI2_MISO	-	-		
PA8	I/O	USART_RX	I/O	SPI1_MOSI	0	RADIO_RX_SEQUENCE		
PA9	I/O	USART_TX	I/O	SPI1_SCK	0	RTC_OUT		
PA10	0	RCC_LCO	I/O	SPI1_MISO	0	RADIO_TX_SEQUENCE		
PA11	0	RCC_MCO	I/O	SPI1_NSS	0	RADIO_RX_SEQUENCE		
PA12 (1)	I/O	I2C1_SMBA	I/O	DEBUG_SWDIO	I/O	SPI1_NSS		
PA13 (2)	I/O	I2C2_SCL	ı	DEBUG_SWCLK	I/O	SPI1_SCK		
PA14 (1)	I/O	I2C2_SDA	-	-	I/O	SPI1_MISO		
PA15 ⁽¹⁾	I/O	I2C2_SMBA	-	-	I/O	SPI1_MOSI		
				Port B				
PB0 ⁽¹⁾	I/O	USART_RX	0	LPUART_RTS_DE	-	-		
PB1 ⁽¹⁾	I/O	SPI1_NSS	0	PDM_CLK	-	-		
PB2 ⁽¹⁾	0	USART_RTS_DE	ı	PDM_DATA	-	-		
PB3 ⁽¹⁾	I	USART_CTS	I/O	LPUART_TX	-	-		
PB4 ⁽¹⁾	I/O	LPUART_TX	I/O	SPI2_MISO	-	-		
PB5 ⁽¹⁾	I/O	LPUART_RX	I/O	SPI2_MOSI /I2S2_SD	-	-		
PB6 ⁽¹⁾	OD	I2C2_SCL	I/O	SPI2_NSS /I2S2_WS	-	-		
PB7 ⁽¹⁾	OD	I2C2_SDA	I/O	SPI2_SCK /IS2S_SCK	-	-		
PB8	I/O	USART_CK	I/O	LPUART_RX	-	-		
PB9	I/O	USART_TX	ı	LPUART_CTS	0	I2S2_MCK		
PB10	I/O	SPI1_NSS	I/O	SPI2_SCK /I2S2_SCK	I/O	I2C1_SDA		
PB11	I/O	SPI1_SCK	I/O	SPI2_NSS /I2S2_WS	I/O	12C1_SCL		
PB12 ⁽¹⁾⁽²⁾	I/O	SPI1_SCK	0	RCC_LCO	ı	PDM_DATA		
PB13 ⁽¹⁾⁽³⁾	I/O	SPI1_MISO	I/O	I2C2_SCL	0	PDM_CLK		
PB14 ⁽¹⁾	I/O	SPI1_MOSI	I/O	I2C2_SDA	ı	TIM1_ETR		

RM0530 - Rev 3 page 19/660



- 1. This I/O is able to be configured as analog (mixedI/O) in VFQFPN32 package.
- 2. This I/O is shared with OSC32_OUT (low speed clock oscillator pin) available on VFQFPN48 package from a WLCSP49.
- 3. This I/O is shared with OSC32_IN (low speed clock oscillator pin).

Note: Refer to the device datasheet for details about the available pin for each supported device package.

Note: For Table 8. GPIO alternate options AF3 - AF4, pin names in bold indicate the I/O is able to wake up the device and is able to be in input or output during Deepstop.

RM0530 - Rev 3 page 20/660



Table 8. GPIO alternate options AF3 - AF4

Dia nama		AF3 mode		AF4 mode
Pin name	Туре	Signal	Туре	Signal
		Port A		
PA0 ⁽¹⁾	I	-	I/O	TIM1_CH3
PA1 ⁽¹⁾	0	-	I/O	TIM1_CH4
PA2	0	I2S3_MCK	0	-
PA3	I/O	SPI3_SCK/ I2S3_SCK	0	-
PA4	I/O	LPUART_TX	I/O	TIM1_CH1
PA5	I/O	LPUART_RX	I/O	TIM1_CH2
PA6	I/O	SPI2_NSS/ I2S2_WS	I/O	TIM1_CH1
PA7	I/O	SPI2_SCK/I2S2_SCK	I/O	TIM1_CH2
PA8	I/O	SPI3_MISO	I/O	TIM1_CH3
PA9	I/O	SPI3_NSS/ I2S3_WS	I/O	TIM1_CH4
PA10	0	I2S3_MCK	0	-
PA11	I/O	SPI3_MOSI/ I2S3_SD	0	-
PA12 ⁽²⁾	I/O	SPI2_MOSI/ I2S2_SD	I/O	TIM1_CH1
PA13 (2)	I/O	SPI2_MISO	1	TIM1_ETR
PA14 (2)	-	-	I	TIM1_BKIN
PA15 (2)	-	-	I	TIM1_BKIN2
	,	Port B	'	
PB0 ⁽²⁾	I/O	TIM1_CH2N	-	-
PB1 ⁽²⁾	I	TIM1_ETR	-	-
PB2 ⁽²⁾	I/O	TIM1_CH3	-	-
PB3 ⁽²⁾	I/O	TIM1_CH4	-	-
PB4 ⁽²⁾	ı	PDM_DATA	-	-
PB5 ⁽²⁾	0	PDM_CLK	-	-
PB6 ⁽¹⁾	I/O	LPUART_TX	I/O	TIM1_CH1
PB7 ⁽¹⁾	I/O	LPUART_RX	I/O	TIM1_CH2
PB8	I/O	TIM1_CH4	I/O	TIM1_CH1N
PB9	I/O	TIM1_CH1N	I/O	TIM1_CH2N
PB10	I/O	TIM1_CH2	I/O	TIM1_CH3N
PB11	I/O	TIM1_CH1	I/O	TIM1_CH4N
PB12 ⁽²⁾⁽³⁾	I	TIM1_BKIN	I/O	TIM1_CH3
PB13 ⁽²⁾⁽⁴⁾	I	TIM1_BKIN2	I/O	TIM1_CH4
PB14 ⁽²⁾	I/O	TIM1_CH3N	0	-
PB15 ⁽²⁾	I/O	TIM1_CH4N	0	-

RM0530 - Rev 3 page 21/660



- 1. This I/O is able to be configured in open-drain.
- 2. This I/O is able to be configured as analog (mixedI/O).
- 3. This I/O is shared with OSC32_OUT (low speed clock oscillator pin).
- 4. This I/O is shared with OSC32_IN (low speed clock oscillator pin).

Note: AF5, AF6, AF7 alternate functions:

PA2: SWDIO (AF5, AF7)
PA3: SWCLK (AF5, AF7)
PB14: USART_RX (AF7)
PB15: USART_TX (AF7)

Note: The STM32WB07xC and STM32WB06xC are provided with the RADIO_TX_SEQUENCE and

RADIO_RX_SEQUENCE signals which alert, respectively, transmission and reception activities. A signal can be enabled for TX and RX on two pins, through alternate functions:

- RADIO_TX_SEQUENCE is available on PA10 (AF2) or PB15 (AF1)
- RADIO_RX_SEQUENCE is available on PA8 (AF2) or PA11 (AF2)

The signal is high when radio is in TX (or RX), low otherwise.

The signals can be used to control external antenna switching and support coexistence with other wireless technologies.

Note: Concerning the ADC block present in the STM32WB07xC and STM32WB06xC devices:

- The eight ADC channels are available on PA12, PA13, PA14, PA15, PB0, PB1, PB2, PB3
- The two analog microphone pins are available on PB4 and PB5.

The ADC features on those pins are available if the associated pin is configured in analog mode (see Section 7.3.1: General-purpose I/O (GPIO) for more details)

The table below shows the mapping associated to analog configuration (for pins which can support analog mode). In Table 9. I/O analog feature mapping.

Note: Programming an alternate function sets the output value of the pin: I2C_SDA, I2C_SCL, I2C_SMBA set to 1,

SPI_SCK, SPI_NSS, SPI_MISO, SPI_MOSI, SPI_MCK set to 0, UART_RX set to 0 and UART_TX set to 1.

Note: Refer to device the datasheet for details about the available pin for each supported device package.

RM0530 - Rev 3 page 22/660



Table 9. I/O analog feature mapping

Pin name	Analog feature	Pin name	Analog feature	Parallel analog feature			
'	Port A		Port B				
PA0	N/A ⁽¹⁾	PB0	ADC_VINM1	N/A ⁽¹⁾			
PA1	N/A ⁽¹⁾	PB1	ADC_VINP1	N/A ⁽¹⁾			
PA2	N/A ⁽¹⁾	PB2	ADC_VINM0	PGA_CAP0 ⁽²⁾			
PA3	N/A ⁽¹⁾	PB3	ADC_VINP0	PGA_CAP1 (2)			
PA4	N/A ⁽¹⁾	PB4	PGA_VIN	N/A ⁽¹⁾			
PA5	N/A ⁽¹⁾	PB5	PGA_VBIAS_MIC(3)	N/A ⁽¹⁾			
PA6	N/A ⁽¹⁾	PB6	N/A ⁽¹⁾	N/A ⁽¹⁾			
PA7	N/A ⁽¹⁾	PB7	N/A ⁽¹⁾	N/A ⁽¹⁾			
PA8	N/A ⁽¹⁾	PB8	N/A ⁽¹⁾	N/A ⁽¹⁾			
PA9	N/A ⁽¹⁾	PB9	N/A ⁽¹⁾	N/A ⁽¹⁾			
PA10	N/A ⁽¹⁾	PB10	N/A ⁽¹⁾	N/A ⁽¹⁾			
PA11	N/A ⁽¹⁾	PB11	N/A ⁽¹⁾	N/A ⁽¹⁾			
PA12	ADC_VINM3	PB12	N/A ⁽¹⁾	RCC_OSC32_OUT (4)			
PA13	ADC_VINP3	PB13	N/A ⁽¹⁾	RCC_OSC32_IN (4)			
PA14	ADC_VINM2	PB14	N/A ⁽¹⁾	PVD input voltage			
PA15	ADC_VINP2	PB15	N/A ⁽¹⁾	N/A			

^{1.} N/A means not applicable as the associated I/O does not support analog option.

RM0530 - Rev 3 page 23/660

^{2.} The selection between ADC_VINx0 and PGA_CAPx is done through a register in the SYSCFG block. See Section 8.2.11: I/O analog switch control register (GPIO_SWA_CTRL).

^{3.} This pin is not 5 V tolerant. All other 31 pins are 5 V tolerant.

^{4.} The parallel analog feature is obtained by setting the RCC_CR.LSEON bit in the RCC registers. Then the PB12 and PB13 are forced by hardware to manage the LSE through RCC_OSC32_OUT / RCC_OSC32_IN whatever the selected mode in the associated GPIO_MODERx register.



5 Power controller (PWRC)

The power controller block controls the analog supplies block and manages the startup, active and low-power phase of the device including the transition from one state to another.

5.1 Features

The Power controller block supports the following features:

- Low-power mode choice and entry/exit sequences
- Flash memory power (ON/OFF) and the power-down sequence
- RAM banks retention control
- Power monitoring:
 - POR/PDR reset on rising/falling VDDIO voltage
 - Programmable voltage detector (PVD) monitoring of the VDDIO with programmable threshold or of an external analog input voltage (compared to the internal VBGP)
- I/Os pull-up/down during low-power mode
- Wakeup I/O configuration.

5.2 Power supply domains

STM32WB07xC and STM32WB06xC devices embed three power domains:

- VDD33 aka VDDIO or VDD:
 - the voltage range is between 1.7 V and 3.6 V,
 - it supplies a part of the I/O ring, the embedded regulators and the system analog IPs such as power management block and embedded oscillators
- VDD12o:
 - always-on digital power domain
 - this domain is generally supplied at 1.2 V during active phase of the device
 - this domain is supplied at 1.0 V during low-power mode (Deepstop)
- VDD12i:
 - interruptible digital power domain
 - this domain is generally supplied at 1.2 V during active phase of the device
 - this domain is shut down during low-power mode (Deepstop)

The digital power supplies are provided by different regulators:

- a main LDO(MLDO):
 - providing the 1.2 V from a 1.4-3.3 V input voltage
 - supplies both VDD12i and VDD12o when the device is active
 - is disabled during the low-power mode (Deepstop)
- a low-power LDO(LPREG):
 - stays enabled during both active and low-power phases
 - provides a 1.0 V voltage
 - is not connected to the digital domain when the device is active
 - is connected to the VDD12o domain during low-power mode (Deepstop)
- a dedicated LDO (RFLDO) to provide a 1.2 V to the analog RF block

An embedded SMPS step-down converter is available (inserted between the external power and the LDOs).

Figure 4. Power supply domain overview shows an overview of the different regulators and connections between the power supply domains.

RM0530 - Rev 3 page 24/660






Figure 4. Power supply domain overview

5.3 Power voltage supervisor

STM32WB07xC and STM32WB06xC devices embed several power voltage monitoring:

- Power-on reset (POR) / power-down reset (PDR) / Brown-Out Reset (BOR)
- Power voltage detector (PVD)

5.3.1 Power-on reset POR / power-down reset (PDR) / Brown-Out Reset (BOR)

The device has an integrated power-on reset / power-down reset, coupled with a Brown-Out Reset circuitry. During the power-on, the device remains in reset mode as long as V_{DDIO} is below a V_{POR} threshold (typically 1.65 V).

During power-down, the PDR puts the device under reset when the supply voltage (VDD) drops below the V_{PDR} threshold (around 20 mV below V_{POR}). The PDR feature is always enabled.




Figure 5. Power-on reset/power-down reset waveform

With typical values as follows:

- V_{POR}: 1.65 V
- Hysteresis: 20 mV (so V_{PDR}: 1.63 V)

RM0530 - Rev 3 page 25/660



• T_{TEMPO}: 250 μs

The Brown-Out Reset (BOR) generates a device reset when the power supply (VDD) drops under V_{PDR}.

This feature is always active except during Shutdown mode where the software can decide to enable it or not (through PWRC_CR1.ENSDNBOR bit).

5.3.2 Power voltage detection (PVD)

The PVD can be used to monitor:

- the VDDIO:
 - VDDIO is compared to a programmed threshold (between 2.05 V and 2.91 V)
 - The threshold programming is done through PWRC CR2.PVDLS[2:0] bit field
- an external analog input signal:
 - an external analog signal is compared to an internal VBGP (at 1.2 V) voltage
 - the feature is selected through PWRC CR2.PVDLS[2:0] bit field

The PVD can be enabled or disabled through the PWRC_CR2.PVDE bit.

When the feature is enabled and the PVD measures a voltage below the comparator, a status flag is raised in the SYSCFG block that can generate an interrupt to the CPU if unmasked (see Section 8.2.10: Power controller interrupt status and clear register (PWRC_ISCR)).

5.4 Operating modes

The STM32WB07xC and STM32WB06xC support three main operating modes:

- Run mode
- Deepstop mode
- · Shutdown mode

The transition from one mode to another is managed through a PMU state machine.

5.4.1 Run mode

In Run mode:

- both regulators (MLDO and LPREG) are enabled
- MLDO provides the power supply for both VDD12i and VDD12o
- · System clock and bus clock are running
- the CPU and the radio can be used

The power consumption may be reduced by gating the clock of the unused peripherals through the RCC clock enable registers (see Section 6.6.18: RCC register map).

Figure 6. Power regulators and SMPS configuration in Run mode shows the regulators and SMPS configuration in Run mode with a product with only 48 Kbytes of RAM.

RM0530 - Rev 3 page 26/660






Figure 6. Power regulators and SMPS configuration in Run mode

5.4.2 Deepstop mode

The Deepstop is the only low-power mode of the STM32WB07xC and STM32WB06xC in order to restart from a saved context environment and go on running the application at wakeup.

The conditions to enter Deepstop mode are:

- Radio (MR_BLE) is sleeping
- CPU is sleeping (WFI with SLEEPDEEP information active)
- No unmasked wakeup sources are active (including those from a previous wakeup sequence for which the software did not clear the associated flag after wakeup)
- System is clocked on RC64MPLL (HSI or pll locked mode)
- PWRC CR1.LPMS bit is equal to 0

Note: If the MR_BLE is not used at all by the SoC (or not yet started), the following steps need to be done after any reset to allow low-power modes (Deepstop and Shutdown):

- Enable the MR_BLE clock by setting the RCC_APB2ENR.MRBLEEN bit
- Set the BLUE_SLEEP_REQUEST_MODE.FORCE_SLEEPING bit inside the wakeup block of the MR_BLE to have the MR_BLE IP requesting low-power mode to the SoC
- Gate again the MR BLE clock by clearing the RCC APB2ENR.MRBLEEN bit

RM0530 - Rev 3 page 27/660



In Deepstop mode:

- the system and bus clocks are stopped as the RC64MPLL block is OFF
- the VDD12i power domain is switched off
- the VDDI2o power domain is ON and supplied at 1.0 V
- the RAM0 bank is kept in retention
- if PWRC_CR1.APC = 1, the I/Os pull-up/down are controlled by the PWRC_PUCRx/PWRC_PDCRx during Deepstop mode
- the other RAM banks are in retention or not, depending on software choice in PWRC CR2 register
- the slow clock can be running or stopped, depending on the software configuration present before Deepstop entry:
 - ON or OFF
 - LSF or LSI source
- RTC and the IWDOG stay active (if enabled and one slow clock source is ON)
- MR BLE wakeup block including its timer stay active (if enabled and one slow clock source is ON)
- eight I/Os (PA4/PA5/PA6/PA7/PA8/PA9/PA10/PA11) are able to be in output driving either a static low or high level, the slow clock information or the RTC_OUT (see Section 5.7.15: I/O Deepstop drive configuration register (PWRC_IOxCFG) for details).

A version of Deepstop mode called Deepstop2 is implemented to emulate Deepstop mode without losing the debugger connection and breakpoints or watchpoints.

- This variant can be selected by setting the PWRC_DBGR.DEEPSTOP2 bit
- In this case, the Deepstop mode sequence (entry and exit) is done without shutting down the VDD12i power domain

Possible wakeup sources:

- the MR_BLE block is able to generate two events to wake up the system through its embedded wakeup timer running on slow clock:
 - BLE IP wakeup time is reached
- the RTC is able to generate a wakeup event
- the IWDG is able to generate a reset event
- up to 28 GPIOs are able to wake up the system (PA0 to PA15 and PB0 to PB11)

At wakeup, the hardware resources located in the VDD12i power domain are reset, the CPU reboots. The wakeup reason is visible in a PWRC register (see Section 5.7.5: Status register 1 (PWRC_SR1) for details).

Figure 7. Power regulators and SMPS configuration in Deepstop mode shows the regulators and SMPS configuration in Deepstop mode, with a configuration requesting retention only on RAM0 and RAM1 banks.

RM0530 - Rev 3 page 28/660






Figure 7. Power regulators and SMPS configuration in Deepstop mode

Note: Strikethrough text indicates that the feature is OFF in Deepstop mode.

5.4.3 Shutdown mode

Shutdown mode is the least power consuming mode.

The conditions to enter Shutdown mode are the same conditions needed to enter Deepstop mode except that the PWRC_CR1.LPMS bit must be equal to 1 and the PWRC_DBGR.DEEPSTOP2 bit must be kept reset.

In Shutdown mode:

- The system is powered down as both regulators are OFF (so both VDD12i and VDD12o power domains are OFF)
- only the VDDIO power domain is ON
- All clocks are OFF (system and slow clock tree) as RC64MPLL, LSI and LSE are OFF,
- if PWRC_CR1.APC = 1, the I/Os pull-up/down are controlled by the PWRC_PUCRx/PWRC_PDCRx during Shutdown mode

the only wakeup source is a low pulse on the RSTN pad

RM0530 - Rev 3 page 29/660



A Shutdown exit is similar to a POR startup of the board. The associated reset reason is the PORRSTF flag (see Section 6.6.15: V33 reset status register (RCC_CSR) for reset reason flag detail).

The BOR feature may be enabled or disabled during Shutdown through the PWRC_CR1.ENSDNBOR bit. Figure 8. Power regulators and SMPS configuration in Shutdown mode shows the regulators and SMPS configuration in Shutdown mode, configured with the BOR reset disabled.

 V_{DDIO} **SMPS VREG PAD** CMDNI CMDNO MLDO LP-Reg $V_{\rm DD12O}$ V_{DD12I} HSI V33 Domain (VDDIO) AlwaysOn Domain (VDD120) Interruptible domain HSE, LSI, LSE, BOR, POR, PVD BLE_wakeup, (VDD12I) PWRC33, RTC, WDOG, RCC33 PWRCo, RF FSM **RCCo** BLE Peripherals PU/PD RCCi 10 Mgt IOs 10 Ctrl **FLASH RAMO** RAM1 RAM2 RAM3

Figure 8. Power regulators and SMPS configuration in Shutdown mode

Note: Strikethrough text indicates that the feature is OFF in Shutdown mode.

RM0530 - Rev 3 page 30/660



5.4.4 Operating mode transition management

The PWRC block manages the switches from an operating mode to another through a state machine.

SHUTDOWN LPREG: OFF MLDO: OFF SMPS: OFF RFLDO: OFF LSI/LSE: OFF HSI: OFF HSE: OFF RESETn-CSTOP & POR RF OFF & CR1.LPMS= SHUTDOWN RUN START LPREG: OFF LPREG: ON/OFF MLDO: OFF MLDO: ON (1.2V) SMPS: PRECHARGE SMPS: ON/BYP CPU: CRUN/CSLEEP RFLDO: ON/OFF RFLDO: OFF LSI/LSE: OFF LSI: ON/OFF HSI: OFF LSE: ON/OFF HSE: OFF HSI: ON HSE: ON/OFF POR CSTOP & RF OFF & CR1.LPMS= DEEPSTOP STOP LPREG: ON (0.95V) MLDO: OFF CPU: CSLEEP => SLEEPING SMPS: PRECHARGE/(OPEN) CPU: CSTOP => DEEPSLEEP RFLDO: OFF RF: OFF=> Ready2Sleep LSI: ON/OFF LSE: ON/OFF HSI: OFF

Figure 9. PWRC state machine for operating modes transition

5.5 SMPS step-down regulator

The STM32WB07xC and STM32WB06xC SMPS is a 20 mA output step-down SMPS (switch mode power supply) converter.

The SMPS output voltage can be programmed from 1.2 V to 1.90 V. It is internally clocked at 4 MHz or 8 MHz. The SMPS can be in different configurations:

HSE: OFF

- ON:
 - theVFBSD pin of the SMPS outputs a regulated voltage (from 1.2 V to 1.9 V)
 - the SMPS needs a clock
- OFF:
 - the VFBSD pin has to be forced externally with VDDIO
 - the SMPS does not need a clock
- PRECHARGE (aka BYPASS):
 - the VFBSD pin outputs the VDDIO without regulation
 - the SMPS does not need a clock
- OPEN:
 - the VFBSD pin is floating
 - the SMPS does not need a clock

Except for the configuration SMPS OFF, an L/C BOM must be present on the board and connected to the VFBSD pad (see Figure 10. Power supply configuration).

RM0530 - Rev 3 page 31/660

NOSMPS supply configuration



V_{DD} V_{DDSD} V_{DDSD} SMPS SMPS V_{LXSD} Step Down Step Down converter converter V_{FBSD} V_{FBSD} RE Mair Main RE V_{CAP} V_{CAP} LDO LDO LDO Reg LDO Reg

Figure 10. Power supply configuration

The user must configure the PWRC_CR5.SMPSBOMSEL[1:0] according to the BOM implemented on their board. The value to program is indicated in Table 10. SMPS BOM information.

SMPS supply configuration

BOM Inductance (L) Output capacitance (C) SMPS BOMSEL[1:0] BOM1 1.5 µH 2.2 µF 00 BOM2 4.7 µF 2.2 µH 01 вом3 10 µH 4.7 µF 10

Table 10. SMPS BOM information

The SMPS is managed by the PWRC through a state machine shown in Figure 11. PWRC SMPS state machine overview.




Figure 11. PWRC SMPS state machine overview

After a power-on reset sequence, the SMPS FSM always goes up to Run state. From there, the SMPS FSM can stay in three states (others are transition states):

- Run:
 - the SMPS is ON in a Run mode
 - the SMPS clock is running
 - the VFBSD is regulated and voltage amplitude is the one programmed in the PWRC_CR5.SMPSLVL bit field
 - the L/C BOM is present on the board and is connected on the VFBSD pad of the STM32WB07xC and STM32WB06xC (see Figure 10. Power supply configuration)

RM0530 - Rev 3 page 32/660



- NO SMPS (if the software configures PWRC CR5.NOSMPS=1):
 - the SMPS is OFF
 - the SMPS clock is stopped
 - the VFBSD is directly connected to the VDDIO through the VFBSD pad of the STM32WB07xC and STM32WB06xC (see Figure 10. Power supply configuration)
 - the PWRC does not control any specific sequencing on the SMPS during low-power entry/exit phases
- PRECHARGE aka BYPASS (if the software configures PWRC CR5.SMPSFBYP=1):
 - the SMPS is ON in a precharge mode
 - the SMPS clock is stopped
 - the VFBSD is the VDDIO voltage crossing the SMPS block
 - the PWRC does not control any specific sequencing on the SMPS during low-power entry/exit phases
 - this mode is compliant with an L/C BOM connected on the VFBSD pad of the STM32WB07xC and STM32WB06xC

When the device enters Deepstop mode, the PWRC automatically switches the SMPS from Run to Deepstop mode which can be:

- if PWRC_CR5.SMPSLPOPEN = 0: SMPS output is the VDDIO (as in PRECHARGE FSM state)
- if PWRC_CR5.SMPSLPOPEN = 1: the SMPS output is floating

5.6 I/O pull-ups/pull-downs during low power mode

When PWRC_CR1.APC is set (default configuration), the pull-up/pull-down of the IOs is controlled by the PWRC_PUCRx and PWRC_PDCRx registers of the PWRC block, instead of GPIOx_PUPDR register of the GPIO block. This feature avoids glitches on the lines by keeping the same pull-up/pull-down configuration during all the supported operating modes.

RM0530 - Rev 3 page 33/660



5.7 PWRC registers

All PWRC APB registers are only 16-bit registers. The 16 MSB bits are always stuck to 0.

5.7.1 Control register 1 (PWRC_CR1)

This register controls the BOR in Shutdown, the low-power mode selection and the IO control owner.

Address offset: 0x00 Reset value: 0x0000 0010

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	APC	Res.	Res.	ENSDNBOR	LPMS										
											rw			rw	rw

Bits 31:5	Reserved, must be kept at reset value.
Bit 4	 APC: Apply pull-up/down configuration from PWRC or GPIO register. 0: The GPIOx_PUPDR of the GPIO block are used to control the product pull-up/-down of the IOs 1: The PWRC_PUCRx and PWRC_PDCRx of the PWRC block are used to control the product pull-up/down of the IOs (default)
Bits 3:2	Reserved, must be kept at reset value.
Bit 1	 ENSDNBOR: Enable BOR reset supervising during Shutdown mode. 0: No BOR is monitored during Shutdown mode (default) 1: BOR is monitored during Shutdown mode (a POR reset happens if VDDIO goes below 1.6 V during Shutdown mode) Note: Enabling this feature prevents blocking the device if VDDIO goes below supported voltages during Shutdown. However, it adds an overconsumption.
Bit 0	LPMS: Low-power mode selection. This bit defines whether the device enters Deepstop or Shutdown mode when both CPU and MR_BLE requests a low-power mode entry. 0: Deepstop mode(default) 1: Shutdown mode (PWRC_DBGR.DEEPSTOP2 bit must be kept reset)

RM0530 - Rev 3 page 34/660



5.7.2 Control register 2 (PWRC_CR2)

Address offset: 0x04 Reset value: 0x0000 0100

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	Res.	Res.	Res.	Res.	LSILP MUFE N	ENTS	Res.	RAMR ET3	RAMR ET2	RAMR ET1	Res.	PV	/DLS[2	2:0]	PVDE
					rw	rw		rw	rw	rw		rw	rw	rw	rw

Bits 31:11	Reserved, must be kept at reset value.
	LSILPMUFEN: LSI LPMU force enable.
Bit 10	0: LSI LPMU is automatically enabled/disabled by hardware depending on the analog LPMU block needs (default)
	1: LSI LPMU is always enabled (32 kHz free running clock)
	ENTS: Enable the temperature sensor.
Bit 9	0: Temperature sensor is disabled (default)
	1: Temperature sensor is enabled
Bit 8	Reserved, must be kept at reset value.
	RAMRET3: Enables the RAM3 bank retention in Deepstop mode.
Bit 7	0: RAM3 bank is not retained during Deepstop mode (default)
	1: RAM3 bank is retained during Deepstop mode
	RAMRET2: Enables the RAM2 bank retention in Deepstop mode.
Bit 6	0: RAM2 bank is not retained during Deepstop mode (default)
	1: RAM2 bank is retained during Deepstop mode
	RAMRET1: Enables the RAM1 bank retention in Deepstop mode.
Bit 5	0: RAM1 bank is not retained during Deepstop mode (default)
	1: RAM1 bank is retained during Deepstop mode
Bit 4	Reserved, must be kept at reset value.
	PVDLS[2:0]: Programmable voltage detector level selection:
	• 000: 2.05 V - Lowest level
	• 001: 2.20 V
	• 010: 2.36 V
Bits 3:1	• 011: 2.52 V
	• 100: 2.64 V
	• 101: 2.81 V
	 110: 2.91 V - Highest level 111: External input analog voltage (compared internally to VBGP). In this case, PVDO signal is high when
	external voltage is lower than VBGP
	PVDE: Programmable voltage detector enable.
Bit 0	0: The power voltage detector feature is disabled (default)
	1: The power voltage detector feature is enabled

RM0530 - Rev 3 page 35/660



5.7.3 Control register 3 (PWRC_CR3)

This register manages the selection of the wakeup sources to get out of Deepstop mode.

Note: All wakeup sources are disabled by default after reset.

Address offset: 0x08 Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
EIWL	Res.	EWBLE HCPU	EWBLE	EWU11	EWU10	EWU9	EWU8	EWU7	EWU6	EWU5	EWU4	EWU3	EWU2	EWU1	EWU0
rw		rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bits 31:16	Reserved, must be kept at reset value.
Bit 15	 EIWL: Enable wakeup on internal event (RTC). 0: Wakeup on internal line is disabled (default) 1: Wakeup on internal line is enabled
Bit 14	Reserved, must be kept at reset value.
Bit 13	 EWBLEHCPU: Enable wakeup on BLE Host CPU event. 0: Wakeup on BLE Host CPU line is disabled (default) 1: Wakeup on BLE Host CPU line is enabled
Bit 12	 EWBLE: Enable wakeup on BLE event. 0: Wakeup on BLE line is disabled(default) 1: Wakeup on BLE line is enabled
Bit 11	 EWU11: Enable wakeup on PA11 I/O event. 0: Wakeup on PA11 I/O line is disabled (default) 1: Wakeup on PA11 I/O line is enabled
Bit 10	 EWU10: Enable wakeup on PA10 I/O event. 0: Wakeup on PA10 I/O line is disabled (default) 1: Wakeup on PA10 I/O line is enabled
Bit 9	 EWU9: Enable wakeup on PA9 I/O event. 0: Wakeup on PA9 I/O line is disabled (default) 1: Wakeup on PA9 I/O line is enabled
Bit 8	 EWU8: Enable wakeup on PA8 I/O event. 0: Wakeup on PA8 I/O line is disabled (default) 1: Wakeup on PA8 I/O line is enabled
Bit 7	 EWU7: Enable wakeup on PB7 I/O event. 0: Wakeup on PB7 I/O line is disabled (default) 1: Wakeup on PB7 I/O line is enabled
Bit 6	 EWU6: Enable wakeup on PB6 I/O event. 0: Wakeup on PB6 I/O line is disabled (default) 1: Wakeup on PB6 I/O line is enabled
Bit 5	 EWU5: Enable wakeup on PB5 I/O event. 0: Wakeup on PB5 I/O line is disabled (default) 1: Wakeup on PB5 I/O line is enabled

RM0530 - Rev 3 page 36/660



Bit 4	 EWU4: Enable wakeup on PB4 I/O event. 0: Wakeup on PB4 I/O line is disabled (default) 1: Wakeup on PB4 I/O line is enabled
Bit 3	EWU3: Enable wakeup on PB3 I/O event. 0: Wakeup on PB3 I/O line is disabled (default) 1: Wakeup on PB3 I/O line is enabled
Bit 2	 EWU2: Enable wakeup on PB2 I/O event. 0: Wakeup on PB2 I/O line is disabled (default) 1: Wakeup on PB2 I/O line is enabled
Bit 1	EWU1: Enable wakeup on PB1 I/O event. 0: Wakeup on PB1 I/O line is disabled (default) 1: Wakeup on PB1 I/O line is enabled
Bit 0	EWU0: Enable wakeup on PB0 I/O event. 0: Wakeup on PB0 I/O line is disabled (default) 1: Wakeup on PB0 I/O line is enabled

RM0530 - Rev 3 page 37/660



5.7.4 Control register 4 (PWRC_CR4)

This register manages the polarity for the I/Os wakeup sources to get out of Deepstop mode.

Note: The wakeup events are edge detection only, not level detection.

Address offset: 0x0C Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	Res.	Res.	Res.	WUP11	WUP10	WUP9	WUP8	WUP7	WUP6	WUP5	WUP4	WUP3	WUP2	WUP1	WUP0
				rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bits 31:12	Reserved, must be kept at reset value.
Bit 11	 WUP11: Wakeup polarity for PA11 I/O. 0: Detection of wakeup event on rising edge (default) 1: Detection of wakeup event on falling edge
Bit 10	 WUP10: Wakeup polarity for PA10 I/O. 0: Detection of wakeup event on rising edge (default) 1: Detection of wakeup event on falling edge
Bit 9	 WUP9: Wakeup polarity for PA9 IO event. 0: Detection of wakeup event on rising edge (default) 1: Detection of wakeup event on falling edge
Bit 8	 WUP8: Wakeup polarity for PA8 IO event. 0: Detection of wakeup event on rising edge (default) 1: Detection of wakeup event on falling edge
Bit 7	 WUP7: Wakeup polarity for PB7 IO event. 0: Detection of wakeup event on rising edge (default) 1: Detection of wakeup event on falling edge
Bit 6	 WUP6: Wakeup polarity for PB6 IO event. 0: Detection of wakeup event on rising edge (default) 1: Detection of wakeup event on falling edge
Bit 5	 WUP5: Wakeup polarity for PB5 IO event. 0: Detection of wakeup event on rising edge (default) 1: Detection of wakeup event on falling edge
Bit 4	 WUP4: Wakeup polarity for PB4 IO event. 0: Detection of wakeup event on rising edge (default) 1: Detection of wakeup event on falling edge
Bit 3	 WUP3: Wakeup polarity for PB3 IO event. 0: Detection of wakeup event on rising edge (default) 1: Detection of wakeup event on falling edge
Bit 2	 WUP2: Wakeup polarity for PB2 IO event. 0: Detection of wakeup event on rising edge (default) 1: Detection of wakeup event on falling edge
Bit 1	 WUP1: Wakeup polarity for PB1 IO event. 0: Detection of wakeup event on rising edge (default) 1: Detection of wakeup event on falling edge

RM0530 - Rev 3 page 38/660



Bit 0	 WUP0: Wakeup polarity for PB0 IO event. 0: Detection of wakeup event on rising edge (default) 1: Detection of wakeup event on falling edge
Bit 2	 WUP2: Wakeup polarity for PB2 IO event. 0: Detection of wakeup event on rising edge (default) 1: Detection of wakeup event on falling edge
Bit 1	 WUP1: Wakeup polarity for PB1 IO event. 0: Detection of wakeup event on rising edge (default) 1: Detection of wakeup event on falling edge
Bit 0	 WUP0: Wakeup polarity for PB0 IO event. 0: Detection of wakeup event on rising edge (default) 1: Detection of wakeup event on falling edge

RM0530 - Rev 3 page 39/660



5.7.5 Status register 1 (PWRC_SR1)

This register provides the information concerning which source woke up the device after a Deepstop.

Address offset: 0x10 Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
IWUF	Res.	WBLE HCPUF	WBLEF	WUF11	WUF10	WUF9	WUF8	WUF7	WUF6	WUF5	WUF4	WUF3	WUF2	WUF1	WUF0
r		rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1

Bits 31:16	Reserved, must be kept at reset value.
Bit 15	 IWUF: Internal wakeup flag (RTC). 0: No wakeup from RTC occurred since last clear 1: A wakeup from RTC occurred since last clear
	Note: The user must clear the RTC wakeup flag inside the RTC IP to clear this bit (mirror of the RTC wakeup line on the PWRC block).
Bit 14	Reserved, must be kept at reset value.
Bit 13	 WBLEHCPUF: BLE Host CPU wakeup flag. 0: No wakeup from BLE Host CPU occurred since last clear 1: A wakeup from BLE Host CPU occurred since last clear. Cleared by writing 1 in this bit
Bit 12	 WBLEF: BLE wakeup flag. 0: No wakeup from BLE occurred since last clear 1: A wakeup from BLE occurred since last clear. Cleared by writing 1 in this bit
Bit 11	 WUF11: PA11 I/O wakeup flag. 0: No wakeup from PA11 I/O occurred since last clear 1: A wakeup from PA11 I/O occurred since last clear. Cleared by writing 1 in this bit
Bit 10	 WUF10: PA10 I/O wakeup flag. 0: No wakeup from PA10 I/O occurred since last clear 1: A wakeup from PA10 I/O occurred since last clear. Cleared by writing 1 in this bit
Bit 9	 WUF9: PA9 I/O wakeup flag. 0: No wakeup from PA9 I/O occurred since last clear 1: A wakeup from PA9 I/O occurred since last clear. Cleared by writing 1 in this bit
Bit 8	 WUF8: PA8 I/O wakeup flag. 0: No wakeup from PA8 I/O occurred since last clear 1: A wakeup from PA8 I/O occurred since last clear. Cleared by writing 1 in this bit
Bit 7	 WUF7: PB7 I/O wakeup flag. 0: No wakeup from PB7 I/O occurred since last clear 1: A wakeup from PB7 I/O occurred since last clear. Cleared by writing 1 in this bit
Bit 6	 WUF6: PB6 I/O wakeup flag. 0: No wakeup from PB6 I/O occurred since last clear 1: A wakeup from PB6 I/O occurred since last clear. Cleared by writing 1 in this bit
Bit 5	 WUF5: PB5 I/O wakeup flag. 0: No wakeup from PB5 I/O occurred since last clear 1: A wakeup from PB5 I/O occurred since last clear. Cleared by writing 1 in this bit

RM0530 - Rev 3 page 40/660



	WUF4: PB4 I/O wakeup flag.
Bit 4	0: No wakeup from PB4 I/O occurred since lastclear
	1: A wakeup from PB4 I/O occurred since last clear. Cleared by writing 1 in this bit
	WUF3: PB3 I/O wakeup flag.
Bit 3	0: No wakeup from PB3 I/O occurred since last clear
	1: A wakeup from PB3 I/O occurred since last clear. Cleared by writing 1 in this bit
	WUF2: PB2 I/O wakeup flag.
Bit 2	0: No wakeup from PB2 I/O occurred since last clear
	1: A wakeup from PB2 I/O occurred since last clear. Cleared by writing 1 in this bit
	WUF1: PB1 I/O wakeup flag.
Bit 1	0: No wakeup from PB1 I/O occurred since last clear
	1: A wakeup from PB1 I/O occurred since last clear. Cleared by writing 1 in this bit
	WUF0: PB0 I/O wakeup flag.
Bit 0	0: No wakeup from PB0 I/O occurred since last clear
	1: A wakeup from PB0 I/O occurred since last clear. Cleared by writing 1 in this bit

RM0530 - Rev 3 page 41/660



5.7.6 Status register 2 (PWRC_SR2)

This register provides some status flags related to the power voltage detector and the SMPS blocks.

Address offset: 0x14 Reset value: 0x0000 -306

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
IOBOOTVAL[3:0]		PVDO	Res.	REGMS	REGLP S	Res.	Res.	Res.	Res.	Res.	SMPS RDY	SMPSE NR	SMPSB YPR		
r	r	r	r	r		r	r						r	r	r

Bits 31:16	Reserved, must be kept at reset value.
Bits 15:12	 IOBOOTVAL: I/Os value latched at POR. bit 3: PA11 input value latched at POR, bit 2: PA10 input value latched at POR, bit 1: PA9 input value latched at POR, bit 0: PA8 input value latched at POR. Note: This information may be used by the boot loader to manage boot on serial interfaces for instance.
Bit 11	PVDO: Power voltage Detector Output. When the Power voltage Detector is enabled (PWRC_CR2.PVDE=1), this bit indicates when the VDDIO is lower than the selected threshold (through PWRC_CR2.PVDLS bit field). O: The VDDIO is not lower than threshold or PVD feature is not enabled 1: The VDDIO is lower than the selected threshold
Bit 10	Reserved, must be kept at reset value.
Bit 9	REGMS: Main regulator ready status. 0: The main regulator is not ready 1: The main regulator is ready
Bit 8	REGLPS: Low-power regulator ready status. 0: The low-power regulator is not ready 1: The low-power regulator is ready
Bits 7:3	Reserved, must be kept at reset value.
Bit 2	 SMPSRDY: SMPS ready status. 0: SMPS regulator is not ready 1: SMPS regulator is ready
Bit 1	 SMPSENR: SMPS Run mode status. This bit mirrors the internal ENABLE_3V3 control signal connected to the SMPS and driven by the hardware. 0: SMPS regulator is not regulating (in PRECHARGE or NOSMPS mode) 1: SMPS regulator is in Run mode
Bit 0	SMPSBYPR: SMPS PRECHARGE mode status. This bit mirrors the PRECHARGE control state of the SMPS. 0: SMPS regulator is not in PRECHARGE mode 1: SMPS regulator is in PRECHARGE mode (VSMPS connected to VDDIO)

RM0530 - Rev 3 page 42/660



5.7.7 Control register 5 (PWRC_CR5)

This register is used to configure the SMPS.

Address offset: 0x1C Reset value: 0x0000 0014

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.
15	14	13	12	11	10	9	8	7	6	5 4		3	2	1	0
Res.	Res.	Res.	CLKDE TR_DI SABLE	SMPS_ ENA_D CM	NOSM PS	SMPSF BYP	SMPSL POPEN	Res.	Res.	SMPSBOI	MSEL[1:0]	S	SMPSL	.VL[3:0)]
			rw	rw	rw	rw	rw			rw	rw	rw	rw	rw	rw

Bits 31:13	Reserved, must be kept at reset value.
	CLKDETR_DISABLE: Disables the SMPS clock detection.
Bit 12	The SMPS clock detection enables an automatic SMPS bypass switching in case of unexpected loss of the SMPS clock.
	 0: SMPS clock detection mechanism enabled (default) 1: SMPS clock detection mechanism disabled
	SMPS_ENA_DCM: Discontinuous conduction mode enable.
Bit 11	0: SMPS DCM is disabled (default)1: SMPS DCM is enabled
	NOSMPS: No SMPS mode.
Bit 10	0: SMPS is enabled (default)1: SMPS is disabled
	Note: This configuration (SMPS disabled) should be used only when the SMPS_FB pad is directly connected to the VBATT (external voltage), without L/C BOM.
	SMPSFBYP: Forces the SMPS in PRECHARGE mode.
Bit 9	0: No effect (default)1: SMPS is disabled and bypassed
	Note: When this bit is set, the VSMPS output is connected to the VDDIO. The actual state of the SMPS is visible in the SMPS mode status bits in PWRC_SR2 register.
	SMPSLPOPEN: Select OPEN mode instead of PRECHARGE mode for the SMPS during Deepstop.
Bit 8	 0: In Deepstop, the SMPS is in PRECHARGE mode with output connected to VDDIO (default) 1: In Deepstop, the SMPS is disabled with floating output
Bits 7:6	Reserved, must be kept at reset value.
	SMPSBOMSEL[1:0]: Select the SMPS BOM.
	• 00: BOM1
Bits 5:4	• 01: BOM2(default)
2.00 0.1	10: BOM3 11: Not applicable
	Note: BOM correspondence/details is available in Table 10. SMPS BOM information.
	Trute: DOW Correspondence/details is available in Table 10. SWF3 BOW Information.

RM0530 - Rev 3 page 43/660



SMPSLVL[3:0]: Select the SMPS output voltage level.

This bit field selects the SMPS voltage output level with a granularity of 50 mV. The SMPS output voltage level, VSMPS, must be configured such that VBAT- VSMPS \geq 0.2 V.

[e.g. For VBAT=2 V, VSMPS must be no higher than 1.8 V]

- -0000: 1.2 V
- -0001: 1.25 V
- -0010: 1.3 V
- -0011: 1.35 V
- -0100: 1.4 V
- -0101: 1.45 V
- -0110: 1.5 V

Bits 3:0

- -0111: 1.55 V
- -1000: 1.6 V
- -1001: 1.65 V
- -1010: 1.7 V
- -1011: 1.75 V
- -1100: 1.8 V
- -1101: 1.85 V
- -1110: 1.9 V
- -1111: 1.9 V

Warning: The SMPS output voltage must not be changed by more than one step while the SMPS is in use. The sequence to reprogram a new SMPS output voltage is described in Section 5.8.2: SMPS output level reprogramming.

RM0530 - Rev 3 page 44/660



5.7.8 I/O port A pull-up control register (PWRC_PUCRA)

This register is used to control the pull-up for the PA0 to PA15 I/O when the PWRC_CR1.APC bit is set.

Caution: If both pull-up and pull-down are enabled in the PWRC_PUCRA and PWRC_PDCRA registers for an I/O, then pull-down is applied.

The user must take care to disable the pull-on I/O programmed in analog mode.

Address offset: 0x20 Reset value: 0x0000 FFF7

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PUA15	PUA14	PUA13	PUA12	PUA11	PUA10	PUA9	PUA8	PUA7	PUA6	PUA5	PUA4	PUA3	PUA2	PUA1	PUA0
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bits 31:16	Reserved, must be kept at reset value.
	PUA15: Pull-up enable for PA15 I/O.
Bit 15	O: No pull-up
	1: Pull-up enabled (default)
Bit 14	PUA14: Pull-up enable for PA14 I/O.
DIL 14	0: No pull-up 1: Pull-up enabled (default)
	PUA13: Pull-up enable for PA13 I/O.
Bit 13	0: No pull-up
	1: Pull-up enabled (default)
	PUA12: Pull-up enable for PA12 I/O.
Bit 12	0: No pull-up
	1: Pull-up enabled (default)
	PUA11: Pull-up enable for PA11 I/O.
Bit 11	O: No pull-up
	1: Pull-up enabled (default)
D# 40	PUA10: Pull-up enable for PA10 I/O.
Bit 10	0: No pull-up 1: Pull-up enabled (default)
	PUA9: Pull-up enable for PA9 I/O.
Bit 9	O: No pull-up
	1: Pull-up enabled (default)
	PUA8: Pull-up enable for PA8 I/O.
Bit 8	0: No pull-up
	1: Pull-up enabled (default)
	PUA7: Pull-up enable for PA7 I/O.
Bit 7	O: No pull-up
	1: Pull-up enabled(default)
Bit 6	PUA6: Pull-up enable for PA6 I/O.
BIL 0	0: No pull-up 1: Pull-up enabled (default)
	PUA5: Pull-up enable for PA5 I/O.
Bit 5	O: No pull-up
5.0	1: Pull-up enabled (default)

RM0530 - Rev 3 page 45/660



Bit 4	PUA4: Pull-up enable for PA4 I/O. O: No pull-up 1: Pull-up enabled (default)
Bit 3	 PUA3: Pull-up enable for PA3 I/O. 0: No pull-up (default) 1: Pull-up enabled
Bit 2	PUA2: Pull-up enable for PA2 I/O. O: No pull-up 1: Pull-up enabled (default)
Bit 1	PUA1: Pull-up enable for PA1 I/O. O: No pull-up 1: Pull-up enabled (default)
Bit 0	PUA0: Pull-up enable for PA0 I/O. O: No pull-up 1: Pull-up enabled (default)

RM0530 - Rev 3 page 46/660



5.7.9 I/O port A pull-down control register (PWRC_PDCRA)

This register is used to control the pull-down for the PA0 to PA15 I/O when the PWRC_CR1.APC bit is set.

Caution: If both pull-up and pull-down are enabled in the PWRC_PUCRA and PWRC_PDCRA registers for an I/O, then pull-down is applied.

The user must take care to disable the pull-on I/O programmed in analog mode.

Address offset: 0x24 Reset value: 0x0000 0008

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PDA15	PDA14	PDA13	PDA12	PDA11	PDA10	PDA9	PDA8	PDA7	PDA6	PDA5	PDA4	PDA3	PDA2	PDA1	PDA0
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

RM0530 - Rev 3 page 47/660



Bits 31:16	Reserved, must be kept at reset value.
	PDA15: Pull-down enable for PA15 I/O.
Bit 15	0: No pull-down (default)1: Pull-down enabled
	PDA14: Pull-down enable for PA14 I/O.
Bit 14	0: No pull-down (default)1: Pull-down enabled
	PDA13: Pull-down enable for PA13 I/O.
Bit 13	0: No pull-down (default)1: Pull-down enabled
	PDA12: Pull-down enable for PA12 I/O.
Bit 12	0: No pull-down (default)1: Pull-down enabled
	PDA11: Pull-down enable for PA11 I/O.
Bit 11	0: No pull-down (default)1: Pull-down enabled
	PDA10: Pull-down enable for PA10 I/O.
Bit 10	0: No pull-down (default)1: Pull-down enabled
	PDA9: Pull-down enable for PA9 I/O.
Bit 9	0: No pull-down (default)1: Pull-down enabled
	PDA8: Pull-down enable for PA8 I/O.
Bit 8	0: No pull-down (default)1: Pull-down enabled
	PDA7: Pull-down enable for PA7 I/O.
Bit 7	0: No pull-down (default)1: Pull-down enabled
	PDA6: Pull-down enable for PA6 I/O.
Bit 6	0: No pull-down (default)1: Pull-down enabled
	PDA5: Pull-down enable for PA5 I/O.
Bit 5	0: No pull-down (default)1: Pull-down enabled
	PDA4: Pull-down enable for PA4 I/O.
Bit 4	0: No pull-down (default)1: Pull-down enabled
	PDA3: Pull-down enable for PA3 I/O.
Bit 3	0: No pull-down1: Pull-down enabled (default)
	PDA2: Pull-down enable for PA2 I/O.
Bit 2	0: No pull-down (default)1: Pull-down enabled
	PDA1: Pull-down enable for PA1 I/O.
Bit 1	0: No pull-down (default)1: Pull-down enabled
	PDA0: Pull-down enable for PA0 I/O.
Bit 0	0: No pull-down (default)1: Pull-down enabled

RM0530 - Rev 3 page 48/660



5.7.10 I/O port B pull-up control register (PWRC_PUCRB)

This register is used to control the pull-up for the PB0 to PB15 I/O when the PWRC_CR1.APC bit is set.

Caution: If both pull-up and pull-down are enabled in the PWRC_PUCRA and PWRC_PDCRA registers for an I/O, then pull-down is applied.

The user must take care to disable the pull-on I/O programmed in analog mode.

Address offset: 0x28 Reset value: 0x0000 FFFF

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PUB15	PUB14	PUB13	PUB12	PUB11	PUB10	PUB9	PUB8	PUB7	PUB6	PUB5	PUB4	PUB3	PUB2	PUB1	PUB0
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bits 31:16	Reserved, must be kept at reset value.
Bit 15	PUB15: Pull-up enable for PB15 I/O.0: No pull-up1: Pull-up enabled (default)
Bit 14	PUB14: Pull-up enable for PB14 I/O.0: No pull-up1: Pull-up enabled (default)
Bit 13	PUB13: Pull-up enable for PB13 I/O.0: No pull-up1: Pull-up enabled (default)
Bit 12	PUB12: Pull-up enable for PB12 I/O.0: No pull-up1: Pull-up enabled (default)
Bit 11	PUB11: Pull-up enable for PB11 I/O.0: No pull-up1: Pull-up enabled (default)
Bit 10	PUB10: Pull-up enable for PB10 I/O.0: No pull-up1: Pull-up enabled (default)
Bit 9	PUB9: Pull-up enable for PB9 I/O.0: No pull-up1: Pull-up enabled (default)
Bit 8	PUB8: Pull-up enable for PB8 I/O.0: No pull-up1: Pull-up enabled (default)
Bit 7	PUB7: Pull-up enable for PB7 I/O.0: No pull-up1: Pull-up enabled (default)
Bit 6	PUB6: Pull-up enable for PB6 I/O. O: No pull-up 1: Pull-up enabled (default)
Bit 5	 PUB5: Pull-up enable for PB5 I/O. 0: No pull-up 1: Pull-up enabled (default)

RM0530 - Rev 3 page 49/660



Bit 4	 PUB4: Pull-up enable for PB4 I/O. 0: No pull-up 1: Pull-up enabled (default)
Bit 3	PUB3: Pull-up enable for PB3 I/O.0: No pull-up1: Pull-up enabled (default)
Bit 2	 PUB2: Pull-up enable for PB2 I/O. 0: No pull-up 1: Pull-up enabled (default)
Bit 1	PUB1: Pull-up enable for PB1 I/O. O: No pull-up 1: Pull-up enabled (default)
Bit 0	PUB0: Pull-up enable for PB0 I/O. O: No pull-up 1: Pull-up enabled (default)

RM0530 - Rev 3 page 50/660



5.7.11 I/O port B pull-down control register (PWRC_PDCRB)

This register is used to control the pull-down for the PB0 to PB15 I/O when the PWRC_CR1.APC bit is set.

Caution: If both pull-up and pull-down are enabled in the PWRC_PUCRA and PWRC_PDCRA registers for an I/O, then pull-down is applied.

The user must take care to disable the pull-on I/O programmed in Analog mode.

Address offset: 0x2C Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PDB15	PDB14	PDB13	PDB12	PDB11	PDB10	PDB9	PDB8	PDB7	PDB6	PDB5	PDB4	PDB3	PDB2	PDB1	PDB0
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bits 31:16	Reserved, must be kept at reset value.
Bit 15	 PDB15: Pull-down enable for PB15 I/O. 0: No pull-down (default) 1: Pull-down enabled
Bit 14	PDB14: Pull-down enable for PB14 I/O. O: No pull-down (default) 1: Pull-down enabled
Bit 13	PDB13: Pull-down enable for PB13 I/O. O: No pull-down (default) 1: Pull-down enabled
Bit 12	PDB12: Pull-down enable for PB12 I/O. O: No pull-down (default) 1: Pull-down enabled
Bit 11	PDB11: Pull-down enable for PB11 I/O. O: No pull-down (default) 1: Pull-down enabled
Bit 10	PDB10: Pull-down enable for PB10 I/O. O: No pull-down (default) 1: Pull-down enabled
Bit 9	PDB9: Pull-down enable for PB9 I/O. O: No pull-down (default) 1: Pull-down enabled
Bit 8	PDB8: Pull-down enable for PB8 I/O. O: No pull-down (default) 1: Pull-down enabled
Bit 7	PDB7: Pull-down enable for PB7 I/O. O: No pull-down (default) 1: Pull-down enabled
Bit 6	PDB6: Pull-down enable for PB6 I/O. O: No pull-down (default) 1: Pull-down enabled
Bit 5	PDB5: Pull-down enable for PB5 I/O. O: No pull-down (default) 1: Pull-down enabled

RM0530 - Rev 3 page 51/660



Bit 4	PDB4: Pull-down enable for PB4 I/O. O: No pull-down (default) 1: Pull-down enabled
Bit 3	PDB3: Pull-down enable for PB3 I/O. O: No pull-down (default) 1: Pull-down enabled
Bit 2	PDB2: Pull-down enable for PB2 I/O. O: No pull-down (default) 1: Pull-down enabled
Bit 1	PDB1: Pull-down enable for PB1 I/O. O: No pull-down (default) 1: Pull-down enabled
Bit 0	PDB0: Pull-down enable for PB0 I/O. O: No pull-down (default) 1: Pull-down enabled

RM0530 - Rev 3 page 52/660



5.7.12 Control register 6 (PWRC_CR6)

This register manages the selection of the wakeup sources to get out of Deepstop mode.

Note: All wakeup sources are disabled by default after reset.

Address offset: 0x30 Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
EWU27	EWU26	EWU25	EWU24	EWU22	EWU22	EWU21	EWU20	EWU19	EWU18	EWU17	EWU16	EWU15	EWU14	EWU13	EWU12
rw															

Bits 31:16	Reserved, must be kept at reset value.
Bit 15	 EWU27: Enable wakeup on PA15 I/O event. 0: Wakeup on PA15 I/O line is disabled (default) 1: Wakeup on PA15 I/O line is enabled
Bit 14	 EWU26: Enable wakeup on PA14 I/O event. 0: Wakeup on PA14 I/O line is disabled (default) 1: Wakeup on PA14 I/O line is enabled
Bit 13	 EWU25: Enable wakeup on PA13 I/O event. 0: Wakeup on PA13 I/O line is disabled (default) 1: Wakeup on PA13 I/O line is enabled
Bit 12	 EWU24: Enable wakeup on PA12 I/O event. 0: Wakeup on PA12 I/O line is disabled (default) 1: Wakeup on PA12 I/O line is enabled
Bit 11	 EWU23: Enable wakeup on PB11 I/O event. 0: Wakeup on PB11 I/O line is disabled (default) 1: Wakeup on PB11 I/O line is enabled
Bit 10	 EWU22: Enable wakeup on PB10 I/O event. 0: Wakeup on PB10 I/O line is disabled (default). 1: Wakeup on PB10 I/O line is enabled.
Bit 9	 EWU21: Enable wakeup on PB9 I/O event. 0: Wakeup on PB9 I/O line is disabled (default) 1: Wakeup on PB9 I/O line is enabled
Bit 8	 EWU20: Enable wakeup on PB8 I/O event. 0: Wakeup on PB8 I/O line is disabled (default) 1: Wakeup on PB8 I/O line is enabled
Bit 7	 EWU19: Enable wakeup on PA7 I/O event. 0: wakeup on PA7 I/O line is disabled (default) 1: wakeup on PA7 I/O line is enabled
Bit 6	 EWU18: Enable wakeup on PA6 I/O event. 0: Wakeup on PA6 I/O line is disabled (default) 1: Wakeup on PA6 I/O line is enabled
Bit 5	EWU17: Enable wakeup on PA5 I/O event. 0: Wakeup on PA5 I/O line is disabled (default) 1: Wakeup on PA5 I/O line is enabled

RM0530 - Rev 3 page 53/660



Bit 4	 EWU16: Enable wakeup on PA4 I/O event. 0: Wakeup on PA4 I/O line is disabled (default) 1: Wakeup on PA4 I/O line is enabled
Bit 3	 EWU15: Enable wakeup on PA3 I/O event. 0: Wakeup on PA3 I/O line is disabled (default) 1: Wakeup on PA3 I/O line is enabled
Bit 2	 EWU14: Enable wakeup on PA2 I/O event. 0: Wakeup on PA2 I/O line is disabled (default) 1: Wakeup on PA2 I/O line is enabled
Bit 1	 EWU13: Enable wakeup on PA1 I/O event. 0: Wakeup on PA1 I/O line is disabled (default) 1: Wakeup on PA1 I/O line is enabled
Bit 0	 EWU12: Enable wakeup on PA0 I/O event. 0: Wakeup on PA0 I/O line is disabled (default) 1: Wakeup on PA0 I/O line is enabled

RM0530 - Rev 3 page 54/660



5.7.13 Control register 7 (PWRC_CR7)

This register manages the polarity for the I/Os wakeup sources to get out of Deepstop mode.

Note: The wakeup events are only edge detection, not level detection.

Address offset: 0x34 Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
WUP27	WUP26	WUP25	WUP24	WUP23	WUP22	WUP21	WUP20	WUP19	WUP18	WUP17	WUP16	WUP15	WUP14	WUP13	WUP12
rw															

Bits 31:16	Reserved, must be kept at reset value.
Bit 15	 WUP27: Wakeup polarity for PA15 I/O. 0: Detection of wakeup event on rising edge (default 1: Detection of wakeup event on falling edge
Bit 14	 WUP26: Wakeup polarity for PA14 I/O. 0: Detection of wakeup event on rising edge (default) 1: Detection of wakeup event on falling edge
Bit 13	 WUP25: Wakeup polarity for PA13 IO event. 0: Detection of wakeup event on rising edge (default) 1: Detection of wakeup event on falling edge
Bit 12	 WUP24: Wakeup polarity for PA12 I/O. 0: Detection of wakeup event on rising edge (default) 1: Detection of wakeup event on falling edge
Bit 11	 WUP23: Wakeup polarity for PB11 I/O. 0: Detection of wakeup event on rising edge (default) 1: Detection of wakeup event on falling edge
Bit 10	 WUP22: Wakeup polarity for PB10 I/O. 0: Detection of wakeup event on rising edge (default) 1: Detection of wakeup event on falling edge
Bit 9	 WUP21: Wakeup polarity for PB9 IO event. 0: Detection of wakeup event on rising edge (default) 1: Detection of wakeup event on falling edge
Bit 8	 WUP20: Wakeup polarity for PB8 IO event. 0: Detection of wakeup event on rising edge (default) 1: Detection of wakeup event on falling edge
Bit 7	 WUP19: Wakeup polarity for PA7 IO event. 0: Detection of wakeup event on rising edge (default) 1: Detection of wakeup event on falling edge
Bit 6	 WUP18: Wakeup polarity for PA6 IO event. 0: Detection of wakeup event on rising edge (default) 1: Detection of wakeup event on falling edge
Bit 5	 WUP17: Wakeup polarity for PA5 IO event. 0: Detection of wakeup event on rising edge (default) 1: Detection of wakeup event on falling edge

RM0530 - Rev 3 page 55/660



Bit 4	 WUP16: Wakeup polarity for PA4 IO event. 0: Detection of wakeup event on rising edge (default) 1: Detection of wakeup event on falling edge
Bit 3	 WUP15: Wakeup polarity for PA3 IO event. 0: Detection of wakeup event on rising edge (default) 1: Detection of wakeup event on falling edge
Bit 2	 WUP14: Wakeup polarity for PA2 IO event. 0: Detection of wakeup event on rising edge (default) 1: Detection of wakeup event on falling edge
Bit 1	 WUP13: Wakeup polarity for PA1 IO event. 0: Detection of wakeup event on rising edge (default) 1: Detection of wakeup event on falling edge
Bit 0	 WUP12: Wakeup polarity for PA0 IO event. 0: Detection of wakeup event on rising edge (default) 1: Detection of wakeup event on falling edge

RM0530 - Rev 3 page 56/660



5.7.14 Status register 3(PWRC_SR3)

This register provides some information about which source woke up the device after a Deepstop.

Address offset: 0x38 Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
WUF27	WUF26	WUF25	WUF24	WUF23	WUF22	WUF21	WUF20	WUF19	WUF18	WUF17	WUF16	WUF15	WUF14	WUF13	WUF12
rc_w1															

Bits 31:16	Reserved, must be kept at reset value.
Bit 15	 WUF27: PA15 I/O wakeup flag. 0: No wakeup from PA15 I/O occurred since last clear 1: A wakeup from PA15 I/O occurred since last clear. Cleared by writing 1 in this bit
Bit 14	 WUF26: PA14 I/O wakeup flag. 0: No wakeup from PA14 I/O occurred since last clear 1: A wakeup from PA14 I/O occurred since last clear. Cleared by writing 1 in this bit
Bit 13	 WUF25: PA13 I/O wakeup flag. 0: No wakeup from PA13 I/O occurred since last clear 1: A wakeup from PA13 I/O occurred since last clear. Cleared by writing 1 in this bit
Bit 12	 WUF24: PA12 I/O wakeup flag. 0: No wakeup from PA12 I/O occurred since last clear 1: A wakeup from PA12 I/O occurred since last clear. Cleared by writing 1 in this bit
Bit 11	 WUF23: PB11 I/O wakeup flag. 0: No wakeup from PB11 I/O occurred since last clear 1: A wakeup from PB11 I/O occurred since last clear. Cleared by writing 1 in this bit
Bit 10	 WUF22: PB10 I/O wakeup flag. 0: No wakeup from PB10 I/O occurred since last clear 1: A wakeup from PB10 I/O occurred since last clear. Cleared by writing 1 in this bit
Bit 9	 WUF21: PB9 I/O wakeup flag. 0: No wakeup from PB9 I/O occurred since last clear 1: A wakeup from PB9 I/O occurred since last clear. Cleared by writing 1 in this bit
Bit 8	 WUF20: PB8 I/O wakeup flag. 0: No wakeup from PB8 I/O occurred since last clear 1: A wakeup from PB8 I/O occurred since last clear. Cleared by writing 1 in this bit
Bit 7	 WUF19: PA7 I/O wakeup flag. 0: No wakeup from PA7 I/O occurred since last clear 1: A wakeup from PA7 I/O occurred since last clear. Cleared by writing 1 in this bit
Bit 6	 WUF18: PA6 I/O wakeup flag. 0: No wakeup from PA6 I/O occurred since last clear 1: A wakeup from PA6 I/O occurred since last clear. Cleared by writing 1 in this bit
Bit 5	 WUF17: PA5 I/O wakeup flag. 0: No wakeup from PA5 I/O occurred since last clear 1: A wakeup from PA5 I/O occurred since last clear. Cleared by writing 1 in this bit
Bit 4	 WUF16: PA4 I/O wakeup flag. 0: No wakeup from PA4 I/O occurred since last clear 1: A wakeup from PA4 I/O occurred since last clear. Cleared by writing 1 in this bit

RM0530 - Rev 3 page 57/660



Bit 3	 WUF15: PA3 I/O wakeup flag. 0: No wakeup from PA3 I/O occurred since last clear 1: A wakeup from PA3 I/O occurred since last clear. Cleared by writing 1 in this bit
Bit 2	 WUF14: PA2 I/O wakeup flag. 0: No wakeup from PA2 I/O occurred since last clear 1: A wakeup from PA2 I/O occurred since last clear. Cleared by writing 1 in this bit
Bit 1	 WUF13: PA1 I/O wakeup flag. 0: No wakeup from PA1 I/O occurred since last clear 1: A wakeup from PA1 I/O occurred since last clear. Cleared by writing 1 in this bit
Bit 0	 WUF12: PA0 I/O wakeup flag. 0: No wakeup from PA0 I/O occurred since last clear 1: A wakeup from PA0 I/O occurred since last clear. Cleared by writing 1 in this bit

RM0530 - Rev 3 page 58/660



5.7.15 I/O Deepstop drive configuration register (PWRC_IOxCFG)

This register is used to configure the behavior for the eight I/Os able to output a signal during Deepstop mode (PA4/PA5/PA6/PA7/PA8/PA9/PA10/PA11).

Note:

The configuration defined in PWRC_IOxCFG register overloads the configuration programmed in the GPIO block through GPIOx_MODER and GPIOx_ODR when different from BYPASS mode.

Address offset: 0x40 Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
IOCFO	37[1:0]	IOCFO	36[1:0]	IOCFO	IOCFG5[1:0]		IOCFG4[1:0]		33[1:0]	IOCFO	G2[1:0]	IOCFO	31[1:0]	IOCFO	90[1:0]
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bits 31:16	Reserved, must be kept at reset value.
	IOCFG7[1:0]: Drive configuration for PA7.
	00: BYPASS mode (default)
Bits 15:14	The I/O mode is controlled by the GPIO block registers in active mode and switch to input mode during Deepstop state.
	 01: RTC_OUT signal is output in both active and Deepstop modes 10: I/O drives a low level in both active and Deepstop modes 11: I/O drives a high level in both active and Deepstop modes
	IOCFG6[1:0]: Drive configuration for PA6.
	00: BYPASS mode (default)
Bits 13:12	The I/O mode is controlled by the GPIO block registers in active mode and switches to input mode during Deepstop state.
	01: RCC_LCO signal is output in both active and Deepstop modes
	10: I/O drives a low level in both active and Deepstop modes
	11: I/O drives a high level in both active and Deepstop modes
	IOCFG5[1:0]: Drive configuration for PA5.
	00: BYPASS mode (default)
Bits 11:10	The I/O mode is controlled by the GPIO block registers in active mode and switches to input mode during Deepstop state.
	01: RCC_LCO signal is output in both active and Deepstop modes
	10: I/O drives a low level in both active and Deepstop modes 11: I/O drives a high level in both active and Deepstop modes
	11. I/O drives a riigh level in both active and Deepstop modes
	IOCFG4[1:0]: Drive configuration for PA4.
	00: BYPASS mode (default)
Bits 9:8	The I/O mode is controlled by the GPIO block registers in active mode and switches to input mode during Deepstop state.
	01: RTC_OUT signal is output in both active and Deepstop modes
	 10: I/O drives a low level in both active and Deepstop modes 11: I/O drives a high level in both active and Deepstop modes
	IOCFG3[1:0]: Drive configuration for PA11.
	00: BYPASS mode (default)
Bits 7:6	The I/O mode is controlled by the GPIO block registers in active mode and switches to input mode during Deepstop state.
	 01: RTC_OUT signal is output in both active and Deepstop modes 10: I/O drives a low level in both active and Deepstop modes 11: I/O drives a high level in both active and Deepstop modes

RM0530 - Rev 3 page 59/660



IOCFG2[1:0]: Drive configuration for PA10.
00: BYPASS mode (default)
The I/O mode is controlled by the GPIO block registers in active mode and switches to input mode during Deepstop state.
 01: RCC_LCO signal is output in both active and Deepstop modes 10: I/O drives a low level in both active and Deepstop modes 11: I/O drives a high level in both active and Deepstop modes
IOCFG1[1:0]: Drive configuration for PA9.
00: BYPASS mode (default)
The I/O mode is controlled by the GPIO block registers in active mode and switches to input mode during Deepstop state.
 01: RCC_LCO signal is output in both active and Deepstop modes 10: I/O drives a low level in both active and Deepstop modes 11: I/O drives a high level in both active and Deepstop modes
IOCFG0[1:0]: Drive configuration for PA8.
00: BYPASS mode (default)
The I/O mode is controlled by the GPIO block registers in active mode and switches to input mode during Deepstop state.
 01: RTC_OUT signal is output in both active and Deepstop modes 10: I/O drives a low level in both active and Deepstop modes 11: I/O drives a high level in both active and Deepstop modes

RM0530 - Rev 3 page 60/660



5.7.16 Debug register (PWRC_DBGR)

This register is used for debug features.

Address offset: 0x84 Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	DEEPSTOP2														

Bits 31:1	Reserved, must be kept at reset value.								
	DEEPSTOP2 : DEEPSTOP2 low-power saving emulation enable.								
Bit 0	0: Normal Deepstop is applied1: Deepstop2 (debugger features not lost) is applied instead of Deepstop								

RM0530 - Rev 3 page 61/660



5.7.17 Extended status and reset register (PWRC_EXTSRR)

This register provides flags about Bluetooth activity start and Deepstop sequence occurrence or not.

Address offset: 0x88 Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	Res.	Res.	Res.	Res.	RFPHA SEF	DEEPSTOPF	Res.								
					rc_w1	rc_w1									

Bits 31:11	Reserved, must be kept at reset value.
	RFPHASEF: RFPHASE Flag.
Bit 10	 0: The BLE IP does not require any attention 1: The BLE IP is awake and may require a system attention. This bit is set by hardware when a radio wakeup event occurs
	This bit is reset by hardware when the BLE IP raises the "ready to sleep" information.
	The software can reset this bit by writing 1 in it.
	DEEPSTOPF: System Deepstop Flag.
Bit 9	0: The device did not enter Deepstop mode1: The device entered a Deepstop mode
	This bit is set by hardware when a Deepstop sequence occurred. The software can reset this bit by writing 1 in it.
Bits 8:0	Reserved, must be kept at reset value.

RM0530 - Rev 3 page 62/660

5.7.18 PWRC register map

Refer to Table 3. STM32WB07xC and STM32WB06xC memory map and peripheral register boundary addresses for the PWRC base address location in the STM32WB07xC and STM32WB06xC.

Note: All the PWRC registers are retained during Deepstop mode. The grey cells indicate the bit fields located in the VDD33 power domain. This implies the associated feature is applied even during Shutdown state (but are lost at Shutdown mode exit as a PORESETn is generated).

Table 11. PWRC register map

Offset	Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1 (
0x00	PWRC_CR1	Res.	Res.	Res.	Res.	Res.	Res.	Roc		Res.	APC	Res.	Res.	ENSDNBOR																		
	Reset value																												1			0 (
0x04	PWRC_CR2	Res.	Res.	Res.	LSILPMUFEN	ENTS	Res.	RAMRET3	RAMRET2	RAMRET1	Res.		PVDLS	i c																		
	Reset value																						0	0	1	0	0	0		0	0	0 (
0x08	PWRC_CR3	Res.	EIWL	Res.	EWBLEHCPU	EWBLE	EWU11	EWU10	EWU9	EWU8	EWU7	EWU6	EWU5	EWU4	EWU3	EWU2	EWU1															
	Reset value																	0		0	0	0	0	0	0	0	0	0	0	0	0	0 (
0x0C	PWRC_CR4	Res.	Res.	WUP11	WUP10	WUP9	WUP8	WUP7	WUP6	WUP5	WUP4	WUP3	WUP2	WUP1																		
	Reset value																					0	0	0	0	0	0	0	0	0	0	0 (
0x10	PWRC_SR1	Res.	IWUF	Res.	WBLEHCPUF	WBLEF	WUF11	WUF10	WUF9	WUF8	WUF7	WUF6	WUF5	WUF4	WUF3	WUF2	WUF1															
	Reset value																	0		0	0	0	0	0	0	0	0	0	0	0	0	0 (

١.	Л
!	
١,	

Offset	Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x14	PWRC_SR2	Res.	Res.	Res.		5.67 K. C.O.O.	IOBOO I VALES.U		PVDO	Res.	REGMS	REGLPS	Res.	Res.	Res.	Res.	Res.	SMPSRDY	SMPSENR	SMPSBYPR													
	Reset value																					0		1	1						1	1	0
0x18														Res	erved																		
0x1C	PWRC_CR5	Res.	Res.	Res.	Res.	Res.	Res.	CLKDETR_DISABLE	SMPS_ENA_DCM	NOSMPS	SMPSFBYP	SMPSLPOEN	Res.	Res.	SMPSBOMSEI [1-0]			SMPSI VI [3:0]															
	Reset value																				0	0	0	0	0			0	1	0	1	0	0
0x20	PWRC_PUCRA	Res.	Res.	Res.	PUA15	PUA14	PUA13	PUA12	PUA11	PUA10	PUA9	PUA8	PUA7	PUA6	PUA5	PUA4	PUA3	PUA2	PUA1	PUA0													
	Reset value																	1	1	1	1	1	1	1	1	1	1		1	1	1	1	1
0x24	PWRC_PDCRA	Res.	Res.	Res.	PDA15	PDA14	PDA13	PDA12	PDA11	PDA10	PDA9	PDA8	PDA7	PDA6	PDA5	PDA4	PDA3	PDA2	PDA1	PDA0													
	Reset value																	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x28	PWRC_PUCRB	Res.	Res.	Res.	PUB15	PUB14	PUB13	PUB12	PUB11	PUB10	PUB9	PUB8	PUB7	PUB6	PUB5	PUB4	PUB3	PUB2	PUB1	PUB0													
	Reset value																	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
0x2C	PWRC_PDCRB	Res.	Res.	Res.	PDB15	PDB14	PDB13	PDB12	PDB11	PDB10	PDB9	PDB8	PDB7	PDB6	PDB5	PDB4	PDB3	PDB2	PDB1	PDB0													
	Reset value																	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x30	PWRC_CR6	Res.	Res.	Res.	EWU27	EWU26	EWU25	EWU24	EWU23	EWU22	EWU21	EWU20	EWU19	EWU18	EWU17	EWU16	EWU15	EWU14	EWU13	EWU12													
	Reset value																	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x34	PWRC_CR7	Res.	Res.	Res.	WUP27	WUP26	WUP25	WUP24	WUP23	WUP22	WUP21	WUP20	WUP19	WUP18	WUP17	WUP16	WUP15	WUP14	WUP13	WUP12													
	Reset value																	0	0	0	0	0	0	0	0	0	0	0	0	0	0		0



Offset	Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1 (0
0x38	PWRC_SR3	Res.	Res.	Res.	WUF27	WUF26	WUF25	WUF24	WUF23	WUF22	WUF21	WUF20	WUF19	WUF18	WUF17	WUF16	WUF15	WUF14	WUF13	WOFIZ													
	Reset value																	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (0
0x3C														Res	erved																		
0x40	PWRC_IOxCFG	Res.	Res.	Res.	0.51	IOCFG/[1:0]	IOCEGE[4:0]	[0:1] [0:1]	0.57	IOCF G3[I.U]	0.67	IOCF G4[1.0]	1005030101	100F G3[1.0]	IOCEG2[1:0]	0.1 0.0 0.0	IOCEG1[1:0]	5	IOCFG0[1:0]														
	Reset value																	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (0
0x44 0x80														Res	erved																		
0x84	PWRC_DBGR	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	DEEPS10P2													
	Reset value																															(0
0x88	PWRC_EXTSRR	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	RFPHASEF	DEEPSTOPF	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Kes.													
	Reset value																						0	0									



5.8 Programmer model

5.8.1 Reset reason management

CPU has many reasons to be reset and executes its reset handler. The table below provides an overview of the flags that can help the embedded software to get the root cause of the CPU reset.

Table 12. Flags versus CPU reboot reason

		R	CC_CSR			PWRC_ISCR (in SYSCFG)	PWRC_EXT SRR
	LOCKUPRSTF	WDGRSTF	SFTRSTF	PORRSTF	PADRSTF	WAKEUP_ISC	DEEPSTOPF
POR/BOR reset	-	-	-	1	1	-	-
NRSTn pad reset	-	-	-	-	1	-	-
Watchdog reset	-	1	-	-	1	-	
System reset (CPU request)	-	-	1	-	1	-	-
LOCKUP reset	1	-	-	-	1	-	-
Deepstop exit on wakeup event	-	-	-	-	-	1	1
Deepstop exit on watchdog reset	-	1	-	-	1	-	-
Deepstop exit on NRSTn pad reset	-	-	-	-	1	-	-
Deepstop exit on POR/BOR	-	-	-	1	1	-	-
Shutdown exit	-	-	-	1	1	-	

If the reboot reason is a wakeup from Deepstop, then the wakeup source(s) can be read in the PWRC_SR1 register as shown in Table 13. Wakeup reason flags.

Table 13. Wakeup reason flags

		PW	RC_SR1	
	IWUF	WBLEHCPUF	WBLEF	WUFx (x=811)
Wakeup on BLE event	-	-	1	-
Wakeup on Host timer in MR_BLE event		1	-	-
Wakeup on RTC event	1	-	-	-
Wakeup on I/Os (PA0PA15, PB0PB11)	-	-	-	1

Note:

If several (enabled) wakeup events occur, several bits are high in the PWRC_SR1. The wakeup flags are set as soon as a wakeup event (enabled in PWRC_CR3 register) occurs, the associated flag is set in the PWRC_SR1 register even if the device is in active mode or in the sleep exit sequence (initiated by another wakeup source). **Caution:** Those flags have to be cleared by software knowing a Deepstop entry sequence cannot happen if a

Caution: Those flags have to be cleared by software knowing a Deepstop entry sequence cannot happen if a wakeup flag is already active when the system requests a Deepstop mode.

5.8.2 SMPS output level re-programming

The SMPS output voltage cannot be modified on-the-fly when the SMPS is in use for more than one step. When the software needs to re-program the SMPS output voltage to another value, the following sequence must be respected:

Set PWRC CR5.SMPSBYP =1

RM0530 - Rev 3 page 66/660



- Wait for PWRC_SR2.SMPSRDY =0
- Program the new targeted value in PWRC_CR5.SMPSLVL[3:0]
- Clear PWRC_CR5.SMPSBYP =0
- Wait for PWRC_SR2.SMPSRDY =1

Caution: This sequence must be launched when no radio activity only / Bluetooth transfer is on-going.

RM0530 - Rev 3 page 67/660



6 Reset and clock controller (RCC)


The RCC block manages the clock and reset generation for all the peripherals of the STM32WB07xC and STM32WB06xC devices.

6.1 Reset management

6.1.1 General description

Figure 12. Reset generation shows the general principle of reset generation.

Figure 12. Reset generation



Note: The system reset information is output on the NRSTn pad to inform the external world and reset other elements on the board if needed.

Two different resets are available in the design:

 PORESETn: this reset is provided by the LPMU analog block and corresponds to a POR or BOR root cause. It is linked to power voltage ramp-up or ramp-down.
 The PORESETn reset impacts all the resources of the device.

Note: A Shutdown exits is equivalent to a POR/BOR situation and generates a PORESETn.

- PADRESETn (aka system reset): this reset is built through several sources:
 - PORESETn
 - the watchdog reset
 - the CPU LOCKUP reset
 - the CPU software system reset
 - the NRSTn external pad

The system reset is called PADRESETn as when an internal reset source is activated (watchdog, software, etc.), the NRSTn pad toggles to inform the external world a reset occurs.

This system reset resets all the resources of the device except:

- Debug features (SWD, test registers...)
- Flash controller key management part
- RTC timer

Note:

- Power controller (PWRC)
- Part of the RCC registers

The pulse generator guarantees a minimum reset pulse duration of 20 µs for each internal reset source. In case of reset from the NRSTn external pad, the reset pulse is generated when the pad is asserted low.

RM0530 - Rev 3 page 68/660



6.1.2 Power reset

The PORESETn signal is active when the power supply of the device is below a threshold value or when the regulator does not provide the target voltage. The PORESETn resets all the resources of the device.

6.1.3 Watchdog reset

The STM32WB07xC and STM32WB06xC device embeds a watchdog timer which may be used to recover from software crashes. See Section 18: Independent watchdog (IWDG) for details about watchdog usage and programming.

6.1.4 LOCKUP reset

The Cortex-M0+ generates a LOCKUP to indicate the core is in the lock-up state resulting from an unrecoverable exception. The LOCKUP reset is masked if a debugger is connected to the Cortex-M0+. The user can use the SWD to reset or recover the code in this case.

6.1.5 System reset request

The system reset request is generated by the debug circuitry of the Cortex-M0+. The debugger sets the SYSRESETREQ bit of the application interrupt and reset control register (AIRCR). This system reset request through the AIRCR can also be done by the embedded software (in hard fault handler for instance). For more details on the Cortex-M0+ system control and ID registers, refer to section B3.2.2 of the "ARMv6-M Architecture" reference manual.

6.1.6 Deepstop exit

The low-power Deepstop state leads to switching off a part of the 1.2 V (power domain called V12i), while keeping the rest of the 1.2 V at 1 V (power domain called V12o) and the 3.3 V (VDDIO).

When the device exits the Deepstop mode, only the V12i power domain is reset as it is the only power domain that lost the power supply.

6.2 Clock management

Three different clock sources may be used to drive the system clock (CLK_SYS) in the STM32WB07xC and STM32WB06xC:

- HSI: high speed internal 64 MHz RC oscillator (provided by the RC64MPLL analog block),
- PLL64M: 64 MHz PLL clock (provied by the RC64MPLL analog block),
- HSE (high speed external):
 - high speed 32 MHz external crystal
 - or provided by a single-ended 32 MHz input instead of a crystal.

The STM32WB07xC and STM32WB06xC devices has also have a slow frequency clock tree used by some timers (RTC, watchdog and MR_BLE radio timer). Four different clock sources can be used for this slow clock tree:

- LSI: low speed low drift internal RC with a fixed frequency between 24 kHz and 49 kHz depending on the sample. It is called 32 kHz clock inside this document to simplify.
- LSE:
 - 32.768 kHz low speed external crystal.
 - or provided by a single-ended 32.768 kHz input instead of a crystal.
- The system clock divided by 2048. In this case, the slow clock is available in Deepstop low-power mode.
- LSI LPMU: 32 kHz clock used by the LPMU analog block.

RM0530 - Rev 3 page 69/660



6.2.1 System clock details

The HSI and the PLL64M clocks are provided by the same analog block called RC64MPLL. The 64 MHz clock output by this block can be:

- a non accurate clock (target is 1% typical) when no external XO provides an input clock to this block
- an accurate clock when the external XO provides the 32 MHz and once its internal PLL is locked

Note:

The usage of PLL64M or HSE as clock source is mandatory for Bluetooth radio operations (need of a high accuracy on the clock).

The software process to switch the system on the accurate clock is indicated in Section 6.7: Programmer model. This fast clock source is used to generate all the fast clock of the device through dividers.

After reset, the CLK_SYS is divided by four to provide a 16 MHz to the whole system (CPU, DMA, memories and

Then the software can program another system clock frequency in the following list:

- 1 MHz (forbidden when radio or ADC is in use)
- 2 MHz (forbidden when radio or ADC is in use)
- 4 MHz (forbidden when radio or ADC is in use)
- 8 MHz (forbidden when radio is in use)
- 16 MHz

peripherals).

- 32 MHz
- 64 MHz (forbidden when I²S is in use)

Note:

Forbidden configuration means that the "in use" feature cannot work if the system clock runs at this frequency. Special care must be taken when programming the CLK_SYS as some constraints need to be respected: CLK_SYS frequency must be greater or equal to CLK_SYS_BLE.

6.2.2 Peripherals clock details

This fast clock source is also used to generate several internal fast clocks in the system:

- A TIM1 kernel clock that is the maximum reachable frequency of the system (64 Mhz in RC64MPLL configuration and 32 MHz in HSE).
- An always 32 MHz requested by few peripherals such as: the MR_BLE radio IP for instance
- An always 16 MHz requested by few peripherals like serial interfaces (to maintain fixed baud rate while system clock is switching from one frequency to another) or like Flash controller and MR_BLE radio IP (to have a fixed reference clock to manage delays).

Figure 13. Peripheral clock tree overview shows an overview of the peripheral clock tree.

RM0530 - Rev 3 page 70/660






Figure 13. Peripheral clock tree overview

Most of the peripherals use the system clock only (CLK_SYS) except:

- I2C, USART, LPUART:
 - In parallel with the system clock, they use an always 16 MHz clock to have a fixed reference clock for baud rate management. The goal is to allow the CPU to boost or slow down the system clock (depending on on-going activities) without impacting a potential on-going serial interface transfer on external I/Os.
- SPI:
 - When using the I²S mode, the baud rate is managed through the always 16 MHz or always 32 MHz clock

RM0530 - Rev 3 page 71/660



Note:

The CPU/system clock frequency must be equal or slower than the I²S clock frequency.

- When running in other modes than the I2S, the baud rate is managed by the system clock. This implies the baud rate is impacted by dynamic system clock frequency changes.
- RNG:
 - In parallel with the system clock, the RNG uses an always 16 MHz clock to generate at a constant frequency the random number whatever the system clock frequency.
- Flash controller:
 - In parallel with the system clock, the Flash controller uses an always 16 MHz clock to generate specific delays required by the Flash memory during programming and erase operation for instance
- PKA:
 - In parallel with the system clock, the PKA uses a clock at half of the system clock frequency as PKA RAM is a single port RAM
- MR BLE IP
 - MR_BLE IP does not use directly the system clock for its APB / AHB interfaces but the system clock with a potential divider (1 or 2 or 4). Table 14. CPU versus MR_BLE clock dependency
 - In parallel with the CLK_SYS_BLE, the MR_BLE uses an always 16 MHz and an always 32 MHz for modulator, demodulator and to have a fixed reference clock to manage specific delays

Table 14. CPU versus MR BLE clock dependency	Table 14.	CPU versi	ıs MR	BLE clock	dependency
--	-----------	-----------	-------	------------------	------------

CLK_SYS	CLK_SYS_BLE
1 MHz / 2 MHz / 4 MHz / 8 MHz	Not possible to use MR_BLE IP
16 MHz	16 MHz (CLKBLEDIV = 4)
32 MHz	 16 MHz (CLKBLEDIV = 4) or 32 MHz (CLKBLEDIV = 2)
64 MHz	16 MHz (CLKBLEDIV = 4)or 32 MHz (CLKBLEDIV = 2)

ADC

 In parallel with the system clock, the ADC uses a 64 MHz prescaled clock (called CLKANA_ADC) running at 16 MHz

Note:

When the ADC is used, the system clock must run at minimum 8 Mhz to be able to read the ADC sample before they are overloaded by a new sample.

This CLKANA_ADC is divided by 2 or 4 to feed the SMPS analog block.

Note:

To avoid SNR degradation of the ADC, SMPS and ADC clocks must be synchronous

RM0530 - Rev 3 page 72/660



6.2.3 Slow clock frequency details

As explained at the beginning of the clock management sub-chapter, four different clock sources can be used for this slow clock tree:

- LSI: low speed low drift internal RC with a fixed frequency between 24 kHz and 49 kHz depending on the sample. It is called 32 kHz clock inside this document to simplify.
- LSE: 32.768 kHz low speed external crystal (or single-ended input frequency).

Note: If the external oscillator is used, the PB12/PB13 I/Os are automatically connected to this feature when RCC_CR.LSEON bit is set (GPIO_MODERX configuration is overloaded).

Caution: The user has to disable the pulls on PB12/PB13 by software to have the feature working fine. If the single-ended input option is used, then the PB13 I/O must be configured as digital input mode.

The system clock divided by 2048. In this case, the slow clock is not available in Deepstop low-power mode.

LSI_LPMU: 32 kHz clock used by the LPMU analog block. Only one source at a time drives the whole low speed clock tree.

Note: By default after a PORESETn, all low speed sources are OFF. After a PADRESETn, the slow clock configuration is the one programmed before the PADRESETn.

The slow clock activation and selection are relevant during the Deepstop low-power mode and at wakeup as they clock the timers involved in wakeup events generation.

Note: If LSI configuration is used, the software must measure the slow clock frequency to know the associated period that is used by the timers. A slow clock measurement feature is available in the MR_BLE IP.

6.3 System frequency switch while MR BLE is used

The CPU/system clock frequency can be from 1 MHz to 64 MHz while the MR_BLE clock frequency can be 16 MHz or 32 MHz.

When the radio is used on the device, the system clock frequency selection must respect some rules:

- the system clock frequency must be 16 MHz, 32 MHz or 64 MHz and greater than or equal to the MR_BLE frequency. Other options make the radio not functional.
- changing the frequency of the system must be done through the RCC_CSCMDR register mechanism to avoid any risk of crashing the radio scenarios.

This proper system frequency switch is managed through the collaboration of several blocks:

- the RCC (see Section 6.6.6: Clock switch command register (RCC CSCMDR))
- the AHBUPCONV and the AHBDOWNCONV blocks (see Section 3: AHB up/down converter)

Using this safe mechanism, the software requests a system clock frequency change and is informed by the hardware when the new frequency is really in place through a status bit (see Section 6.6.6: Clock switch command register (RCC_CSCMDR)) and an associated interrupt line on the CPU (see Section 2.3.2: Interrupts).

The software sequence is described in Section 6.7.3: Changing the system clock frequency while the MR_BLE is enabled.

6.4 Clock observation on external pad

It is possible to output some internal clocks on external pads:

- the low speed clocks can be output on the RCC_LCO I/O
- the high speed clocks can be output on the RCC_MCO I/O

This is possible by programming the associated I/O in the good alternate function (see Table 7. GPIO alternate options AF0 - AF2 .

The selection of the clock to output for each I/O is programmable through an RCC register (see Section 6.6.2: Clocks configuration register (RCC CFGR) for more details).

Figure 14. RCC LCO / RCC MCO output clocks shows the possible configurations to output an internal clock.

RM0530 - Rev 3 page 73/660



CLKANA_ADC
CLK_SMPS
CLK_SYS
HSE
HSI_DIV2048

RCC_CFGR.CCOPRE[2:0]

RCC_CFGR.CCOPRE[2:0]

Figure 14. RCC_LCO / RCC_MCO output clocks

6.5 Miscellaneous

6.5.1 IO BOOSTER

Some analog switches are used to select the analog VINM/P pair input signals to be used by the ADC.

An IO BOOSTER block has been added to boost the voltage on the command of those analog switches when the VBAT goes below a threshold (2.7 V) to guarantee the good behavior of those switches. This block has to be enabled by the software when needed through RCC_CFGR.IOBOOSTEN bit.

RM0530 - Rev 3 page 74/660



6.6 RCC registers

Refer to Table 3. STM32WB07xC and STM32WB06xC memory map and peripheral register boundary addresses for the RCC base address location in the STM32WB07xC and STM32WB06xC.

RM0530 - Rev 3 page 75/660



6.6.1 Clock source control register (RCC_CR)

This register controls the enable on the different clock sources (low and high speed).

Note:

The control bits linked to high speed clock source are reset on PADRESETn. The control bits linked to slow speed clock source are reset on PORESETn only (identified by the table footnote). As this register is in V12o power domain, its content is not modified after a wakeup from Deepstop and system clock is restored with configuration present before Deepstop mode entry.

Address offset: 0x00 Reset value: 0x0000 1400

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	HSERD Y	HSEO N
														r	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	HSIPLL RDY	HSIPLL ON	HSEPL LBUFO N	Res.	HSIRDY	LOCK	DET_N	ISTOP	LSEBY P	LSERD Y	LSEON	LSIRD Y	RSION	Res.	Res.
	r	rw	rw		r	rw	rw	rw	rw	r	rw	r	rw		

Bits 31:18	Reserved, must be kept at reset value.
Bit 17	 HSERDY: External high speed clock flag. This bit is set by hardware to indicate that HSE oscillator (32 MHz XO) is stable. 0: HSE oscillator is not ready 1: HSE oscillator is ready
Bit 16	HSEON: External high speed clock enable. The software has to set the bit to start the XO 32 MHz and clear the bit to stop it. O: HSE oscillator is OFF 1: HSE oscillator is ON
Bit 15	Reserved, must be kept at reset value.
Bit 14	HSIPLLRDY: Internal high speed clock PLL flag. This bit is set by hardware to indicate that the RC64MPLL pll is locked. 0: RC64MPLL pull is unlocked 1: RC64MPLL pull is locked
Bit 13	HSIPLLON: Internal high speed clock PLL enable. The software has to set the bit to request an RC64MPLL lock on HSE and clear the bit to stop it. 0: RC64MPLL PLL is OFF 1: RC64MPLL PLL is ON
Bit 12	HSEPLLBUFON: External high speed clock buffer for PLL RF2G4 enable. The software has to set the bit when the radio is used (to have the 2.4 GHz PLL working). O: HSE PLL RF2G4 buffer is OFF 1: HSE PLL RF2G4 buffer is ON Warning: This bit must be set when the radio is used. The only reason to clear this bit would be to reduce power consumption for application not using the radio on this device.
Bit 11	Reserved, must be kept at reset value.

RM0530 - Rev 3 page 76/660



	HSIRDY: Internal high speed clock flag.
Bit 10	This bit is set by hardware to indicate that internal 64 MHz RC is stable.
Dit 10	0: Internal 64 MHz RC is not ready
	1: Internal 64 MHz RC is ready
Bits 9:7	LOCKDET_NSTOP : Defines a time window target for the counter of the lock detector block in charge to manage the HSIPLLRDY information (PLL indicated as locked if the analog lock signal stays high and stable during this time window).
Dito o.i	The formula to define the time window target is the following:
	time window target = (LOCKDET_NSTOP + 1) x 64.
	LSEBYP: External low speed clock bypass.
Bit 6 (1)(2)	This bit needs to be set when the slow clock is directly provided through RCC_OSC32_IN pin.
DIL O (*/(=/	0: No LSE oscillator bypass
	1: LSE oscillator bypass is enabled
	LSERDY: External low speed clock flag.
	This bit is set by hardware to indicate that the slow clock has started.
Bit 5 ⁽¹⁾	0: LSE oscillator is not ready
2.0	1: LSE oscillator is ready
	Note: This status bit is true whatever the chosen configuration (external 32 kHz oscillator -= LSEON or external clock provided on RCC_OSC32_IN = LSEBYP).
	LSEON: External low speed clock enable.
Bit 4 ⁽¹⁾⁽²⁾	The software has to set the bit to start the XO 32 kHz and clear the bit to stop it.
Dit 4	0: LSE oscillator is OFF
	1: LSE oscillator is ON
	LSIRDY: Internal low speed clock flag.
Bit 3 ⁽¹⁾	This bit is set by hardware to indicate that internal low speed RC is stable.
2.0	0: Internal low speed RC is not ready
	1: Internal low speed RC is ready
	LSION: Internal low speed RC clock enable.
Bit 2 ⁽¹⁾	The software has to set the bit to start the internal slow clock RO and clear the bit to stop it.
Dit 2	0: LSI RC is OFF
	1: LSI RC is ON
Bits 1:0	Reserved, must be kept at reset value.

- 1. This bit is reset on PORESETn only.
- The LSEBYP and LSEON bits must not be used at the same time. If the user decides to dynamically change the slow clock source between external XO and clock injection on RCC_OSC32_IN, they have to ensure both LSEON and LSEBYP are low at a time to reset the LSERDY flag.

RM0530 - Rev 3 page 77/660



6.6.2 Clocks configuration register (RCC_CFGR)

Note:

The control bits linked to high speed clock source are reset on PADRESETn. The control bits linked to slow speed clock source are reset on PORESETn only (identified by the table footnote).

Address offset: 0x08 Reset value: 0x0000 0440

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
CCOPRE[2:0]			MCOS	EL[2:	0]	LCOSI	EL[1:0]	SPI2I2 SCLKS EL	SPI3I2 SCLKS EL	Res.	Res.	Res.	Res.	IOBOO STEN	CLKSL OWSE L[1]
rw	rw	rw	rw	rw	rw	rw	rw	rw rw					rw	rw	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CLKSL OWSE L[0]	Res.	Res.	SMPS DIV	ANA	ADIV	Res.	Res.	CLK	Res.	Res.	STOPH SI	HSESE L	SMPSI NV		
rw			rw	rw	rw			rw	rw	rw			rw	rw	rw

	CCOPRE: Configurable clock output prescaler.
Bits 31:29	 000: CCO clock is divided by 1 001: CCO clock is divided by 2 010: CCO clock is divided by 4 011: CCO clock is divided by 8 100: CCO clock is divided by 1 6 others: Reserved
	Note: Glitches propagation possible if CCOPRE[2:0] value is modified while RCC_MCO output is enabled on the IO.
	MCOSEL: Main configurable clock output selection.
Bits 28:26	 000: RCC_MCO output disabled. No clock on RCC_MCO pad 001: system clock 010: Reserved 011: HSI_64M = RC64MPLL block output clock (can be internal 64 MHz or PLL 64 MHz accuracy) 100: HSE (external 32 MHz oscillator) 101: HSI_64M divided by 2048 clock 110: SMPS clock 111: ADC clock
	Note: Glitches propagation possible if MCOSEL[2:0] value is modified while RCC_MCO output is enabled on the IO.
	LCOSEL: Low speed configurable clock output selection.
Bits 25:24 ⁽¹⁾	 00: RCC_LCO output disabled. No clock on RCC_LCO pad 01: LSI_LPMU clock (internal LPMU slow clock source) 10: LSI (internal slow clock RC) clock 11: LSE (external 32 kHz)
	Note: Glitches propagation possible if LCOSEL[1:0] value is modified while RCC_LCO output is enabled on the IO.

RM0530 - Rev 3 page 78/660



Bit 23	SPI2I2SCLKSEL: Selection of I ² S clock for SPI2 IP. 0: 16 MHz peripheral clock (default) 1: 32 MHz peripheral clock Note: The I ² S clock frequency must be higher or equal to the system clock (configured through RCC_CFGR.CLKSYSDIV[2:0] bit field).								
	SPI2I3SCLKSEL: Selection of I ² S clock for SPI3 IP.								
Bit 22	0: 16 MHz peripheral clock (default) 1: 32 MHz peripheral clock								
	Note: The I ² S clock frequency must be higher or equal to the system clock (configured through RCC_CFGR.CLKSYSDIV[2:0] bit field).								
Bits 21:18	Reserved, must be kept at reset value.								
	IOBOOSTEN: IO BOOSTER enable (see Section 6.5.1: IO BOOSTER for details).								
Bit 17	0: IO BOOSTER block is disabled1: IO BOOSTER block is enabled.								
	CLKSLOWSEL: Low speed clock source selection.								
	00: LSILPMU oscillator								
Bits	01: LSE (external oscillator). This source can be kept during Deepstop mode 10: LSE (internal DC). This source can be kept during Deepstop mode.								
16:15 ⁽¹⁾	 10: LSI (internal RC). This source can be kept during Deepstop mode 11: HSI_64M divided by 2048 								
	Note: No glitch mechanism has been added so glitches may appear on slow clock when the user changes its source.								
Bits 14:13	Reserved, must be kept at reset value.								
	SMPSDIV: SMPS clock prescaling factor.								
Bit 12	0: SMPS clock is 8 MHz 1: SMPS clock is 4 MHz								
Bits 11:8	Reserved, must be kept at reset value.								
	CLKSYSDIV: System clock divided factor from HSI_64M.								
	 000: System clock frequency is 64 MHz (not available when HSESEL=1) 001: System clock frequency is 32 MHz 010: System clock frequency is 16 MHz 011: System clock frequency is 8 MHz* 								
	100: System clock frequency is 4 MHz*								
	101: System clock frequency is 2 MHz*								
	110: System clock frequency is 1 MHz* 111: not used								
Bits 7:5	*: If RCC_APB2ENR.MRBLEEN bit is set, writing in CLKSYSDIV one of those values is replaced by a 010b = 16 MHz writing at hardware level.								
	Warning: If the software programs the 64 MHz frequency target while the RCC_CFGR.HSESEL=1, the hardware switches the system clock tree on HSI64MPLL again (and restarts HSIPLL64M analog block if RCC_CFGR.STOPHSI=1).								
	 To switch the system frequency between 64 / 32 / 16 MHz without risk when the MR_BLE is used, prefer the RCC_CSCMDR register to change the system frequency. the MR_BLE frequency must always be equal or less than the CPU/system clock to have functional radio. 								
Bits 4:3	Reserved, must be kept at reset value.								
	STOPHSI: RC64MPLL clock source stop request								
	0: RC64MPLL is enabled (default)								
Bit 2	1: RC64MPLL disable requested								
	Note: If the CLKSYSDIV (from RCC_CFGR or RCC_CSCMDR registers) selects the 64 MHz frequency, the hardware automatically restarts the RC64MPLL block and switches on the RC64MPLL clock source.								

RM0530 - Rev 3 page 79/660



	HSESEL: Clock source selection request. • 0: RC64MPLL clock source is requested (default)										
Bit 1	In this case, the fast clock tree is sourced by the RC64MPLL block. The clock can be either the HSI or the PLL64M if the HSI PLL is locked.										
	1: Direct HSE clock source is requested										
	In this case, the RC64MPLL block is not used and the maximum available frequency for the system clock tree is 32 MHz.										
	SMPSINV: Control inversion of SMPS clock (versus ADC clock)										
Bit 0	0: SMPS clock not inverted (default)										
	1: SMPS clock inverted										

^{1.} This bit is reset on PORESETn only.

6.6.3 Clocks sources software calibration register (RCC_CSSWCR)

This register allows overloading the trimming values loaded automatically by hardware with other values.

Note:

The control bits linked to high speed clock source are reset on PADRESETn. The control bits linked to high speed clock source are reset on PORESETn only (identified by the table footnote).

Address offset: 0x0C Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.		Н	SITRIN	//SW[5:	0]		HSISW TRIMEN	Res.	Res.	Res.	Res.	Res.	Res.	Res.
		rw	rw	rw	rw	rw	rw	rw							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	Res	Res	Res	Res	Res	Res	Res	Res.	LSEDRV		LSISW	/BW[3:0]		LSISW TRIMEN
									rw	rw	rw	rw	rw	rw	rw

Bits 31-30	Reserved, must be kept at reset value.
Bits 29:24	HSITRIMSW: High speed clock trimming set by software.
DIIS 29.24	This value is taken into account instead of the trimming value loaded by HW at reset if HSISWTRIMEN bit is set.
	HSISWTRIMEN: High speed clock software trimming enable.
Bit 23	0: HW trimming value readable in RCC_ICSCR.HSITRIM[3:0] bit field is used as trimming value on RC64MPLL block.
	1: trimming value written in RCC_CSSWCR.HSITRIMSW[3:0] bit field is used as trimming value on RC64MPLL block.
	LSEDRV: external 32 kHz crystal GM.
	00: low drive capability
Bits 6:5 ⁽¹⁾	01: medium low drive capability
	10: medium high drive capability
	11: high drive capability
Bits 4:1 ⁽¹⁾	LSISWBW: Low speed internal RC trimming value set by software.
Dits 4.1	This value is taken into account instead of the trimming value loaded by HW at reset if LSISWTRIMEN bit is set.
	LSISWTRIMEN: Low speed internal RC software trimming enable.
Bit 0 ⁽¹⁾	0: HW trimming value readable in RCC_ICSCR.LSIBW[3:0] bit field is used as trimming value on the LSI.
	1: trimming value written in RCC_CSSWCR.LSISWBW[3:0] bit field is used as trimming value on LSI.

RM0530 - Rev 3 page 80/660



1. This bit is reset on PORESETn only.

RM0530 - Rev 3 page 81/660



6.6.4 Clock interrupt enable register (RCC_CIER)

This register controls the enable on interrupt sources.

This register is reset on PADRESETn.

Address offset: 0x18 Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	WDGR STIE	RTCRS TIE	HSIPLL UNLOC KDETI E	HSIPLL RDYIE	HSERD YIE	HSIRD YIE	Res.	LSERD YIE	LSIRD YIE						
							rw	rw	rw	rw	rw	rw		rw	rw

Bits 31:9	Reserved, must be kept at reset value.
Bit 8	 WDGRSTIE: Watchdog reset release interrupt enable. 0: Watchdog reset release interrupt is disabled 1: Watchdog reset release interrupt is enabled
Bit 7	RTCRSTIE: RTC reset release interrupt enable. O: RTC reset release interrupt is disabled 1: RTC reset release interrupt is enabled
Bit 6	HSIPLLUNLOCKDETIE: HSI PLL unlock detection interrupt enable. 0: HSI PLL unlocked detection interrupt is disabled 1: HSI PLL unlocked detection is enabled
Bit 5	HSIPLLRDYIE: HSI PLL ready interrupt enable. 0: HSI PLL locked interrupt is disabled 1: HSI PLL locked interrupt is enabled
Bit 4	HSERDYIE: HSE ready interrupt enable. 0: HSE ready interrupt is disabled 1: HSE ready interrupt is enabled
Bit 3	HSIRDYIE: HSI ready interrupt enable. 0: HSI ready interrupt is disabled 1: HSI ready interrupt is enabled
Bit 2	Reserved, must be kept at reset value.
Bit 1	LSERDYIE: LSE ready interrupt enable. 0: LSE ready interrupt is disabled 1: LSE ready interrupt is enabled
Bit 0	LSIRDYIE: LSI ready interrupt enable. 0: LSI ready interrupt is disabled 1: LSI ready interrupt is enabled

RM0530 - Rev 3 page 82/660



6.6.5 Clock interrupt flag register (RCC_CIFR)

This register provides the status flag linked to clock source ready state or not. It is also used to clear the flags. This register is reset on PADRESETn.

Address offset: 0x1C Reset value: 0x0000 0008

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	WDGR STF	RTCRS TF	HSIPLL UNLOC KDETF	HSIPLL RDYF	HSERD YF	HSIRD YF	Res.	LSERD YF	LSIRD YF.						
							rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1		rc_w1	rc_w1

Bits 31:9	Reserved, must be kept at reset value.
	WDGRSTF: Watchdog reset release flag.
	0: No watchdog reset release event occurred
	1: Watchdog reset release event occurred Cleared by writing 1 in this bit.
Bit 8	Note: Due to asynchronism slow clock/fast clock management, when the software request to release the Watchdog reset by writing in the RCC_APB0RSTR.WDGRST, the reset release is effective only 2 slow clock periods after the APB writing. This interrupt allows informing the software when the reset release is really done.
	Note: This flag is also set after any PORESETn.
	RTCRSTF: RTC reset release flag.
	0: No RTC reset release event occurred
	1: RTC reset release event occurred. Cleared by writing 1 in this bit
Bit 7	Note: Due to asynchronism slow clock/fast clock management, when the software request to release the RTC rese by writing in the RCC_APB0RSTR.RTCRST, the reset release is effective only 2 slow clock periods after the APB writing. This interrupt allows informing the software when the reset release is really done.
	Note: This flag is also set after any PORESETn.
	HSIPLLUNLOCKDETF: HSI PLL unlock detection flag.
Bit 6	0: No HSI PLL unlock event occurred
	1: HSI PLL unlock event occurred. Cleared by writing 1 in this bit
	HSIPLLRDYF: HSI PLL ready flag.
Bit 5	0: No HSI PLL locked event occurred
	1: HSI PLL locked event occurred. Cleared by writing 1 in this bit
	HSERDYF: HSE ready flag.
Bit 4	0: No HSE ready event occurred
	1: HSE ready event occurred. Cleared by writing 1 in this bit
	HSIRDYF: HSI ready flag.
Bit 3	0: No HSI ready event occurred
	1: HSI ready event occurred. Cleared by writing 1 in this bit
Bit 2	Reserved, must be kept at reset value.
	LSERDYF: LSE ready flag.
Bit 1	0: No LSE ready event occurred
	1: LSE ready event occurred. Cleared by writing 1 in this bit

RM0530 - Rev 3 page 83/660



LSIRDYF: LSI ready flag.

Bit 0 •

- 0: No LSI ready event occurred
- 1: LSI ready event occurred. Cleared by writing 1 in this bit

RM0530 - Rev 3 page 84/660



6.6.6 Clock switch command register (RCC_CSCMDR)

This register allows switching the CPU / system clock frequency safely while the MR_BLE is active.

Requesting a frequency clock switch holds the AHB/APB transfers between the MR_BLE and the rest of the system to execute safely the clock switching and release AHB / APB transfers as soon as the new frequency is in place.

A dedicated line of interrupt (instead of the RCC line) is used on the NVIC for the EOFSEQ_IRQ information (see Table 6. Interrupt vectors).

Note: Anyway, the user must keep the CPU/system frequency at minimum 16 MHz clock when the radio is used.

This register is reset on PADRESETn.

Address offset: 0x20 Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.								
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	EOFSE Q_IRQ	EOFSE Q_IE	STATU	JS[1:0]	CLKSY	SDIV_R	EQ[2:0]	REQU EST							
								rc_w1	rw	r	r	rw	rw	rw	rw

Bits 31:8	Reserved, must be kept at reset value.									
Bit 7	 EOFSEQ_IRQ: End of sequence flag. 0: No end of sequence event occurred 1: End of sequence event occurred. Cleared by writing 1 in this bit 									
Bit 6	 EOFSEQ_IE: End of sequence interrupt enable. 0: End of sequence interrupt is disabled 1: End of sequence interrupt is enabled 									
Bits 5:4	 STATUS: Status of the switching sequence. 00: IDLE = no switch sequence requested /on-going 01: ONGOING = a system clock frequency switch is on-going 10: DONE = a system clock frequency switch is done 11: Reserved 									
	This bit field is cleared when EOFSEQ_IRQ bit is cleared. CLKSYSDIV_REQ: System clock requested/targeted frequency.									
Bits 3:1	Same format and same notes/warnings as SYSCLKDIV[2:0] bit field described in Section 6.6.2: Clocks configuration register (RCC_CFGR).									
	REQUEST: request to switch the system clock frequency.									
	Write 1 in this bit to request a system clock frequency switch (using CLKSYSDIV_REQ[2:0] information).									
Bit 0	This bit is cleared by hardware when the clock frequency switch is done.									
	Note: Writing 0 in this bit aborts the frequency switch sequence if it is not yet finished. This action must not be used in the normal life of the application except if the end of sequence does not occur after a long time (to unblock the situation) but this is not supposed to occur.									

6.6.7 AHB0 macro cells reset register (RCC_AHBRSTR)

This register allows resetting individually by software each IP located in the AHB0 mapping. This register is reset on PADRESETn.

Address offset: 0x30 Reset value: 0x0000 0000

RM0530 - Rev 3 page 85/660



31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	RNGR ST	Res.	PKARS T.
													rw		rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	Res.	Res.	CRCR ST	Res.	GPIOB RST	GPIOA RST	Res.	DMAR ST							
			rw									rw	rw		rw

Bits 31:19	Reserved, must be kept at reset value.
Bit 18	RNGRST: RNG reset. 0: RNG IP is not under reset 1: RNG IP is under reset
Bit 17	Reserved, must be kept at reset value.
Bit 16	PKARST: PKA reset. 0: PKA IP is not under reset 1: PKA IP is under reset Note: PKA RAM no longer accessible by CPU when this bit is set.
Bit 12	CRCRST: CRC reset. 0: CRC IP is not under reset 1: CRC IP is under reset
Bits 11:4	Reserved, must be kept at reset value.
Bit 3	 GPIOBRST: IO controller for port B reset. 0: GPIOB IP is not under reset 1: GPIOB IP is under reset
Bit 2	GPIOARST: IO controller for port A reset. O: GPIOA IP is not under reset 1: GPIOA IP is under reset
Bit 1	Reserved, must be kept at reset value.
Bit 0	 DMARST: DMA and DMAMUX reset. 0: DMA and DMAMUX IPs are not under reset 1: DMA and DMAMUX IPs are under reset

RM0530 - Rev 3 page 86/660



6.6.8 APB0 macro cells reset register (RCC_APB0RSTR)

This register allows resetting individually by software each IP located in the APB0 mapping. This register is reset

on PADRESETn.

Note: Each bit is set and reset by the software.

Address offset: 0x34 Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	WDGR ST	Res.	RTCRS T	Res.	Res.	Res.	SYSCF GRST	Res.	TIM1R ST						
	rw		rw				rw								rw

Bits 31:15	Reserved, must be kept at reset value.
Bit 14	 WDGRST: Watchdog reset. 0: Watchdog IP is not under reset 1: Watchdog IP is under reset Note: Due to asynchronism slow clock/fast clock management, when the software requests to release the RTC reset by writing 0 in the RCC_APB0RSTR.RTCRST, the reset release is effective only 2 slow clock periods after the APB writing. An interrupt/status flag is available to inform the software when the reset release is really done.
Bit 13	Reserved, must be kept at reset value.
Bit 12	RTCRST: RTC reset. 0: RTC IP is not under reset 1: RTC IP is under reset Note: Due to asynchronism slow clock/fast clock management, when the software request to release the RTC reset by writing in the RCC_APB0RSTR.RTCRST, the reset release is effective only 2 slow clock periods after the APB writing. An interrupt/status flag is available to inform the software when the reset release is really done.
Bits 11:9	Reserved, must be kept at reset value.
Bit 8	SYSCFGRST: System controller reset. 0: System controller IP is not under reset 1: System controller IP is under reset
Bits 7:1	Reserved, must be kept at reset value.
Bit 0	TIM1RST: TIM1 reset. O: TIM1 IP is not under reset 1: TIM1 IP is under reset

RM0530 - Rev 3 page 87/660



6.6.9 APB1 macro cells reset register (RCC_APB1RSTR)

This register allows resetting individually by software each IP located in the APB1 mapping. This register is reset on PADRESETn.

Address offset: 0x38 Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	I2C2RS T	Res.	I2C1RS T	Res.	Res.	Res.	Res.	Res.
								rw		rw					
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	SPI3R ST	Res.	SPI2R ST	Res.	USART RST	Res.	LPUAR TRST	Res.	Res.	Res.	ADCRS T	Res.	Res.	Res.	SPI1R ST
	rw		rw		rw		rw				rw				rw

Bits 31:24	Reserved, must be kept at reset value.
Bit 23	I2C2RST: I2C2 reset. O: I2C2 IP is not under reset 1: I2C2 IP is under reset
Bit 22	Reserved, must be kept at reset value.
Bit 21	I2C1RST: I2C1 reset. O: I2C1 IP is not under reset 1: I2C1 IP is under reset
Bits 20:15	Reserved, must be kept at reset value.
Bit 14	SPI3RST: SPI3 reset. O: SPI3 IP is not under reset 1: SPI3 IP is under reset
Bit 13	Reserved, must be kept at reset value.
Bit 12	SPI2RST: SPI2 reset. O: SPI2 IP is not under reset 1: SPI2 IP is under reset
Bit 11	Reserved, must be kept at reset value.
Bit 10	 USARTRST: USART reset. 0: USART IP is not under reset 1: USART IP is under reset
Bit 9	Reserved, must be kept at reset value.
Bit 8	LPUARTRST: LPUART reset. O: LPUART IP is not under reset 1: LPUART IP is under reset
Bits 7:5	Reserved, must be kept at reset value.
Bit 4	ADCRST: ADC reset. O: ADC IP is not under reset 1: ADC IP is under reset
Bits 3:1	Reserved, must be kept at reset value.

RM0530 - Rev 3 page 88/660



	SPI1RST: SPI1 reset.
Bit 0	0: SPI1 IP is not under reset
	1: SPI1 IP is under reset

RM0530 - Rev 3 page 89/660



6.6.10 APB2 macro cells reset register (RCC_APB2RSTR)

This register allows resetting individually by software each IP located in the APB2 mapping (radio).

This register is reset on PADRESETn.

Address offset: 0x40 Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	MRBLE RST														
															rw

Bits 31:1	Reserved, must be kept at reset value.
Bit 0	 MRBLERST: MR_BLE (Bluetooth radio) reset. 0: MR_BLE IP is not under reset 1: MR_BLE IP is under reset

RM0530 - Rev 3 page 90/660



6.6.11 AHB0 macro cells clock enable register (RCC_AHBENR)

This register allows resetting individually by software each IP located in the AHB0 mapping. This register is reset on PADRESETn.

Note: Each IP clock gating is controlled by only 1 bit which gates both AHB clock and kernel clock when the IP uses

one.

Address offset: 0x50 Reset value: 0x0000 000C

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	RNGREN	Res.	PKAEN
													rw		rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	Res.	Res.	CRCREN	Res.	GPIOBEN	GPIOAEN	Res.	DMAEN							
			rw									rw	rw		rw

Bits 31:19	Reserved, must be kept at reset value.
Bit 18	 RNGEN: RNG clock enable. 0: RNG IP is clock gated 1: RNG IP is clocked
Bit 17	Reserved, must be kept at reset value.
Bit 16	PKAEN: PKA enable. 0: PKA IP is clock gated 1: PKA IP is clocked Note: PKA RAM no longer accessible by CPU when this bit is set.
Bits 15:13	Reserved, must be kept at reset value.
Bit 12	CRCEN: CRC enable. 0: CRC IP is clock gated 1: CRC IP is clocked
Bits 11:4	Reserved, must be kept at reset value.
Bit 3	GPIOBEN: IO controller for port B enable. 0: GPIOB IP is clock gated 1: GPIOB IP is clocked (default)
Bit 2	GPIOAEN: IO controller for port A enable. 0: GPIOA IP is clock gated 1: GPIOA IP is clocked (default)
Bit 1	Reserved, must be kept at reset value.
Bit 0	 DMAEN: DMA and DMAMUX enable. 0: DMA and DMAMUX IPs are clock gated 1: DMA and DMAMUX IPs are clocked

RM0530 - Rev 3 page 91/660



6.6.12 APB0 macro cell clock enable register (RCC_APB0ENR)

This register allows gating individually by software the clock of each IP located in the APB0 mapping.

Note: Ea

Each IP clock gating is controlled by only 1 bit, which gates both APB clock and kernel clock when the IP uses one.

This register is reset on PADRESETn (except one bit identified with a table footnote).

Address offset: 0x54 Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	WDGE N	Res.	RTCEN	Res.	Res.	Res.	SYSCF GEN	Res.	TIM1E N						
	rw		rw				rw								rw

Bits 31:15	Reserved, must be kept at reset value.
Bit 14	 WDGEN: Watchdog enable. 0: Watchdog IP is clock gated 1: Watchdog IP is clocked
	WARNING: The software has to wait 2 slow clock cycles before using the IWDOG IP after setting this bit due to a double resynchronization on slow clock.
Bit 13	Reserved, must be kept at reset value.
Bit 12 ⁽¹⁾	RTCEN: RTC enable. O: RTC IP is clock gated 1: RTC IP is clocked WARNING: The software has to wait 2 slow clock cycles before using the RTC IP after setting this bit due to a
	double resynchronization on slow clock.
Bit 11:9	Reserved, must be kept at reset value.
Bits 8	SYSCFGEN: System controller enable. O: System controller IP is clock gated 1: System controller IP is clocked
Bit 7:1	Reserved, must be kept at reset value
Bit 0	TIM1EN: TIM1 enable O: TIM1 IP is clock gated 1: TIM1 IP is clocked
Bit 1	Reserved, must be kept at reset value.
Bit 0	 DMARST: DMA and DMAMUX reset. 0: DMA and DMAMUX IPs are not under reset 1: DMA and DMAMUX IPs are under reset

1. This bit is reset on PORESETn only.

RM0530 - Rev 3 page 92/660



Note:

6.6.13 APB1 macro cells clock enable register (RCC_APB1ENR)

This register allows gating individually by software the clock of each IP located in the APB1 mapping.

Each IP clock gating is controlled by only 1 bit, which gates both APB clock and kernel clock when the IP uses

This register is reset on PADRESETn.

Address offset: 0x58 Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	I2C2EN	Res.	I2C1EN	Res.	Res.	Res.	Res.	Res.
								rw		rw					
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	SPI3E N	Res.	SPI2E N	Res.	USART EN	Res.	LPUAR TEN	Res.	Res.	ADCAN AEN	ADCDI GEN	Res.	Res.	Res.	SPI1E N
	rw		rw		rw		rw			rw	rw				rw

Bits 31:24	Reserved, must be kept at reset value.
Bit 23	I2C2EN: I2C2 enable. 0: I2C2 IP is clock gated 1: I2C2 IP is clocked
Bit 22	Reserved, must be kept at reset value.
Bit 21	I2C1EN: I2C1 enable. 0: I2C1 IP is clock gated 1: I2C1 IP is clocked
Bits 20:15	Reserved, must be kept at reset value.
Bit 14	SPI3EN: SPI3 enable. O: SPI3 IP is clock gated 1: SPI3 IP is clocked
Bit 13	Reserved, must be kept at reset value.
Bit 12	SPI2EN: SPI2 enable. O: SPI2 IP is clock gated 1: SPI2 IP is clocked
Bit 11	Reserved, must be kept at reset value.
Bit 10	 USART enable. 0: USART IP is clock gated 1: USART IP is clocked
Bit 9	Reserved, must be kept at reset value.
Bit 8	LPUARTEN LPUART enable. O: LPUART IP is clock gated 1: LPUART IP is clocked
Bits 7:6	Reserved, must be kept at reset value.
Bit 5	ADCANAEN ADC clock enable for the analog part of the ADC block. O: ADC analog IP is clock gated 1: ADC analog IP is clocked

RM0530 - Rev 3 page 93/660



Bit 4	ADCDIGEN ADC clock enable for digital part of the ADC block. O: ADC digital IP is clock gated 1: ADC digital IP is clocked
Bits 3:1	Reserved, must be kept at reset value.
Bit 0	SPI1EN SPI1 enable. O: SPI1 IP is clock gated 1: SPI1 IP is clocked

RM0530 - Rev 3 page 94/660



6.6.14 APB2 macro cells clock enable register (RCC_APB2ENR)

This register allows gating by software the MR_BLE clock located in the APB2 mapping (radio) and programming the frequency to be used by the MR_BLE IP.

Note: Gating the MR_BLE means both MR_BLE fast and slow clock trees (so including WAKEUP block).

This register is reset on PADRESETn.

Address offset: 0x60 Reset value: 0x0000 0002

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	CLKB	LEDIV	MRBLE EN												
													rw	rw	rw

Bits 31:22	Reserved, must be kept at reset value.
Bit 21	CLKBLEDIV: MR_BLE (Bluetooth® LE radio) clock frequency selection when RCC_APB2ENR.MRBLEEN=1. 00: Reserved Note: Writing "00" by software is replace by a write "01" in hardware. 10: 32 MHz 10: 16 MHz 11: Reserved Warning: MR_BLE frequency must always be equal or less than the CPU/system clock to have functional radio. When the ratio between system clock frequency and MR_BLE frequency is modified, the AHBUPCONV block must adapt the clock ratio on APB/AHB bus. Only dynamic CPU system clock switching is managed (see Section 6.6.6: Clock switch command register (RCC_CSCMDR)) For this reason, using a static MR_BLE clock configuration is strongly recommended.
Bit 0	 MRBLEEN: MR_BLE (Bluetooth® LE radio) enable. 0: MR_BLE IP is clock gated 1: MR_BLE IP is clocked

RM0530 - Rev 3 page 95/660



6.6.15 V33 reset status register (RCC_CSR)

This register provides the reset reason flags. It is set automatically by hardware on any new reset event and must be cleared by software.

Table 13. Wakeup reason flags provides a summary of active flags versus reset reason.

This register is reset on PORESETn.

Address offset: 0x94 Reset value: 0x0C00 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	LOCKU PRSTF	WDGR STF	SFTRS TF	PORR STF	PADRS TF	Res.	Res.	RMVF	Res.						
	r	r	r	r	r			rc_w1							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.

Bit 31	Reserved, must be kept at reset value.
D:4 00	LOCKUPRSTF: CPU lock-up reset flag.
Bit 30	Set by the hardware when a CPU lock-up reset occurs. Reset by writing 1 in RMVF bit.
Bit 29	WDGRSTF: Watchdog reset flag.
DIL 29	Set by the hardware when a watchdog reset occurs. Reset by writing 1 in RMVF bit.
Bit 28	SFTRSTF: Software reset flag.
DIL 20	Set by the hardware when a CPU system reset occurs. Reset by writing 1 in RMVF bit.
Bit 27	PORRSTF: Power-on reset flag.
DIL 21	Set by the hardware when a PORESETN or a BOR reset occurs. Reset by writing 1 in RMVF bit.
	PADRSTF: NRSTn pad reset flag.
Bit 26	Set by the hardware when a reset from external NRSTn pad occurs but also after any reset. This means the source of the reset is the NRSTn pad only if all flags are low except this one. Reset by writing 1 in RMVF bit.
Bits 25:24	Reserved, must be kept at reset value.
Bit 23	RMVF: Remove flag reset.
DIL 23	Writing 1 in this bit clears all the reset flags of this register. This bit is auto-cleared by the hardware.
Bits 22:0	Reserved, must be kept at reset value.

6.6.16 RF software high speed external register (RCC_RFSWHSECR)

This register is reset on PADRESETn.

Address offset: 0x98 Reset value: 0x0000 0030

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	Res.	SWXOTUNE[5:0]					SWXO TUNEE N	(GMC[2:0)]	SATRG	Res.	Res.	Res.	
		rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw			

RM0530 - Rev 3 page 96/660



Bits 31:14	Reserved, must be kept at reset value.
Bits 13:8	SWXOTUNE: RF HSE capacitor bank tuning value set by software.
DIIS 13.0	This value is taken into account instead of the trimming value loaded by HW at reset if SWXOTUNEEN bit is set.
	SWXOTUNEEN: RF HSE software capacitor bank tuning enable.
Bit 7	 0: Trimming value readable in RCC_RFHSECR.XOTUNE[5:0] bit field is used as trimming value on HSE 1: Trimming value written in RCC_RFSWHSECR.SWXOTUNE[5:0] bit field is used as trimming value on HSE
	GMC: High speed external IO current control.
	– 000: max. 0.18 mA/V
	– 001: max. 0.57 mA/V
	– 010: Max. 0.78 mA/V
Bits 6:4	– 011: Max. 1.13 mA/V
DIIS 0.4	– 100: Max. 0.61 mA/V
	– 101: Max. 1.65 mA/V
	– 110: Max. 2.12 mA/V
	– 111: Max. 2.84 mA/V
	Note: This value is set only by software.
	SATRG: Sense amplifier threshold.
Bit 3	 0: The bias current is confronted to a reference current with a ratio of 1/2 1: The bias current is confronted to a reference current with a ratio of 3/4
Bits 2:0	Reserved, must be kept at reset value.

RM0530 - Rev 3 page 97/660



6.6.17 RF high speed external register (RCC_RFHSECR)

This register is reset on PADRESETn.

Address offset: 0x9C

Reset value: 0x0000 0000 when STM32WB07xC and STM32WB06xC flash memory is empty, or else depends

on trimmed values flashed in the sample.

Note: The XOTUNE value depends on the choice of the external XO component. For this reason, the

RCC_RFSWHSECR.SWXOTUNE bit field is the one to program and select before starting the XO.

Res.	Res.	Res.	Res.																	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0					
Res.			XOTUNE[5:0]																	
										r	r	r	r	r	r					

Bits 31:6	Reserved, must be kept at reset value.
	XOTUNE: RF-HSE capacitor bank tuning.
Bits 5:0	This value is loaded by HW at reset as soon as the Flash controller achieves the reading of the information in Flash memory.

RM0530 - Rev 3 page 98/660

6.6.18 RCC register map

Refer to Table 3. STM32WB07xC and STM32WB06xC memory map and peripheral register boundary addresses for the RCC base address location in the STM32WB07xC and STM32WB06xC.

The green cells indicate the register is in the V12o power domain. This implies those registers are not reset on Deepstop exit.

Table 15. RCC register map and reset values

Off set	Regist er	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
00×0	RCC_CR	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	HSERDY	HSEON	Res.	HSIPLLRDY	HSIPLLON	HSEPLLBUFON	Res.	HSIRDY		LOCKDET_NSTOP		LSEBYP	LSERDY	LSEON	LSIRDY	rsion	Res.	Res.
	Reset value															0	0		0	0	1		1	0	0	0	0	0	0	0	0		
0x04																	Reserv	ed															
0x08	RCC_CFGR		CCOPRE			MCOSEL			LCOSEL	SPI2I2SCLKSEL	SPI3I2SCLKSEL	Res.	Res.	Res.	Res.	IOBOOSTEN	CLKSLOWSEL		Res.	Res.	SMPSDIV	0.22	ANADIV (11:10)	Res.			CLKSYSDIV		Res.	Res.	STOPHSI	HSESEL	SMPSINV
	Reset value	0	0	0	0	0	0	0	0	0	0					0	0	0			0	0	0		0	0	1	0			0	0	0
0x0C	RCC_ CSSW CR	Re s.	Re s.			MOMIGE				HSISWTRIMEN	Re s.	Re s.	Re s.	Re s.	Re s.	Re s.	Res.	Re s.	Re s.	Re s.	Res	Re s.	Re s.	Re s.	Res	Re s.		LSEDRV		CICIMBIA	L2124VB		LSISWTRIMEN
	Reset value	-	-	0	0	0	0	0	0	0	-	-	-	-	-	-	-	-	-	-	-	0	1	-	-	-	0	0	0	0	0	0	0
0x010-014																	Reserv	ed															



s	Off set	Regist er	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0x18	RCC_CIER	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.							Res.	Res.	Res.	Res.	Res.	Res.	Res.	WDGRSTIE	RTCRSTIE	HSIPLLUNLOCKDETIE	HSIPLLRDYIE	HSERDYIE	HSIRDYIE	Res.	LSERDYIE	LSIRDYIE
		Reset value																								0	0	0	0	0	0		0	0
	0x1C	RCC_CIFR	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	WDGRSTIF	RTCRSTIF	HSIPLLUNLOCKDETF	HSIPLLRDYF	HSERDYF	HSIRDYF	Res.	LS ER DY F	LSIRDYF
		Reset value																								0	0	0	0	0	1		0	0
	0x20	RCC_CSCMDR	Re s.	Re s.	Re s.	Re s.	Res.	Res.	Res.	Res.	Res.	Res.	0	Sept.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.		Res.	EOFSEQ_IRQ	EOFSEQ_IE	STATUS[1:0]			CLKSYSDIV_REQ[2:0]		REQUEST
		Reset value																									0	0	0	0	0		0	0
	0x24-0x2C	'																Reserv	red				'											
	0x30	RCC_AHBRSTR	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	RNGRST	Res.	PKARST	Res.	Res.	Res.	CRCRST	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	GPIOBRST	GPIOARST	Res.	DMARST
		Reset value														0		0				0									0	0	0	0



Off set	Regist er	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x34	RCC_APB0RSTR	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	WDGRST	Res.	RTCRST	Res.	Res.	Res.	SYSCFGRST	Res.	Res.	Res.	Res.	Res.	Res.	Res.	TIM1RST								
	Reset value																		0		0				0								0
0x38	RCC_APB1RSTR	Res.	I2C2RST	Res.	I2C1RST	Res.	Res.	Res.	Res.	Res.	Res.	SPI3RST	Res.	SPI2RST	Res.	USARTRST	Res.	LPUARTRST	Res.	Res.	Res.	ADCRST	Res.	Res.	Res.	SPI1RST							
	Reset value									0		0							0		0		0		0				0				0
0x3C																	Reserv	/ed															
0×40	RCC_APB2RSTR	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	MRBLERST								
	Rest value																																0
0x44-0x4C				,								,	,	,	,		Reserv	/ed	,				,							,	,		
0x20	RCC_AHBENR	Res.	Res.	Res.	Res.	Res.	RNGEN	Res.	PKAEN	Res.	Res.	Res.	CRCEN	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	GPIOBEN	GPIOAEN	Res.	DMAEN								
	Reset value														0		0				0									1	1	0	0



Off set	Regist er	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x54	RCC_APB0ENR	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	WDGEN	Res.	RTCEN	Res.	Res.	Res.	SYSCFGEN	Res.	Res.						TIM1EN
	Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x58	RCC_APB1ENR	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	IZCZEN	Res.	IZCZEN	Res.	Res.	Res.	Res.	Res.	Res.	SPI3EN	Res.	SPIZEN	Res.	USARTFN	Re s.	LPUARTEN	Res.	Res.	ADCANAFN	ADCDIGFN	Res.	Res.	Res.	SPI1EN
	Reset value									0		0							0		0		0		0			0	0				0
0x5C																	Reserv	ed															
09×0	RCC_APB2ENR	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.		CLNBLEDIV	MRBLEEN
	Reset value																														0	1	0
0x64-0x90				,										,			Reserv	red					,			,					,		
0x94	RCC_CSR	Res.	LOCKUPRSTF	WDGRSTF	SFTRSTF	PORRSTF	PADRSTF	Res.	Res.	RMVF	Res.	Res.	Res.	Res.	Res	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.
	Reset value		0	0	0	1	1			0																							



Off		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x98	RCC_RFSWHSEC R	Res.			L	D D D D D D D D D D D D D D D D D D D			SWXOTUNEEN		GMC		SATRG	Res.	Res.	Res.																	
	Reset value																			0	0	0	0	0	0	0	0	1	1	0			
0x9C	RCC_RFHSECR	Res.	Res.	Res.	Res.	Res.			HNITOX																								
	Reset value																											-	-	-	-	-	-



6.7 Programmer model

6.7.1 Switch the system on the PLL64M clock tree

To switch the system from the HSI clock source to the PLL64M clock source, the user has to:

- 1. Enable the HSE (32 MHz external crystal)
- 2. Wait for the HSE ready flag information (through interrupt or by polling)
- 3. Request to enable the PLL
- 4. Wait for the PLL ready flag information (through interrupt or by polling). From this point, the clock source for the whole fast clock tree is the accurate PLL64M source.

Note:

A status flag and an associated interrupt are available to inform the software in case of HSIPLL64M unlock event. See RCC_CIER and RCC_CIFR registers.

6.7.2 Use the direct HSE instead of the RC64MPLL block

If the application does not target to use the 64 MHz system clock frequency, the system can be configured to use directly the 32 MHz provided by the external XO (HSE).

This configuration choice is supposed to be static and to be used when 64 MHz is never used.

In this case, the software has to:

- 1. Ensure the RCC_CR.CLKSYSDIV bit field is programmed with a system frequency les than 64 MHz
- 2. Enable the external XO (by setting the RCC CR.HSEON if not yet done)
- 3. Wait for the HSE ready flag information (through interrupt or by polling)
- 4. Set the RCC_CFGR.HSESEL bit to switch the fast clock tree on HSE path. If both clocks (HSI and HSE) are present, the switch should take around 4 clock cycles
- 5. To save power, the software can stop the RC64MPLL analog block by setting the RCC CFGR.STOPHSI bit.

Note:

A hardware mechanism is in place to restart the RC64MPLL and switch back the clock tree on it if the HSERDY is low or if the CLKSYSDIV bit field has been programmed to request 64 MHz.

Caution: The HSE configuration is not lost on a Deepstop sequence. So at wakeup, the system restarts the HSE (thanks to HEON bit). However, the SW has to switch the system clock back to HSI or PLL64M path to be able to enter in Deepstop/Shutdown, so at wakeup:

- the clock tree runs on RC64MPLL block (HSI orPLL64M)
- the SW has to reprogram the HSE mode. However, it is important to avoid the switch of clock tree between
 HSI and HSE while the MR_BLE already triggered a wakeup event and started its sequence. The SW has
 to anticipate the CPU wakeup to ensure the final clock source is restored before the radio starts any
 activity.

6.7.3 Changing the system clock frequency while the MR BLE is enabled

As long as the MR_BLE is enabled (by setting the RCC_APB2ENR.MRBLEEN), the application software has no guarantee the radio is running or about to start a sequence that makes the MR_BLE IP perform an AHB access to the RAM. Changing the system clock and by this action changing the ratio between MR_BLE clock domain and system clock domain could create a crash if not managed carefully.

For this reason, a hardware mechanism has been put in place and must be used to change the system frequency when MR BLE is ON.

The sequence to execute to change the system clock is the following:

- Ensure the targeted frequency is greater than or equal to the MR_BLE frequency (visible in RCC_APB2ENR.CLKBLEDIV[1:0]
- Program the wanted frequency in the RCC_CSCMDR.CLKSYDIV bit field and set the RCC_CSCMDR.REQUEST bit
- 3. Wait for the RCC_CSCMDR.EOFSEQ_IRQ flag information (through interrupt orby polling)
- 4. When the flag (and the interrupt if enabled) is set, the system is running on the new frequency
- 5. The RCC_CFGR.CLKSYSDIV[1:0] bit field has been updated by hardware to the new frequency value.

Note:

If the software requested a frequency below 16 MHz, the current final frequency is 16 MHz (associated value is readable in the RCC_CFGR.CLKSYSDIV[1:0]). If the software requested a frequency at 16 MHz while the MR_BLE is clocked at 32 MHz, the wanted frequency is used but the radio scenario is no longer functional.

RM0530 - Rev 3 page 104/660



7 General-purpose I/Os (GPIO)

7.1 Introduction

Each general-purpose I/O port has four 32-bit configuration registers (GPIOx_MODER, GPIOx_OTYPER, GPIOx_OSPEEDR and GPIOx_PUPDR), two 32-bit data registers (GPIOx_IDR and GPIOx_ODR) and a 32-bit set/reset register (GPIOx_BSRR). In addition all GPIOs have a 32-bit locking register (GPIOx_LCKR) and two 32-bit alternate function selection registers (GPIOx_AFRH and GPIOx_AFRL).

7.2 GPIO main features

- Output states: push-pull or open drain +pull-up/down
- Output data from output data register (GPIOx_ODR) or peripheral (alternate function output)
- Speed selection for each I/O
- Input states: floating, pull-up/down, analog
- Input data to input data register (GPIOx_IDR) or peripheral (alternate function input)
- Bit set and reset register (GPIOx BSRR) for bitwise write access to GPIOx ODR
- Locking mechanism (GPIOx_LCKR) provided to freeze the I/O port configurations
- Analog function
- Alternate function selection registers
- Fast toggle capable of changing every clock cycle
- Highly flexible pin multiplexing allows the use of I/O pins as GPIOs or as one of several peripheral functions

7.3 GPIO functional description

Subject to the specific hardware characteristics of each I/O port listed in Section 4: I/O operating modes, each port bit of the general-purpose I/O (GPIO) ports can be individually configured by software in several modes:

- Input floating
- Input pull-up
- Input pull-down
- Analog
- Output open-drain with pull-up or pull-down capability
- Output push-pull with pull-up or pull-down capability
- Alternate function push-pull with pull-up or pull-down capability
- Alternate function open-drain with pull-up or pull-down capability

Each I/O port bit is freely programmable, however the I/O port registers have to be accessed as 32-bit words, half-words or bytes. The purpose of the GPIOx_BSRR and GPIOx_BRR registers is to allow atomic read/modify accesses to any of the GPIOx_ODR registers. In this way, there is no risk of an IRQ occurring between the read and the modify access.

Note:

Open-drain and analog features are not available on all the I/Os of the STM32WB07xC and STM32WB06xC. Refer to Table 8. GPIO alternate options AF3 - AF4 and Table 9. I/O analog feature mapping footnotes.

Figure 15. Basic structure of a mixed analog/digital five-volt tolerant I/O port bit and Figure 16. Basic structure of a digital only five-volt tolerant I/O port bit show the basic structures of a mixed analog/digital 5 V tolerant I/O port bit and a digital only 5 V tolerant, respectively. Table 16. Port bit configuration gives the possible port bit configurations.

RM0530 - Rev 3 page 105/660

Protection diode

 \bar{v}_{ss}

 V_{SS}

J Analog



To on-chip peripheral Alternate function input on/off data register Read TTL Schmitt Bit set/reset registers trigger on/off Input diode _Input driver ☐ I/O pin Write Output data register

Output

 V_{DD}

P-MOS

N-MOS

Push-pull, open-drain or

disabled

Figure 15. Basic structure of a mixed analog/digital five-volt tolerant I/O port bit

1. V_{DD_FT} is a potential specific to five-volt tolerant I/Os and different from V_{DD} .

Output driver


Read/write

Alternate function output

From on-chip

peripheral





1. V_{DD_FT} is a potential specific to five-volt tolerant I/Os and different from V_{DD} .

Note: GP = general-purpose, PP = push-pull, PU = pull-up, PD = pull-down, OD = open-drain, AF = alternate function

RM0530 - Rev 3 page 106/660



MODE(i) [1:0]	OTYPER(i)	OSPEE	D(i) [1:0]	PUPD	(i) [1:0]	I/O config	uration
	0			0	0	GP output	PP
	0			0	1	GP output	PP + PU
	0			1	0	GP output	PP + PD
01	0	ODEE	D [4:0]	1	1	Reser	ved
01	1	SPEE	D [1:0]	0	0	GP output	OD
	1			0	1	GP output	OD + PU
	1			1	0	GP output	OD + PD
	1			1	1	Reserved (GP	output OD)
	0			0	0	AF	PP
	0			0	1	AF	PP + PU
	0			1	0	AF	PP + PD
10	0	ODEE	D [4:0]	1	1	Reser	ved
10	1	SPEE	D [1:0]	0	0	AF	OD
	1			0	1	AF	OD + PU
	1			1	0	AF	OD + PD
	1			1	1	Reser	ved
	x	х	х	0	0	Input	Floating
00	х	х	х	0	1	Input	PU
00	х	х	х	1	0	Input	PD
	x	х	х	1	1	Reserved (inp	out floating)
	x	х	х	0	0	Input/output	Analog
11	х	х	х	0	1		
	x	х	х	1	0	Reser	ved
	x	х	х	1	1		

Table 16. Port bit configuration

Note: Open-drain and analog features are not available on all the I/Os of the STM32WB07xC and STM32WB06xC. Refer to Table 8. GPIO alternate options AF3 - AF4 and Table 9. I/O analog feature mapping.

7.3.1 General-purpose I/O (GPIO)

During and just after reset, the alternate functions are not active and most of the I/O ports are configured in GPIO input pull-up mode except the SWD debug pins. The debug pins are in AF0 pull-up/pull-down after reset:

- PA2: DEBUG SWDIO in pull-up
- PA3: DEBUG_SWDCLK in pull-down

When the pin is configured as output, the value written to the output data register (GPIOx_ODR) is output on the I/O pin. It is possible to use the output driver in push-pull mode or open-drain mode (only the low level is driven, high level is HI-Z).

The input data register (GPIOx_IDR) captures the data present on the I/O pin at every AHB clock cycle.

All GPIO pins have weak internal pull-up and pull-down resistors, which can be activated or not depending on the value in the GPIOx_PUPDR register.

7.3.2 I/O pin alternate function multiplexer and mapping

The device I/O pins are connected to on-board peripherals/modules through a multiplexer that allows only one peripheral alternate function (AF) connected to an I/O pin at a time. In this way, there can be no conflict between peripherals available on the same I/O pin.

RM0530 - Rev 3 page 107/660



Each I/O pin has a multiplexer with up to eight alternate function inputs (AF0 to AF7) that can be configured through the GPIOx AFRL (for pin 0 to 7) and GPIOx AFRH (for pin 8 to 15) registers:

- After reset the multiplexer selection is alternate function 0 (AF0). The I/Os are configured in alternate function mode through GPIOx MODER register.
- The specific alternate function assignments for each pin are detailed in Section 4: I/O operating modes.

In addition to this flexible I/O multiplexing architecture, each peripheral has alternate functions mapped onto different I/O pins to optimize the number of peripherals available in smaller packages.

To use an I/O in a given configuration, the user has to proceed as follows:

- Debug function: after each device reset these pins are assigned as alternate function pins immediately
 usable by the debugger host
- System function: RCC_MCO and RCC_LCO pins have to be configured in alternate function mode
- GPIO: configures the desired I/O as output, input or analog in the GPIOx_MODER register
- Alternate function:
 - Connect the I/O to the desired AFx in one of the GPIOx_AFRL or GPIOx_AFRH registers.
 - Select the type, pull-up/pull-down and output speed via GPIOx_OTYPER, GPIOx_PUPDR and GPIOx_OSPEEDER registers, respectively.
 - Configure the desired I/O as an alternate function in the GPIOx_MODER register.
 - Cortex-M0+ alternate function (EVENTOUT): The Cortex[®]-M0+ output EVENTOUT signal can be
 output as alternate function on several I/Os. An event can be signaled through the configured pin
 after executing an SEV instruction.

Additional functions:

 For the ADC, configure the desired I/O in analog mode in GPIOx_MODER register and configure the required function in the ADC registers

Note: When configuring IOs in analog mode, the user must disable the pull-up/pull-down through the PWRC registers, if PWRC_CR1.APC is set.

Note: If PWRC_CR1.APC is set (default configuration), the pull-up/-down of the IOs is controlled by the PWRC_PUCRx and PWRC_PDCRx registers of the PWRC block. Otherwise it is controlled by the GPIOx_PUPDR register of the GPIO block.

 For the additional functions such as Wakeup I/Os and LSE oscillator, configure the required function in the related PWRC, RCC, and RTC registers. These functions have priority over the configuration in the standard GPIO registers.

Refer to Table 7. GPIO alternate options AF0 - AF2 and Table 8. GPIO alternate options AF3 - AF4 for the detailed mapping of the alternate function I/O pins.

7.3.3 I/O port control registers

Each of the GPIO ports has four 32-bit memory-mapped control registers (GPIOx_MODER, GPIOx_OTYPER, GPIOx_OSPEEDR, GPIOx_PUPDR) to configure up to 16 I/Os. The GPIOx_MODER register is used to select the I/O mode (input, output, AF, analog). The GPIOx_OTYPER and GPIOx_OSPEEDR registers are used to select the output type (push-pull or open-drain) and speed. The GPIOx_PUPDR register is used to select the pull-up/pull-down whatever the I/O direction.

7.3.4 I/O port data registers

Each GPIO has two 16-bit memory-mapped data registers: input and output data registers (GPIOx_IDR and GPIOx_ODR). GPIOx_ODR stores the data to be output, it is read/write accessible. The data input through the I/O are stored into the input data register (GPIOx_IDR), a read-only register. See Section 7.4.5: GPIO port input data register (GPIOx_IDR) (x = A, B) and Section 7.4.6: GPIO port output data register (GPIOx_ODR) (x = A, B).

7.3.5 I/O data bitwise handling

The bit set reset register (GPIOx_BSRR) is a 32-bit register, which allows the application to set and reset each individual bit in the output data register (GPIOx_ODR). The bit set reset register has twice the size of GPIOx_ODR.

To each bit in GPIOx_ODR, two control bits in GPIOx_BSRR: BS(i) and BR(i) correspond. When written to 1, bit BS(i) **sets** the corresponding ODR(i) bit. When written to 1, bit BR(i) **resets** the ODR(i) corresponding bit.

RM0530 - Rev 3 page 108/660



Writing any bit to 0 in GPIOx_BSRR does not have any effect on the corresponding bit in GPIOx_ODR. If there is an attempt to both set and reset a bit in GPIOx_BSRR, the set action takes priority.

Using the GPIOx_BSRR register to change the values of individual bits in GPIOx_ODR is a "one-shot" effect that does not lock the GPIOx_ODR bits. The GPIOx_ODR bits can always be accessed directly. The GPIOx_BSRR register provides a way of performing atomic bitwise handling.

There is no need for the software to disable interrupts when programming the GPIOx_ODR at bit level: it is possible to modify one or more bits in a single atomic AHB write access.

7.3.6 GPIO locking mechanism

It is possible to freeze the GPIO control registers by applying a specific write sequence to the GPIOx_LCKR register. The frozen registers are GPIOx_MODER, GPIOx_OTYPER, GPIOx_OSPEEDR, GPIOx_PUPDR, GPIOx AFRL and GPIOx AFRH.

To write the GPIOx_LCKR register, a specific write / read sequence has to be applied. When the right LOCK sequence is applied to bit 16 in this register, the value of LCKR[15:0] is used to lock the configuration of the I/Os (during the write sequence the LCKR[15:0] value must be the same). When the LOCK sequence has been applied to a port bit, the value of the port bit can no longer be modified until the next MCU reset or peripheral reset. Each GPIOx_LCKR bit freezes the corresponding bit in the control registers (GPIOx_MODER, GPIOx_OTYPER, GPIOx_OSPEEDR, GPIOx_PUPDR, GPIOx_AFRL and GPIOx_AFRH.

The LOCK sequence (refer to Section 7.4.8: GPIO port configuration lock register (GPIOx_LCKR) (x = A, B)) can only be performed using a word (32-bit long) access to the GPIOx_LCKR register due to the fact that GPIOx LCKR bit 16 has to be set at the same time as the [15:0] bits.

For more details refer to LCKR register description in Section 7.4.8: GPIO port configuration lock register (GPIOx_LCKR) (x = A, B).

7.3.7 I/O alternate function input/output

Two registers are provided to select one of the alternate function inputs/outputs available for each I/O. With these registers, the user can connect an alternate function to some other pin as required by their application.

This means that a number of possible peripheral functions are multiplexed on each GPIO using the GPIOx_AFRL and GPIOx_AFRH alternate function registers. The application can thus select any one of the possible functions for each I/O. The AF selection signal being common to the alternate function input and alternate function output, a single channel is selected for the alternate function input/output of a given I/O.

To know which functions are multiplexed on each GPIO pin, refer to Section 4: I/O operating modes.

7.3.8 External interrupt/wakeup lines

All ports have external interrupt capability. To use external interrupt lines, the IO port must be configured in input mode. The interruption configuration (level/edge, polarity, mask) has to be done in the system controller (SYSCFG). See Section 8: System controller (SYSCFG).

7.3.9 Input configuration

When the I/O port is programmed as input:


- The output buffer is disabled
- The Schmitt trigger input is activated
- The pull-up and pull-down resistors are activated depending on the value in the GPIOx PUPDR register
- The data present on the I/O pin are sampled into the input data register every AHB clock cycle
- A read access to the input data register provides the I/O state.

Figure 17. Input floating/pull-up/pull-down configurations shows the input configuration of the I/O port bit.

RM0530 - Rev 3 page 109/660



Figure 17. Input floating/pull-up/pull-down configurations




7.3.10 Output configuration

When the I/O port is programmed as output:

- The output buffer is enabled:
 - Open drain mode: A "0" in the Output register activates the N-MOS whereas a "1" in the Output register leaves the port in Hi-Z (the P-MOS is never activated)
 - Push-pull mode: A "0" in the Output register activates the N-MOS whereas a "1" in the Output register activates the P-MOS
- The Schmitt trigger input is activated
- The pull-up and pull-down resistors are activated depending on the value in the GPIOx_PUPDR register
- The data present on the I/O pin are sampled into the input data register every AHB clock cycle
- A read access to the input data register gets the I/Ostate
- A read access to the output data register gets the last written value

Figure 18. Output configuration shows the output configuration of the I/O port bit.

Figure 18. Output configuration



RM0530 - Rev 3 page 110/660




7.3.11 Alternate function configuration

When the I/O port is programmed as alternate function:

- The output buffer can be configured in open-drain or push-pull mode
- The output buffer is driven by the signals coming from the peripheral (transmitter enable and data)
- The Schmitt trigger input is activated
- The weak pull-up and pull-down resistors are activated or not depending on the value in the GPIOx_PUPDR register
- The data present on the I/O pin are sampled into the input data register every AHB clock cycle
- A read access to the input data register gets the I/O state.

Figure 19. Alternate function configuration shows the alternate function configuration of the I/O port bit.

Figure 19. Alternate function configuration



7.3.12 Analog configuration

When the I/O port is programmed as analog configuration:

- The output buffer is disabled
- The Schmitt trigger input is deactivated, providing zero consumption for every analog value of the I/O pin. The output of the Schmitt trigger is forced to a constant value (0).
- The pull-up and pull-down resistors have to be disabled by the software or else the associated analog feature does not work as expected.
- Read access to the input data register gets the value"0".

Figure 20. High impedance-analog configuration shows the high-impedance, analog-input configuration of the I/O port bit.

RM0530 - Rev 3 page 111/660



Analog To on-chip peripheral Input data register off Read V_{DDIOx} Bit set/reset registers TTL Schmitt trigger protection Write diode Output data register Input driver I/O pin protection . diode \overline{V}_{SS} Read/write From on-chip Analog peripheral

Figure 20. High impedance-analog configuration

7.3.13 Using the LSE oscillator pins as GPIOs

When the LSE oscillator is switched OFF (default state after reset), the related oscillator pins can be used as normal GPIOs.

When the oscillator is configured in user external clock mode, only the OSC32_IN pin is reserved for clock input and the OSC32_OUT pin can still be used as normal GPIO.

Caution: There is no hardware mechanism to isolate software configuration automatically for the I/Os shared with RCC_OSC32_IN (PB13) and RCC_OSC32_OUT (PB12) when the external low speed oscillator (LSE) is used. The user has to take care to program the concerned I/O as input floating.

Note:

The high speed oscillator (HSE) OSC_IN and OSC_OUT pins are dedicated oscillator pins and can not be used as GPIOs.

RM0530 - Rev 3 page 112/660



7.4 GPIO registers

This section gives a detailed description of the GPIO registers.

For a summary of register bits, register address offsets and reset values, refer to Table 17. GPIO register map and reset values. The peripheral registers can be written in word, half word or byte mode.

7.4.1 GPIO port mode register (GPIOx_MODER) (x = A, B)

Address offset: 0x00 reset values:

- 0x0000 00A0 for portA
- 0x0000 0000 for port B

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
MODE	15[1:0]	MODE	14[1:0]	MODE13[1:0]		MODE12[1:0]		MODE11[1:0]		MODE10[1:0]		MODE	9[1:0]	MODE8[1:0]		
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
MODE	E7[1:0]	MODE	E6[1:0]	MODE	E5[1:0]	MODE	MODE4[1:0]		E3[1:0]	MODE	[2[1:0]	MODE	1[1:0]	MODE	E0[1:0]	
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	

MODEy[1:0]: Port x configuration bits (y = 0..15).

These bits are written by software to configure the I/O mode. 00: Input mode

Bits 2y+1:2y 01: General purpose output mode

10: Alternate function mode

11: Analog mode

Note: When configuring a pad in analog mode, the user must take care to disable the associated pull-

up/down to avoid pollution on the analog signal.

RM0530 - Rev 3 page 113/660



7.4.2 GPIO port output type register (GPIOx_OTYPER) (x = A, B)

Address offset: 0x04 Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
OT15	OT14	OT13	OT12	OT11	OT10	ОТ9	ОТ8	OT7	ОТ6	OT5	OT4	ОТЗ	OT2	OT1	ОТ0
rw															

Bits 31:16	Reserved, must be kept at reset value.
	OTy: Port x configuration bits (y = 015).
Bits 15:0	These bits are written by software to configure the I/O output type.
Bits 15.0	0: Output push-pull (reset state)
	1: Output open-drain

7.4.3 GPIO port output speed register (GPIOx_OSPEEDR) (x = A, B)

Address offset: 0x08

Reset value:

0x0000 0030 for port A0x0000 0000 for port B

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
OSPEED15 [1:0]		OSPEED14 [1:0]		OSPEED13 [1:0]		OSPEED12 [1:0]		OSPEED11 [1:0]		OSPEED10 [1:0]			EED9 :0]	OSPEE [1:0]	
rw	rw	rw	rw	rw	rw	rw	rw								
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
OSPEED7 [1:0]		OSPEED6 [1:0]		OSPEED5 [1:0]		OSPEED4 [1:0]			EED3 :0]		SPEED2 ([1:0]		EED1 :0]		EED0 :0]
rw	rw	rw	rw	rw	rw	rw	rw								

Dito 20441-204	OSPEEDy[1:0] : Port x configuration bits (y = 015).
Bits 2y+1:2y	These bits are written by software to configure the I/O output speed.

RM0530 - Rev 3 page 114/660



7.4.4 GPIO port pull-up/pull-down register (GPIOx_PUPDR) (x = A, B)

Address offset: 0x0C Reset values:

- 0x5555 5595 for port A
- 0x5555 5555 for port B

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
PUPD	15[1:0]	PUPD	14[1:0]	PUPD13[1:0]		PUPD12[1:0]		PUPD11[1:0]		PUPD10[1:0]		PUPD	9[1:0]	PUPD8[1:0]	
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PUPD	7[1:0]	PUPD	06[1:0]	PUPD	5[1:0]	PUPD	04[1:0]	PUPD	3[1:0]	PUPE	2[1:0]	PUPD	1[1:0]	PUPD	0[1:0]
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

	PUPDy[1:0]: Port x configuration bits (y = 015).
	These bits are written by software to configure the I/O pull-up or pull-down.
Dita 0: 14:0:	00: No pull-up, pull-down
Bits 2y+1:2y	01: Pull-up
	10: Pull-down
	11: Reserved

Note:

When PWRC_CR1[4] = APC bit is set, GPIOx_PUPDR has no effect on the behavior. When PWRC_CR1[4] = APC bit is not set, GPIOx_PUPDR pull configuration is not effective under low power modes.

7.4.5 GPIO port input data register (GPIOx_IDR) (x = A, B)

Address offset: 0x10

Reset value: 0x0000 XXXX (where X means undefined)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID15	ID14	ID13	ID12	ID11	ID10	ID9	ID8	ID7	ID6	ID5	ID4	ID3	ID2	ID1	ID0
r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r

Bits 31:16	Reserved, must be kept at reset value.
Bits 15:0	IDy: Port input data bit (y = 015).
DIG 15.0	These bits are read-only. They contain the input value of the corresponding I/O port.

RM0530 - Rev 3 page 115/660



7.4.6 GPIO port output data register (GPIOx_ODR) (x = A, B)

Address offset: 0x14 Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
OD15	OD14	OD13	OD12	OD11	OD10	OD9	OD8	OD7	OD6	OD5	OD4	OD3	OD2	OD1	OD0
rw															

E	31:16	Reserved, mu	ust be kept at reset value.	
		ODy: Port out	tput data bit ($y = 015$).	
	Bits 15:0	These bits ca	n be read and written by software.	
		Note:	For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the $GPIOx_BSRR$ or $GPIOx_BRR$ registers (x = A, B).	

7.4.7 GPIO port bit set/reset register (GPIOx_BSRR) (x = A, B)

Address offset: 0x18 Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
BR15	BR14	BR13	BR12	BR11	BR10	BR9	BR8	BR7	BR6	BR5	BR4	BR3	BR2	BR1	BR0
W	w	W	w	w	w	W	w	W	W	w	W	W	w	W	w
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
BS15	BS14	BS13	BS12	BS11	BS10	BS9	BS8	BS7	BS6	BS5	BS4	BS3	BS2	BS1	BS0
W	w	w	w	w	w	w	w	W	w	w	W	w	w	W	w

	BRy: Port x res	set bit $y (y = 015)$.
Dito 21:16		write-only. A read to these bits returns the value 0x0000. 0: No action on the corresponding ODx bit
Bits 31:16		corresponding ODx bit
	Note:	If both BSx and BRx are set, BSx has priority.
	BSy: Port x set	t bit y (y= 015).
Bits 15:0	These bits are	write-only. A read to these bits returns the value 0x0000. 0: No action on the corresponding ODx bit
	1: Set the corre	esponding ODx bit

RM0530 - Rev 3 page 116/660



7.4.8 GPIO port configuration lock register (GPIOx_LCKR) (x = A, B)

This register is used to lock the configuration of the port bits when a correct write sequence is applied to bit 16 (LCKK). The value of bits [15:0] is used to lock the configuration of the GPIO. During the write sequence, the value of LCKR[15:0] must not change. When the LOCK sequence has been applied on a port bit, the value of this port bit can no longer be modified until the next MCU reset or peripheral resets.

Note:

A specific write sequence is used to write to the GPIOx_LCKR register. Only word access (32-bit long) is allowed during this locking sequence.

Each lock bit freezes a specific configuration register (control and alternate function registers).

Address offset: 0x1C Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	LCKK
															rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
LCK15	LCK14	LCK13	LCK12	LCK11	LCK10	LCK9	LCK8	LCK7	LCK6	LCK5	LCK4	LCK3	LCK2	LCK1	LCK0
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bits 31:17	Reserved, mu	ust be kept at reset value.
	LCKK: Lock	key.
	This bit can b	e read any time. It can only be modified using the lock key write sequence. 0: Port configuration lock
	_	uration lock key active. The GPIOx_LCKR register is locked until the next MCU reset or peripheral key write sequence:
	WR LCKR[16	s] = '1' +LCKR[15:0]
Bit 16	WR LCKR[16	i] = '0' + LCKR[15:0]
	WR LCKR[16	i] = '1' + LCKR[15:0]
	RD LCKR	
	RD LCKR[16]] = '1' (this read operation is optional but it confirms that the lock is active)
	Note:	During the LOCK key write sequence, the value of LCK[15:0] must not change. Any error in the lock sequence aborts the lock. After the first lock sequence on any bit of the port, any read access on the LCKK bit returns '1' until the next MCU reset or peripheral reset.
	LCKy: Port x	lock bit y (y= 015).
Bits	These bits are	e read/write but can only be written when the LCKK bit is '0, using the specific sequence described in cription.
15:0	0: Port config	uration not locked
	1: Port config	uration locked

RM0530 - Rev 3 page 117/660



7.4.9 GPIO alternate function low register (GPIOx_AFRL) (x = A, B)

Address offset: 0x20 Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
	AFSE	_7[3:0]			AFSEI	_6[3:0]			AFSE	_5[3:0]			AFSE	_4[3:0]		
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	AFSE	_3[3:0]			AFSEI	_2[3:0]			AFSE	_1[3:0]		AFSEL0[3:0]				
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	

Bits 31:0	y[3:0]: Alternate function selection for port x pin y (y = 07). These bits are written by software to configure alternate function I/Os.
	AFSELy selection: 0000: AF0
	0001: AF1
	0010: AF2
	0011: AF3
	0100: AF4
	others: Reserved

7.4.10 GPIO alternate function high register (GPIOx_AFRH) (x = A, B)

Address offset: 0x24 Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
	AFSEL	15[3:0]			AFSEL	14[3:0]			AFSEL	.13[3:0]			AFSEL	12[3:0]		
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	AFSEL	.11[3:0]			AFSEL	.10[3:0]			AFSEI	L9[3:0]		AFSEL8[3:0]				
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	

Bits 31:0	y[3:0]: Alternate function selection for port x pin y (y = 815). These bits are written by software to configure alternate function I/Os.
	AFSELy selection: 0000: AF0
	0001: AF1
	0010: AF2
	0011: AF3
	0100: AF4
	others: Reserved

RM0530 - Rev 3 page 118/660

GPIO register map 7.4.11

The following table gives the GPIO register map and reset values.



Offset	Register	-	0	53	28	2	56	25	24	23	22	21	20	19	18	1	16	15	14	13	12	7	9	စ	æ	7	မ	n O	4	က	7	-	0
0x00	GPIOA_MODER	31	10.1 Jel = 10.0 M	MODE 14[1:0]		27	MODE 13[1.0]	MODE 1011.01		MODE 1417-01		MODE 10(1.0)		MODF9[1:0]		MODERIA:01		MODE 214-01			1 INCUE 10 I	10.673			10.14 10.14			MODE 201-01					MODEU[1:0]
	Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1	0	0	0	0	0
0x00	GPIOB_MODER	10.27	MODE 13[1.0]	MODE14[1:0]	- - - - - - - - - - - - - - - - - - -	10.270	MODE 13[1.0]	MODE 4014.01	MODE 12 1.0]	MODE4414.01	0.1	MODE10[1:0]	MODE 19[1:0]	MODE911-01	[6:-]6-1-6	MODE 811.01	- 10-10-10-10-10-10-10-10-10-10-10-10-10-1	MODE711-01	MODE [- 0]	10.120	INCUES I TO	[O. 274]	[6:-]	[0.274]	MODE4[1.0]	10.10E	MODES [1:0]	MODE 21.01	MICULAL: v.	MODE 16101	ייכלר ין י	10.10.0M	MODEU[1:0]
	Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x04	GPIOx_OTYPER (where x = A, B)	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	OT15	OT14	OT13	OT12	OT11	OT10	ОТО	ОТ8	017	ОТ6	ОТ5	OT4	OT3	ОТ2	OT1	010
	Reset value																																
0x08	GPIOA_OSPEEDR	10.27	OSPEED 13[1.0]	OSPEED14[1:0]		20.27	OSPEED 13[1.0]	0.0101	OSPEED 2[1.0]	0.01111.01	001 [1:0]	OSPEED10[1:0]	OSF EED 10[1:0]	OSPEED9[1-0]		OSDEED8[1-0]		OSPEED7[1:0]	OSF EED/[1:0]	7 7 7	OSPEEDO[1.0]	10.00	0.5 1.00	1000	OSPEED4[1.0]	0.6000000000000000000000000000000000000	OSPEEDS[1:0]	0.605500101	001 EEU4[:.v]	0.69550464.01	007 FEU 1 : VI	0.6955001.01	OSPEEDU[1:0]
	Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0	0
0x08	GPIOB_OSPEEDR	10.27	OSPEED 13[1.0]	OSPEED14[1:0]		10.250	OSPEED 13[1:0]	0.1701	OSPEED 2 1.0	0.01111.01	001 [1:0]	OSPEED40[4:0]	OSF EED 10[1:0]	OSPEED9[1-0]	5-160	OSPEED8[1-0]	[5]	OSPEED7[1-0]	OSF EED/[1:0]	7 7 7	OSPEEDO[1.0]	2.230	0.5 1.00	2.22	OSPEED4[1.0]	O. 1300 100 100 100 100 100 100 100 100 10	OSPEEDS[1:0]	OSPEED2[1:0]	001 EEU4[:.v]	OSBEED4[4.0]	007 FF U : '5'	O. 600	OSPEEDU[1:0]
	Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x0C	GPIOA_PUPDR	יייייייייייייייייייייייייייייייייייייי	[0.1] [6] MUTUT	PI IPDR 14[1·0]		נס. 252	U. 1 S NO TO T	10.1264.00	PUPUR 14.0.	וסי1114.01		10.170F.40G1.1G	0.1917070	PI IPDR9[1-0]	6:10:10	[0.19DB8[1:0]	[6:-] [6:-] [6:-] [6:-]	DI IDNP 714-01	[0:1] XIQ LO L	20.27	נטיון פאטרטר	נסיפוןם		10.272	LO.1]4\U.0]	0.1000010	rorukaj Luj	DI 100001101	ניין איזט דטר	[0.11000110	וֹאָרָיןין יין אַרָּאָרָין	נטיאטסממוום	PUPURU[1:0]
	Reset value	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	0	0	1	1	0	0	1	0	1	0	1



Offset	Register	સ	စ္က	33	78	27	56	55	24	ឌ	22	72	20	19	18	17	16	15	4	55	12	Ξ	9	တ	∞	7	ဖ	ည	4	က	7	-	0
0x0C	GPIOB_PUPDR	2	PUPUR 19[1:0]		PUPDR14[1:0]	200	PUPUR13[1:0]	200	POPDR12[1:0]	2,200	נסייון ואטייטי	2.50	POPDR10[1:0]	200	POPDR9[1:0]	5.25	PUPURO[1.0]	0.1000010	נטיין/אטיטיטי	ים מים מים	PUPURO[1.0]	יטי דיים מים ומ	PUPURS[1.0]	0.150	POPDR4[1.0]	0.1000314.01		0.1000010	101 DR2[1.0]	י בי	[6:1] VO LO L	[0.190gng]	נטיין טאט אטא
	Reset value	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	0	0	1	0	1	0	1	0	1	0	1
0x10	GPIOx_IDR (where x = A, B)	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	ID15	ID14	ID13	ID12	1011	ID10	601	ID8	ID7	901	ID5	104	ID3	ID2	10	<u>0</u>
	Resetvalue																	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х
0x14	GPIOx_ODR (where x = A, B)	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	OD15	OD14	OD13	OD12	OD11	OD10	600	0D8	700	900	OD5	OD4	OD3	OD2	OD1	000
	Resetvalue																	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x18	GPIOx_BSRR (where x = A, B)	BR15	BR14	BR13	BR12	BR11	BR10	BR9	BR8	BR7	BR6	BR5	BR4	BR3	BR2	BR1	BRO	BS15	BS14	BS13	BS12	BS11	BS10	BS9	BS8	BS7	BS6	BS5	BS4	BS3	BS2	BS1	BS0
	Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x1C	GPIOx_LCKR (where x = A, B)	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	LCKK	LCK15	LCK14	LCK13	LCK12	LCK11	LCK10	LCK9	LCK8	LCK7	LCK6	LCK5	LCK4	LCK3	LCK2	LCK1	LCK0
	Reset value																0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x20	GPIOx_AFRL (where x = A, B)		10.01	AFSEL/[3:0]			10.619	AFSELO[3.0]			10:01	Aroccolo.uj			AECE! 419:01	AFSEL4[3.0]			10.010	Arocrolo.0]			10.010	Ar SELE[3.0]			AE0E1 4 [2:0]	A SEL [3.0]			AFSEI 013:01	Ar SELV[5.0]	
	Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x24	GPIOx_AFRH (where x = A, B)		10.01	AFSELTS[3:U]			A F C F 1 4 7 2 . 0 1	AFSEL 14[3.U]			AF0F1 49F9.01	Aroer iolo.ul			AECEI 1263:01	AFSEL 12[3.U]			1470.0	Aroer II[3.0]			1000.01	Aroer iolo.ul			AECEI 013:01	Ar Serals.0]			AFSEI 813-01	Ar SELO[3.0]	
	Resetvalue	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x28	GPIOx_BRR (where x = A, B)	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	BR15	BR14	BR13	BR12	BR11	BR10	BR9	BR8	BR7	BR6	BR5	BR4	BR3	BR2	BR1	BRO
	Reset value																	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0



8 System controller (SYSCFG)

The system Controller is a set of registers (configuration, control and status) linked to system features of the STM32WB07xC and STM32WB06xC device.

8.1 SYSCFG main features

The system controller set of registers are mainly linked to:

- Provide the JTAG ID, Die ID and cut version
- Manage the interrupts linked to GPIO feature
- Manage the interrupts linked to the power controller (PWRC)
- Manage the interrupt linked to MR_BLE reception and transmission sequences
- Enable/disable I²C fast-mode plus driving capability on some I/Os

Note:

This peripheral is in the non-retained power domain so all settings done in the associated registers are lost after a Deepstop.

RM0530 - Rev 3 page 121/660



8.2 System controller registers

8.2.1 Die ID register (DIE_ID)

This register provides the device version and cut information.

Address offset: 0x00 Reset value: 0x0000 0120

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	Res.	Res.	Res.		PRODU	JCT[3:0]			VERSI	ON[3:0]			REVISI	ON[3:0]	
				r	r	r	r	r	r	r	r	r	r	r	r

Bits 31:12	Reserved, must be kept at reset value.
Bits 11:8	PRODUCT: Product version.
Bits 7:4	VERSION: Cut version.
Bits 3:0	REVISION: Cut revision (metal fix).

RM0530 - Rev 3 page 122/660



8.2.2 JTAG ID register (JTAG_ID)

This register provides the JTAG ID of the STM32WB07xC and STM32WB06xC.

Address offset: 0x04 Reset value: 0x0201E041

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
V	ERSION_N	IUMBER[3:	:0]					PA	RT_N	JMBEF	R[15:4]				
				r	r	r	r	r	r	r	r	r	r	r	r
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	PART_NU	MBER[3:0]						MAN	UF_ID	[10:0]					Res.
r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	

Bits 31:28	VERSION_NUMBER: Version.
Bits 27:12	PART_NUMBER: Part number.
Bits 11:1	MANUF_ID: Manufacturer ID.
Bit 0	RESERVED

RM0530 - Rev 3 page 123/660



8.2.3 I2C Fast-Mode Plus pin capability control register (I2C_FMP_CTRL)

This register allows activating the fast-mode Plus driving capability on I^2C open-drain pads.

Address offset: 0x08 Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.												
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	Res.	Res.	Res.									12C2_P B7_FM P	12C2_P B6_FM P	I2C1_P A1_FM P	12C1_P A0_FM P
												rw	rw	rw	rw

Bits 31:4	Reserved, must be kept at reset value.
Bit 3	 I2C2_PB7_FMP: I2C2 Fast-Mode Plus driving capability for I2C2_SDA on PB7 I/O. 0: PB7 pin operated in standard mode 1: FM+ mode is enabled on PB7 pin, and speed control is bypassed
Bit 2	 I2C2_PB6_FMP: I2C2 Fast-Mode Plus driving capability for I2C2_SCL on PB6 I/O. 0: PB6 pin operated in standard mode 1: FM+ mode is enabled on PB6 pin, and speed control is bypassed
Bit 1	 I2C1_PA1_FMP: I2C1 Fast-Mode Plus driving capability for I2C1_SDA on PA1 I/O. 0: PA1 pin operated in standard mode 1: FM+ mode is enabled on PA1 pin, and speed control is bypassed
Bit 0	 I2C1_PA0_FMP: I2C1 Fast-Mode Plus driving capability for I2C1_SCL on PA0 I/O. 0: PA0 pin operated in standard mode 1: FM+ mode is enabled on PA0 pin, and speed control is bypassed

RM0530 - Rev 3 page 124/660



8.2.4 I/O interrupt detection type register (IO_DTR)

Address offset: 0x0C Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
PB15_DT	PB14_DT	PB13_DT	PB12_DT	PB11_DT	PB10_DT	PB9_D T	PB8_D T	PB7_D T	PB6_D T	PB5_D T	PB4_D T	PB3_D T	PB2_D T	PB1_D T	PB0_D T
rw															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PA15_DT	PA14_DT	PA13_DT	PA12_DT	PA11_DT	PA10_DT	PA9_D T	PA8_D T	PA7_D T	PA6_D T	PA5_D T	PA4_D T	PA3_D T	PA2_D T	PA1_D T	PA0_D T
rw															

Bits 31:16	PBx_DT (x=15 to 0): Interrupt detection type for port B I/Os. • 0: Edge detection • 1: Level detection
Bits 15:0	PAx_DT (x=15 to 0): Interrupt detection type for port A I/Os. O: Edge detection 1: Level detection

RM0530 - Rev 3 page 125/660



8.2.5 I/O interrupt edge register (IO_IBER)

Address offset: 0x10 Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
PB15_I BE	PB14_I BE	PB13_I BE	PB12_I BE	PB11_I BE	PB10_I BE	PB9_IB E	PB8_IB E	PB7_IB E	PB6_IB E	PB5_IB E	PB4_IB E	PB3_IB E	PB2_IB E	PB1_IB E	PB0_IBE
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PA15_I BE	PA14_I BE	PA13_I BE	PA12_I BE	PA11_I BE	PA10_I BE	PA9_IB E	PA8_IB E	PA7_IB E	PA6_IB E	PA5_IB E	PA4_IB E	PA3_IB E	PA2_IB E	PA1_IB E	PA0_IB E
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bits 31:16	 PBx_IBE (x=15 to 0): Interrupt edge selection for port B I/Os. 0: Single edge detection 1: Both edges detection
Bits 15:0	PAx_IBE (x=15 to 0): Interrupt edge selection for port A I/Os. 0: Single edge detection 1: Both edges detection

RM0530 - Rev 3 page 126/660



8.2.6 I/O interrupt polarity event register (IO_IEVR)

Address offset: 0x14 Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
PB15_1 EV	PB14_I EV	PB13_I EV	PB12_I EV	PB11_I EV	PB10_I EV	PB9_IE V	PB8_IE V	PB7_IE V	PB6_IE V	PB5_IE V	PB4_IE V	PB3_IE V	PB2_IE V	PB1_IE V	PB0_IE V
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PA15_I EV	PA14_I EV	PA13_I EV	PA12_I EV	PA11_I EV	PA10_I EV	PA9_IE V	PA8_IE V	PA7_IE V	PA6_IE V	PA5_IE V	PA4_IE V	PA3_IE V	PA2_IE V	PA1_IE V	PA0_IE V
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

	PBx_IEV (x=15 to 0): Interrupt polarity event for port B I/Os.
Bits 31:16	0: Falling edge / low level1: Rising edge / high level
	PAx_IEV (x=15 to 0): Interrupt polarity event for port A I/Os.
Bits 15:0	0: Falling edge / low level 1: Rising edge / high level

RM0530 - Rev 3 page 127/660



8.2.7 I/O interrupt enable register (IO_IER)

Address offset: 0x18 Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
PB15_1 E	PB14_I E	PB13_I E	PB12_I E	PB11_1 E	PB10_1 E	PB9_IE	PB8_IE	PB7_IE	PB6_IE	PB5_IE	PB4_IE	PB3_IE	PB2_IE	PB1_IE	PB0_IE
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PA15_I E	PA14_I E	PA13_I E	PA12_I E	PA11_1 E	PA10_I E	PA9_IE	PA8_IE	PA7_IE	PA6_IE	PA5_IE	PA4_IE	PA3_IE	PA2_IE	PA1_IE	PA0_IE
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

	PBx_IE (x=15 to 0): Interrupt enable for port B I/Os.
Bits 31:16	0: Interrupt is disabled1: Interrupt is enabled
	PAx_IE (x=15 to 0): Interrupt enable for port A I/Os.
Bits 15:0	0: Interrupt is disabled
	1: Interrupt is enabled

RM0530 - Rev 3 page 128/660



8.2.8 I/O Interrupt status and clear register (IO_ISCR)

Address offset: 0x1C Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
PB15_I SC	PB14_I SC	PB13_I SC	PB12_I SC	PB11_1 SC	PB10_I SC	PB9_IS C	PB8_IS C	PB7_IS C	PB6_IS C	PB5_IS C	PB4_IS C	PB3_IS C	PB2_IS C	PB1_IS C	PB0_IS C
rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PA15_I SC	PA14_I SC	PA13_I SC	PA12_I SC	PA11_I SC	PA10_I SC	PA9_IS C	PA8_IS C	PA7_IS C	PA6_IS C	PA5_IS C	PA4_IS C	PA3_IS C	PA2_IS C	PA1_IS C	PA0_IS C
rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1

	PBx_ISC (x=15 to 0): Interrupt status (before mask) for port B I/Os.
Bits 31:16	 0: No pending interrupt 1: Event occurred on corresponding I/O / interrupt occurred (if enabled). Cleared by writing 1 in the bit
	PAx_ISC (x=15 to 0): Interrupt status (before mask) for port A I/Os.
Bits 15:0	0: No pending interrupt
	• 1: Event occurred on corresponding I/O / interrupt occurred (if enabled). Cleared by writing 1 in the bit

RM0530 - Rev 3 page 129/660



8.2.9 Power controller interrupt enable register (PWRC_IER)

This register allows control of the enable or mask on the interrupt sources of the power controller (PWRC) block.

Address offset: 0x20 Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.													
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	Res.	Res.	Res.										WKUP_IE	PVD_I E	Res.
													rw	rw	

Bits 31:3	Reserved, must be kept at reset value.
Bit 2	 WKUP_IE: Power controller wakeup event interrupt enable. 0: Interrupt on wakeup event seen by the PWRC is disabled 1: Interrupt on wakeup event seen by the PWRC is enabled
Bit 1	PVD_IE: Programmable voltage detector interrupt enable. o: PVD interrupt is disabled 1: PVD interrupt is enabled
Bit 0	Reserved, must be kept at reset value.

RM0530 - Rev 3 page 130/660



8.2.10 Power controller interrupt status and clear register (PWRC_ISCR)

This register allows checking the status and clear the interrupt sources of the power controller (PWRC) block.

Address offset: 0x24 Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.													
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	WKUP_ISC	PVD_I SC	Res.												
													rc_w1	rc_w1	

Bits 31:3	Reserved, must be kept at reset value.
	WKUP_ISC: Indicates the power controller receives a wakeup event.
Bit 2	 0: No pending interrupt 1: Wakeup event on PWRC occurred / interrupt occurred (if enabled). Cleared by writing 1 in the bit.
	This flag is read at 1 if a wakeup event arrives so close to the low-power mode entry requests that the PWRC aborts before shutting down the system.
Bit 1	 PVD_ISC: Programmable voltage detector status. 0: No pending interrupt 1: Voltage went under programmed threshold / interrupt occurred (if enabled). Cleared by writing 1 in the bit.
	See Section 5.3.2: Power voltage detection (PVD) for details.
Bit 0	Reserved, must be kept at default value.

RM0530 - Rev 3 page 131/660



8.2.11 I/O analog switch control register (GPIO_SWA_CTRL)

This register allows selecting the analog source to connect on analog pads embedding two features.

Address offset: 0x28 Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	PGACA P_nVIN 0	ATB1_n PVD													
														rw	rw

Bits 31:2	Reserved, must be kept at reset value.							
	PGACAP_nVIN0 : Select the analog feature on PB2/PB3 between connecting external capacitors on PGA (for analog audio mode) and VINM/P0 for ADC measurements when the PB2/3 I/Os are programmed in analog mode (in the associated GPIO_MODER register):							
Bit 1	 0: VINM/P0 feature is selected (default) 1: External capacitors for PGA feature is selected 							
	WARNING: No specific HW protection is in place if the configuration selects the PGA external capacitor and the SW enables the ADC in analog measurements through VINM/P0 pins.							
D:4 0	ATB1_nPVD : Select the analog feature on PB14 between ATB1 and PVD when the PB14 I/O is programmed in analog mode (in the associated GPIO_MODER register):							
Bit 0	 0: PVD external voltage feature is selected (default) 1: ATB1 feature is selected 							

RM0530 - Rev 3 page 132/660



8.2.12 MR_BLE RX or TX sequence information detection type register (BLERXTX_DTR)

This register allows selecting the type of detection (level or edge) on RADIO_RX_SEQUENCE and RADIO_TX_SEQUENCE coming from the MR_BLE IP.

Address offset: 0x2C Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	RX_DT	TX_DT													
														rw	rw

Bits 31:2	Reserved, must be kept at reset value.
Bit 1	RX_DT: Detection type on RADIO_RX_SEQUENCE signal: 0: Detection on edge (default) 1: Detection on level
Bit 0	TX_DT: Detection type on RADIO_TX_SEQUENCE signal: 0: Detection on edge (default) 1: Detection on level

RM0530 - Rev 3 page 133/660



8.2.13 MR_BLE RX or TX sequence information detection type register (BLERXTX_IBER)

This register is used to activate RADIO_RX_SEQUENCE and RADIO_TX_SEQUENCE signal detection on single edge or both edges when edge detection type is active.

Address offset: 0x30 Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	RX_IBE	TX_IBE													
														rw	rw

Bits 31:2	Reserved, must be kept at reset value.
Bit 1	RX_IBE: Interrupt edge register on RADIO_RX_SEQUENCE signal: 0: Detection on single edge (default) 1: Detection on both edges
Bit 0	TX_IBE: Interrupt edge register on RADIO_TX_SEQUENCE signal:

RM0530 - Rev 3 page 134/660



8.2.14 MR_BLE RX or TX sequence information detection event register (BLERXTX_IEVR)

This register defines the polarity of the RADIO_RX_SEQUENCE and RADIO_TX_SEQUENCE signals detection.

Address offset: 0x34 Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	RX_IEV	TX_IEV													
														rw	rw

Bits 31:2	Reserved, must be kept at reset value.
Bit 1	 RX_IEV: Interrupt polarity event on RADIO_RX_SEQUENCE signal: 0: Detection on falling edge / low level (default) 1: Detection on rising edge / high level
Bit 0	 TX_IEV: Interrupt polarity event on RADIO_TX_SEQUENCE signal: 0: Detection on falling edge / low level (default) 1: Detection on rising edge / high level

8.2.15 MR_BLE RX or TX sequence information detection interrupt enable register (BLERXTX_IER)

This register defines the interrupt enable of the RADIO_RX_SEQUENCE and RADIO_TX_SEQUENCE signals.

Address offset: 0x38 Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.															

Bits 31:2	Reserved, must be kept at reset value.
Bit 1	RX_IE: Interrupt enable on RADIO_RX_SEQUENCE signal: 0: Interrupt disabled (default) 1: Interrupt enabled
Bit 0	TX_IE: Interrupt enable on RADIO_TX_SEQUENCE signal: 0: Interrupt disabled (default) 1: Interrupt enabled

RM0530 - Rev 3 page 135/660



8.2.16 MR_BLE RX or TX sequence information detection status and clear register (BLERXTX_ISCR)

This register allows checking the status and clear the interrupt linked to the RADIO_RX_SEQUENCE and RADIO_TX_SEQUENCE information provided by the MR_BLE IP.

Address offset: 0x3C Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	RX_ISC	TX_ISC													
														rc_wc1	rc_wr1

Bits 31:2	Reserved, must be kept at reset value.
D:: 4	RX_ISC : Interrupt status on RADIO_RX_SEQUENCE signal (can be a rising or a falling edge depending on BLERXTX_IEVR and BLERXTX_IBER):
Bit 1	0: No activity on RADIO_RX_SEQUENCE detected1: Activity on RADIO_RX_SEQUENCE occurred
D:: 0	TX_ISC : Interrupt status on RADIO_TX_SEQUENCE signal (can be a rising or a falling edge depending on BLERXTX_IEVR and BLERXTX_IBER):
Bit 0	0: No activity on RADIO_TX_SEQUENCE detected1: Activity on RADIO_TX_SEQUENCE occurred

RM0530 - Rev 3 page 136/660

8.2.17 System controller register map

Refer to Table 3. STM32WB07xC and STM32WB06xC memory map and peripheral register boundary addresses for the system controller base address location in the STM32WB07xC and STM32WB06xC.

Table 18. SYSCFG register map and reset values

Offset	Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1 0
0x00	DIE_ID	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.		PRODUCT				VERSION				REVISION	
	Reset value																					0	0	0	1	0	0	1	0	0	0	0 0
0x04	JTAG_ID			VERSION_NOMBER									TO VO													!	MANUF_ID					Res.
	Reset value	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	1	1	1	1	0	0	0	0	0	0	1	0	0	0	0	0 1
0x08	I2C_FMP_CT RL	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	I2C2_PB7_FMP	I2C2_PB6_FMP	I2C1_PA1_FMP
	Reset value																													0	0	0 0
0x0C	IO_DTR	PB15_DT	PB14_DT	PB13_DT	PB12_DT	PB11_DT	PB10_DT	PB9_DT	PB8_DT	PB7_DT	PB6_DT	PB5_DT	PB4_DT	PB3_DT	PB2_DT	PB1_DT	PB0_DT	PA15_DT	PA14_DT	PA13_DT	PA12_DT	PA11_DT	PA10_DT	PA9_DT	PA8_DT	PA7_DT	PA6_DT	PA5_DT	PA4_DT	PA3_DT	PA2_DT	PA1_DT PA0_DT
	Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0
0x10	IO_IBER	PB15_IBE	PB14_IBE	PB13_IBE	PB12_IBE	PB11_IBE	PB10_IBE	PB9_IBE	PB8_IBE	PB7_IBE	PB6_IBE	PB5_IBE	PB4_IBE	PB3_IBE	PB2_IBE	PB1_IBE	PB0_IBE	PA15_IBE	PA14_IBE	PA13_IBE	PA12_IBE	PA11_IBE	PA10_IBE	PA9_IBE	PA8_IBE	PA7_IBE	PA6_IBE	PA5_IBE	PA4_IBE	PA3_IBE	PA2_IBE	PA1_IBE PA0_IBE
	Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0
0x14	IO_IEVR	PB15_IEV	PB14_IEV	PB13_IEV	PB12_IEV	PB11_IEV	PB10_IEV	PB9_IEV	PB8_IEV	PB7_IEV	PB6_IEV	PB5_IEV	PB4_IEV	PB3_IEV	PB2_IEV	PB1_IEV	PB0_IEV	PA15_IEV	PA14_IEV	PA13_IEV	PA12_IEV	PA11_IEV	PA10_IEV	PA9_IEV	PA8_IEV	PA7_IEV	PA6_IEV	PA5_IEV	PA4_IEV	PA3_IEV	PA2_IEV	PA1_IEV PA0_IEV
	Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0



RW0530 System controller (SYSCFG)



Offset	Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1 0
0x18	IO_IER	PB15_IE	PB14_IE	PB13_IE	PB12_IE	PB11_IE	PB10_IE	PB9_IE	PB8_IE	PB7_IE	PB6_IE	PB5_IE	PB4_IE	PB3_IE	PB2_IE	PB1_IE	PB0_IE	PA15_IE	PA14_IE	PA13_IE	PA12_IE	PA11_IE	PA10_IE	PA9_IE	PA8_IE	PA7_IE	PA6_IE	PA5_IE	PA4_IE	PA3_IE	PA2_IE	PA1_IE PA0_IE
	Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0
0x1C	IO_ISCR	PB15_ISC	PB14_ISC	PB13_ISC	PB12_ISC	PB11_ISC	PB10_ISC	PB9_ISC	PB8_ISC	PB7_ISC	PB6_ISC	PB5_ISC	PB4_ISC	PB3_ISC	PB2_ISC	PB1_ISC	PB0_ISC	PA15_ISC	PA14_ISC	PA13_ISC	PA12_ISC	PA11_ISC	PA10_ISC	PA9_ISC	PA8_ISC	PA7_ISC	PA6_ISC	PA5_ISC	PA4_ISC	PA3_ISC	PA2_ISC	PA1_ISC PA0_ISC
	Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0
0x20	PWRC_IER	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	WKUP_IE	PVD_IE Res.
	Reset value																														0	0
0x24	PWRC_ISCR	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	WKUP_ISC	PVD_ISC Res.
	Reset value																														_	0
0x28														Res	erved																	
0x2c	BLERXTX_DTR	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	TX_DT
																																0 0
0x30	BLERXTX_IBER	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	RX_IBE TX_IBE
																																0 0
0x34	BLERXTX_IEVR	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	RX_EV TX_IBV
																																0 0
0x38	BLERXTX_IER	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	XX X X
																																0 0
0x3C	BLERXTX_ISCR	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	RX_ISC TX_ISC



Offset	Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x3C																																0	0



9 Embedded Flash memory

The Flash controller implements the erase and programs Flash memory operation. The Flash controller also implements the read and write protection.

9.1 Flash main features

Flash memory features:

- Up to 256 Kbytes of flash memory single bank architecture.
- Memory organization: 1 bank
 - main memory: up to 256 Kbytes
 - page size: 2 Kbytes
- 32-bit wide data read
- 32-bit wide data write
- Page erase (2 Kbytes) and mass erase.

Flash controller features:

- Flash memory read operations
- Flash memory write operations: single data write or 4x32-bits burst write (to reduce programming time by
 4)
- · Flash memory erase operations
- Flash readout protection and disable of debug access
- Page write protect mechanism

9.2 Description

The flash memory is organized as follows:

Main memory block containing 128 pages of 2 Kbytes. Each page is made of 8 rows of 256 bytes (64 words).

Erasing the whole flash results in every bit cell of the flash memory.

In parallel, the flash controller manages 1 Kbyte of OTP (one-time programmable) memory for user data. The OTP data cannot be erased. The OTP data area can no longer be written only as soon as the last word (address 0x1000_1BFC) is different from 0xFFFF_FFFF and a system reset occurred.

The flash memory is mapped on the AHB-Lite bus with the range described below.

Table 19. Flash memory section address

Section	Flash AHB start address	Flash AHB end address
Main flash memory	0x1004_0000	0x1007_FFFF ⁽¹⁾
User OTP	0x1000_1800	0x1000_1BFF

1. Depends on Flash size. See Table 22. Flash size information.

RM0530 - Rev 3 page 140/660



9.3 Flash controller register map

Refer to Table 3. STM32WB07xC and STM32WB06xC memory map and peripheral register boundary addresses for the flash controller base address location in the STM32WB07xC and STM32WB06xC.

Table 20. Flash APB registers

Address offset	Name	Width	RW ⁽¹⁾	Reset	Description
0x00	COMMAND	8	RW	0x0000_0000	Commands for the module. See Section 9.4.1: Command register (COMMAND).
0x04	CONFIG	2	RW	0x000_0018	Configure the wrapper. See Section 9.4.2: Configuration register (CONFIG).
0x08	IRQSTAT	5	RC	0x0000_0000	Flash status interrupts (masked). See Section 9.4.3: Interrupt status register (IRQSTAT).
0x0C	IRQMASK	5	RW	0x0000_003F	Mask for interrupts. See Section 9.4.4: Interrupt mask register (IRQMASK).
0x10	IRQRAW	5	RC	0x0000_0001	Status interrupts (unmasked). See Section 9.4.5: Raw status register (IRQRAW).
0x14	FLASH_SIZE	16	RO	0x000	Indicates the last usable address of the main Flash and the RAM size. See Section 9.4.6: SIZE register.
0x18	ADDRESS	14	RW	0x0000_0000	Address for programming Flash, auto-increments. See Section 9.4.7: Address register (ADDRESS).
0x24	LFSRVAL	32	RO	0xFFFF_FFFF	LFSR register needed for check after MASS READ command. See Section 9.4.8: Linear feedback shift register (LFSRVAL).
0x34	PAGEPROT0	32	RW	0x0000_0000	Write/page erase protection management register. See Section 9.4.9: Main flash page protection registers (PAGEPROTx) (PAGEPRT0).
0x38	PAGEPROT1	32	RW	0x0000_0000	Write/page erase protection management register. See Section 9.4.9: Main flash page protection registers (PAGEPROTX) (PAGEPRT1).
0x3C	RESERVED	32	RW	0x0000_0000	UNUSED
0x40	DATA0	32	RW	0xFFFF_FFFF	Program cycle data. See Section 9.4.10: Data registers (DATA0-DATA3).
0x44	DATA1	32	RW	0xFFFF_FFFF	Program cycle data. See Section 9.4.10: Data registers (DATA0-DATA3).
0x48	DATA2	32	RW	0xFFFF_FFFF	Program cycle data. See Section 9.4.10: Data registers (DATA0-DATA3).
0x4C	DATA3	32	RW	0xFFFF_FFFF	Program cycle data. See Section 9.4.10: Data registers (DATA0-DATA3).

^{1.} Acronym meaning: RW: read and write RC: read and write to clear RO: read only.

RM0530 - Rev 3 page 141/660



9.4 Flash controller registers

9.4.1 Command register (COMMAND)

Address offset: 0x00 Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.											
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
Res.	command.																	
								rw										

Bits 31:8	Reserved, must be kept at reset value.
Bit 7:0	COMMAND : Command opcode to launch any operation on Flash memory. Refer to Table 20. Command list available for customer.

Table 21. Command list available for customer

Command	Flash sector	Description	Command Opcode
ERASE	Main memory	Erase page defined by register ADDRESS.	0x11
MASSERASE	Main memory	Mass erase (main flash memory is completely erased).	0x22
WRITE ⁽¹⁾	Main memory	Program one location (defined by registers DATA and ADDRESS).	0x33
MASSREAD	Main memory	Read all locations and compare with DATA register value or produce LFSR signature.	0x55
SLEEP	Whole memory	Put Flash in sleep mode. Warning: Once this command is launched, no access (read) nor action (any command except WAKE) on the Flash component is possible until the WAKE command is requested (and associated CMDDONE status is returned).	0xAA
WAKEUP	Whole memory	Get Flash out of sleep mode.	0xBB
BURSTWRITE	Main memory	Program 4 locations (ADDRESS → ADDRESS+3) with data in DATA0-DATA3 registers. Warning: Bursts always start (=DATA0 is always written) on a 16-byte aligned address, even if ADDRESS is not 16-byte aligned (register bit field ADDRESS[1:0] is always considered as 0 at flash controller level).	0xCC
OTPWRITE	User OTP	One time writable 1 Kbyte for customer. No erase nor second programming is possible.	0xEE
KEYWRITE	Main memory	Write the customer key used to protect the main Flash.	0xFF

^{1.} Each address can be programmed only twice without erase operation in between.

Status bit behavior versus commands:

- Writing to the COMMAND register starts the action that is performed on the Flash
- The CMDSTART flag goes and stays high until it is cleared
- When the command has finished the CMDDONE flag goes high
- When a MASS READ command was given and when CMDDONE is high, the READOK flag can be checked or the LFSRVAL register can be read (contains the signature of the mass read)

The sequences to use the different commands are described in Section 9.5: Programmer model.

RM0530 - Rev 3 page 142/660



9.4.2 Configuration register (CONFIG)

Address offset: 0x04 Reset value: 0x0000 0018

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.										
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	WAIT_STATES		Res.	DIS_GROUP_WRITE	REMAP	Res.									
										rw	rw		rw	rw	

Bits 31:6	Reserved, must be kept at reset value.								
	WAIT_STATES: Number of wait states to be inserted on flash read (AHB accesses).								
Bits 5:4	The flash memory embedded in the STM32WB07xC and STM32WB06xC devices require 1 wait_state when system clock frequency is 64 MHz.								
Bit 3	Reserved, must be kept at reset value.								
	DIS_GROUP_WRITE: 0: Burst write operations areallowed/enabled								
Bit 2	• 1: Burst write operations are blocked and result on a single write Note: If this bit is set during an on-going burst write operation, the flash controller stops the write operation at the end of the current word writing even if some words are still to be written.								
Bit 1	REMAP: Bit to redirect boot area on SRAM0.								
Bit 0	Reserved, must be kept at reset value.								

The flash memory can be read in one system clock cycle (the best for power consumption) when the system clock is 32 MHz maximum.

RM0530 - Rev 3 page 143/660



9.4.3 Interrupt status register (IRQSTAT)

The interrupt status register shows the masked version of the interrupt raw register.

Address offset: 0x08 Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.											
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	READOK_MIS	ILLCMD_MIS	CMDERR_MIS	CMDSTART_MIS	CMDDONE_MIS										
											rc_w1	rc_w1	rc_w1	rc_w1	rc_w1

Bits 31:5	Reserved, must be kept at reset value.								
	READOK_MIS: Mass read OK masked interrupt status.								
Bit 4	This bit is set at the end of a MASSREAD operation if all the words read in the memory match the DATA0 register value.								
	Cleared by writing 1.								
Bit 3	ILLCMD_MIS: Illegal command masked interrupt status.								
DIL 3	This bit is set when a bad opcode command is written in the COMMAND register. Cleared by writing 1.								
Bit 2	CMDERR_MIS: Command error masked interrupt status.								
DIL Z	This bit is set if a command opcode is written in COMMAND register while the Flash is busy. Cleared by writing 1.								
Bit 1	CMDSTART_MIS: Command started masked interrupt status.								
DIL I	This bit is set once the requested command execution has started. Cleared by writing 1.								
Bit 0	CMDDONE_MIS: Command done masked interrupt status.								
DIL U	This it is set once the requested command execution is completed. Cleared by writing 1.								

The CMDDONE and CMDSTART bits are updated a few clock cycles after the requested command has been started by writing to the COMMAND register.

Note:

Clearing a bit by writing in IRQSTAT (respectively IRQRAW) register also cleared the same bit in IRQRAW (respectively IRQSTAT) register as they are referring to a common condition/event.

RM0530 - Rev 3 page 144/660



9.4.4 Interrupt mask register (IRQMASK)

The mask bit in IRQMASK masks the condition in the status register IRQSTAT and prevents the generation from the interrupt.

Address offset: 0x0C Reset value: 0x0000 003F

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.											
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	READOK M	ILLCMD M	CMDERRM	CMDSTART M	CMDDONE M										
											rw	rw	rw	rw	rw

Bits 31:5	Reserved, must be kept at reset value.
Bit 4	READOKM: Mass read OK mask. 0: Enable interrupt on "Mass read OK" event 1: Disable interrupt on "Mass read OK" event
Bit 3	ILLCMDM: Illegal command mask. O: Enable interrupt on "illegal command"event 1: Disable interrupt on "illegal command"event
Bit 2	CMDERRM: Command error mask. 0: Enable interrupt on "command error" event 1: Disable interrupt on "command error" event
Bit 1	CMDSTARTM: Command started mask. 0: Enable interrupt on "command started" event 1: Disable interrupt on "command started" event
Bit 0	 CMDDONEM: Command done mask. 0: Enable interrupt on "command done" event 1: Disable interrupt on "command done" event

RM0530 - Rev 3 page 145/660



9.4.5 Raw status register (IRQRAW)

The raw status register shows the unmasked condition of interrupt events.

Address offset: 0x10 Reset value: 0x0000 0001

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.											
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	READOK_RIS	ILLCMD_RIS	CMDERR_RIS	CMDSTART_RIS	CMDDONE_RIS										
											rc_w1	rc_w1	rc_w1	rc_w1	rc_w1

Rite 31:5	Reserved, must be kept at reset value.
טונס טונס	Neserved, must be kept at reset value.
	READOK_RIS: Mass read OK raw/unmasked interrupt status.
Bit 4	This bit is set at the end of a MASSREAD operation if all the words read in the memory match the DATA0 register value.
	Cleared by writing 1.
Bit 3	ILLCMD_RIS: Illegal command raw/unmasked interrupt status.
ысэ	This bit is set when a bad opcode command is written in the COMMAND register. Cleared by writing 1.
Bit 2	CMDERR_RIS: Command error raw/unmasked interrupt status.
DIL Z	This bit is set if a command opcode is written in COMMAND register while the Flash is busy. Cleared by writing 1.
Bit 1	CMDSTART_RIS : Command started raw/unmasked interrupt status. This bit is set once the requested command execution has started.
	Cleared by writing 1.
Bit 0	CMDDONE_RIS : Command done raw/unmasked interrupt status. This it is set once the requested command execution is completed. Cleared by writing 1.

The CMDDONE and CMDSTART bits are updated a few clock cycles after the requested command has been started by writing to the COMMAND register.

RM0530 - Rev 3 page 146/660



9.4.6 SIZE register

Address offset: 0x14

Reset value: 0x000- ---- (depends on the device)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	SWD_DISABLE	FLASH_SECURE	RAM_S	IZE[1:0]	Res.
														r	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	FLASH_SIZE[15:0]														
										r					

Bits 31:21	Reserved, must be kept at reset value.
Bit 20	SWD_DISABLE: Flash+SWD protection: 0: No SWD protection (refer to FLASH_SECURE) 1: Flash and SWD protected
Bit 19	FLASH_SECURE: Flash memory protection: 0: The main FLASH is not protected 1: The main FLASH is protected through a customer key
Bits 18:17	 RAM_SIZE: Indicates the size of RAM available in the device: 00: 32 Kbytes of RAM available (RAM0 and RAM1 banks) 01: 32 Kbytes of RAM available (RAM0 and RAM1 banks) 10: 48 Kbytes of RAM available (RAM0, RAM1 and RAM2 banks) 11: 64 Kbytes of RAM available (RAM0, RAM1, RAM2 and RAM3 banks)
Bit 16	Reserved, must be kept at reset value.
Bits 15:0	FLASH_SIZE: Indicates the last usable address of the Flash using memory component address format. See Table 22. Flash size information for relation between address at Flash component level and AHB address mapping. Ox7FFF: 128 Kbytes of main flash are available on this device OxBFFF: 192 Kbytes of main flash are available on this device oxFFFF: 256 Kbytes of main flash are available on this device

Table 22. Flash size information

Main flash size	Highest usable address at Flash level ⁽¹⁾	Highest usable address at AHB level
128 Kbytes	0x7FFF	0x1005_FFFC
192 Kbytes	0xBFFF	0x1006_FFFC
256 Kbytes	0xFFFF	0x1007_FFFC

1. Value seen in FLASH_SIZE bit field.

RM0530 - Rev 3 page 147/660



9.4.7 Address register (ADDRESS)

Address offset: 0x18 Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	2 21 20 19 18 17 16							
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.		
15	14	13	12	11	10	9	8	7 6 5 4 3 2 1 0									
XADDR[9:0] YADDR[5:0]																	
rw										rw							

Bits 31:16	Reserved, must be kept at reset value.
Bits 15:6	 XADDR[9:0]: XADDR[9:3]: Page number (from 0 to 127) XADRR[2:0]: Row number (from 0 to 7)
Bits 5:0	YADDR[5:0]: Word number inside the selected row (from 0 to 63)

Address to provide to the Flash is not the AHB device mapping address but the address respecting Flash component format.

The main Flash is composed of 128 pages containing 8 rows each with 64 words = 256 bytes by row.

To program the ADDRESS register, the formula is the following:

- XADDR[9:0] = AHB address bit [17:8]
- YADDR[5:0] = AHB address bit [7:2]

Example 1: To program a word (32-bit) at AHB address 0x1005_0454:

- XADDR[9:0] = AHB address bit [17:8] = 0x104
- YADDR[5:0] = AHB address bit [7:2] = 0x15
- ADDRESS register = 0x4115

9.4.8 Linear feedback shift register (LFSRVAL)

The LFSRVAL register contains the signature issued by a MASSREAD command.

The LFSRVAL register is initialized with all ones when the MASS READ command is written to the COMMAND register. Then every read value is put through the LFSR.

The final signature can be read in this register once the CMDDONE information is set.

Address offset: 0x24
Reset value: 0xFFFF FFFF

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	LFSRVAL[31:16]														
r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	LFSRVAL[15:0]														
r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r

Bits 31:0 LSFRVAL: Signature after a MASSREAD command, generated through a linear feedback. Shift Register block.

RM0530 - Rev 3 page 148/660



9.4.9 Main flash page protection registers (PAGEPROTx)

The PAGEPROTx register allows protecting from accidental write a contiguous set of pages called segment in the following description. A maximum of four segments can be defined.

An example of usage is available in Section 9.5.7: Write page protection example.

PAGEPROT0

Address offset: 0x34 Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	SEG1[15:0]														
							r	W							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	SEG0[15:0]														
							r	W							

Bits 31:16	SEG1: Second segment definition. See SEG0 description for details on SEG1[31:16] content.												
Bit 15:0	SEG0: First segment definition. A segment SEGx is built as follows: SEGx[15]: Reserved SEGx[14:8] = OFFSET: Page number to start the write protection (value between 0 and 0x7F) SEGx[7]: Reserved SEGx[6:0] = SIZE: number of 2 Kbytes pages to protect including the starting page (provided in SEGx[14:8])												
	 SIZE=0 means no segment defined so if all segments have SIZE=0, then no write protection is applied on the whole FLASH. The segments can overlap, the protection on a page is guaranteed if at least one segment covers this page. If OFFSET + SIZE > 127d so exceeds the maximum size of the FLASH, the end of the segment is positioned on the maximum allowed address. 												

PAGEPROT01

Address offset:0x38

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							SEG3	[15:0]							
							n	N							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							SEG2	[15:0]							
							n	N							

Bits 31:16	SEG3: Fourth segment definition. See PAGEPROT0 SEG0 description for details on SEG3[15:0] content.	
Bit 15:0	SEG2: Third segment definition. See PAGEPROT0 SEG0 description for details on SEG2[15:0] content.	

9.4.10 Data registers (DATA0-DATA3)

The DATA0 register needs to be written with:

- The desired value written to the Flash location (for single write or mass write).
- The desired compare value for a (mass) read operation, the flag READOK indicates if there was a match or not. For mass read, all read values must match for READOK.

RM0530 - Rev 3 page 149/660



The DATA1-DATA3 registers need to be written only for burst write.

DATA0

Address offset: 0x40

Reset value: 0xFFFF FFFF

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							DATA0	[31:16]							
							n	w							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							DATA	0[15:0]							
							n	w							

DATA0: This register has several uses:

Data to write in Flash in single write mode

Bits 31:0

- First data to be written in Flash on a burst write
- Compared value for a MASSREAD command (useful only if Flash is fully written with the same word)

Note: In this last case, the flag READOK indicates whether there was a match or not at the end of the mass read.

DATA1

Address offset: 0x44

Reset value: 0xFFFF FFFF

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							DATA1	[31:16]							
							n	W							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							DATA ²	1[15:0]							
							r	W							

Bits 31:0

DATA1: Data that are written at ADDRESS+1 during a BURSTWRITE command.

Note: This register is used only on burst write.

DATA2

Address offset: 0x48

Reset value: 0xFFFF FFFF

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							DATA2	[31:16]							
							n	W							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							DATA	2[15:0]							
							n	W							

Bits 31:0

DATA2: Data that are written at ADDRESS+2 during a BURSTWRITE command.

Note: This register is used only on burst write.

RM0530 - Rev 3 page 150/660



DATA3

Address offset: 0x4C Reset value: 0xFFFF FFFF

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							DATA3	[31:16]							
							n	W							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							DATA	3[15:0]							
							n	W							

Bits 31:0 DATA3: Data that are written at ADDRESS+3 during a BURSTWRITE command.

Note: This register is used only on burst write.

9.5 Programmer model

The STM32WB07xC and STM32WB06xC embed up to 256 Kbytes (65536 x 32-bit) of internal flash memory. A flash interface implements instruction access and data access based on the AHB protocol. It implements the logic necessary to carry out the flash memory operations (program/erase) controlled through the flash registers.

9.5.1 General information

Writing to flash memory only allows clearing bits from '1' to '0'. This means any write from '0' to '1' implies erasing before performing a write.

Flash memory is composed of 128 pages containing 8 rows of 64 words (128 x 8 x 64 = 65536 words). Each word is 32-bit = 4 bytes long which means 256 Kbytes of flash memory.

The address inside the Flash controller ADDRESS register is built as follows: ADDRESS[15:0] = XADR[9:0] & YADR[5:0] with:

- XADR[9:3] = page address
- XADR[2:0] = row address
- YADR[5:0] = word address (one word = four bytes)

Note: One specific address can be written only twice between two erase actions even if each writing only clears bit 1.

9.5.2 Read function examples

There are two possible read accesses:

- Read one single word: simple read as if SRAM memory: read the desired Flash address and get read data on the bus
- MASSREAD command: read the full Flash memory and compare with expected content

There are two ways of using MASSREAD:

- Full Flash contains a fixed 32-bit pattern: indicate the expected pattern (value to be compared with each
 read value inside Flash) in the Flash controller DATA register and check the READOK flag in the Flash
 controller interrupt register once the command is completed
- Otherwise: request a MASSREAD command without specifying any expected read value and check the LFSRVAL register once the command is completed. This LFSRVAL register contains a signature of the memory read

MASSREAD sequence:

- Write in the Flash controller DATA register the expected value (if MASSREAD is used in combination with the READOK flag)
- Write the MASSREAD command (0x55) in the Flash controller COMMAND register
- Wait for the CMDSTART flag in the IRQSTAT register (polling mode or interrupt mode) indicating that the command has been taken into account and is under execution

RM0530 - Rev 3 page 151/660



- Clear the CMDSTART flag by writing CMDSTART to '1' in the Flash controller IRQSTAT register
- Then, wait for the CMDDONE flag in the IRQSTAT register (polling mode or interrupt mode) indicating that the command is completed
- Check the READOK flag (expected high) in the IRQSTAT register or the LFSRVAL register value to ensure Flash memory content is the expected result
- Clear the CMDDONE flag by writing CMDDONE to '1' in the Flash controller IRQSTAT register.

9.5.3 Erase function examples

The flash memory controller allows the erasing of one page.

ERASE sequence (erase one page):

- Write the page address to be erased by writing in the flash controller ADDRESS register the following value:
 - ADDRESS[15:9] = XADR[9:3] = page address to erase
 - ADDRESS[8:0] = 9'b0 (row and word addresses at zero)
- Write the ERASE command (0x11) in the flash controller COMMAND register
- Wait for the CMDSTART flag in the IRQSTAT register (polling mode or interrupt mode) indicating command is taken into account and under execution
- Clear the CMDSTART flag by writing CMDSTART to '1' in the flash controller IRQSTAT register
- Wait for the CMDDONE flag in the IRQSTAT register (polling mode or interrupt mode) indicating that the command is completed
- Clear the CMDDONE flag by writing CMDDONE to '1' in the flash controller IRQSTAT register
- After this command, the erased page contains bits set to '1' only.

MASSERASE sequence (erase whole main flash memory):

- Write the MASSERASE command (0x22) in the flash controller COMMAND register.
- Wait for the CMDSTART flag in the IRQSTAT register (polling mode or interrupt mode) indicating that the command has been taken into account and is under execution.
- Clear the CMDSTART flag by writing CMDSTART to '1' in the flash controller IRQSTAT register.
- Wait for the CMDDONE flag in the IRQSTAT register (polling mode or interrupt mode) indicating that the command is completed.
- Clear the CMDDONE flag by writing CMDDONE to '1' in the flash controller IRQSTAT register.
- After this command, the full main flash contains only bits set to '1'.

9.5.4 Write function examples

The Flash controller allows writing one word (WRITE), up to 4 words (BURSWRITE) or the full main Flash memory (with a single fixed word).

bits are set to T

Note:

As a write can only program to '0' on bits already set to '1', it is necessary to erase the page and request that the bits are set to '1' (instead of '0') in order to re-write to '0'.

WRITE sequence:

- Indicate the location to write by filling the Flash controller ADDRESS register with the targeted address (page, row and word number)
- Write the value to program in the Flash controller DATA register
- Write the WRITE command (0x33) in the Flash controller COMMAND register
- Wait for the CMDSTART flag in the IRQSTAT register (polling mode or interrupt mode) indicating that the command has been taken into account and is under execution
- Clear the CMDSTART flag by writing CMDSTART to '1' in the Flash controller IRQSTAT register
- Wait for the CMDDONE flag in the IRQSTAT register (polling mode or interrupt mode) indicating that the command is completed
- Clear the CMDDONE flag by writing CMDDONE to '1' in the Flash controller IRQSTAT register.

RM0530 - Rev 3 page 152/660



BURSTWRITE sequence:

- Indicate the location to write by filling the Flash controller ADDRESS register with the targeted address of the first data to write (page, row and word number). DATA0 is written at ADDRESS, DATA1 at ADDRESS+1, etc.
- Write the values to program in the Flash controller DATA0-3 registers. To write less than four words, write 0xFFFFFFF in the unused DATA1-3 registers
- Write the BURSTWRITE command (0xCC) in the Flash controller COMMAND register
- Wait for the CMDSTART flag in the IRQSTAT register (polling mode or interrupt mode) indicating that the command has been taken into account and is under execution
- Clear the CMDSTART flag by writing CMDSTART to '1' in the Flash controller IRQSTAT register
- Wait for the CMDDONE flag in the IRQSTAT register (polling mode or interrupt mode) indicating that the command is completed
- Clear the CMDDONE flag by writing CMDDONE to '1' in the Flash controller IRQSTAT register.

RM0530 - Rev 3 page 153/660



9.5.5 Enabling protection example

The device offers three levels of protection to prevent application cloning and/or altering of application code. The different levels are described in Table 23. System memory protection. It is important to note that disabling of SWD access is an irreversible operation.

Disable Protection Userkey[DATA0] Userkey[DATA1] Description protection Debugger can access and modify Flash memory and 0xFFFFFFF 0xFFFFFFF Not applicable None RAM content. This is the default configuration. All the bootloader commands are available. Debugger cannot read or modify both Flash memory Perform mass and RAM content. The bootloader commands Readout 0xAAAAAAAA 0xAAAAAAA READ_MEMORY, WRITE_MEMORY and GO are erase disabled and MASS ERASE is available. Debugger connection is not possible. There is no This selection is SWD 0xABACABAD 0xABACABAD possibility to access to the device via SWD and all the irreversible bootloader commands are disabled. This configuration is forbidden and can lead to Any other value Any other value Not applicable Not specified unrecoverable damage of the device.

Table 23. System memory protection

In order to activate the desired level of protection, the following KEYWRITE sequence should be used:

- Write DATA0 (LSB key) and DATA1 (MSB key) registers with the value to program
- Write 0xC7EF584D to DATA2 and 0xB3A21096 to DATA3
- Write the KEYWRITE command (0xFF) in the Flash controller COMMAND register
- Wait for the CMDSTART flag in the IRQSTAT register (polling mode or interrupt mode) indicating that the command has been taken into account and is under execution
- Clear the CMDSTART flag by writing CMDSTART to '1' in the Flash controller IRQSTAT register
- Wait for the CMDDONE flag in the IRQSTAT register (polling mode or interrupt mode), indicating that the command is completed
- Clear the CMDDONE flag by writing CMDDONE to '1' in the Flash controller IRQSTAT register.

The keys are activated (and Flash and RAM banks are protected) after a reset.

Note:

The secure bootloader capability offers a further security level for preventing unwanted control from external users.

When the secure bootloader capability is enabled, the flash and RAM contents are readable. The GO command of the bootloader is disabled and all the other bootloader commands are available. Only signed firmware can be executed.

For more information about the secure bootloader capability refer to the AN6140: How to use the secure bootloader on STM32WB0 MCUs.

9.5.6 OTP function example

OTPWRITE sequence:

- Write DATA0 register with the value to program (no burst write feature is available as only few bytes to be written once only)
- Write ADDRESS register according to the following rule:
 - ADDRESS[15:9] = do not care (page number frozen by hardware on this command)
 - ADDRESS[8:6] = 0, 1, 2 or 3
 - ADDRESS[5:0] = full area possible (from 0x00 to 0x3F)
- Write the OTPWRITE command (0xEE) in the Flash controller COMMAND register
- Wait for the CMDSTART flag in the IRQSTAT register (polling mode or interrupt mode) indicating that the command has been taken into account and is under execution
- Clear the CMDSTART flag by writing CMDSTART to '1' in the Flash controller IRQSTAT register

RM0530 - Rev 3 page 154/660



- Wait for the CMDDONE flag in the IRQSTAT register (polling mode or interrupt mode), indicating that the command is completed
- Clear the CMDDONE flag by writing CMDDONE to '1' in the FlashController IRQSTAT register.

Note:

The OTP locations are following Flash memory rules, that is, a second write only flips bit from 1 to 0. If the user wishes to lock the OTP values and prevent any further modification in the OTP area, they must write the last OTP word (address 0x10001BFC) with a value different from 0xFFFFFFFF and perform system reset. The operation of locking the OTP area is irreversible.

9.5.7 Write page protection example

Example to write protect against accidental programming knowing the Flash starts at address 0x1004_0000 and contains 128 pages of 2 Kbytes (pages 0 to 127)

the address ranges 0x1004C000-0x1004FFFF

Starting page: 0xC000 / 0x800 = 0x18

• SEG0[14:8] = 0x18 (OFFSET = 0x18)

Number of pages: (0x10000 - 0xC000) / 0x800 = 0x8

- SEG0[6:0] = 0x8 (SIZE = 0x8)
- and the address ranges 0x1005E000-0x1005FFFF

Starting page: 0x1E000 / 0x800 = 0x3C

• SEG1[14:8] = 0x3C (OFFSET = 0x3C)

Number of pages: (0x20000 - 0x1E000) / 0x800 = 0x4 Conclusion: program the PAGEPROT0 = 0x3C041808.

RM0530 - Rev 3 page 155/660



10 DMA controller (DMA)

10.1 DMA introduction

Direct memory access (DMA) is used in order to provide high-speed data transfer between peripherals and memory as well as memory-to-memory. Data can be quickly moved by DMA without any CPU actions. This keeps CPU resources free for other operations.

The DMA has an arbiter to handle the priority between DMA requests.

10.2 DMA main features

- Eight independently configurable channels (requests)
- Each of the eight channels is connected to dedicated hardware DMA requests, software trigger is also supported on each channel. This configuration is done by software
- Priorities between requests from channels of the DMA are software programmable (4 levels consisting of very high, high, medium, low) or hardware in case of equality (request 1 has priority over request 2, etc.)
- Independent source and destination transfer size (byte, half word, word), emulating packing and unpacking. Source/destination addresses must be aligned on the data size
- Support for circular buffer management
- 3 event flags (DMA Half Transfer, DMA Transfer complete and DMA Transfer Error) logically ORed together in a single interrupt request for each channel
- Memory-to-memory transfer (SRAM0/SRAM1/SRAM2/SRAM3 but not the PKA RAM)
- Peripheral-to-memory and memory-to-peripheral, and peripheral-to-peripheral transfers
- Access to SRAMs and APB1 peripherals as source and destination
- Programmable number of data to be transferred: up to 65536.

10.3 DMA functional description

The DMA controller performs a direct memory transfer by sharing the system bus with the other masters of the device. The DMA request may stop the CPU access to the system bus for some bus cycles, when the CPU and DMA are targeting the same destination (memory or peripheral). The bus matrix implements round-robin scheduling, thus ensuring at least half of the system bus bandwidth (both to memory and peripheral) for the CPU.

10.3.1 DMA transactions

After an event, the peripheral sends a request signal to the DMA controller. The DMA controller serves the request depending on the channel priorities. As soon as the DMA controller accesses the peripheral, an acknowledge is sent to the peripheral by the DMA controller. The peripheral releases its request as soon as it gets the acknowledge from the DMA controller. Once the request is deasserted by the peripheral, the DMA controller releases the acknowledge. If there are more requests, the peripheral can initiate the next transaction. In summary, each DMA transfer consists of three operations:

- The loading of data from the peripheral data register or a location in memory addressed through an internal current peripheral/memory address register. The start address used for the first transfer is the base peripheral/memory address programmed in the DMA_CPARx or DMA_CMARx register
- The storage of the data loaded to the peripheral data register or a location in memory addressed through an internal current peripheral/memory address register. The start address used for the first transfer is the base peripheral/memory address programmed in the DMA_CPARx or DMA_CMARx register
- The post-decrementing of the DMA_CNDTRx register, which contains the number of transactions that has still to be performed.

RM0530 - Rev 3 page 156/660



10.3.2 Arbiter

The arbiter manages the channel requests based on their priority and launches the peripheral/memory access sequences.

The priorities are managed in two stages:

- Software: each channel priority can be configured in the DMA_CCRx register. There are four levels:
 - Very high priority
 - High priority
 - Medium priority
 - Low priority
- Hardware: if 2 requests have the same software priority level, the channel with the lowest number gets the
 priority versus the channel with the highest number. For example, channel 2 gets the priority over channel

10.3.3 DMA channels

Each channel can handle DMA transfer between a peripheral register located at a fixed address and a memory address. The amount of data to be transferred (up to 65535) is programmable. The register which contains the amount of data items to be transferred is decremented after each transaction.

Programmable data sizes

Transfer data sizes of the peripheral and memory are fully programmable through the PSIZE and MSIZE bits in the DMA_CCRx register.

Pointer incrementation

Peripheral and memory pointers can optionally be automatically post-incremented after each transaction depending on the PINC and MINC bits in the DMA_CCRx register. If incremented mode is enabled, the address of the next transfer is the address of the previous one incremented by 1, 2 or 4 depending on the chosen data size. The first transfer address is the one programmed in the DMA_CPARx/DMA_CMARx registers. During transfer operations, these registers keep the initially programmed value. The current transfer addresses (in the current internal peripheral/memory address register) are not accessible by software.

If the channel is configured in non circular mode, no DMA request is served after the last transfer (that is once the number of data items to be transferred has reached zero). In order to reload a new number of data items to be transferred into the DMA_CNDTRx register, the DMA channel must be disabled.

Note:

If a DMA channel is disabled, the DMA registers are not reset. The DMA channel registers (DMA_CCRx, DMA_CPARx and DMA_CMARx) retain the initial values programmed during the channel configuration phase.

In circular mode, after the last transfer, the DMA_CNDTRx register is automatically reloaded with the initially programmed value. The current internal address registers are reloaded with the base address values from the DMA_CPARx/DMA_CMARx registers.

Channel configuration procedure

The following sequence should be followed to configure a DMA channelx (where x is the channel number).

- 1. Set the peripheral register address in the DMA_CPARx register. The data are moved from/to this address to/ from the memory after the peripheral event.
- 2. Set the memory address in the DMA_CMARx register. The data are written to or read from this memory after the peripheral event.
- 3. Configure the total number of data to be transferred in the DMA_CNDTRx register. After each peripheral event, this value is decremented.
- 4. Configure the channel priority using the PL[1:0] bits in the DMA CCRx register.
- 5. Configure data transfer direction, circular mode, peripheral and memory incremented mode, peripheral and memory data size, and interrupt after half and/or full transfer in the DMA_CCRx register.
- 6. Activate the channel by setting the ENABLE bit in the DMA_CCRx register.

As soon as the channel is enabled, it can serve any DMA request from the peripheral connected on the channel. Once half of the bytes are transferred, the half-transfer flag (HTIF) is set and an interrupt is generated if the half-transfer interrupt enable bit (HTIE) is set. At the end of the transfer, the transfer complete flag (TCIF) is set and an interrupt is generated if the transfer complete interrupt enable bit (TCIE) is set.

Circular mode

RM0530 - Rev 3 page 157/660



Circular mode is available to handle circular buffers and continuous data flows (e.g. ADC scan mode). This feature can be enabled using the CIRC bit in the DMA_CCRx register. When circular mode is activated, the number of data to be transferred is automatically reloaded with the initial value programmed during the channel configuration phase, and the DMA requests continue to be served.

Memory-to-memory mode

The DMA channels can also work without being triggered by a request from a peripheral. This mode is called memory-to-memory mode.

If the MEM2MEM bit in the DMA_CCRx register is set, then the channel initiates transfers as soon as it is enabled by software by setting the enable bit (EN) in the DMA_CCRx register. The transfer stops once the DMA_CNDTRx register reaches zero. Memory-to-memory mode may not be used at the same time as circular mode.

10.3.4 Programmable data width, data alignment and endians

When PSIZE and MSIZE are not equal, the DMA performs some data alignments as described in Table 24. Programmable data width and endian behavior (when PINC=MINC=1 and NDT=4). Note that NDT means number of data items to transfer.

Table 24. Programmable data width and endian behavior (when PINC=MINC=1 and NDT=4)

Port width	Source content	Transfer operation	Dest content
Src => Dest	addr / data	Transier operation	addr / data
	@0x0 / B0	Read B0[7:0] @0x0 then write B0[7:0]@0x0	@0x0 / B0
8 => 8	@0x1 / B1	Read B1[7:0] @0x1 then write B1[7:0] @0x1	@0x1 / B1
0 -> 0	@0x2 / B2	Read B2[7:0] @0x2 then write B2[7:0] @0x2	@0x2 / B2
	@0x3 / B3	Read B3[7:0] @0x3 then write B3[7:0] @0x3	@0x3 / B3
	@0x0 / B0	Read B0[7:0] @0x0 then write 00B0[15:0] @0x0	@0x0 / 00B0
8 => 16	@0x1 / B1	Read B1[7:0] @0x1 then write 00B1[15:0] @0x2	@0x2 / 00B1
0 -> 10	@0x2 / B2	Read B2[7:0] @0x2 then write 00B2[15:0] @0x4	@0x4 / 00B2
	@0x3 / B3	Read B3[7:0] @0x3 then write 00B3[15:0] @0x6	@0x6 / 00B3
	@0x0 / B0	Read B0[7:0] @0x0 then write 000000B0[31:0] @0x0	@0x0 / 000000B0
8 => 32	@0x1 / B1	Read B1[7:0] @0x1 then write 000000B1[31:0] @0x4	@0x4 / 000000B1
0 -> 32	@0x2 / B2	Read B2[7:0] @0x2 then write 000000B2[31:0] @0x8	@0x8 / 000000B2
	@0x3 / B3	Read B3[7:0] @0x3 then write 000000B3[31:0] @0xC	@0xC / 000000B3
	@0x0 / B1B0	Read B1B0[15:0] @0x0 then write B0[7:0] @0x0	@0x0 / B0
16 => 8	@0x2 / B3B2	Read B3B2[15:0] @0x2 then write B2[7:0] @0x1	@0x1 / B2
10 -> 0	@0x4 / B5B4/	Read B5B4[15:0] @0x4 then write B4[7:0] @0x2	@0x2 / B4
	@0x6 / B7B6	Read B7B6[15:0] @0x6 then write B6[7:0] @0x3	@0x3 / B6
	@0x0 / B1B0	Read B1B0[15:0] @0x0 then write B1B0[15:0] @0x0	@0x0 / B1B0
16 => 16	@0x2 / B3B2	Read B3B2[15:0] @0x2 then write B3B2[15:0] @0x2	@0x2 / B3B2
10 -> 10	@0x4 / B5B4/	Read B5B4[15:0] @0x4 then write B5B4[15:0] @0x4	@0x4 / B5B4
	@0x6 / B7B6	Read B7B6[15:0] @0x6 then write B7B6[15:0] @0x6	@0x6 / B7B6
	@0x0 / B1B0	Read B1B0[15:0] @0x0 then write 0000B1B0[31:0] @0x0	@0x0 / 0000B1B0
16 => 32	@0x2 / B3B2	Read B3B2[15:0] @0x2 then write 0000B3B2[31:0] @0x4	@0x4 / 0000B3B2
10 => 32	@0x4 / B5B4/	Read B5B4[15:0] @0x4 then write 0000B5B4[31:0] @0x8	@0x8 / 0000B5B4
	@0x6 / B7B6	Read B7B6[15:0] @0x6 then write 0000B7B6[31:0] @0xC	@0xC / 0000B7B6
	@0x0 / B3B2B1B0	Read B3B2B1B0[31:0] @0x0 then write B0[7:0] @0x0	@0x0 / B0
32 => 8	@0x4 / B7B6B5B4	Read B7B6B5B4[31:0] @0x4 then write B4[7:0] @0x1	@0x1 / B4
32 -> 0	@0x8 / BBBAB9B8	Read BBBAB9B8[31:0] @0x8 then write B8[7:0] @0x2	@0x2 / B8
	@0xC/BFBEBDBC	Read BFBEBDBC[31:0] @0xC then write BC[7:0] @0x3	@0x3 / BC

RM0530 - Rev 3 page 158/660



Port width	Source content	Transfer operation	Dest content
Src => Dest	addr / data	Halistel Operation	addr / data
	@0x0 / B3B2B1B0	Read B3B2B1B0[31:0] @0x0 then write B1B0[15:0] @0x0	@0x0 / B1B0
32 => 16	@0x4 / B7B6B5B4	Read B7B6B5B4[31:0] @0x4 then write B5B4[15:0] @0x2	@0x2 / B5B4
32 -> 10	@0x8 / BBBAB9B8	Read BBBAB9B8[31:0] @0x8 then write B9B8[15:0] @0x4	@0x4 / B9B8
	@0xC/BFBEBDBC	Read BFBEBDBC[31:0] @0xC then write BDBC[15:0] @0x6	@0x6 / BDBC
	@0x0 / B3B2B1B0	Read B3B2B1B0[31:0] @0x0 then write B3B2B1B0[31:0] @0x0	@0x0 / B3B2B1B0
32 => 32	@0x4 / B7B6B5B4	Read B7B6B5B4[31:0] @0x4 then write B7B6B5B4[31:0] @0x4	@0x4 / B7B6B5B4
32 -> 32	@0x8 / BBBAB9B8	Read BBBAB9B8[31:0] @0x8 then write BBBAB9B8[31:0] @0x8	@0x8 / BBBAB9B8
	@0xC/BFBEBDBC	Read BFBEBDBC[31:0] @0xC then write BFBEBDBC[31:0] @0xC	@0xC/BFBEBDBC

Addressing an AHB peripheral that does not support byte or halfword write operations

When the DMA initiates an AHB byte or halfword write operation, the data are duplicated on the unused lanes of the HWDATA[31:0] bus. So when the used AHB slave peripheral does not support byte or halfword write operations (when HSIZE is not used by the peripheral) and does not generate any error, the DMA writes the 32 HWDATA bits as shown in the two examples below:

- To write the halfword "0xABCD", the DMA sets the HWDATA bus to "0xABCDABCD" with HSIZE = HalfWord
- To write the byte "0xAB", the DMA sets the HWDATA bus to "0xABABABAB" with HSIZE = byte

Assuming that the AHB/APB bridge is an AHB 32-bit slave peripheral that does not take the HSIZE data into account, it transforms any AHB byte or halfword operation into a 32-bit APB operation in the following manner:

- an AHB byte write operation of the data "0xB0" to 0x0 (or to 0x1, 0x2 or 0x3) is converted to an APB word write operation of the data "0xB0B0B0B0" to 0x0
- an AHB halfword write operation of the data "0xB1B0" to 0x0 (or to 0x2) is converted to an APB word write operation of the data "0xB1B0B1B0" to 0x0

For instance, if you want to write the APB backup registers (16-bit registers aligned to a 32-bit address boundary), you must configure the memory source size (MSIZE) to "16-bit" and the peripheral destination size (PSIZE) to "32-bit".

10.3.5 Error management

A DMA transfer error can be generated by reading from or writing to a reserved address space. When a DMA transfer error occurs during a DMA read or a write access, the faulty channel is automatically disabled through a hardware clear of its EN bit in the corresponding channel configuration register (DMA_CCRx). The channel transfer error interrupt flag (TEIF) in the DMA_IFR register is set and an interrupt is generated if the transfer error interrupt enable bit (TEIE) in the DMA_CCRx register is set.

10.3.6 Interrupts

An interrupt can be produced on a half-transfer, transfer complete or transfer error for each DMA channel. Separate interrupt enable bits are available for flexibility.

 Interrupt event
 Event flag
 Enable control bit

 Half-transfer
 HTIF
 HTIE

 Transfer complete
 TCIF
 TCIE

 Transfer error
 TEIF
 TEIE

Table 25. DMA interrupt requests

10.3.7 DMA request mapping

A DMAMUX is present in the STM32WB07xC and STM32WB06xCP devices and allows selecting which requester is connected to which DMA channel. See Table 28. DMAMUX map for details.

RM0530 - Rev 3 page 159/660



10.4 DMA registers

Refer to Section 1.5: Acronyms for a list of abbreviations used in register descriptions. The peripheral registers must be accessed by words (32-bit) only.

10.4.1 DMA interrupt status register (DMA_ISR)

Address offset: 0x000 Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
TEIF8	HTIF8	TCIF8	GIF8	TEIF7	HTIF7	TCIF7	GIF7	TEIF6	HTIF6	TCIF6	GIF6	TEIF5	HTIF5	TCIF5	GIF5
r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TEIF4	HTIF4	TCIF4	GIF4	TEIF3	HTIF3	TCIF3	GIF3	TEIF2	HTIF2	TCIF2	GIF2	TEIF1	HTIF1	TCIF1	GIF1
r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r

Bits 31:28	Reserved, must be kept at reset value.
	TEIFx: Channel x transfer error flag (x = 18).
Bits 31, 27, 23, 19,	This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCR register.
15, 11, 7, 3	0: No transfer error (TE) on channel x
	1: A transfer error (TE) occurred on channel x
	HTIFx: Channel x half transfer flag (x = 18).
Bits 30, 26, 22, 18,	This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCR register.
14, 10, 6, 2	0: No half transfer (HT) event on channel x
	1: A half transfer (HT) event occurred on channel x
	TCIFx: Channel x transfer complete flag (x = 18).
Bits 29, 25, 21, 17,	This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCR register.
13, 9, 5, 1	0: No transfer complete (TC) event on channel x
	1: A transfer complete (TC) event occurred on channel x
	GIFx: Channel x global interrupt flag (x = 18).
Bits 28, 24, 20, 16,	This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCR register.
12, 8, 4, 0	0: No TE, HT or TC event on channel x
	1: A TE, HT or TC event occurred on channel x

RM0530 - Rev 3 page 160/660



10.4.2 DMA interrupt flag clear register (DMA_IFCR)

Address offset: 0x004 Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
CTEIF8	CHTIF8	CTCIF8	CGIF8	CTEIF7	CHTIF7	CTCIF7	CGIF7	CTEIF6	CHTIF6	CTCIF6	CGIF6	CTEIF5	CHTIF5	CTCIF5	CGIF5
W	w	w	w	w	w	w	w	w	w	w	W	W	w	w	w
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CTEIF4	CHTIF4	CTCIF4	CGIF4	CTEIF3	CHTIF3	CTCIF3	CGIF3	CTEIF2	CHTIF2	CTCIF2	CGIF2	CTEIF1	CHTIF1	CTCIF1	CGIF1
w	w	w	w	w	W	w	w	w	w	w	W	W	w	w	w

Bits 31:28	Reserved, must be kept at reset value.
Bits 31, 27, 23, 19, 15, 11, 7, 3	CTEIFx: Channel x transfer error clear (x = 18). This bit is set and cleared by software. 0: No effect 1: Clears the corresponding TEIF flag in the DMA_ISR register
Bits 30, 26, 22, 18, 14, 10, 6, 2	CHTIFx: Channel x half transfer clear (x = 18). This bit is set and cleared by software. 0: No effect 1: Clears the corresponding HTIF flag in the DMA_ISR register
Bits 29, 25, 21, 17, 13, 9, 5, 1	CTCIFx: Channel x transfer complete clear (x = 18). This bit is set and cleared by software. 0: No effect 1: Clears the corresponding TCIF flag in the DMA_ISR register
Bits 28, 24, 20, 16, 12, 8, 4, 0	CGIFx: Channel x global interrupt clear (x = 18). This bit is set and cleared by software. 0: No effect 1: Clears the GIF, TEIF, HTIF and TCIF flags in the DMA_ISR register

10.4.3 DMA channel x configuration register (DMA_CCRx) (x = 1..8, where x = channel number)

Address offset: 0x008 + 0d20 × (channel number - 1)

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	MEM2 MEM	PL[1:0]	MSIZ	E[1:0]	PSIZI	Ξ[1:0]	MINC	PINC	CIRC	DIR	TEIE	HTIE	TCIE	EN
	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bits 31:15	Reserved, must be kept at reset value.
	MEM2MEM: Memory-to-memory mode. This bit is set and cleared by software.
Bit 14	0: Memory-to-memory mode disabled
	1: Memory-to-memory mode enabled

RM0530 - Rev 3 page 161/660



	DI F4.01: Channel animity level
	PL[1:0]: Channel priority level.
	These bits are set and cleared by software.
Bits 13:12	00: Low
	01: Medium
	10: High
	11: Very high
	MSIZE[1:0]: Memory size.
	These bits are set and cleared by software.
Bits 11:10	00: 8-bits
2.10 1.1.10	01: 16-bits
	10: 32-bits
	11: Reserved
	PSIZE[1:0]: Peripheral size.
	These bits are set and cleared by software.
Bits 9:8	00: 8-bits
DIIS 9.0	01: 16-bits
	10: 32-bits
	11: Reserved
	MINC: Memory increment mode.
D'' =	This bit is set and cleared by software.
Bit 7	0: Memory increment mode disabled
	1: Memory increment mode enabled
	PINC: Peripheral increment mode. This bit is set and cleared by software.
Bit 6	0: Peripheral increment mode disabled
	1: Peripheral increment mode enabled
	CIRC: Circular mode.
	This bit is set and cleared by software.
Bit 5	0: Circular mode disabled
	1: Circular mode enabled
	DIR: Data transfer direction.
	This bit is set and cleared by software.
Bit 4	0: Read from peripheral
	1: Read from memory
	TEIE: Transfer error interrupt enable. This bit is set and cleared by software.
Bit 3	0: TE interrupt disabled
Dit 0	1: TE interrupt enabled
	HTIE: Half transfer interrupt enable. This bit is set and cleared by software.
Bit 2	0: HT interrupt disabled
Dit Z	1: HT interrupt enabled
Dit 4	TCIE: Transfer complete interrupt enable. This bit is set and cleared by software.
Bit 1	0: TC interrupt disabled
	1: TC interrupt enabled

RM0530 - Rev 3 page 162/660



EN: Channel enable.

This bit is set and cleared by software.

0: Channel disabled

1: Channel enabled

10.4.4 DMA channel x number of data register (DMA_CNDTRx) (x = 1..8, where x = channel number)

Address offset: 0x00C + 0d20 × (channel number - 1)

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.								
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							NDT	[15:0]							
rw	rw	rw	rw	rw	rw	rw	rw								

Bits 31:16	Reserved, must be kept at reset value.
	NDT[15:0]: Number of data to transfer.
Bits 15:0	Number of data to be transferred (0 up to 65535). This register can only be written when the channel is disabled. Once the channel is enabled, this register is read-only, indicating the remaining bytes to be transmitted. This register decrements after each DMA transfer.
	Once the transfer is completed, this register can either stay at zero or be reloaded automatically by the value previously programmed if the channel is configured in auto-reload mode.
	If this register is zero, no transaction can be served whether the channel is enabled or not.

10.4.5 DMA channel x peripheral address register (DMA_CPARx) (x = 1..8, where x = channel number)

Address offset: 0x010 + 0d20 × (channel number - 1)

Reset value: 0x0000 0000

This register must not be written when the channel is enabled.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							PA [3	1:16]							
rw	rw	rw	rw	rw	rw	rw	rw	rw							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							PA [15:0]							
rw	rw	rw	rw	rw	rw	rw	rw	rw							

PA[31:0]: Peripheral address.

Bits Base address of the peripheral data register from/to which the data is read/written. When PSIZE is 01 (16-bit), the 31:0 PA[0] bit is ignored. Access is automatically aligned to a half-word address.

When PSIZE is 10 (32-bit), PA[1:0] are ignored. Access is automatically aligned to a word address.

RM0530 - Rev 3 page 163/660



10.4.6 DMA channel x memory address register (DMA_CMARx) (x = 1..8, where x = channel number)

Address offset: 0x014 + 0d20 × (channel number - 1)

Reset value: 0x0000 0000

This register must *not* be written when the channel is enabled.

MA [3	1:16]
rw rw rw rw rw rw rw	rw rw rw rw rw rw
15 14 13 12 11 10 9 8	7 6 5 4 3 2 1 0
] AM	5:0]
rw rw rw rw rw rw rw	rw rw rw rw rw rw rw

MA[31:0]: Memory address.

Bits 31:0

Base address of the memory area from/to which the data are read/written.

When MSIZE is 01 (16-bit), the MA[0] bit is ignored. Access is automatically aligned to a half-word address.

When MSIZE is 10 (32-bit), MA[1:0] are ignored. Access is automatically aligned to a word address.

RM0530 - Rev 3 page 164/660

10.4.7 **DMA** register map


The following table gives the DMA register map and the reset values.

Table 26. DMA register map and reset values

									iab	16 20	. DIVI	- reg	13161	шар	anu	resei	vaiu	162															
Offset	Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x000	DMA_ISR	TEIF8	HTIF8	TCIF8	GIF8	TEIF7	HTIF7	TCIF7	GIF7	TEIF6	HTIF6	TCIF6	GIF6	TEIF5	HTIF5	TCIF5	GIF5	TEIF4	HTIF4	TCIF4	GIF4	TEIF3	HTIF3	TCIF3	GIF3	TEIF2	HTIF2	TCIF2	GIF2	TEIF1	HTIF1	TCIF1	GIF1
	Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x004	DMA_IFCR	CTEIF8	CHTIF8	CTCIF8	CGIF8	CTEIF7	CHTIF7	CTCIF7	CGIF7	CTEIF6	CHTIF6	CTCIF6	CGIF6	CTEIF5	CHTIF5	CTCIF5	CGIF5	CTEIF4	CHTIF4	CTCIF4	CGIF4	CTEIF3	CHTIF3	CTCIF3	CGIF3	CTEIF2	CHTIF2	CTCIF2	CGIF2	CTEIF1	CHTIF1	CTCIF1	CGIF1
	Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x008	DMA_CCR1	Res.	Res.	Res.	Res.	Res.	MEM2MEM	5	- - - - - - - - - - - - - - - - - - -	10 E	M SIZE [1:0]	DOIZE 14:01	0.17 [0.0]	MINC	PINC	CIRC	DIR	TEIE	HH	TCIE	N N												
	Reset value																		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x00C	DMA_CNDTR1	Res.	Res.	Res.	Res.						١	NDT	[15:0	0]																			
	Reset value																	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0,010	DMA_CPAR1														PA[31:0]																	
0x010	Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0044	DMA_CMAR1														MA	31:0]																	
0x014	Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x01C	DMA_CCR2	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res	Res.	Res.	MEM2MEM	2		10 M	M SIZE [1:0]	DOIZE [1-0]	0.17 [0.0]	MINC	PINC	CIRC	DIR	TEIE	HTE	TCIE	Z U
	Reset value															0			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x020	DMA_CNDTR2	Res.	Res.	Res.	Res.						١	NDT	[15:0	0]																			
	Reset value																	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x024	DMA_CPAR2														PA[31:0]																	
UXU24	Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x028	DMA_CMAR2														MA	31:0]																	
UXU28	Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
							_									_	_	_	_			_	_			_				_			



RM0530
DMA controller (DMA)



PA[31:0]

0 0 0 0 0 0 0

0 0

0 0 0 0 0 0 0 0

0 0

DMA_CPAR5

Reset value

0 0

0

0

0

0

0 0

0 0

0


0

0

0x060

Offset	Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11 '	10	9 8	7	6	5	4	3	2	1	0
0x064	DMA_CMAR5														MA	[31:0]																
0,004	Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0	0	0	0	0	0	0	0	0
0x068													F	Reserv	ed																	
0x06C	DMA_CCR6	Res.	Res.	Res	Res.	Res.	MEM2MEM	2	۲۲ [۱:0]	M SIZE [1:0]		PSIZE [1:0]	MINC	PINC	CIRC	DIR	TEIE	HTE	TCIE	Ш												
	Reset value															0			0	0	0	0	0	0 0	0	0	0	0	0	0	0	0
0x070	DMA_CNDTR6	Res.	Res.	Res.	Res.						N	DT[15	:0]																			
	Reset value																	0	0	0	0	0	0	0 0	0	0	0	0	0	0	0	0
0x074	DMA_CPAR6														PA[31:0]																
0.074	Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0	0	0	0	0	0	0	0	0
0x078	DMA_CMAR6														MA	[31:0]																
0.070	Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0	0	0	0	0	0	0	0	0
0x07C													F	Reserv	ed																	
0x080	DMA_CCR7	Res.	Res.	Res	Res.	Res.	MEM2MEM	2	۲۲ [۱.0]	M SIZE [1:0]		PSIZE [1:0]	MINC	PINC	CIRC	DIR	TEIE	HTE	TCIE	Ш												
	Reset value															0			0	0	0	0	0	0 0	0	0	0	0	0	0	0	0
0x084	DMA_CNDTR7	Res.	Res.	Res.	Res.						N	DT[15	:0]																			
	Reset value																	0	0	0	0	0	0	0 0	0	0	0	0	0	0	0	0
0x088	DMA_CPAR7														PA[31:0]																
0,000	Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0	0	0	0	0	0	0	0	0
0x08C	DMA_CMAR7														MA	[31:0]																
UXUGC	Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0	0	0	0	0	0	0	0	0
0x090													F	Reserv	ed																	
0x094	DMA_CCR8	Res.	Res.	Res	Res.	Res.	MEM2MEM	5	٦ - []	M SIZE [1:0]		PSIZE [1:0]	MINC	PINC	CIRC	DIR	TEIE	HTE	TCIE	Ш												
	Reset value															0			0	0	0	0	0	0 0	0	0	0	0	0	0	0	0

2	
⋚	
0	
8	
=	
<u></u>	5
ē	4
9	_≤
=	2
밓	ü
≶	Ğ
ع	~



Refer to Section 2.2.2: Memory map and register boundary addresses for the register boundary addresses.



11 DMA request multiplexer (DMAMUX)

11.1 Introduction

A peripheral indicates a request for DMA transfer by setting its DMA request signal. The DMA request is pending until it is served by the DMA controller which generates a DMA acknowledge signal and the corresponding DMA request signal is de-asserted.

For simplicity, the functional description of the DMA request/acknowledge protocol and its associated control signals are abstracted in this document and globally named as DMA request lines. The DMA controller response signals are not shown in figures nor described in the text.

The DMAMUX request multiplexer allows routing a DMA request line between the peripherals and the DMA controller of the product. The routing function is ensured by a programmable multi-channel DMA request line multiplexer. Each channel selects a unique DMA request line.

11.2 DMAMUX main features

- 8-channel programmable DMA request line multiplexer output
- Per DMA request line multiplexer channel output:
 - 16 input DMA request lines from peripherals
 - One DMA request line output

11.3 DMAMUX implementation

11.3.1 DMAMUX instantiation

DMAMUX is instantiated with the following hardware configuration parameters.

Table 27. DMAMUX instantiation

Feature	DMAMUX
Number of DMAMUX output request channels	8
Number of DMAMUX request generator channels	1
Number of DMAMUX request trigger inputs	2
Number of DMAMUX synchronization inputs	2
Number of DMAMUX peripheral request inputs	16

RM0530 - Rev 3 page 169/660



11.3.2 DMAMUX mapping

The mapping of resources to DMAMUX is hardwired.

Table 28. DMAMUX map

DMA request MUX input	Resource	DMA request MUX input	Resource
1	Reserved	10	I2C2_RX
2	SPI3_RX	11	I2C2_TX
3	SPI3_TX	12	USART_RX
4	SPI1_RX	13	USART_TX
5	SPI1_TX	14	LPUART_RX
6	SPI2_RX	15	LPUART_TX
7	SPI2_TX	16	ADC_CH0 (DS channel)
8	I2C1_RX	17	ADC_CH1 (DF channel)
9	I2C1_TX		

11.4 DMAMUX functional description

11.4.1 DMAMUX block diagram

Figure 21. DMAMUX block diagram shows the DMAMUX block diagram.

32-bit AHB Bus dmamux_hclk Request Multiplexer DMAMUX AHB Slave Interface Channel M Channel 1
DMAMUX_C1CR DMA requests DMA requests to DMA Channel 0 from peripherals: dmamux_req_inx controllers: Channel Select 0 dmamux_req_outx P+N+ Ctrl N+2 N+1 Sync DMA channels events: Synchronization inputs:

Figure 21. DMAMUX block diagram

The implementation assigns:

- DMAMUX request multiplexer sub-block inputs (dmamux_reqx) from peripherals (dmamux_req_inx)
- DMAMUX requests outputs to channels of DMA controllers (dmamux_req_outx)

RM0530 - Rev 3 page 170/660



11.4.2 DMAMUX channels

A DMAMUX channel is a DMAMUX request multiplexer channel which may include, depending on the selected input of the request multiplexer.

A DMAMUX request multiplexer channel is connected and dedicated to one single DMA controller(s) channel.

Channel configuration procedure

The following sequence should be followed to configure both a DMAMUX x channel and the related DMA channel y:

- 1. Set and configure completely the DMA channel y, except enabling the channel y.
- 2. Set and configure completely the related DMAMUX y channel.
- 3. Activate the DMA channel y by setting the EN bit in the DMA y channel register.

11.4.3 DMAMUX request line multiplexer

The DMAMUX request multiplexer with its multiple channels ensures the actual routing of DMA request/ acknowledge control signals, named as DMA request lines.

Each DMA request line is connected in parallel to all the channels of the DMAMUX request line multiplexer.

A DMA request is sourced from the peripherals.

The DMAMUX request line multiplexer channel x selects the DMA request line number as configured by the 8-bit DMAREQ ID field in the DMAMUX CxCR register.

Note:

The null value in the field DMAREQ_ID corresponds to no DMA request line selected. A same non-null DMA_REQ_ID value shall not be programmed to different x and y DMAMUX request multiplexer channels (via DMAMUX1_CxCR and DMAMUX CyCR). It is not allowed to configure a same non-null DMAREQ_ID to two different channels of the DMAMUX request line multiplexer.

On top of the DMA request selection, the synchronization mode and/or the event generation may be configured and enabled, if required.

RM0530 - Rev 3 page 171/660



11.5 DMAMUX registers

Refer to the table about register boundary addresses for the DMAMUX base address. The registers can only be accessed by words (32-bits).

11.5.1 DMAMUX request line multiplexer channel x configuration register (DMAMUX_CxCR)

Address offset: 0x04 * x (x = 0 to 7)

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16				
							RESE	RVED											
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
			,	RI	ESERVE	ED					DMAREQ_ID[4:0]								
													rw						

Bits 31:5	Reserved, must be kept at reset value.
Bits 4:0	DMAREQ_ID[4:0]: DMA REQuest IDentification.
DIIS 4.0	Selects the input DMA request. C.f. the DMAMUX table about assignments of multiplexer inputs to resources.

RM0530 - Rev 3 page 172/660

11.5.2 DMAMUX register map

The following table summarizes the DMAMUX registers and reset values. Refer to the register boundary address table for the DMAMUX register base address.



Offset	Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3 2	1	0
0x000	DMAMUX_COCR	Res.	Res	Res.	Res.	Res.	Res.	Res.	Res.	Res	Res	Res	Res	Res		DMAREO IDIA-01																
	Reset value																												0	0 0		0
0x004	DMAMUX_C1CR	Res.	Res	Res.	Res.	Res.	Res.	Res.	Res.	Res	Res	Res	Res	Res	1	DMAREO IDI4:01																
	Reset value																												0	0 0	0	0
0x008	DMAMUX_C2CR	Res.	Res	Res.	Res.	Res.	Res.	Res.	Res.	Res	Res	Res	Res	Res		DMAREO IDI4:01																
	Reset value																												0	0 0	0	0
0x00C	DMAMUX_C3CR	Res.	Res	Res.	Res.	Res.	Res.	Res.	Res.	Res	Res	Res	Res	Res		DMAREO IDI4:01																
	Reset value																												0	0 0	0	0
0x010	DMAMUX_C4CR	Res.	Res	Res.	Res.	Res.	Res.	Res.	Res.	Res	Res	Res	Res	Res		DMAREO IDI4:01																



Offset	Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x010	Reset value																												0	0	0	0	0
0x014	DMAMUX_C5CR	Res.	Res	Res.	Res.	Res.	Res.	Res.	Res.	Res	Res	Res	Res	Res			DMAREQ_ID[4:0]																
	Reset value																												0	0	0	0	0
0x018	DMAMUX_C6CR	Res.	Res	Res.	Res.	Res.	Res.	Res.	Res.	Res	Res	Res	Res	Res			DMAREQ_ID[4:0]																
	Reset value																												0	0	0	0	0
0x01C	DMAMUX_C7CR	Res.	Res	Res.	Res.	Res.	Res.	Res.	Res.	Res	Res	Res	Res	Res	,	'	DMAREQ_ID[4:0]																
	Reset value																												0	0	0	0	0
0x020 0x3E8	Reserved	Res.	Res	Res.	Res.	Res.	Res.	Res.	Res.	Res	Res	Res	Res	Res	Res.	Res.	Res.	Res.	Res.														



12 Analog digital converter (ADC)

The STM32WB07xC and STM32WB06xC embed a 12-bit ADC. The ADC consists of a 12-bit successive approximation analog-to-digital converter (SAR) with 2 x 8 multiplexed channels allowing measurements of up to eight external sources and up to two internal sources.

12.1 Features

- Conversion frequency is up to 1 Msps
- Three input voltage ranges are supported $(0 \rightarrow 1.2 \text{ V}, 0 \rightarrow 2.4 \text{ V}, 0 \rightarrow 3.6 \text{ V})$
- Up to eight analog single-ended channels or four analog differential inputs or a mix of both
- One analog microphone supported through two GPIOs configured in analog mode (an input for the analog microphone and a Vbias output for the analog microphone)
- Temperature sensor conversion
- Battery level conversion up to 3.6 V
- Continuous or single acquisition
- Digital decimation filter to process a digital audio PDM stream provided by 2 GPIOs and for ADC postprocessing, especially for analog audio stream
- Five modes of conversion are possible:
 - ADC continuous or single mode
 - Analog continuous audio mode
 - Occasional conversions
 - Digital continuous audio mode
 - Full mode
- ADC down sampler for multi-purpose applications to improve analog performance while off-loading the CPU (ratio adjustable from 1 to 128)
- A watchdog feature to inform when data is outside thresholds (available for all modes except the digital audio mode)
- DMA capability
- Interrupt sources with flags.

12.2 ADC presentation

Figure 22. ADC top level diagram shows the top level diagram of the ADC.

The analog ADC can be configured to interface with the following inputs:

- External signals through ADC VINPx and ADC VINMx, where x=0,1,2 or 3
 - Up to 4 differential inputs
 - Up to 8 single-ended inputs
- Analog microphone interface
- Temperature sensor battery level detector up to 3.6 V
- Battery level detector up to 3.6 V

RM0530 - Rev 3 page 175/660






Figure 22. ADC top level diagram

In parallel of the analog ADC, a digital microphone can be supported (PDM interface through two GPIOs). The input of the data path can come from:

- the analog ADC
- · a digital microphone signal

The conversion data path can go through:

- a decimation filter
- a down sampler (for static or low frequency input signals)

The existence of those two different data paths allows some concurrent conversion (specific combinations).

Caution: Do not change the configuration registers related to the function in use. Any change done by the user on the different bits are applied immediately, with an immediate effect on the on-going process (conversion, decimator filter or downsampler). This action can lead to unexpected results.

For VBAT < 2.7 V, the IO booster needs to be activated to maintain linearity.

12.2.1 Programmable gain amplifier (PGA)

The input signal coming from the analog microphone is amplified with a programmable gain amplifier (PGA) (see Figure 23. Microphone setup) from 0 dB to 30 dB by step of 3 dB.

The signal is then filtered by a low-pass filter with -1 dB at 20 kHz.

The PGA output voltage is 1.2 V and is inverted versus the VIN_MIC input signal.

RM0530 - Rev 3 page 176/660






Figure 23. Microphone setup

VBIAS_MIC, whose function is independent of PGA_VIN, is used as the microphone power supply. In order to accommodate different microphone supply specifications with a battery that could vary between 1.7 V and 3.6 V, VBIAS MIC voltage is adjustable as a ratio of VBAT, between 0.5 and 0.9. Refer to the section on PGA_CONF registers for details.

100 nF capacitors need to be connected to VCMDEC and XVBAT respectively to filter out the noise above 1 kHz. PGA_VIN has a typical input common-mode voltage, VCM, of 750 mV. In order to avoid DC conflicts which could cause saturation in the PGA, a coupling capacitor, Cin, needs to be connected between the microphone and PGA_VIN. The recommended value is 1 μ F but one could use a lower value (see Table 30. PGA parameters). The smaller the capacitor, the quicker the start-up time but with the drawback of the input signal being attenuated. For example, with a Cin of 10 nF a 1 kHz signal would be attenuated by approximately 1 dB.

The PGA gain is adjustable between 0 dB and 30 dB in steps of 3 dB (see Section 12.6.5: ADC PGA configuration register (PGA_CONF)). In order to avoid distortion in the PGA, the gain setting would need to be adjusted in accordance with the microphone output peak voltage. Below are the PGA maximum output peak voltage values to be respected along with the formula for estimating the maximum PGA gain with respect to the microphone sensitivity, S_0 .

Symbol **Parameter** Remarks Min. Units Typ. Cin Cin 0.1 1 μF 1 µF is recommended Typ. at 25 °C; Min. at 105 °C **PGA Max Vout** MxVout -6.8 -5.8 dBVpk

Table 30. PGA parameters

Note: Maximum PGA gain in $dB = MxVout - S_0 - 3$ [N.B. Sensitivity for analog mics are in dBVrms]

Note: E.g. With the microphone sensitivity = -38 dB in a typical setting and no attenuation in the input signal: Maximum PGA gain = -5.8 + 38 - 3 = 29.2 dB.

PGA gairi = -5.6 + 36 - 3 = 29.2 UB

Note:

The usage of the PGA in analog audio mode implies connecting 3 external capacitors on PB2/PB3/PB4 I/Os. The user has to ensure that the analog switch is well configured to select the PGA external capacitor mode (see Section 8.2.11: I/O analog switch control register (GPIO_SWA_CTRL) for details) and then that those two pads are programmed in analog mode (see Section 7.4.1: GPIO port mode register (GPIOx_MODER) (x = A, B) for details) in this order. A filter needs to be added to the output of the decimation filter in order to filter out the DC level.

RM0530 - Rev 3 page 177/660



12.2.2 Temperature sensor subsystem

The temperature sensor can be used to measure the junction temperature (T_j) of the device. The temperature sensor is internally connected to the ADC input channels which are used to convert the sensor output voltage to a digital value.

The temperature sensor needs to be enabled through the PWRC_CR2.ENTS bit.

The temperature sensor measurement conversion is on the input range 0 to 1.2 V as the temperature range is:

- for minimum temperature = -40 °C, Vmin = 0.585 V
- for maximum temperature = +125 °C, Vmax = 0.999 V

The temperature sensor output voltage changes linearly with temperature. The offset of this line varies from chip-to-chip due to process variation. The uncalibrated internal temperature sensor is more suited for applications that detect temperature variations instead of absolute temperatures. To improve the accuracy of the temperature sensor measurement, calibration values are stored in system memory for each device by ST during production. During the manufacturing process, the calibration data of the temperature sensor and the internal voltage reference are stored in the system memory area. The user application can then read them and use them to improve the accuracy of the temperature sensor or the internal reference. In this way the temperature can be calculated with this formula:

Temperature in Celsius =
$$\frac{55}{(C85 - C30)} \cdot [Cmeas - C30] + 30 \tag{1}$$

Where:

C85 is the temperature sensor calibration value acquired at 85 °C readable @0x10001E68.

C30 is the temperature sensor calibration value acquired at 30 °C readable @0x10001E60.

Cmeas is the actual temperature sensor output value converted by ADC.

Note: ADC gain calibration for VINPx range 1.2 V only must be applied. Offset calibration must be 0 (not used).

Note: Refer to Section Section 25.1: DESIG registers for information about the location where these calibration values are stored.

12.2.3 Battery sensor

The battery sensor can be used to measure the internal battery voltage of the device. The battery input is internally connected to the ADC input channels which are used to convert the sensor output voltage to a digital value.

The battery sensor range is up to 3.6 V.

The formula for ADC converted data after calibration is the following:

Code = Integer(4096/3.6 * VIN) [clamped at 4095]

As calibration points the VBAT is considered as single negative input with 3.6 V range.

Note: Refer to Section Section 25.1: DESIG registers for information about the location where these calibration values are stored.

12.2.4 ADC input mode conversion

The ADC is designed to deliver a digital value corresponding to the ratio between the analog power supply and the voltage applied on the converted channel. For most application use cases, it is necessary to convert this ratio into a voltage independent of VDDA.

The formula for ADC digital converted data after calibration and offset is the following:

Single-ended input mode

Code = Integer(Slope* VIN) [clamped at 4095]

where Slope for single-ended input mode has the following value:

3.6 V mode: Slope = 4096/3.6 [calibrated gain = 1/3]

2.4 V mode: Slope = 4096/2.4 [calibrated gain = 1/2]

1.2 V mode: Slope = 4096/1.25 [calibrated gain = 0.96, gain clamped at 1]

RM0530 - Rev 3 page 178/660



Differential input mode

Code = Integer(Slope * (VINP - VINN)) + 2048 [clamped at 4095] where Slope for differential input mode has the following value:

3.6 V mode: Slope = 2048/3.6 [calibrated gain = 1/3] **2.4 V mode:** Slope = 2048/2.4 [calibrated gain = 1/2]

1.2 V mode: Slope = 2048/1.25 [calibrated gain = 0.96, gain clamped at 1]

12.2.5 Calibration points

Calibration values are stored in the system memory for each device by ST during production. Each value consists of a 12-bit unsigned value for the gain and an 8-bit signed value for the offset as follows:

OFFSET[18:12] | GAIN[11:0]

These values can be written inside the registers COMP_x with x=1, 2, 3, 4 to apply a point to a particular ADC input. The COMP_SEL register allows a specific calibration point to be associated to one of the ADC inputs.

The offset value can be written inside the COMP_x register only if it fits in the 7-bit of register field, that means offset is in [-64, 63]. Otherwise, it can be removed by the output raw data manually as raw_value + offset.

The negative offset values need to be converted as:

offset | 0x80, if the bitfield BIT INVERT SN=1 (default value).

Below the list of the calibration points and their location in the system memory.

Table 31. Calibration points

Calibration point	Address location
VINPx - VINMx range 1.2 V	0x10001E00
VINMx range 1.2 V	0x10001E04
VINPx range 1.2 V	0x10001E08
VINPx - VINMx range 2.4 V	0x10001E0C
VINMx range 2.4 V	0x10001E10
VINPx range 2.4 V	0x10001E14
VINPx - VINMx range 3.6 V	0x10001E18
VINMx range 3.6 V	0x10001E1C
VINPx range 3.6 V	0x10001E20

Note: Previous version of the calibration points has the offset in 7-bit signed. This version can be recognized as the user can read at address 0x10001EFC the value 0.

Note: Refer to Section Section 25.1: DESIG registers for information about the location where these calibration values are stored.

12.2.6 Steady-state input impedance

As the input nature of the ADC is a switched-capacitor, its steady-state input impedance is defined as the impedance seen in DC. It depends only on the analog sampling frequency, Fs, and the input capacitor, Cin: Zin = 1/(Cin*Fs).

12.2.7 Input signal sampling transient response

As represented in Figure 25. Effect of analog source resistance, the analog signal path consists of a series resistance (Rext) between source and pin, the internal switch resistor (Rin) and the internal sampling capacitor (Cin). The charging of the capacitor is controlled by Rin. When there is Rext in series, the effective value of charging of Cin is governed by Rin+Rext. So the charging time constant becomes (Rin+Rext)*Cin and the necessary time to reach a given accuracy is longer. The ADC has a fixed sampling time Tsw depending on ADC frequency which is 1/Ts as shown in Figure 24. ADC sampling time Tsw and sampling period Ts.

RM0530 - Rev 3 page 179/660



Figure 24. ADC sampling time Tsw and sampling period Ts





Figure 25. Effect of analog source resistance



Knowing that: Rin=550 Ω , Cin=4 pF, and imposing a maximum sampling error of 1/2 bits, we can determine the maximum input resistance as below:

$$\begin{split} \epsilon &= (\text{Vs-Vin})/\text{Vin} = -\text{e}^{(-\text{t/RC})} \\ &\ln \mid \epsilon \mid \leq \text{t/}(\text{Rext+Rin})^*\text{Cin} \\ &(\text{Rext+Rin})^*\text{Cin} \leq \text{t/ ln} \mid \epsilon \mid \\ &(\text{Rext+Rin})^*\text{Cin} \leq \text{125e-9/ ln} \\ &(\text{Rext+Rin})^*\text{Cin} \leq \text{14 ns} \\ &\text{Rext} \leq \text{14 ns/4 pF} - \text{550 } \Omega \\ &\text{Rext} \leq \text{2950 } \Omega \\ &\text{where:} \\ &| \epsilon \mid \leq \text{1/2}^{13} \\ &| \epsilon \mid \leq \text{122e-6} \end{split}$$

12.2.8 Decimation filter (DF)

The purpose of the decimation filter (DF) is to provide a way to reduce the incoming fixed rate sample to some fixed output data rates, while improving the overall noise performance (signal to noise ratio).

The decimation filter is used to process either the PDM data stream from a digital MEMS microphone or from the output of the 12-bit ADC, mainly targeting the audio sources of signal.

The input data rate of the decimation filter is:

in analog audio / full mode: 1 Mpbs

RM0530 - Rev 3 page 180/660



Note:

- in digital audio mode: the PDM clock rate itself (configured through PDM_RATE bit field of the DF_CONF register). The constraint is to fit the MEMS microphone range of possible frequencies (typically 1 to 3 MHz). The decimation filter is composed of two chained blocks:
 - a CIC filter capable to perform a wide range of decimation factors
 - a FIR filter performing the last stage of decimation and compensating the attenuation effect of the CIC filter.

The FIR filter has a fixed decimation rate of 3

Figure 26. Simplified decimation filter block diagram




Table 32. Output data rate with ADC input at 1 MHz for analog mode and Table 33. CIC filter output frequency with digital microphone input list the decimation factors and the output frequencies according to the supported inputs (ADC or digital microphone).

The relationship between input data rate and output data rate is that the input data rate is:

- divided by DF CIC DEC FACTOR
- then divided by 3
- divided by 2 if DF_CIC_DHF is set

Note: This divider by 2 is too noisy for digital audio scenario; to be kept for analog scenarios only.

multiplied by 1.2 if DF_IT1P2 is set

Table 32. Output data rate with ADC input at 1 MHz for analog mode

Target frequency	DF_CIC_DEC_FACTOR	DF_CIC_DHF (freq / 2)	DF_ITP1P2 (freq x 1.2)	Output frequency	Error
8 kHz	42	0	0	7.936 kHz	0.79 %
16 kHz	21	0	0	15.873 kHz	0.79 %
200 kHz ⁽¹⁾	2	0	1	200 kHz	0 %
44.1 kHz ⁽²⁾	14	1	0	44.444 kHz	0.78 %
48 kHz ⁽²⁾	7	0	0	47.619 kHz	0.79 %
22.05 kHz ⁽²⁾	15	0	0	22.222 kHz	0.78 %

- 1. The 200 kHz use-case is not supposed to be used for the analog audio scenario. It mainly targets sensor measurements.
- 2. This is a possible configuration but neither verified nor guaranteed (to be validated in lab).

A constraint on the ratio between APB system clock (F_{PCLK}) and the output data rate (DR_{out}) must be respected:

In analog audio mode and in full mode, the ratio to respect is F_{PCLK} / DRout≥6.

Example: F_{PCLK} must be at least 2 MHz to have a DRout = 200 kHz.

If the DMA is not used to get the data output by the decimation filter path, the CPU needs to be clocked at a frequency ratio high enough (taking into account bus matrix latency) to avoid missing samples.

Table 33. CIC filter output frequency with digital microphone input

	Division ratio from 32 MHz clock	Digital microphone frequency	MCIC	Target frequency	Output frequency	Error
ſ	16	2 MHz	84	8 kHz	7.936 kHz	0.79 %

RM0530 - Rev 3 page 181/660



Division ratio from 32 MHz clock	Digital microphone frequency	MCIC	Target frequency	Output frequency	Error
16	2 MHz	42	16 kHz	15.873 kHz	0.79 %
16	2 MHz	30	22.05 kHz	22.22 kHz	0.78 %
16	2 MHz	15	44.1 kHz	44.44 kHz	0.78 %
16	2 MHz	14	48 kHz	47.619 kHz	0.79 %

Table 34. Minimum decimation factor for the CIC / total versus pdm_rate provides the value of the allowable minimum decimation factor for the CIC filter and for the complete chain versus the pdm_rate input parameter.

Table 34. Minimum decimation factor for the CIC / total versus pdm_rate

pdm_rate	Decimation filter input rate	Minimum allowed decimation factor CIC / total
0	3.2 MHz	5 / 15
1	2.91 MHz	5 / 15
2	2.66 MHz	5 / 15
3	2.46 MHz	4 / 12
4	2.28 MHz	4 / 12
5	2.13 MHz	4 / 12
6	2.00 MHz	4 / 12
7	1.88 MHz	3/9
8	1.78 MHz	3/9
9	1.68 MHz	3/9
10	1.60 MHz	3/9
11	1.52 MHz	3/9
12	1.46 MHz	3/9
13	1.40 MHz	3/9
14	1.33 MHz	3/9
15	1.28 MHz	2/6

When the input of the decimation filter comes from 12-bit ADC, an unsigned-to-signed data conversion is possible through a configuration bit (DF_I_U2S bit in DF_CONF register).

The output of the decimation filter can also be converted from signed to unsigned through a configuration bit (DF_O_S2U bit in DF_CONF register) to be compatible with the down sampler output which is always signed.

The input PDM data is sampled either on the falling edge or the rising edge of the PDM clock. This is configurable through DF_MICRO_L_RN bit in the DF_CONF register. The PDM clock is generated by a division of the decimation filter clock (always 32 MHz) according to the targeted output frequency.

RM0530 - Rev 3 page 182/660



12.2.9 Down sampler (DS)

This down sampler is a simple averaging filter, which can divide the ADC frequency by 1 to 128 by power of 2.

The goal is to handle multiple ADC samples and average them into a single data with increased data width ranging from 12-bit to 16-bit.

The down sampler increases the data precision but reduces the output data rate.

Note:

A constraint on the ratio between APB system clock (F_{PCLK}) and the output data rate (DRout) must be respected:

In ADC mode, the ratio to respect is F_{PCLK} / DRout≥ 4.

Example: F_{PCLK} must be at least 2 MHz to have a DRout = 500 kHz.

If the DMA is not used to get the data output by the down sampler filter path, the CPU needs to be clocked at a frequency ratio high enough (taking into account bus matrix latency) to avoid missing samples.

12.3 Interrupts

There are 6 maskable interrupts generated by the ADC block. These interrupts are combined to produce one single interrupt output, which is the only interrupt line from the ADC to the CPU.

Interrupt event	Event flag	Interrupt / flag clearing method	Interrupt enable control bit		
Down sampler end of conversion	EODS_IRQ	Write 1 on EODS_IRQ bit	EODS_IRQ_ENA		
Decimation filter end of conversion	EODF_IRQ	Write 1 on EODF_IRQ bit	EODF_IRQ_ENA		
End of conversion sequence	EOS_IRQ	Write 1 on EOS_IRQ bit	EOS_IRQ_ENA		
Analog watchdog event	AWD_IRQ	Write 1 on AWD_IRQ bit	AWD_IRQ_ENA		
Down sampler overrun	OVR_DS_IRQ	Write 1 on OVR_DS_IRQ bit	OVR_DS_IRQ_ENA		
Decimation filter overrun	OVR_DF_IRQ	Write 1 on OVR_DF_IRQ bit	OVR_DF_IRQ_ENA		

Table 35. ADC interrupt requests

12.4 DMA interface

The ADC has two DMA channels interface:

- one to get down sampler data output value (DS_DATAOUT register),
- one to get Decimation Filter data output value (DF_DATAOUT register)

The DMA feature is enabled by software through CONF register respectively by DMA_DS_ENA bit for down sampler data output and DMA_DF_ENA bit for decimation filter data output.

When DMA feature is disabled for one or both output, the data can be read by the CPU through the corresponding APB register.

RM0530 - Rev 3 page 183/660



12.5 ADC modes

Table 36. ADC mode summary provides an overview of the different supported modes.

Table 36. ADC mode summary

Mode	Input signal	DF or DS	Continuous or single	Possible concurrent mode
Analog audio	Analog microphone	DF	Continuous	Occasional
Digital audio	Digital GPIO (PDM_DATA)	DF	Continuous	ADC
ADC	 8 single external channels (or 4 when coupled as differential) VBAT Temperature sensor 	DS	Continuous or single	Digital audio
Full	 8 single external channels (or 4 when coupled as differential) VBAT Temperature sensor 	DF	Continuous	Occasional
Occasional	VBAT Temperature sensor	DS	Single	FullAnalog audio

12.5.1 Analog audio mode

Presentation

The Analog audio mode has the following characteristics:

- The input in the analog audio mode is the analog microphone signal
- The input signal is amplified with a programmable gain amplifier (PGA) from 0 dB to 30 dB
- The data path is from the analog audio PGA interface, the ADC and the decimation filter (down sampler not used in this mode)
- The converted data is output in the DF_DATAOUT register
- The analog audio mode conversion sequence is always in continuous mode.

Analog audio mode usage

This paragraph describes the process to use the analog audio mode:

- Program the PB2 and PB3 I/Os to connect the two external capacitors to the PGA analog block. This is done in two steps (keep the order):
 - first, program the PB2 and PB3 analog switch to select the PGA external capacitor mode by setting the GPIO_SWA_CTRL[1] bit in the SYSCFG block,
 - then, program the PB2 and PB3 I/Os to be in analog mode through the GPIOB_MODER[5:4] and GPIOB_MODER[7:6] bit field of the GPIOB block.
- Enable the LDO of the ADC by setting the ADC_LDO_ENA bit in the CTRL register.

Caution: This LDO enable bit must not be set when VFQFPN32 devices are used because the VDDA pin used to supply the ADC LDO is not available on this package.

- Power on the ADC if not yet done by setting the ADC ON OFF bit in the CTRL register
- Program the wanted PGA gain through the PGA GAIN bit field of the PGA CONF register
- Set the analog bias voltage through the PGA BIAS bit field of the PGA CONF register
- Program the analog audio mode through the OP_MODE bit field in the CONF register
- Modify the data rate of the decimation filter if needed
- Program the continuous mode (mandatory in this mode) by setting the CONT bit in the CONF register
- Start the conversion by setting the START_CONV bit in CTRL register
- Each time a data is available at the output of the decimation filter, the data is stored in the DF_DATAOUT register and the EODF flag is set (as analog audio mode goes through the decimation filter)

RM0530 - Rev 3 page 184/660



- To get the converted values:
 - Either the DMA is enabled on DF data path (through DMA_DF_ENA bit in CONF register) and DMA copies the data in RAM at the end of each data conversion (via the APB bus)
 - Or the software has enabled the EODF_IRQ interrupt and is able to get the data from DF_DATAOUT register before a new converted data is generated.

Note:

If the CPU does not manage to get the converted data before a new converted data is generated, the OVR_DF_IRQ flag is raised to inform a data has been lost. The software can program the hardware behavior in case of overrun through the OVR_DF_CFG bit in CONF register:

- if 0, the previous data is kept, the new one is lost.
- if 1, the previous data is lost, the new one is kept.
- The data conversion goes on until the software stops it by setting the STOP_OP_MODE bit in the CTRL register: in this case, the conversion stops immediately and on-going conversion data are issued.

RM0530 - Rev 3 page 185/660



12.5.2 ADC mode

Presentation

The ADC mode has the following characteristics:

- The input in the ADC mode can be the eight external channels and the two internal sources (VBAT and temperature sensor)
- The data path goes from the ADC to the down sampler (decimation filter is not used in this mode)
- The converted data is output in the DS_DATAOUT register
- The output data rates are in the range 4.4 ksps to 1 Msps
- The12-bit converted data can be extended up to 16-bit data thanks to the down sampler. However, in this
 case, the output data rate is decreased
- A regular sequence of conversion can be executed in single of continuous mode
 - A regular sequence consists of chaining ADC conversions on any ADC input channel (except the analog microphone) and in any order.
 - A regular sequence can chain up to 16 conversions.
 - The source of the input for each conversion of the sequence is selected through SEQx bit field in SEQ_1 and SEQ_2 registers.
 - This regular sequence can be run once or repeated continuously by setting the CONT bit in CONF register.

ADC mode usage

This paragraph describes the process to use the ADC mode:

Enable the LDO of the ADC by setting the ADC LDO ENA bit in the CTRL register

Note:

This LDO enable bit must not be set when VFQFPN32 devices are used because the VDDA pin used to supply the ADC LDO is not available on this package.

- Power on the ADC if not yet done by setting the ADC ON OFF bit in the CTRL register
- Program the targeted data rate through SAMPLE RATE and DS CONF registers
- Program the input voltage selections through SWITCH register
- Program the COMP_1 to COMP_4 and the COMP_SEL registers
- Program the ADC mode through the OP MODE bit field in the CONF register
- Program the targeted regular sequence (up to 16 chained conversions) through SEQ_1 and SEQ_2 registers
- Specify the length of the sequence in SEQ_LEN bit field in CONF (from 0 for one conversion to 0xF for sixteen conversions).

To have more than one conversion, ensure the bit SEQUENCE is well at 1 in CONF register.

- Program the CONT bit and the SEQ_LEN bit field in the CONF register, considering SEQUENCE bit is always set) depending on the wished sequence:
 - CONT = 0 and SEQ_LEN = 0 to have a single conversion on a single channel.
 - CONT = 0 and SEQ_LEN > 0 to have a single run of a sequence chaining several conversions on different channels/sources.
 - CONT = 1 and SEQ_LEN = 0 to have a continuous conversion of a single channel/source.
 - CONT = 1 and SEQ_LEN > 0 to have a continuous run of sequence chaining several conversions on different channels/sources.
- Launch the programmed regular sequence by setting the START_CONV bit in CTRL register
- Each time a data is available at the output of the down sampler, the data is stored in the DS_DATAOUT register and the EODS flag is set (as analog mode goes through the down sampler)
- To get the converted values:
 - Either the DMA is enabled on DS data path (through DMA_DS_ENA bit inCONF register) and DMA copies the converted data in RAM at the end of each data conversion
 - Or the software has enabled the EODS_IRQ interrupt and is able to get the data from DS_DATAOUT register before a new converted data is generated.

RM0530 - Rev 3 page 186/660



Note:

If the CPU does not manage to get the converted data before a new converted data is generated, the OVR_DS_IRQ flag is raised to inform a data has been lost. The software can program the hardware behavior in case of overrun through the OVR_DS_CFG bit in CONF register:

- if 0, the previous data is kept, the new one is lost.
- if 1, the previous data is lost, the new one is kept.
- Each time the regular sequence is completed, the EOS_IRQ flag is raised (and may generate an interrupt if enabled)
- If the sequence is a single sequence (CONT=0), the ADC stops at the end of the sequence and does not restart until START_CONV bit is not set again
- If continuous conversion is enabled (CONT = 1), the ADC restarts a new sequence, and data conversion goes on until the software stops it, by setting the STOP_OP_MODE bit in the CTRL register; in this case, the ADC stops immediately, and the data from any on-going conversion is discarded.

12.5.3 Digital audio mode

Presentation

The digital audio mode aims to interconnect with an external digital MEMS microphone. The digital audio mode has the following characteristics:

- Only the decimation filter and the digital control resources are used
- The decimation filter interfaces with the external microphone with 2 GPIOs:
 - PDM_CLK: a clock output at programmable frequency through PDM_RATE[3:0] of the DF_CONF register (see Section 12.6.2: ADC configuration register (CONF)),
 - PDM DATA: pulse density modulation input data.
- The converted data is output in the DF_DATAOUT register
- The digital audio mode conversion sequence is always in continuous mode.

Digital audio mode usage

This paragraph describes the process to use the digital audio mode:

- Program the PDM_CLK and PDM_DATA alternate functions on targeted IOs to have the digital microphone connected to the decimation filter
- Program the DF_MICRO_L_RN bit in the DF_CONF register to select the right or the left channel of the microphone
- Program the decimator rate through the DF_ITP1P2, DF_CIC_DHF and DF_CIC_DEC_FACTOR bit fields of the DF_CONF register
- Ensure the OP MODE bit field in the CONF register is equal to 2
- As soon as the software sets the DIG_AUD_MODE bit in the CTRL register, the decimation filter starts sending the PDM_CLK and processing continuously the data received from the PDM_DATA input
- Each time a filtered data is available, the data is stored in the DF_DATAOUT register and the EODF_IRQ flag is raised (as digital audio mode goes through the decimation filter).

Note:

The first filtered data is available after a delay depending on the latency of the filter (according to the decimation factor) to guarantee the first issued value is correct.

- To get the converted values:
 - Either the DMA is enabled on DF data path (through DMA_DF_ENA bit in CONF register) and DMA copies the converted data in RAM at the end of each data conversion
 - Or the software has enabled the EODF_IRQ interrupt and is able to get the data from DF_DATAOUT register before a new converted data is generated.

Note:

If the CPU does not manage to get the converted data before a new converted data is generated, the OVR_DF_IRQ flag is raised to inform a data has been lost.

Note:

The software can program the hardware behavior in case of overrun through the OVR_DF_CFG bit in CONF register:

- if 0, the previous data is kept, the new one is lost.
- if 1, the previous data is lost, the new one is kept.

RM0530 - Rev 3 page 187/660



 As soon as the software clears the DIG_AUD_MODE bit in the CTRL register, the conversion is stopped immediately and the on-going conversion is not completed.

12.5.4 Full mode

Presentation

The full mode is the same mode as the analog audio mode but with the other analog channels than the audio PGA interface.

The full mode has the following characteristics:

- The input in the full mode can be the eight external channels and the two internal sources (VBAT and temperature sensor)
- The data path is from the ADC through the decimation filter (down sampler not used in this mode)
- The converted data is output in the DF_DATAOUT register
- The full mode conversion sequence is always in continuous mode
- CONF.SEQ_LEN[3:0]=0x0 is the only supported configuration for this mode.

Full mode usage

This paragraph describes the process to use the full mode:

Enable the LDO of the ADC by setting the ADC LDO ENA bit in the CTRL register

Note:

This LDO enable bit must not be set when VFQFPN32 devices are used because the VDDA pin used to supply the ADC LDO is not available on this package.

- Power on the ADC if not yet done by setting the ADC ON OFF bit in the CTRL register
- Program the full mode through the OP_MODE bit field in the CONF register
- Program the targeted data rate
- Program the continuous mode (mandatory in this mode) by setting the CONT bit in the CONF register
- Ensure CONF.SEQ LEN[3:0]=0x0
- Start theconversion by setting the START_CONV bit in CTRL register
- Each time a conversion is completed, the converted data is stored in the DF_DATAOUT register and the EODF flag is set (as analog audio mode goes through the decimation filter)
- To get the converted values:
 - Either the DMA is enabled on DF data path (through DMA_DF_ENA bit in CONF register) and DMA copies the converted data in RAM at the end of each data conversion
 - Or the software has enabled the EODF_IRQ interrupt and is able to get the data from DF_DATAOUT register before a new converted data is generated.

Note:

If the CPU does not manage to get the converted data before a new converted data is generated, the OVR DF IRQ flag is raised to inform a data has been lost.

Note:

The software can program the hardware behavior in case of overrun through the OVR_DF_CFG bit in CONF register:

- if 0, the previous data is kept, the new one is lost.
- if 1, the previous data is lost, the new one is kept.
- The data conversion goes on until the software stops it by setting the STOP_OP_MODE bit in the CTRL register: in this case, the conversion stops immediately and on-going conversion data are not issued.

12.5.5 Occasional mode

Presentation

The occasional mode has the following characteristics:

- The occasional mode input is either the VBAT or the temperature sensor
- The data path is from the ADC through the down sampler
- The converted data is output in the DS_DATAOUT register
- The occasional mode is always a single conversion

RM0530 - Rev 3 page 188/660



- The occasional mode is only a complementary mode to analog AUDIO mode or full mode and cannot be activated alone
- The applied down sampler ratio is always 1 for this mode. The DS ratio programmed in the DS_RATIO bit field of the DS_RATIO register is not taken into account.

Occasional usage

This paragraph describes the process to use the occasional mode:

- Select the source to be converted during the occasional mode (VBAT or temperature sensor) through the OCM SRC bit field in the OCM CTRL register
- Set the OCM_ENA bit in the OCM_CTRL register to start the occasional conversion
- Once the single conversion is completed, the converted data is stored in the DS_DATAOUT register and the EODS flag is set (as occasional mode goes through the down sampler)
- To get the converted values:
 - Either the DMA is enabled on DS data path (through DMA_DS_ENA bit in CONF register) and DMA copies the converted data in RAM at the end of each data conversion
 - Or the software has enabled the EODS_IRQ interrupt and is able to get the data from DS_DATAOUT register before a new converted data is generated.

12.5.6 Concurrent functions

Some modes support having concurrent conversions:

- ADC mode and digital audio mode
- Analog audio mode and occasional mode
- Full mode and occasional mode.

In this case the data are available in DF_DATAOUT and/or in DS_DATAOUT registers, depending on the selected concurrent modes.

Note:

Audio analog mode, full mode and occasional mode use a common hardware resource (12-bit ADC block). Furthermore, the audio analog mode and the full mode are continuous. So when the occasional mode is used in concurrent mode, they lose one conversion. In this configuration, the hardware keeps the previous data on lost conversion.

RM0530 - Rev 3 page 189/660



12.6 ADC registers

12.6.1 Version register (VERSION_ID)

Address offset: 0x00 Reset value: 0x0000 0020

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.									
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Res.	VERSION_ID[7:0]															
								г								

Bits 31:8	Reserved, must be kept at reset value.
Bit 7:0	VERSION_ID[7:0]: Version of the embedded IP.

RM0530 - Rev 3 page 190/660



12.6.2 ADC configuration register (CONF)

Address offset: 0x04 Reset value: 0x0002 0002

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	VBIAS_PRECH_FORCE	ADC_CONT_1V2	BIT_INVERT_DIFF	BIT_INVERT_SN	OVR_DF_CFG
											rw	rw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
OVR_DS_CFG	DMA_DF_ENA	DMA_DS_ENA	CAMADI E DATEIT.	SAIMITLE_KATE[1:0]	Res.	Res.	OP_MODE[1:0]		SMPS_SYNCHRO_ENA		CONT	0E(2)		SEQUENCE	CONT
rw	rw	rw	rw	rw			rw		rw	rw	rw	rw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Bits 31:21	Reserved, must be kept at reset value.
Bit 20	VBIAS_PRECH_FORCE: Possibility to keep the VBIAS_PRECH enabled to deactivate the filter (in case power supply is clean enough): 0: VBIAS_PRECH signal is controlled by the ADC digital state machine (default) 1: VBIAS_PRECH signal is set permanently to 1
Bit 19	ADC_CONT_1V2: Select the input sampling method: 0: Sampling only at conversion start (default) 1: Sampling starts at the end of conversion
Bit 18	BIT_INVERT_DIFF: Invert bit-to-bit the ADC data output (1's complement) when a differential input is connected to the ADC: O: No inversion (default) 1: Enable the inversion
Bit 17	BIT_INVERT_SN: Invert bit-to-bit the ADC data output (1's complement) when a single negative input is connected to the ADC: O: No inversion 1: Enable the inversion (default)
Bit 16	OVR_DF_CFG: Decimation Filter overrun configuration: 0: The previous data is kept, the new one is lost (default) 1: The previous data is lost, the new one is kept
Bit 15	OVR_DS_CFG: Down sampler overrun configuration: 0: The previous data is kept, the new one is lost (default) 1: The previous data is lost, the new one is kept
Bit 14	 DMA_DF_EN: Enable the DMA mode for the decimation filter data path: 0: DMA mode is disabled 1: DMA mode is enabled

RM0530 - Rev 3 page 191/660



Bit 13	DMA_DS_EN: Enable the DMA mode for the down sampler data path: 0: DMA mode is disabled 1: DMA mode is enabled											
	SAMPLE RATE[1:0]: Conversion rate of ADC:											
	- 00: 16 (= 1 Msp/s)											
Bits 12:11	- 01: 20 (= 800 ksp/s)											
2.00	- 10: 24(= 667 ksp/s)											
	- 11: 28 (= 571 ksp/s)											
Bits 10:9	Reserved, must be kept at reset value.											
	OP MODE[1:0]: ADC mode selection (=data path selection):											
	00: Reserved for future used											
Bits 8:7	01: Analog audio mode (PGAON)											
	• 10: ADC mode											
	11: Full mode											
	SMPS_SYNCHRO_ENA: Synchronize the ADC start conversion with a pulse generated by the SMPS:											
Bit 6	0: SMPS synchronization is disabled for all ADC clock frequencies 1: SMPS synchronization is enabled											
	Note: SMPS SYNCHRO ENA must be 0 when PWRC CR5.NOSMPS=1.											
	SEQ_LEN[3:0]: Number of conversions in a regular sequence:											
	0000: 1 conversion, starting from SEQ 0											
Bits 5:2	0001: 2 conversions, starting from SEQ 0											
5110 0.2												
	1111: 16 conversions, starting from SEQ 0											
	SEQUENCE: Enable the sequence mode (active by default):											
	0: Sequence mode is disabled, only SEQ0 is selected											
Bit 1	1: Sequence mode is enabled, conversions from SEQ0 to SEQx with x=SEQ_LEN (default)											
	Note: Clearing this bit is equivalent to SEQUENCE=1 and SEQ_LEN=0000. Ideally, this bit can be kept high as redundant with keeping high and setting SEQ_LEN=0000.											
	CONT: Regular sequence runs continuously when ADC mode is enabled:											
Bit 0	0: Enable the single conversion: when the sequence is over, the conversion stops											
	1: Enable the continuous conversion: when the sequence is over, the sequence starts again until the software sets the CTRL.STOP_OP_MODE bit											

RM0530 - Rev 3 page 192/660



12.6.3 ADC control register (CTRL)

Address offset: 0x08 Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.										
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	ADC_LDO_ENA	Res.	DIG_AUD_MODE	STOP_OP_MODE	START_CONV	ADC_ON_OFF									
										rw	rw	rw	t	t	rw

Bits 31:6	Reserved, must be kept at reset value.
Bit 5	ADC_LDO_ENA: Enable the LDO associated to the ADC block: 0: Disable the ADCLDO 1: Enable the ADCLDO Warning: This bit must not be set on VFQFPN32 packages.
Bit 4	Reserved, must be kept at reset value.
Bit 3	 DIG_AUD_MODE: Enable the digital audio mode (the data path uses the decimation filter): 0: Stop digital audio mode 1: Start digital audio mode
Bit 2	 STOP_OP_MODE(1): Stop the on-going OP_MODE (ADC mode, Analog audio mode, Full mode): 0: No effect 1: Stop on-going ADC mode Note: This bit is set by software and cleared by hardware.
Bit 1	 START_CONV⁽¹⁾: Generates a start pulse to initiate an ADC conversion: 0: No effect 1: Start the ADC conversion Note: This bit is set by software and cleared by hardware.
Bit 0	ADC_ON_OFF: O: Power off the ADC 1: Power on the ADC

^{1.} When setting the STOP_MODE_OP, the user has to wait around 10 μs before starting a new ADC conversion by setting the START_CONV bit.

RM0530 - Rev 3 page 193/660



12.6.4 ADC occasional mode control register (OCM_CTRL)

Address offset: 0x0C Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	OCM_ ENA	OCM_ SRC													
														t	rw

Bits 31:2	Reserved, must be kept at reset value.
Bit 1	OCM_ENA: Start occasional conversion in analog audio and full modes: O: No effect I: Start occasional conversion Note: This bit is set by software and cleared by hardware.
Bit 0	OCM_SRC: Select the occasional conversion source O: VBAT occasional conversion 1: Temperature sensor occasional conversion

RM0530 - Rev 3 page 194/660



12.6.5 ADC PGA configuration register (PGA_CONF)

Address offset: 0x10 Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.									
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	PGA_BIAS[2:0]			PGA_GAIN[3:0]											
									rw	rw	rw	rw	rw	rw	rw

Bits 31:7	Reserved, must be kept at reset value.									
	PGA_BIAS[2:0]: Set the microphone bias voltage:									
	– 000: 0.5 x VBAT									
	– 001: 0.55 x VBAT									
	– 010: 0.6 x VBAT									
Bits 6:4	– 011: 0.65 x VBAT									
	– 100: 0.7 x VBAT									
	– 101: 0.75 x VBAT									
	– 110: 0.8 x VBAT									
	– 111: 0.9 x VBAT									
	PGA_GAIN[3:0] : From 0 to 30 dB.									
	- 0000: 0 dB PGA min. gain, equivalent to the 1.2 V ADC full scale									
	– 0001: 3 dB									
	– 0010: 6 dB									
	– 0011: 9 dB									
Bits 3:0	– 0100: 12 dB									
DIIS 3.0	– 0101: 15 dB									
	– 0110: 18 dB									
	– 0111: 21 dB									
	– 1000: 24 dB									
	– 1001: 27 dB									
	– 1010 to 1111: 30 dB									

RM0530 - Rev 3 page 195/660



12.6.6 ADC input voltage switch selection register (SWITCH)

Address offset: 0x14 Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SE_VIN	N_7[1:0]	SE_VIN	N_6[1:0]	SE_VIN	N_5[1:0]	SE_VIN_4[1:0]		SE_VIN	N_3[1:0]	SE_VIN	N_2[1:0]	SE_VIN	N_1[1:0]	SE_VIN	N_0[1:0]
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bits 31:16	Reserved, must be kept at reset value.
Bits 15:14	SE_VIN_7[1:0]: Input voltage for VINP[3]. O0: Vinput = 1.2 V O1: Reserved (not used for this cut) 10: Vinput = 2.4 V 11: Vinput = 3.6 V
Bits 13:12	SE_VIN_6[1:0]: Input voltage for VINP[2]. Outline 1.2 V Outline 1.2 V Outline 1.2 V Outline 1.2 V Insurance 1.2 V Insurance 1.2 V Insurance 1.2 V Insurance 1.2 V
Bits 11:10	 SE_VIN_5[1:0]: Input voltage for VINP[1]. 00: Vinput = 1.2 V 01: Reserved (not used for this cut) 10: Vinput = 2.4 V 11: Vinput = 3.6 V
Bits 9:8	SE_VIN_4[1:0]: Input voltage for VINP[0]. 00: Vinput = 1.2 V 11: Vinput = 2.4 V 11: Vinput = 3.6 V
Bits 7:6	SE_VIN_3[1:0]: Input voltage for VINM[3] / VINP[3]-VINM[3]. O0: Vinput = 1.2 V O1: Reserved (not used for this cut) 10: Vinput = 2.4 V 11: Vinput = 3.6 V
Bits 5:4	SE_VIN_2[1:0]: Input voltage for VINM[2] / VINP[2]-VINM[2]. outline on the control of the contr
Bits 3:2	 SE_VIN_1[1:0]: Input voltage for VINM[1] / VINP[1]-VINM[1]. 00: Vinput = 1.2 V 01: Reserved (not used for this cut) 10: Vinput = 2.4 V 11: Vinput = 3.6 V
Bits 1:0	SE_VIN_0[1:0]: Input voltage for VINM[0] / VINP[0]-VINM[0]. 00: Vinput = 1.2 V 01: Reserved (not used for this cut) 10: Vinput = 2.4 V 11: Vinput = 3.6 V

RM0530 - Rev 3 page 196/660



12.6.7 Decimation filter configuration register (DF_CONF)

Address offset: 0x18 Reset value: 0x0000 3015

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	DF_HALF_D_EN	DF_HPF_EN
														rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DF_MICROL_RN	PDM_RATE[3:0]		:0]	DF_O_S2U	DF_I_U2S	DF_ITP1P2	DF_CIC_DHF		DF_C	IC_DI	EC_F	ACTO	R[6:0]]	
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bits 31:18	Reserved, must be kept at reset value.
Bit 17	 DF_HALF_D_EN: Half dynamic enable. 0: OFF: full dynamic (default) 1: ON: the dynamic is divided by 2 at the input of the decimation filter.
Bit 16	 DF_HPF_EN: High pass filter enable. 0: OFF (default) 1: ON, the cut-off frequency is 40 Hz.
Bit 15	DF_MICROL_RN: Left/right channel selection on digital microphone: 0: right channel selection 1: left channel selection
Bits 14:11	PDM_RATE[3:0]: Select the PDM clock rate. PDM period = (PDM_RATE[3:0] + 10) x 32mhz_period. 0000: PDM frequency = 3.2 MHz 0110: PDM frequency = 2 MHz (default) 1111: PDM frequency = 1.28 MHz
Bit 10	 DF_O_S2U: Select signed/unsigned format for data output 0: signed (default) 1: unsigned
Bit 9	 DF_I_U2S: Select signed/unsigned format for input 0: unsigned (default) 1: signed
Bit 8	 DF_ITP1P2: 1.2 fractional interpolator enable 0: 1.2 interpolator bypassed (default), 1: 1.2 interpolator ON. Note: This bit must be set only for the generation of a data rate at 200 kps from ADC data at 1 MHz. Unpredictable result may happen if set for other configuration.
Bit 7	 DF_CIC_DHF: CIC filter decimator half factor 0: integer factor (default), 1: half factor. Note: This bit must be set only for the generation of a data rate at 44.1 kps from ADC data at 1 MHz. Unpredictable result may happen if set for other configuration.

RM0530 - Rev 3 page 197/660



Bits 6:0

DF_CIC_DEC_FACTOR[6:0]:

MCIC for digital microphone (PDM freq = 2 MHz)

- 0x0E: output frequency 47.619 kHz (MCIC = 14)
- 0x0F: output frequency 44.44 kHz (MCIC = 15)
- 0x1E: output frequency 22.22 kHz (MCIC = 30)
- 0x2A: output frequency 15.873 kHz (MCIC = 42)
- 0x54: output frequency 7.936 kHz (MCIC = 84)

MCIC for analog microphone (ADC frequency = 1 Mhz):

- 0x02: output frequency 200 kHz with DF_ITP1P2 = 1
- 0x15: output frequency 15.873 kHz
- 0x2A: output frequency 7.936 kHz

RM0530 - Rev 3 page 198/660



12.6.8 Down sampler configuration register (DS_CONF)

Address offset: 0x1C Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.										
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	DS_WIDTH[2:0]		[2:0]	DS.	_RATIO[2:0]									
										rw	rw	rw	rw	rw	rw

Bits 31:6	Reserved, must be kept at reset value.
Bits 5:3	DS_WIDTH[2:0]: Program the down sampler width of data output (DSDTATA). 000: DS_DATA output on 12-bit (default) 001: DS_DATA output on 13-bit 010: DS_DATA output on 14-bit 101: DS_DATA output on 15-bit 100: DS_DATA output on 16-bit 1xx: Reserved
Bits 2:0	DS_RATIO[2:0]: Program the down sampler ratio (N factor). - 000: Ratio = 1, no down sampling (default) - 001: ratio = 2 - 010: ratio = 4 - 011: ratio = 8 - 100: ratio = 16 - 101: ratio = 32 - 110: ratio = 64 - 111: ratio = 128

RM0530 - Rev 3 page 199/660



12.6.9 ADC sequence programming 1 register (SEQ_1)

Address offset: 0x20 Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
	SEQ	7[3:0]			SEQ	6[3:0]			SEQ	5[3:0]		SEQ4[3:0]				
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
SEQ3[3:0]					SEQ	SEQ2[3:0]			SEQ	1[3:0]		SEQ0[3:0]				
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	

Bits 31:28	SEQ7[3:0] : Channel number code for 8 th conversion of the sequence. See SEQ0 for code detail.
Bits 27:24	SEQ6[3:0]: Channel number code for 7 th conversion of the sequence. See SEQ0 for code detail.
Bits 23:20	SEQ5[3:0]: Channel number code for 6 th conversion of the sequence. See SEQ0 for code detail.
Bits 19:16	SEQ4[3:0]: Channel number code for 5 th conversion of the sequence. See SEQ0 for code detail.
Bits 15:12	SEQ3[3:0]: Channel number code for 4 th conversion of the sequence. See SEQ0 for code detail.
Bits 11:8	SEQ2[3:0]: Channel number code for 3 rd conversion of the sequence. See SEQ0 for code detail.
Bits 7:4	SEQ1[3:0]: Channel number code for second conversion of the sequence. See SEQ0 for code detail.
Bits 3:0	SEQ0[3:0]: Channel number code for first conversion of the sequence 0000: VINM[0] to ADC single negative input 0001: VINM[1] to ADC single negative input 0010: VINM[2] to ADC single negative input 0011: VINM[3] to ADC single negative input 0100: VINP[0] to ADC single positive input 0101: VINP[1] to ADC single positive input 0110: VINP[2] to ADC single positive input 0111: VINP[3] to ADC single positive input 1000: VINP[0]-VINM[0] to ADC differential input 1001: VINP[1]-VINM[1] to ADC differential input 1001: VINP[2]-VINM[2] to ADC differential input 1011: VINP[3]-VINM[3] to ADC differential input 1100: VBAT - battery level detector 1101: Temperature sensor

RM0530 - Rev 3 page 200/660



12.6.10 ADC sequence programming 2 register (SEQ_2)

Address offset: 0x24 Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
SEQ15[3:0]					SEQ1	4[3:0]			SEQ1	3[3:0]		SEQ12[3:0]			
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	SEQ1	1[3:0]			SEQ1	0[3:0]		SEQ9[3:0]				SEQ8[3:0]			
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

SEQ15[3:0] : Channel number code for 16 th conversion of the sequence. See SEQ8 for code detail.
SEQ14[3:0]: Channel number code for 15 th conversion of the sequence. See SEQ8 for code detail.
SEQ13[3:0]: Channel number code for 14 th conversion of the sequence. See SEQ8 for code detail.
SEQ12[3:0]: Channel number code for 13 th conversion of the sequence. See SEQ8 for code detail.
SEQ11[3:0] : Channel number code for 12 th conversion of the sequence. See SEQ8 for code detail.
SEQ10[3:0] : Channel number code for 11 th conversion of the sequence. See SEQ8 for code detail.
SEQ9[3:0]: Channel number code for 10 th conversion of the sequence. See SEQ8 for code detail.
SEQ8[3:0]: Channel number code for 9th conversion of the sequence. 0000: VINM[0] to ADC single negative input 0001: VINM[1] to ADC single negative input 0010: VINM[2] to ADC single negative input 0011: VINM[3] to ADC single negative input 0100: VINP[0] to ADC single positive input 0101: VINP[1] to ADC single positive input 0110: VINP[2] to ADC single positive input 0111: VINP[3] to ADC single positive input 1000: VINP[0]-VINM[0] to ADC differential input 1001: VINP[1]-VINM[1] to ADC differential input 1010: VINP[2]-VINM[2] to ADC differential input 1011: VINP[3]-VINM[3] to ADC differential input 1101: Temperature sensor

RM0530 - Rev 3 page 201/660



12.6.11 ADC gain and offset correction 1 register (COMP_1)

Address offset: 0x28 Reset value: 0x0000 0555

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.			
													rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	OSFFSET1[6:0]				GAIN1[11:0]										
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bits 31:19	Reserved, must be kept at reset value.
Bits 18:12	OFFSET1[6:0]: First calibration point: signed offset compensation[6:0].
Bits 11:0	GAIN1[11:0]: First calibration point: gain AUXADC_GAIN_1V2[11:0].

Note: Refer to Section 25.1: DESIG registers for information about the location where the calibration values are stored.

RM0530 - Rev 3 page 202/660



12.6.12 ADC gain and offset correction 2 register (COMP_2)

Address offset: 0x2C Reset value: 0x0000 0555

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.			
													rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	OSFFSET2[6:0]				GAIN2[11:0]										
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bits 31:19	Reserved, must be kept at reset value.
Bits 18:12	OFFSET2[6:0]: Second calibration point: signed offset compensation[6:0].
Bits 11:0	GAIN2[11:0]: Second calibration point: gain AUXADC_GAIN_1V2[11:0].

Note: Refer to Section 25.1: DESIG registers for information about the location where the calibration values are stored.

RM0530 - Rev 3 page 203/660



12.6.13 ADC gain and offset correction 3 register (COMP_3)

Address offset: 0x30 Reset value: 0x0000 0555

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.		OSFFSET3[6:0]		
													rw	rw	rw	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	OSFFSET3[6:0]				GAIN3[11:0]											
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	

Bits 31:19	Reserved, must be kept at reset value.
Bits 18:12	OFFSET3[6:0]: Third calibration point: signed offset compensation[6:0].
Bits 11:0	GAIN3[11:0]: Third calibration point: gain AUXADC_GAIN_1V2[11:0].

Note: Refer to Section 25.1: DESIG registers for information about the location where the calibration values are stored.

RM0530 - Rev 3 page 204/660



12.6.14 ADC gain and offset correction 4 register (COMP_4)

Address offset: 0x34 Reset value: 0x0000 0555

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.			
													rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	OSFFSET4[6:0]				GAIN4[11:0]										
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bits 31:19	Reserved, must be kept at reset value.
Bits 18:12	OFFSET4[6:0]: Third calibration point: signed offset compensation[6:0].
Bits 11:0	GAIN4[11:0]: Third calibration point: gain AUXADC_GAIN_1V2[11:0].

Note: Refer to Section 25.1: DESIG registers for information about the location where the calibration values are stored.

RM0530 - Rev 3 page 205/660



12.6.15 ADC gain and offset selection register (COMP_SEL)

Address offset: 0x38 Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	OEESET CAINBITON	
														rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
OFFICE CAIN714-01		OFFSET CAINETON		OFFICE CAINETAIN		OFFERT ONINARGE		OFFICE CAIN 2(1-0)		OFFRET CAIN21-01		OFFSET_GAIN1[1:0]		OFFICE CAINOTAN	
rw		rw		rw		rw		rw		rw		rw	rw	rw	rw

Bits 31:18	Reserved, must be kept at reset value.
Bits 17:16	OFFSET_GAIN8[1:0]: Gain / offset used in ADC differential mode with Vinput range = 3.6 V: 00: OFFSET1 and GAIN1 from COMP_1 10: OFFSET2 and GAIN2 from COMP_2 10: OFFSET3 and GAIN3 from COMP_3 11: OFFSET4 and GAIN4 from COMP_4
Bits 15:14	OFFSET_GAIN7[1:0]: Gain / offset used in ADC single positive mode with Vinput range = 3.6 V: 00: OFFSET1 and GAIN1 from COMP_1 10: OFFSET2 and GAIN2 from COMP_2 10: OFFSET3 and GAIN3 from COMP_3 11: OFFSET4 and GAIN4 from COMP_4
Bits 13:12	 OFFSET_GAIN6[1:0]: Gain / offset used in ADC single negative mode with Vinput range = 3.6 V: 00: OFFSET1 and GAIN1 from COMP_1 01: OFFSET2 and GAIN2 from COMP_2 10: OFFSET3 and GAIN3 from COMP_3 11: OFFSET4 and GAIN4 from COMP_4
Bits 11:10	OFFSET_GAIN5[1:0]: Gain / offset used in ADC differential mode with Vinput range = 2.4 V: 00: OFFSET1 and GAIN1 from COMP_1 10: OFFSET2 and GAIN2 from COMP_2 10: OFFSET3 and GAIN3 from COMP_3 11: OFFSET4 and GAIN4 from COMP_4
Bits 9:8	OFFSET_GAIN4[1:0]: Gain / offset used in ADC single positive mode with Vinput range = 2.4 V: 00: OFFSET1 and GAIN1 from COMP_1 01: OFFSET2 and GAIN2 from COMP_2 10: OFFSET3 and GAIN3 from COMP_3 11: OFFSET4 and GAIN4 from COMP_4

RM0530 - Rev 3 page 206/660



Bits 7:6	 OFFSET_GAIN3[1:0]: Gain / offset used in ADC single negative mode with Vinput range = 2.4 V: 00: OFFSET1 and GAIN1 from COMP_1 01: OFFSET2 and GAIN2 from COMP_2 10: OFFSET3 and GAIN3 from COMP_3 11: OFFSET4 and GAIN4 from COMP_4
Bits 5:4	OFFSET_GAIN2[1:0]: Gain / offset used in ADC differential mode with Vinput range = 1.2 V: 00: OFFSET1 and GAIN1 from COMP_1 01: OFFSET2 and GAIN2 from COMP_2 10: OFFSET3 and GAIN3 from COMP_3 11: OFFSET4 and GAIN4 from COMP_4
Bits 3:2	OFFSET_GAIN1[1:0]: Gain / offset used in ADC single positive mode with Vinput range = 1.2 V: 00: OFFSET1 and GAIN1 from COMP_1 10: OFFSET2 and GAIN2 from COMP_2 10: OFFSET3 and GAIN3 from COMP_3 11: OFFSET4 and GAIN4 from COMP_4
Bits 1:0	OFFSET_GAIN0[1:0]: Gain / offset used in ADC single negative mode with Vinput range = 1.2 V: 00: OFFSET1 and GAIN1 from COMP_1 10: OFFSET2 and GAIN2 from COMP_2 10: OFFSET3 and GAIN3 from COMP_3 11: OFFSET4 and GAIN4 from COMP_4

RM0530 - Rev 3 page 207/660



12.6.16 ADC watchdog threshold register (WD_TH)

Address offset: 0x3C Reset value: 0x0FFF 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.		WD_HT[11:0]										
				rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	Res.	Res.	Res.		WD_LT[11:0]										
				rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bits 31:28	Reserved, must be kept at reset value.
Bits 27:16	WD_HT[11:0]: Analog watchdog high level threshold.
Bits 15:12	Reserved, must be kept at reset value.
Bits 11:0	WD_LT[11:0]: Analog watchdog low level threshold.

RM0530 - Rev 3 page 208/660



12.6.17 ADC watchdog configuration register (WD_CONF)

Address offset: 0x40 Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							AWD_C	HX[15:0]							
rw	rw	rw	rw	rw	rw	rw	rw	rw							

Bits 31:16	Reserved, must be kept at reset value.
	AWD_CHX[15:0] : Analog watchdog channel selection to define which input channel(s) need to be guarded by the watchdog.
	Bit0: VINM[0] to ADC negative input
	Bit1: VINM[1] to ADC negative input
	Bit2: VINM[2] to ADC negative input
	Bit3: VINM[3] to ADC negative input
	Bit4: MICROM to ADC negative input
	Bit5: VBAT to ADC negative input
Bits 15:0	Bit6: GND to ADC negative input
DIIS 13.0	Bit7: VDDA to ADC negative input
	Bit8: VINP[0] to ADC positive input
	Bit9: VINP[1] to ADC positive input
	Bit10: VINP[2] to ADC positive input
	Bit11: VINP[3] to ADC positive input
	Bit12: MICROP to ADC positive input
	Bit13: TEMP to ADC positive input
	Bit14: GND to ADC positive input
	Bit15: VDDA to ADC positive input

RM0530 - Rev 3 page 209/660



12.6.18 Down sampler data out register (DS_DATAOUT)

Address offset: 0x44 Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							DS_DA	TA[15:0]							
r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r

Bits 31:16	Reserved, must be kept at reset value.
Bits 15:0	DS_DATA[15:0]: Contains the converted data at the output of the down sampler.

RM0530 - Rev 3 page 210/660



12.6.19 Decimation filter data out register (DF_DATAOUT)

Address offset: 0x48 Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							DF_DA	TA[15:0]							
r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r

Bits 31:16	Reserved, must be kept at reset value.
Bits 15:0	DF_DATA[15:0]: Contains the converted data at the output of the Down Sampler.

RM0530 - Rev 3 page 211/660



12.6.20 ADC interrupt status register (IRQ_STATUS)

Address offset: 0x4C Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17
Res.	Res.	Res.	Res.	Res.	Res.	Res.								
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1
Res.	Res.	Res.	AWD_IRQ	EOS_IRQ	EODF_IRQ	EODS_IRQ								
								rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1

Bits 31:8	Reserved, must be kept at reset value.
Bit 7	 DF_OVRFL_IRQ: Set to indicate the decimation filter is saturated. When read, provide the status of the interrupt: 0: No saturation on the decimation filter 1: Decimation filter is saturated.
Σ.,	 Writing this bit clears the status of the interrupt: 0: No effect 1: Clear the interrupt
Bit 6	OVR_DF_IRQ: Set to indicate a decimation filter overrun (a data is lost). When read, provide the status of the interrupt: O: No overrun occurred 1: Overrun occurred
	Writing this bit clears the status of the interrupt: O: No effect 1: Clear the interrupt
Bit 5	OVR_DS_IRQ: Set to indicate a down sampler overrun (at least one data is lost). When read, provide the status of the interrupt: O: No overrun occurred 1: Overrun occurred
	 Writing this bit clears the status of the interrupt: 0: No effect 1: Clear the interrupt
Bit 4	AWD_IRQ: Set when an analog watchdog event occurs. When read, provide the status of the interrupt: 0: No analog watchdog event occurred 1: Analog watchdog event has occurred. Writing this bit clears the status of the interrupt: 0: No effect 1: Clear the interrupt
Bit 3	 EOS_IRQ: Set when a sequence of conversion is completed. When read, provide the status of the interrupt: 0: Sequence of conversion is not completed 1: Sequence of conversion is completed. Writing this bit clears the status of the interrupt: 0: No effect 1: Clear the interrupt
Bit 2	 EODF_IRQ: Set when the decimation filter conversion is completed. When read, provide the status of the interrupt 0: Decimation filter conversion is not completed 1: Decimation filter conversion is completed. Writing this bit clears the status of the interrupt: 0: No effect 1: Clear the interrupt

RM0530 - Rev 3 page 212/660



Bit 1	 EODS_IRQ: Set when the down sampler conversion is completed. When read, provide the status of the interrupt: 0: Down sampler conversion is not completed 1: Down sampler conversion is completed Writing this bit clears the status of the interrupt: 0: No effect 1: Clear the interrupt
Bit 0	Reserved, must be kept at reset value. O: ADC conversion is not completed 1: ADC conversion is completed Writing this bit clears the status of the interrupt: O: No effect 1: Clear the interrupt

RM0530 - Rev 3 page 213/660



12.6.21 ADC interrupt enable register (IRQ_ENABLE)

Address offset: 0x50 Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.								
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	DF_OVRFL_IRQ_ENA	OVR_DF_IRQ_ENA	OVR_DS_IRQ_ENA	AWD_IRQ_ENA	EOS_IRQ_ENA	EODF_IRQ_ENA	EODS_IRQ_ENA	EOC_IRQ_ENA							
								rw	rw	rw	rw	rw	rw	rw	rw

Bits 31:8	Reserved, must be kept at reset value.
Bit 7	 DF_OVRFL_IRQ_ENA: Decimation filter saturation interrupt enable: 0: DF_OVRFL interrupt is disabled 1: DF_OVRFL interrupt is enabled
Bit 6	OVR_DF_IRQ_ENA: Decimation filter overrun interrupt enable:
Bit 5	OVR_DS_IRQ_ENA: Down sampler overrun interrupt enable: 0: Down sampler interrupt is disabled 1: Down sampler interrupt is enabled
Bit 4	 AWD_IRQ_ENA: Analog watchdog interrupt enable: 0: Analog watchdog interrupt is disabled 1: Analog watchdog interrupt is enabled
Bit 3	 EOS_IRQ_ENA: End of regular sequence interrupt enable: 0: EOS interrupt is disabled 1: EOS interrupt is enabled
Bit 2	 EODF_IRQ_ENA: End of conversion interrupt enable for the decimation filter output: 0: EODF interrupt is disabled 1: EODF interrupt is enabled
Bit 1	 EODS_IRQ_ENA: End of conversion interrupt enable for the down sampler output: 0: EODF interrupt is disabled 1: EODF interrupt is enabled
Bit 0	Reserved, must be kept at reset value.

RM0530 - Rev 3 page 214/660



12.6.22 ADC timers configuration register (TIMER_CONF)

Address offset: 0x54 Reset value: 0x0000 9628

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	PRECH_DELAY_SEL			
															rw			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
		VBIA	S_PREC	H_DELA	Y[7:0]		ADC_LDO_DELAY[7:0]											
rw	rw	rw	rw	rw	rw rw rw		rw	rw	rw	rw	rw	rw	rw	rw	rw			

Bits 31:17	Reserved, must be kept at reset value.									
	PRECH_DELAY_SEL: Selects the time step PD_STEP for the VBIAS_PRECH_DELAY timer.									
Bit 16	- 0: PD_STEP = 4 μs = (32 x 4) / 32 MHz									
	- 1: PD_STEP = 4.096 ms = (32 x 4 x 1024) / 32 MHz									
	VBIAS_PRECH_DELAY[7:0] : Defines the duration of a waiting time starting at rising edge of PGA_EN signal and corresponding to the VBIAS precharge pulse duration. The delay is expressed in multiples of PD_STEP knowing PD_STEP is defined by the PRECH_DELAY_SEL bit value.									
Bits 15:8	The time unit is PD_STEP (4 µs or 4.096 ms).									
	With PRECH_DELAY_SEL=0, the maximum delay is 1.02 ms (255 x 4 μs).									
	With PRECH_DELAY_SEL=1, the maximum delay is 1044.48 ms (255 x 4.096 ms). Default value is 600 μ s (150 x 4 μ s).									
5,, - 0	ADC_LDO_DELAY[7:0]: Defines the duration of a waiting time to be inserted between the ADC_LDO enable and the ADC ON to let time to the LDO to stabilize before starting a conversion.									
Bits 7:0	The time unit is 4 μ s.									
	Maximum delay is 1.02 ms (255 x 4 μ s). Default value is 40 = 160 μ s.									

RM0530 - Rev 3 page 215/660

Dano 346/660

12.6.23 ADC registers map

Table 37. ADC register map and reset values

	Table 37. ADG register map and reset values																																
Offset	Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x00	VERSION_ID	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.				VERSION IDIZ-01	72														
	Reset value																									0	0	1	0	0	0	0	0
0x04	CONF	Res.	VBIAS_PRECH_FORCE	ADC_CONT_1V2	BIT_INVERT_DIFF	BIT_INVERT_SN	OVR_DF_CFG	OVR_DS_CFG	DMA_DF_ENA	DMA_DS_ENA	T GWAYO	SAMPLE_RATE[1:0]		Res.	MODET1:01		SMPS_SYNCHRO_ENA		SEO LENIS:01			SEQUENCE	CONT.										
	Reset value												0	0	0	1	0	0	0	0	0	0			0	0	0	0	0	0	0	1	0
0x08	CTRL	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	ADC_LDO_ENA	Res.	DIG_AUD_MODE	STOP_OP_MODE	START_CONV	ADC_ON_OFF											
	Reset value																											0		0	0	0	0
0x0C	OCM_CTRL	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	OCM_ENA	OCM_SRC											
	Reset value																															0	0
0x10	PGA_CONF	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.		Res.	Res.	Res.	Res.		PGA_BIAS[2:0]			PGA GAIN[3:0]													
	Reset value																										0	0	0	0	0	0	0



RM0530
Analog digital converter (ADC)



Offset	Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3 2	2 1	0
0x14	SWITCH	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.		SE_VIN_7[1:0]	10. 10.	SE_VIN_0[1.0]	L	SE_VIN_5[1:0]	10. 141. V	SE_VIN_4[1:0]	SE VIN 311:01	- 10 - 10 - 10 - 10 - 10 - 10 - 10 - 10	SE_VIN_2[1:0]		SE_VIN_1[1:0]		SE_VIN_0[1:0]
	Reset value																	0	0	0	0	0	0	0	0	0	0	0	0	0 0	0	0
0x18	DF_CONF	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	DF_HALF_D_EN	DF_HPF_EN	DF_MICROL_RN		IO. CATETO: OI	[0.6]= [XX] = [0.6]		DF_O_S2U	DF_I_U2S	DF_ITP1P2	DF_CIC_DHF				DF_CIC_DEC_FACTOR[6:0]		
	Reset value															0	0	0	0	1	1	0		0	0	0	0	0	1	0 1	1 0	1
0x1C	DS_CONF	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.		DS_WIDTH[2:0]		DS_RATIO[2:0]	l
	Reset value																											0	0	0 0	0 0	0
0x20	SEQ_1		i i	SEQ7[3:0]			10.020	SEG0[5:0]			0.010	o=@5 5.0]			0.67469.01	0EQ4[5.0]				SEU3[3:0]			SEQ2[3:0]				SEO1[3:0]	5			SEQ0[3:0]	
	Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0	0 0	0
0x24	SEQ_2		L	SEQ15[3:0]			2.674	SEQ14[3.0]			SEQ1	3[3:0]		SEQ1	2[3:0]		SEQ ²	11[3:0]	S	EQ10	0[3:0]	S	EQ9	9[3:0]		SE	80[3:	0]
	Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0	0 (0
0x28	COMP_1	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.				OFFSET1[6:0]									GAIN1[11:0]	-				
	Reset value														0	0	0	0	0	0	0	0	1	0	1	0	1	0	1	0 1	1 0	1



Offset	Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9 8	7 6	5 4	4 ;	3 2	1 0
0x2C	COMP_2	Res.	Res.	Res.	Res.				OFFSET2[6:0]							GAIN2[11:0]													
	Reset value														0	0	0	0	0	0	0	0	1	0 1	0 1	0	1 () 1	0 1
0x30	COMP_3	Res.	Res.	Res.	Res.			'	OFFSET3[6:0]	'						GAIN3[11:0]		'											
	Reset value														0	0	0	0	0	0	0	0	1	0 1	0 1	0 1	1 (1	0 1
0x34	COMP_4	Res.	Res.	Res.	Res.				OFFSET4[6:0]							GAIN4[11:0]													
	Reset value														0	0	0	0	0	0	0	0	1	0 1	0 1	0	1 () 1	0 1
0x38	COMP_SEL	Res.	Res.	Res.	Res.	Res.	C. LIGINIA O. H. I.G.	OFFSET_GAIN8[1:0]		OFFSET_GAIN/[1:0]	C. FIGURE OF THE	OFFSET_GAIING[1:0]		OFFSE1_GAIN5[1:0]	OFFSET_GAIN4[1:0]	OFFSET_GAIN3[1:0]	OFFSET_GAIN2[1:0]		OFFSET_GAIN01[1:0]	OFFSET_GAIN0[1:0]									
	Reset value															0	0	0	0	0	0	0	0	0 0	0 0	0 () (0 0	0 0
0x3C	WD_TH	Res.	Res.	Res.	Res.						WD HT111-01	0						Res.	Res.	Res.	Res.				WD LT[11:0]				
	Reset value					1	1	1	1	1	1	1	1	1	1	1	1					0	0	0 0	0 0	0 () (0 0	0 0
0x40	WD_CONF	Res.	Res.	Res.	Res.	Res.	Res.	Res.							AWD_CHX[15:0]				·										
	Reset value																	0	0	0	0	0	0	0 0	0 0	0 0) (0 0	0 0

Offset	Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x44	DS_DATAOUT	Res.								DS_DATA[15:0]																							
	Reset value																	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x48	DF_DATAOUT	Res.								DF_DATA[15:0]						'	,																
	Reset value																	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x4C	IRQ_STATUS	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	DF_OVRFL_IRQ	OVR_DF_IRQ	OVR_DS_IRQ	AWD_IRQ	EOS_IRQ	EODF_IRQ	EODS_IRQ	EOC_IRQ															
	Reset value																									0	0	0	0	0	0	0	0
0x50	IRQ_ENABLE	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	DF_OVRFL_IRQ_ENA	OVR_DF_IRQ_ENA	OVR_DS_IRQ_ENA	AWD_IRQ_ENA	EOS_IRQ_ENA	EODF_IRQ_ENA	EODS_IRQ_ENA	EOC_IRQ_ENA															
	Reset value																									0	0	0	0	0	0	0	0
0x54	TIMER_CONF	Res.	PRECH_DELAY_SEL				VBIAS_PRECH_DELAY[7:0]								ADC 100 DELAYIZ:01																		
	Reset value																0	1	0	0	1	0	1	1	0	0	0	1	0	1	0	0	0



13 Random number generator (RNG)

The RNG is a random number generator based on a continuous analog noise that provides a 16-bit value to the host when read.

13.1 Features

- AHB slave peripheral
- Deliver 16-bit random number produced by an analog generator
- Minimum period of 1.25 µs (corresponding to 20 RNGCLK cycles) between two consecutive random numbers. This is automatically managed by a pulling spacer counter that adds wait-state on the AHB bus when reading occurs too closely to the previous one
- Monitoring of the entropy of the RNG to flag abnormal behavior (generation of stable values or stable sequence of values)
- 2 clock domains:
 - RNGCLK:16 MHz for the normalization and shifter (specific serial to 16-bit parallel conversion)
 - HCLK: AHB clock (16 MHz, 32 MHz or 64 MHz) for the AHB interface
- Can be disabled to reduce power consumption.

Power consumption and RNG:

The internal free-running oscillators are quite power consuming. It is possible to stop them when the RNG is not used

- After a PORESETn, the internal free-running oscillators are stopped by default to limit consumption
- When the RNG clock tree is enabled through the RCC after a PORESETn, the oscillators are automatically restarted
- If the SW enables the RNG clock tree through the RCC, it does not stop the internal oscillator. The SW has to first set the RNG_CR[2] = RNG_DIS to stop them.
- On the other side, the SW has to restart them by clearing the RNG_DIS bit once the RNG clock tree is reenabled.

RM0530 - Rev 3 page 220/660



13.2 RNG registers

13.2.1 RNG configuration register (RNG_CR)

Address offset: 0x00 Reset value: 0x0000

This register configures the RNG.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.												
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	TST_CLK	RNG_DIS	Res.	Res.											
												rw	rw		

Bits 31:4	Reserved, must be kept at reset value.
	TST_CLK: RNG test clock bit.
	Writing this bit with 1b starts the logic that detects the presence of the RNG_CLK.
Bit 3	Then wait (with a timeout of at least four RNGCLK cycles) for REVCLK = 1b in the RNG_SR register. If REVCLK = 0b after timeout elapsed, it means that RNGCLK is not present and reading RNG_VAL register triggers an AHB error response.
	For security reasons, software should check that the RNGCLK is present before reading random values.
	This bit is auto-cleared and always read as 0.
	RNG_DIS: RNG disable bit.
	This bit enables or disables the random number generator.
Bit 2	0: RNG is enabled (default)
	1: RNG is disabled. The internal free-running oscillators are put in power-down mode and the RNG clock is stopped at the input of the block.
	TOTAL CONTRACTOR OF THE CONTRA

13.2.2 RNG status flag register (RNG_SR)

Address offset: 0x04 Reset value: 0x0000

This register provides status flags of the RNG.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.												
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
15	14	13	12	- 11	10	9	0	′	O	5	4	<u> </u>		'	U
Res.	FAULT	REVCLK	RNGRDY												
													rc_w1	r	r

Bits 31:3	Reserved, must be kept at reset value.
	FAULT : Fault reveal bit. This bit is set by hardware when a faulty sequence of bits occurs. The faulty sequences are:
Bit 2	 Sequence of more than 32 consecutive bits of samevalue (0b or 1b) Sequence of more than 16 consecutive alternation of 0band 1b (01010101b).
	Writing this bit with 1b clears it. Writing with 0b has no effect.

RM0530 - Rev 3 page 221/660



REVCLK: RNGCLK clock reveal bit.

Bit 1

A write with 1b to bit TSTCLK in RNG_CR resets this bit. If the RNGCLK is present, this bit is 1b after four RNGCLK cycles after the end of the write to RNG_CR. If REVCLK = 0b after this period, it means the RNGCLK is not present and reading RNG_VAL triggers an AHB error response.

RNGRDY: New random value ready.

Bit 0

- 0: The RNG_VAL register value is not yet valid. If performing a read access to RNG_VAL, the host is on hold (by wait-states insertion on the AHB bus) until a random value is available.
- 1: The RNG_VAL register contains a valid random number.

This bit remains at 0b when the RNG is disabled (RNGDIS bit = 1b in RNG_CR)

13.2.3 RNG value register (RNG_VAL)

Address offset: 0x08 Reset value: 0xXXXX

This register delivers a 16-bit random value when read. After being read, this register delivers a new random value only after 20 cycles of RNGCLK. If the host performs a new read before the period has elapsed, the RNG inserts a wait-state on the AHB bus.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
						F	RANDON	/_VALU	E						
r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r

Bits 31:16	Reserved, must be kept at reset value.
Bit 15:0	RANDOM_VALUE: Random value.

RM0530 - Rev 3 page 222/660

13.2.4 **RNG** register map

Refer to Section 2.2.2: Memory map and register boundary addresses for the register boundary addresses.

Despite RNG registers being addressed through AHB, only 32-bit accesses are allowed. Any 8-bit or 16-bit access generates an AHB error leading to Note: a hard fault on Cortex-M0+.

Table 38. RNG register list

Address offset	Name	RW ⁽¹⁾	Reset	Description
0x00	RNG_CR	RW	0x00000000	RNG configuration register. See Section 13.2: RNG registers
0x04	RNG_SR	RO	0x00000000	RNG status register. See Section 13.2: RNG registers
0x08	RNG_VAL	RO	0x00000000	RNG 16-bit random value. See Section 13.2: RNG registers

^{1.} These acronyms have the following meaning: RW = read and write; RO = read only.





14 Public key accelerator (PKA)

The public key accelerator is an AHB slave block dedicated to the computation of cryptographic public key primitives related to ECC (elliptic curve cryptography) using a predefined prime modulus and a predefined curve. The PKA core is clocked by the system clock divided by two and the PKA memory is clocked by system clock.

14.1 Features

The main features of the PKA block are:

- Elliptic curve Diffie-Hellman (ECDH) public-private key pair calculation accelerator
- Based on the Montgomery method for fast modular multiplications
- Built-in Montgomery domain inward and outward transforations
- AMBA AHB lite slave interface with a reduced command set
- Single port internal memory available for the system when the STM32WB07xC and STM32WB06xC PKA
 is not using it.

RM0530 - Rev 3 page 224/660



14.2 PKA registers

14.2.1 PKA command and status register (PKA_CSR)

Address offset: 0x00 Reset value: 0x0000 0002

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.								
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	SFT_RST	Res.	Res.	Res.	Res.	Res.	READY	09							
								rw						r	rw

Bits 31:8	Reserved, must be kept at zero
Bit 7	 SFT_RST: PKA software reset. Writing 0 clears the bit and releases the PKA block reset. Writing 1 resets the PKA block. The PKA RAM content is not changed. Note: When the SFT_RST is set, the access to the PKA registers is not blocked, only the core is under reset.
Bits 6:2	Reserved, must be kept at zero
Bit 1	READY: PKA readiness status. O: The PKA is still computing 1: The PKA is ready to start a new calculation Caution: If READY bit is high, the PKA cannot be accessed through the AHB interface. The rising edge of the READY bit set the PROC_END flag in the PKA_ISR register.
Bit 0	 GO: PKA start processing command. Writing 0 has no effect Writing 1 starts the encryption engine This bit must be written back to zero before the end of the calculation.

RM0530 - Rev 3 page 225/660



14.2.2 PKA interrupt status register (PKA_ISR)

Address offset: 0x04 Reset value: 0x0000 0000

Bit 0

The PKA_ISR register gives the interrupts status of the PKA block. To clear a pending interrupt, it is necessary to chain two writings in the corresponding bit: write 1'b1 and then 1'b0.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.												
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	ADD_ERR	RAM_ERR	Res.	PROC_END											
												rw	rw		rw

Bits 31:4	Reserved, must be kept at reset value
	ADD_ERR: AHB Address error interrupt. When read:
	 0: All AHB read or write access to the PKA RAM occurred in a mapped address range 1: All AHB read or write access to the PKA RAM occurred in an unmapped address range
Bit 3	When written:
	To clear the pending interrupt, the user must write this bit to 1 and clear it just after by writing 0. If the write 0 does not occur, the interrupt is generated on next event towards the CPU if enabled in PKA_IER but the flag is seen at 0 when the interrupt handler reads it in this register (as clear action is still active).
	RAM_ERR: RAM read / write access error interrupt. When read:
Bit 2	 0: All AHB read or write access to the PKA RAM occurred while the PKA was stopped 1: All the AHB read or write access to the PKA RAM occurred while the PKA was operating and using the internal RAM. Those read or write could not succeed as the PKA internal RAM is disconnected from the AHB bus when the PKA is operating (READY bit low).
	When written:
	To clear the pending interrupt, the user must write this bit to 1 and clear it just after by writing 0. If the write 0 does not occur, the interrupt is generated on next event towards the CPU if enabled in PKA_IER but the flag is seen at 0 when the interrupt handler reads it in this register (as clear action is still active).
Bit 1	Reserved, must be kept at reset value
	PROC_END: PKA process ending interrupt. When read:
	0: No new event detected

occur, the interrupt is generated on next event towards the CPU if enabled in PKA_IÉR but the flag is seen at 0 when the interrupt handler reads it in this register (as clear action is still active).

To clear the pending interrupt, the user must write this bit to 1 and clear it just after by writing 0. If the write 0 does not

1: The PKA process is ended (This bit is set to 1 when the PKA_CSR.READY bit rises.)

RM0530 - Rev 3 page 226/660



14.2.3 PKA control register (PKA_IEN)

Address offset: 0x08 Reset value: 0x0000 0000

The PKA_IEN register allows enabling of the PKA interrupts.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.												
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	ADDERR_EN	RAMERR_EN	Res.	READY_EN											
												rw	rw		rw

Bits 31:4	Reserved, must be kept at reset value
Bit 3	 ADDERR_EN: AHB Address error interrupt enable. 0: ADD_ERR interrupt is disabled 1: ADD_ERR interrupt is enabled
Bit 2	RAMERR_EN: RAM access error interrupt enable. 0: RAM_ERR interrupt is disabled 1: RAM_ERR interrupt is enabled
Bit 1	Reserved, must be kept at reset value
Bit 0	READY_EN: READY interrupt enable. 0: READY interrupt is disabled 1: READY interrupt is enabled

RM0530 - Rev 3 page 227/660

1

The device communicates to the PKA via 32-bit-wide control registers accessible via the AMBA™ rev. 2.0 "AHB bus. Refer to Table 3. STM32WB07xC and STM32WB06xC memory map and peripheral register boundary addresses.

Table 39. PKA register map

Offset	Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x0000	PKA_CSR	Res.	SFT_RST	Res.	Res.	Res.	Res.	Res.	READY	9																							
	Reset value																									0						1	0
0x0004	PKA_ISR	Res.	Res.	Res.	Res.	ADD_ERR	RAM_ERR	Res.	PROC_END																								
	Reset value																													0	0		0
0x0008	PKA_IEN	Res.	Res.	Res.	Res.	ADDERR_EN	RAMERR_EN	Res.	READY_EN																								
	Reset value																													0	0		0



14.3 Programmer model

14.3.1 Basic sequence

The typical sequence to use the PKA block is the following:

- 1. Load input data into the PKA internal memory (PKA_RAM).
- 2. Assert the GO command by setting the GO bit in the PKA_CSR register.
- 3. Wait for READY bit setting (by polling READY bit in PKA CSR register or through PROC END interrupt).
- 4. Copy back elaboration results from PKA internal memory.

14.3.2 Data location in PKA_RAM

The input and output data have a specific location in PKA_RAM. The locations are specified in Table 40. ECC scalar multiplication data location.

Table 40. ECC scalar multiplication data location

Parameter description	Mnemonic	Address (decimal)	Size (words)	PKA_RAM offset address
		Input		
'k' of kP	ecc_addr_k	27	EOS ⁽¹⁾	0x6C
Initial point P, coordinates X,Y	ecc_addr_px ecc_addr_py	36	2*EOS ⁽¹⁾	0x90
initial point P, coordinates A, i	ecc_addi_px ecc_addi_py	45	2 EUS	0xB4
	C	Output		
Coordinates X,Y, of the results	ecc_addr_px ecc_addr_py	36	2*EOS ⁽¹⁾	0x90
Coordinates X, 1, or the results	ecc_addi_px ecc_addi_py	45	2 EU3(**)	0xB4
Error	ecc_addr_kp_error	0	1	0x00

^{1.} EOS:ECC operand size.

The error field returns one if the input point is not a valid point so does not statisfy the curve equation. In this case the computation is very short. If the error field is zero at the end of the calculation, then the result should be considered as valid. The maximum length of data is calculated with the following formula:

max. EOS = (max_ecc_size / word_size) + 1.

Example 1

If ECC P256 is used, an operand needs (256 / 32 + 1) words, so 9 words are needed by the PKA core. When loading an input that is represented on 256 bits = 8 words, an additional word is requested and has to be filled with zero.

RM0530 - Rev 3 page 229/660



15 Cyclic redundancy check calculation unit (CRC)

15.1 Introduction

The CRC (cyclic redundancy check) calculation unit is used to get a CRC code from 8-, 16- or 32-bit data word and a generator polynomial.

Among other applications, CRC-based techniques are used to verify data transmission or storage integrity. In the purpose of the functional safety standards, they offer a means of verifying the Flash memory integrity. The CRC calculation unit helps compute a signature of the software during runtime, to be compared with a reference signature generated at link time and stored at a given memory location.


15.2 CRC main features

- Fully programmable polynomial with programmable size (7, 8, 16, 32-bits).
- Handles 8, 16, 32-bit data size
- Programmable CRC initial value
- Single input/output 32-bit data register
- Input buffer to avoid bus stall during calculation
- CRC computation done in 4 AHB clock cycles (HCLK) for the 32-bit data size
- General-purpose 8-bit register (can be used for temporary storage)
- Reversibility option on I/Odata.

15.3 CRC functional description

15.3.1 CRC block diagram

Figure 27. CRC calculation unit block diagram



15.3.2 CRC operation

The CRC calculation unit has a single 32-bit read/write data register (CRC_DR). It is used to input new data (write access), and holds the result of the previous CRC calculation (read access).

Each write operation to the data register creates a combination of the previous CRC value (stored in CRC_DR) and the new one. CRC computation is done on the whole 32-bit data word or byte-by-byte depending on the format of the data being written.

The CRC_DR register can be accessed by word, right-aligned half-word and right-aligned byte. For the other registers only 32-bit access is allowed.

The duration of the computation depends on data width:

- 4 AHB clock cycles for 32-bit
- 2 AHB clock cycles for 16-bit

RM0530 - Rev 3 page 230/660



1 AHB clock cycles for 8-bit.

An input buffer allows a second data to be immediately written without waiting for any wait states due to the previous CRC calculation.

The data size can be dynamically adjusted to minimize the number of write accesses for a given number of bytes. For instance, a CRC for 5 bytes can be computed with a word write followed by a byte write.

The input data can be reversed, to manage the various endianness schemes. The reversing operation can be performed on 8 bits, 16 bits and 32 bits depending on the REV_IN[1:0] bits in the CRC_CR register.

For example: input data 0x1A2B3C4D is used for CRC calculation as:

- 0x58D43CB2 with bit-reversal done by byte
- 0xD458B23C with bit-reversal done by half-word
- 0xB23CD458 with bit-reversal done on the full word.

The output data can also be reversed by setting the REV_OUT bit in the CRC_CR register.

The operation is done at bit level: for example, output data 0x11223344 is converted into 0x22CC4488.

The CRC calculator can be initialized to a programmable value using the RESET control bit in the CRC_CR register (the default value is 0xFFFFFFF).

The initial CRC value can be programmed with the CRC_INIT register. The CRC_DR register is automatically initialized upon CRC_INIT register write access.

The CRC_IDR register can be used to hold a temporary value related to CRC calculation. It is not affected by the RESET bit in the CRC_CR register.

Polynomial programmability

The polynomial coefficients are fully programmable through the CRC_POL register, and the polynomial size can be configured to be 7, 8, 16 or 32 bits by programming the POLYSIZE[1:0] bits in the CRC_CR register. Even polynomials are not supported.

If the CRC data is less than 32-bit, its value can be read from the least significant bits of the CRC_DR register. To obtain a reliable CRC calculation, the change on-the-fly of the polynomial value or size can not be performed

during a CRC calculation. As a result, if a CRC calculation is on-going, the application must either reset it or perform a CRC_DR read before changing the polynomial.

The default polynomial value is the CRC-32 (Ethernet) polynomial: 0x4C11DB7.

RM0530 - Rev 3 page 231/660



15.4 CRC registers

15.4.1 Data register (CRC_DR)

Address offset: 0x00

Reset value: 0xFFFF FFFF

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							DR[3	1:16]							
rw	rw	rw	rw	rw	rw	rw	rw	rw							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							DR[15:0]							
							rw	rw							

Bits 31:0

Bits data size is less than 32 bits, the least significant bits are used to write/read the correct value.

15.4.2 Independent data register (CRC_IDR)

Address offset: 0x04

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							IDR[3	31:16]							
rw	rw	rw	rw	rw	rw	rw	rw	rw							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							IDR[3	31:16]							
rw	rw	rw	rw	rw	rw	rw	rw	rw							

Bits 31:0 IDR[31:0]: This field can be used to hold a temporary value related to the CRC calculation. It is not affected by the RESET bit in the CRC_CR register.

RM0530 - Rev 3 page 232/660



15.4.3 Control register (CRC_CR)

Address offset: 0x08 Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.								
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
								REV_OUT	REV_	IN[1:0]	POLYS	 ZE[1:0]	Res.	Res.	RESET
								rw	rw	rw	rw	rw			rw

Bits 31:8	Reserved, must be kept cleared.
	REV_OUT: Reverse output data
Bit 7	This bit controls the reversal of the bit order of the output data. 0: Bit order not affected
	1: Bit-reversed output format
	REV_IN[1:0]: Reverse input data.
	These bits control the reversal of the bit order of the input data.
Bits 6:5	00: Bit order not affected
DIIS 0.5	01: Bit reversal done by byte
	10: Bit reversal done by half-word
	11: Bit reversal done by word
	POLYSIZE[1:0]: Polynomial size.
	These bits control the size of the polynomial.
Bits 4:3	00: 32-bit polynomial
DIIS 4.3	01: 16-bit polynomial
	10: 8-bit polynomial
	11: 7-bit polynomial
Bits 2:1	Reserved, must be kept cleared.
	RESET: RESET bit
Bit 0	This bit is set by software to reset the CRC calculation unit and set the data register to the value stored in the CRC_INIT register. This bit can only be set, it is automatically cleared by hardware.

RM0530 - Rev 3 page 233/660



15.4.4 Initial CRC value (CRC_INIT)

Address offset: 0x10 Reset value: 0xFFFF FFFF

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
						(CRC_IN	IT[31:16]						
								rw							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							CRC_IN	IIT[15:0]							
rw	rw	rw	rw	rw	rw	rw	rw	rw							

Bits 31:0 CRC_INIT: Programmable initial CRC value. This register is used to write the CRC initial value.

15.4.5 CRC polynomial (CRC_POL)

Address offset: 0x14

Reset value: 0x04C11DB7

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							POL[3	31:16]							
								rw							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							POL	[15:0]							
rw	rw	rw	rw	rw	rw	rw	rw	rw							

Bits 31:0 POL[31:0]: CRC polynomial coefficients. This allows programming of the polynomial coefficients.

RM0530 - Rev 3 page 234/660



15.4.6 CRC register map

Table 41. CRC register map and reset values

Offset	Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4 3	2	1	0
0x00	CRC_DR	DR[31:0]																														
	Reset value	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1 1	1	1	1
0x04	CRC_IDR														ID	R[31	:0]															
	Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0	0	0	0
0x08	CRC_CR	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	REV_OUT	REV IN[1:0]		POLYSIZE[1:0]	Res.	Res.	RESET
	Reset value																									0	0	0				0
0x10	CRC_INIT		CRC_INIT[31:0]																													
	Reset value	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1 1	1	1	1
0x14	CRC_POL														PC)L[3	1:0]															
	Reset value														0x04	IC11	IDB7	,														

Refer to Section 2.2.2: Memory map and register boundary addresses for the register boundary addresses.

RM0530 - Rev 3 page 235/660



16 Advanced-control timers (TIM1)

In this section, "TIMx" should be understood as "TIM1" since there is only one instance of this timer in the STM32WB07xC and STM32WB06xC devices.

16.1 TIM1 introduction

The advanced-control timers (TIM1) consist of a 16-bit auto-reload counter driven by a programmable prescaler. It may be used for a variety of purposes, including measuring the pulse lengths of input signals (input capture) or generating output waveforms (output compare, PWM, complementary PWM with deadtime insertion).

Pulse lengths and waveform periods can be modulated from a few microseconds to several milliseconds using the timer prescaler on the timer input clock which is at 64 MHz.

16.2 TIM1 main features

TIM1 timer features include:

- 16-bit up, down, up/down auto-reload counter
- 16-bit programmable prescaler allowing dividing (also "on-the-fly") the counter clock frequency either by any factor between 1 and 65536
- Up to 6 independent channels for:
 - Input capture (except channels 5 and 6)
 - Output compare
 - PWM generation (edge and center-aligned mode)
 - One-pulse mode output
- Complementary outputs with programmable deadtime
- Synchronization circuit to control the timer with external signals
- Repetition counter to update the timer registers only after a given number of cycles of the counter
- 2 break inputs to put the timer output signals in a safe user selectable configuration
- Interrupt generation on the following events:
 - Update: counter overflow/underflow, counter initialization (by software or internal/external trigger)
 - Trigger event (counter start, stop, initialization or count by internal/external trigger)
 - Input capture
 - Output compare
- Supports incremental (quadrature) encoder for positioning purposes
- Trigger input for external clock or cycle-by-cycle current management.

RM0530 - Rev 3 page 236/660




Figure 28. Advanced-control timer block diagram

DT58432



16.3 TIM1 functional description

16.3.1 Time-base unit

The main block of the programmable advanced-control timer is a 16-bit counter with its related auto-reload register. The counter can count up, down or both up and down. The counter clock can be divided by a prescaler.

The counter, the auto-reload register and the prescaler register can be written or read by software. This is true even when the counter is running.

The time-base unit includes:

- Counter register(TIMx CNT)
- Prescaler register(TIMx PSC)
- Auto-reload register(TIMx ARR)
- Repetition counter register(TIMx RCR)

The auto-reload register is preloaded. Writing to or reading from the auto-reload register accesses the preload register. The contents of the preload register are transferred into the shadow register permanently or at each update event (UEV), depending on the auto-reload preload enable bit (ARPE) in TIMx_CR1 register. The update event is sent when the counter reaches the overflow (or underflow when down-counting) and if the UDIS bit equals 0 in the TIMx_CR1 register. It can also be generated by software. The generation of the update event is described in detail for each configuration.

The counter is clocked by the prescaler output CK_CNT, which is enabled only when the counter enable bit (CEN) in TIMx_CR1 register is set (refer also to the slave mode controller description to get more details on counter enabling).


Note that the counter starts counting 1 clock cycle after setting the CEN bit in the TIMx CR1 register.

Prescaler description

The prescaler can divide the counter clock frequency by any factor between 1 and 65536. It is based on a 16-bit counter controlled through a 16-bit register (in the TIMx_PSC register). It can be changed on-the-fly as this control register is buffered. The new prescaler ratio is taken into account at the next update event.

Figure 29. Counter timing diagram with prescaler division change from 1 to 2 and Figure 30. Counter timing diagram with prescaler division change from 1 to 4 give some examples of the counter behavior when the prescaler ratio is changed on-the-fly

Figure 29. Counter timing diagram with prescaler division change from 1 to 2



RM0530 - Rev 3 page 238/660






Figure 30. Counter timing diagram with prescaler division change from 1 to 4

16.3.2 Counter modes

Up-counting mode

In up-counting mode, the counter counts from 0 to the auto-reload value (content of the TIMx_ARR register), then restarts from 0 and generates a counter overflow event.

If the repetition counter is used, the update event (UEV) is generated after up-counting is repeated for the number of times programmed in the repetition counter register (TIMx_RCR) + 1. Otherwise, the update event is generated at each counter overflow.

Setting the UG bit in the TIMx_EGR register (by software or by using the slave mode controller) also generates an update event.

The UEV event can be disabled by software by setting the UDIS bit in the TIMx_CR1 register. This is to avoid updating the shadow registers while writing new values in the preload registers. Then no update event occurs until the UDIS bit has been written to 0. However, the counter restarts from 0, as well as the counter of the prescaler (but the prescale rate does not change). In addition, if the URS bit (update request selection) in TIMx_CR1 register is set, setting the UG bit generates an update event UEV but without setting the UIF flag (thus no interrupt is sent). This is to avoid generating both update and capture interrupts when clearing the counter on the capture event.

When an update event occurs, all the registers are updated and the update flag (UIF bit in TIMx_SR register) is set (depending on the URS bit):

- The repetition counter is reloaded with the content of TIMx RCR register
- The auto-reload shadow register is updated with the preload value (TIMx_ARR)
- The buffer of the prescaler is reloaded with the preload value (content of the TIMx_PSC register).

The following figures show some examples of the counter behavior for different clock frequencies when TIMx_ARR=0x36.

RM0530 - Rev 3 page 239/660



Figure 31. Counter timing diagram, internal clock divided by 1




Figure 32. Counter timing diagram, internal clock divided by 2





Figure 33. Counter timing diagram, internal clock divided by 4



RM0530 - Rev 3 page 240/660



Figure 34. Counter timing diagram, internal clock divided by N





Figure 35. Counter timing diagram, update event when ARPE=0 (TIMx_ARR not preloaded)



RM0530 - Rev 3 page 241/660




Figure 36. Counter timing diagram, update event when ARPE=1 (TIMx ARR preloaded)

Down-counting mode

In down-counting mode, the counter counts from the auto-reload value (content of the TIMx_ARR register) down to 0, then restarts from the auto-reload value and generates a counter underflow event.

If the repetition counter is used, the update event (UEV) is generated after down-counting is repeated for the number of times programmed in the repetition counter register (TIMx_RCR) +1. Otherwise, the update event is generated at each counter underflow.

Setting the UG bit in the TIMx_EGR register (by software or by using the slave mode controller) also generates an update event.

The UEV update event can be disabled by software by setting the UDIS bit in TIMx_CR1 register. This is to avoid updating the shadow registers while writing new values in the preload registers. Then no update event occurs until UDIS bit has been written to 0. However, the counter restarts from the current auto-reload value, whereas the counter of the prescaler restarts from 0 (but the prescale rate does not change).

In addition, if the URS bit (update request selection) in TIMx_CR1 register is set, setting the UG bit generates an update event UEV but without setting the UIF flag (thus no interrupt is sent). This is to avoid generating both update and capture interrupts when clearing the counter on the capture event.

When an update event occurs, all the registers are updated and the update flag (UIF bit in TIMx_SR register) is set (depending on the URS bit):

- The repetition counter is reloaded with the content of TIMx_RCR register
- The buffer of the prescaler is reloaded with the preload value (content of the TIMx_PSC register)
- The auto-reload active register is updated with the preload value (content of the TIMx_ARR register). Note that the auto-reload is updated before the counter is reloaded, so that the next period is the expected one.

The following figures show some examples of the counter behavior for different clock frequencies when TIMx ARR=0x36.

RM0530 - Rev 3 page 242/660

Figure 37. Counter timing diagram, internal clock divided by 1




Figure 38. Counter timing diagram, internal clock divided by 2





Figure 39. Counter timing diagram, internal clock divided by 4



RM0530 - Rev 3 page 243/660





Figure 40. Counter timing diagram, internal clock divided by N

Figure 41. Counter timing diagram, update event when repetition counter is not used



Center-aligned mode (up/down-counting)

In center-aligned mode, the counter counts from 0 to the auto-reload value (content of the TIMx_ARR register) – 1, generates a counter overflow event, then counts from the auto-reload value down to 1 and generates a counter underflow event. Then it restarts counting from 0.

Center-aligned mode is active when the CMS bits in TIMx_CR1 register is not equal to '00'. The output compare interrupt flag of channels configured in output is set when: the counter counts down (Center aligned mode 1, CMS = "01"), the counter counts up (Center aligned mode 2, CMS = "10") the counter counts up and down (Center aligned mode 3, CMS = "11").

In this mode, the DIR direction bit in the TIMx_CR1 register cannot be written. It is updated by hardware and gives the current direction of the counter.

The update event can be generated at each counter overflow and at each counter underflow or by setting the UG bit in the TIMx_EGR register (by software or by using the slave mode controller) also generates an update event. In this case, the counter restarts counting from 0, as well as the counter of the prescaler.

The UEV update event can be disabled by software by setting the UDIS bit in the TIMx_CR1 register. This is to avoid updating the shadow registers while writing new values in the preload registers. Then no update event occurs until UDIS bit has been written to 0. However, the counter continues counting up and down, based on the current auto-reload value.

In addition, if the URS bit (update request selection) in TIMx_CR1 register is set, setting the UG bit generates a UEV update event but without setting the UIF flag (thus no interrupt is sent). This is to avoid generating both update and capture interrupts when clearing the counter on the capture event.

RM0530 - Rev 3 page 244/660




When an update event occurs, all the registers are updated and the update flag (UIF bit in TIMx_SR register) is set (depending on the URS bit):

- The repetition counter is reloaded with the content of TIMx RCR register
- The buffer of the prescaler is reloaded with the preload value (content of the TIMx_PSC register)
- The auto-reload active register is updated with the preload value (content of the TIMx_ARR register). Note that if the update source is a counter overflow, the auto-reload is updated before the counter is reloaded, so that the next period is the expected one (the counter is loaded with the new value).


The following figures show some examples of the counter behavior for different clock frequencies.

Figure 42. Counter timing diagram, internal clock divided by 1, TIMx_ARR = 0x6



Note: Here, center-aligned mode 1 is used (for more details refer to Section 16.4: TIM1 registers).


Figure 43. Counter timing diagram, internal clock divided by 2



RM0530 - Rev 3 page 245/660



Figure 44. Counter timing diagram, internal clock divided by 4, TIMx_ARR=0x36







Figure 45. Counter timing diagram, internal clock divided by N

Figure 46. Counter timing diagram, update event with ARPE=1 (counter underflow)



RM0530 - Rev 3 page 246/660






Figure 47. Counter timing diagram, update event with ARPE=1 (counter overflow)

16.3.3 Repetition counter

Section 16.3.1: Time-base unit describes how the update event (UEV) is generated with respect to the counter overflows/underflows. It is actually generated only when the repetition counter has reached zero. This can be useful when generating PWM signals.

This means that data are transferred from the preload registers to the shadow registers (TIMx_ARR auto-reload register, TIMx_PSC prescaler register, but also TIMx_CCRx capture/compare registers in compare mode) every N+1 counter overflows or underflows, where N is the value in the TIMx_RCR repetition counter register.

The repetition counter is decremented:

- · At each counter overflow in up-counting mode
- At each counter underflow in down-counting mode
- At each counter overflow and at each counter underflow in center-aligned mode. Although this limits the
 maximum number of repetition to 32768 PWM cycles, it makes it possible to update the duty cycle twice
 per PWM period. When refreshing compare registers only once per PWM period in center-aligned mode,
 maximum resolution is 2xT_{ck}, due to the symmetry of the pattern.

The repetition counter is an auto-reload type; the repetition rate is maintained as defined by the TIMx_RCR register value (refer to Figure 48. Update rate examples depending on mode and TIMx_RCR register settings).

When the update event is generated by software (by setting the UG bit in TIMx_EGR register) or by hardware through the slave mode controller, it occurs immediately whatever the value of the repetition counter is and the repetition counter is reloaded with the content of the TIMx_RCR register.

In center-aligned mode, for odd values of RCR, the update event occurs either on the overflow or on the underflow depending on when the RCR register was written and when the counter was launched: if the RCR was written before launching the counter, the UEV occurs on the overflow. If the RCR was written after launching the counter, the UEV occurs on the underflow.

For example, for RCR = 3, the UEV is generated each 4^{th} overflow or underflow event depending on when the RCR was written.

RM0530 - Rev 3 page 247/660



Figure 48. Update rate examples depending on mode and TIMx RCR register settings

UEV₁► Update Event: Preload registers transferred to active registers and update interrupt generated

Update Event if the repetition counter underflow occurs when the counter is equal to the auto-reload value.


16.3.4 External trigger input

The timer features an external trigger input ETR. It can be used as:

- External clock (external clock mode 2, see Section 16.3.5:)
- Trigger for the slave mode (see Section 16.4: TIM1 registers)
- PWM reset input for cycle-by-cycle current regulation Section 16.3.17: Clearing the OCxREF signal on an external event).

Figure 49. External trigger input block below describes the ETR input conditioning. The input polarity is defined with the ETP bit in TIMx_SMCR register. The trigger can be prescaled with the divider programmed by the ETPS[1:0] bit field and digitally filtered with the ETF[3:0] bit field.

Figure 49. External trigger input block



The ETR input comes from input pins (see Table 8. GPIO alternate options AF3 - AF4 and Table 9. I/O analog feature mapping).

RM0530 - Rev 3 page 248/660



16.3.5 **Clock selection**

The counter clock can be provided by the following clock sources:

- Internal clock (CK INT)
- External clock mode1: external input pin

Note: Only channel 1 and channel 2 support the external clock mode 1.

- External clock mode 2: external trigger input ETR
- Encoder mode.

Internal clock source (CK INT)

If the slave mode controller is disabled (SMS=000), then the CEN, DIR (in the TIMx CR1 register) and UG bits (in the TIMx EGR register) are actual control bits and can be changed only by software (except UG which remains cleared automatically). As soon as the CEN bit is written to 1, the prescaler is clocked by the internal clock CK_INT.

Figure 50. Control circuit in normal mode, internal clock divided by 1 shows the behavior of the control circuit and the upcounter in normal mode, without prescaler.





Figure 50. Control circuit in normal mode, internal clock divided by 1

External clock source mode 1

This mode is selected when SMS=111 in the TIMx SMCR register. The counter can count at each rising or falling edge on a selected input.

Figure 51. TI2 external clock connection example

TIMx SMCR TS[2:0]



For example, to configure the upcounter to count in response to a rising edge on the TI2 input, use the following procedure:

- 1. Select the proper TI2x source (internal or external) with the TI2SEL[3:0] bits in the TIMx TISEL register.
- Configure channel 2 to detect rising edges on the TI2 input by writing CC2S = '01' in the TIMx CCMR1 register.

RM0530 - Rev 3 page 249/660




- 3. Configure the input filter duration by writing the IC2F[3:0] bits in the TIMx_CCMR1 register (if no filter is needed, keep IC2F=0000).
- 4. Select rising edge polarity by writing CC2P=0 and CC2NP=0 in the TIMx_CCER register.
- 5. Configure the timer in external clock mode 1 by writing SMS=111 in the TIMx_SMCR register.
- 6. Select TI2 as the trigger input source by writing TS=110 in the TIMx_SMCR register.
- 7. Enable the counter by writing CEN=1 in the TIMx CR1 register.

Note: The capture prescaler is not used for triggering, so you do not need to configure it.

When a rising edge occurs on TI2, the counter counts once and the TIF flag is set.

The delay between the rising edge on TI2 and the actual clock of the counter is due to the resynchronization circuit on TI2 input.

Figure 52. Control circuit in external clock mode 1




External clock source mode 2

This mode is selected by writing ECE=1 in the TIMx_SMCR register.

The counter can count at each rising or falling edge on the external trigger input ETR.

Shown below in Figure 53. External trigger input block.

Figure 53. External trigger input block



For example, to configure the upcounter to count each 2 rising edges on ETR, use the following procedure:

- 1. As no filter is needed in this example, write ETF[3:0]=0000 in the TIMx_SMCR register.
- 2. Set the prescaler by writing ETPS[1:0]=01 in the TIMx SMCR register.
- 3. Select rising edge detection on the ETR pin by writing ETP=0 in the TIMx_SMCR register.
- 4. Enable external clock mode 2 by writing ECE=1 in the TIMx_SMCR register.
- 5. Enable the counter by writing CEN=1 in the TIMx_CR1 register.

The counter counts once each 2 ETR rising edges.

RM0530 - Rev 3 page 250/660



The delay between the rising edge on ETR and the actual clock of the counter is due to the resynchronization circuit on the ETRP signal.

f_{CK_INT}
CNT_EN
ETR
ETRP
ETRF
Counter clock = CK_CNT = CK_PSC
Counter register
34
35
36

Figure 54. Control circuit in external clock mode 2

16.3.6 Capture/compare channels

Each capture/compare channel is built around a capture/compare register (including a shadow register), an input stage for capture (with digital filter, multiplexing, and prescaler, except for channels 5 and 6) and an output stage (with comparator and output control).

Figure 55. Capture/compare channel (example: channel 1 input stage) to Figure 58. Output stage of capture/compare channel (channel 4) give an overview of one capture/compare channel.

The input stage samples the corresponding TIx input to generate a filtered signal TIxF. Then, an edge detector with polarity selection generates a signal (TIxFPx) which can be used as trigger input by the slave mode controller or as the capture command. It is prescaled before the capture register (ICxPS).

to the slave mode controller TI1F Risir n TI1FP Edge Detector TI1F_Falling downcounter TI2FP1 IC1 divider 10 ICF[3:0] CC1P/CC1NP TRC TIMx_CCER (from slave mode TIMx_CCMR1 controller) TI2F_rising (from channel 2) CC1S[1:0] ICPS[1:0] CC1E TI2F_falling TIMx_CCMR1 TIMx_CCER (from channel 2)

Figure 55. Capture/compare channel (example: channel 1 input stage)


The output stage generates an intermediate waveform which is then used for reference: OCxRef (active high). The polarity acts at the end of the chain.

RM0530 - Rev 3 page 251/660

APB Bus MCU-peripheral interface write CCR1H if 1 read CCR1H S write in progress read_in_progress write CCR1L Capture/compare preload register read CCR1 CC1S[1] compare_transfer CC1S[0] input mode CC1S[1] OC1PE OC1PE Capture/compare shadow register CC1S[0] UE<u>V</u> TIM1_CCMR1 (from time base unit) IC1PS capture CC1E CNT>CCR1 Counter CNT=CCR1 CC1G TIM1_EGR


Figure 56. Capture/compare channel 1 main circuit

Figure 57. Output stage of capture/compare channel (channel 1, idem ch. 2 and 3)



Note: OCxREF, where x is the rank of the complementary channel.

Figure 58. Output stage of capture/compare channel (channel 4)



RM0530 - Rev 3 page 252/660



occs To the master mode controller OCREF_CLR ocref clr in OC5REF OC5⁽¹⁾ n Output CNT > CCR5 enable Output mode circuit CNT = CCR5 CC5E CC5P TIM1_CCER TIM1_CCER CC4F TIM1_CCER OC5CE OC5M[3:0] OSSI TIM1_BDTR TIM1_CCMR2 TIM1 CR2 OIS5 Not available externally.

Figure 59. Output stage of capture/compare channel (channel 5, idem ch.6)

The capture/compare block is made of one preload register and one shadow register. Write and read always access the preload register.

In capture mode, captures are actually done in the shadow register, which is copied into the preload register. In compare mode, the content of the preload register is copied into the shadow register which is compared to the counter.

16.3.7 Input capture mode

In input capture mode, the capture/compare registers (TIMx_CCRx) are used to latch the value of the counter after a transition detected by the corresponding ICx signal. When a capture occurs, the corresponding CCXIF flag (TIMx_SR register) is set and an interrupt can be sent if they are enabled. If a capture occurs while the CCxIF flag was already high, then the overcapture flag CCxOF (TIMx_SR register) is set. CCxIF can be cleared by software by writing it to '0' or by reading the captured data stored in the TIMx_CCRx register. CCxOF is cleared when you write it to '0'.

The following example shows how to capture the counter value in TIMx_CCR1 when TI1 input rises. To do this, use the following procedure:

- Select the active input: TIMx_CCR1 must be linked to the TI1 input, so write the CC1S bits to 01 in the TIMx_CCMR1 register. As soon as CC1S becomes different from 00, the channel is configured in input and the TIMx_CCR1 register becomes read-only.
- Program the input filter duration you need with respect to the signal you connect to the timer (when the input is one of the TIx (ICxF bits in the TIMx_CCMRx register). Imagine that, when toggling, the input signal is not stable during, at most, 5 internal clock cycles. A filter duration longer than these 5 clock cycles must be programmed. A transition on TI1 can be validated when 8 consecutive samples with the new level have been detected (sampled at fDTS frequency). Then write IC1F bits to 0011 in the TIMx_CCMR1 register.
- Select the edge of the active transition on the TI1 channel by writing CC1P and CC1NP bits to 0 in the TIMx CCER register (rising edge in this case).
- Program the input prescaler. In our example, we wish the capture to be performed at each valid transition, so the prescaler is disabled (write IC1PS bits to '00' in the TIMx_CCMR1 register).
- Enable capture from the counter into the capture register by setting the CC1E bit in the TIMx_CCER register.
- If needed, enable the related interrupt request by setting the CC1IE bit in the TIMx_DIER register. When an input capture occurs:
 - The TIMx_CCR1 register gets the value of the counter on the active transition.
 - CC1IF flag is set (interrupt flag). CC1OF is also set if at least two consecutive captures occurred whereas the flag was not cleared.
 - An interrupt is generated depending on the CC1IE bit.

In order to handle the overcapture, it is recommended to read the data before the overcapture flag. This is to avoid missing an overcapture which could happen after reading the flag and before reading the data.

RM0530 - Rev 3 page 253/660



Note: IC interrupt can be generated by software by setting the corresponding CCxG bit in the TIMx_EGR register.

16.3.8 PWM input mode

Note: Only channel 1 and channel 2 support this PWM input mode.

This mode is a particular case of input capture mode. The procedure is the same except:

- Two ICx signals are mapped on the same Tlx input
- These 2 ICx signals are active on edges with opposite polarity
- One of the two TIxFP signals is selected as trigger input and the slave mode controller is configured in reset mode.

For example, you can measure the period (in TIMx_CCR1 register) and the duty cycle (in TIMx_CCR2 register) of the PWM applied on TI1 using the following procedure (depending on CK_INT frequency and prescaler value):

- Select the active input for TIMx_CCR1: write the CC1S bits to 01 in theTIMx_CCMR1 register (TI1 selected).
- Select the active polarity for TI1FP1 (used both for capture in TIMx_CCR1 and counter clear): write the CC1P and CC1NP bits to '0' (active on rising edge).
- Select the active input for TIMx_CCR2: write the CC2S bits to 10 in theTIMx_CCMR1 register (TI1 selected).
- Select the active polarity for TI1FP2 (used for capture in TIMx_CCR2): write the CC2P and CC2NP bits to CC2P/CC2NP='10' (active on falling edge).
- Select the valid trigger input: write the TS bits to 101 in the TIMx SMCR register (TI1FP1 selected).
- Configure the slave mode controller in reset mode: write the SMS bits to 0100 inthe TIMx SMCR register.
- Enable the captures: write the CC1E and CC2E bits to '1' in the TIMx CCER register.




Figure 60. PWM input mode timing

16.3.9 Forced output mode

In output mode (CCxS bits = 00 in the TIMx_CCMRx register), each output compare signal (OCxREF and then OCx/OCxN) can be forced to active or inactive level directly by software, independently of any comparison between the output compare register and the counter.

To force an output compare signal (OCXREF/OCx) to its active level, you just need to write 0101 in the OCxM bits in the corresponding TIMx_CCMRx register. Thus, OCXREF is forced high (OCxREF is always active high) and OCx gets an opposite value to CCxP polarity bit.

For example: CCxP=0 (OCx active high) => OCx is forced to high level.

The OCxREF signal can be forced low by writing the OCxM bits to 0100 in the TIMx CCMRx register.

Anyway, the comparison between the TIMx_CCRx shadow register and the counter is still performed and allows the flag to be set. Interrupt can be sent accordingly. This is described in the output compare mode section below.

RM0530 - Rev 3 page 254/660



16.3.10 Output compare mode

This function is used to control an output waveform or indicate when a period of time has elapsed. Channels 1 to 6 can be output.

When a match is found between the capture/compare register and the counter, the output compare function:

- Assigns the corresponding output pin to a programmable value defined by the output compare mode
 (OCxM bits in the TIMx_CCMRx register) and the output polarity (CCxP bit in the TIMx_CCER register).
 The output pin can keep its level (OCXM=0000), be set active (OCxM=0001), be set inactive (OCxM=0010)
 or can toggle (OCxM=0011) on match.
- Sets a flag in the interrupt status register (CCxIF bit in the TIMx_SR register).
- Generates an interrupt if the corresponding interrupt mask is set (CCXIE bit in the TIMx DIER register).


The TIMx_CCRx registers can be programmed with or without preload registers using the OCxPE bit in the TIMx_CCMRx register.

In output compare mode, the update event UEV has no effect on OCxREF and OCx output. The timing resolution is one count of the counter. Output compare mode can also be used to output a single pulse (in one-pulse mode). Procedure:

- 1. Select the counter clock (internal, external, prescaler)
- 2. Write the desired data in the TIMx ARR and TIMx CCRx registers.
- 3. Set the CCxIE bit if an interrupt request is to be generated.
- 4. Select the output mode. For example:
 - a. Write OCxM = 0011 to toggle OCx output pin when CNT matches CCRx
 - b. Write OCxPE = 0 to disable preload register
 - c. Write CCxP = 0 to select active high polarity
 - d. Write CCxE = 1 to enable the output
- 5. Enable the counter by setting the CEN bit in the TIMx CR1 register.

The TIMx_CCRx register can be updated at any time by software to control the output waveform, provided that the preload register is not enabled (OCxPE='0', otherwise the TIMx_CCRx shadow register is updated only at the next update event UEV). An example is given in Figure 61. Output compare mode, toggle on OC1

Figure 61. Output compare mode, toggle on OC1



16.3.11 **PWM** mode

Pulse width modulation mode allows you to generate a signal with a frequency determined by the value of the TIMx_ARR register and a duty cycle determined by the value of the TIMx_CCRx register.

RM0530 - Rev 3 page 255/660



The PWM mode can be selected independently on each channel (one PWM per OCx output) by writing '0110' (PWM mode 1) or '0111' (PWM mode 2) in the OCxM bits in the TIMx_CCMRx register. You must enable the corresponding preload register by setting the OCxPE bit in the TIMx_CCMRx register, and eventually the autoreload preload register (in up-counting or center-aligned modes) by setting the ARPE bit in the TIMx_CR1 register.

As the preload registers are transferred to the shadow registers only when an update event occurs, before starting the counter, you have to initialize all the registers by setting the UG bit in the TIMx EGR register.

OCx polarity is software programmable using the CCxP bit in the TIMx_CCER register. It can be programmed as active high or active low. OCx output is enabled by a combination of the CCxE, CCxNE, MOE, OSSI and OSSR bits (TIMx_CCER and TIMx_BDTR registers). Refer to the TIMx_CCER register description for more details.

In PWM mode (1 or 2), TIMx_CNT and TIMx_CCRx are always compared to determine whether TIMx_CCRx≤TIMx_CNT or TIMx_CNT≤TIMx_CCRx (depending on the direction of the counter).

The timer is able to generate PWM in edge-aligned mode or center-aligned mode depending on the CMS bits in the TIMx_CR1 register.

PWM edge-aligned mode

Up-counting configuration

Up-counting is active when the DIR bit in the TIMx_CR1 register is low. Refer to Section 16.3.2: Counter modes. In the following example, we consider PWM mode 1. The reference PWM signal OCxREF is high as long as TIMx_CNT < TIMx_CCRx, otherwise it becomes low. If the compare value in TIMx_CCRx is greater than the autoreload value (in TIMx_ARR) then OCxREF is held at '1'. If the compare value is 0 then OCxRef is held at '0'. Figure 62. Edge-aligned PWM waveforms (ARR=8) shows some edge-aligned PWM waveforms in an example where TIMx_ARR=8.




Figure 62. Edge-aligned PWM waveforms (ARR=8)

Down-counting configuration

Down-counting is active when DIR bit in TIMx_CR1 register is high. Refer to Section 16.3.2: Counter modes.

In PWM mode 1, the reference signal OCxRef is low as long as TIMx_CNT> TIMx_CCRx else it becomes high. If the compare value in TIMx_CCRx is greater than the auto-reload value in TIMx_ARR, then OCxREF is held at '1'. 0% PWM is not possible in this mode.

PWM center-aligned mode

RM0530 - Rev 3 page 256/660



Center-aligned mode is active when the CMS bits in TIMx_CR1 register are different from '00' (all the remaining configurations having the same effect on the OCxRef/OCx signals). The compare flag is set when the counter counts up, when it counts down or both when it counts up and down depending on the CMS bits configuration. The direction bit (DIR) in the TIMx_CR1 register is updated by hardware and must not be changed by software. Refer to Section 16.3.2: Counter modes.

Figure 63. Center-aligned PWM waveforms (ARR=8) shows some center-aligned PWM waveforms in an example where:

- TIMx ARR=8
- PWM mode is the PWM mode 1
- The flag is set when the counter counts down corresponding to the center-aligned mode 1 selected for CMS=01 in TIMx_CR1 register.




Figure 63. Center-aligned PWM waveforms (ARR=8)

Hints on using center-aligned mode

 When starting in center-aligned mode, the current up-down configuration is used. It means that the counter counts up or down depending on the value written in the DIR bit in the TIMx_CR1 register. Moreover, the DIR and CMS bits must not be changed at the same time by the software.

RM0530 - Rev 3 page 257/660



- Writing to the counter while running in center-aligned mode is not recommended as it can lead to unexpected results. In particular:
 - 1. The direction is not updated if you write a value in the counter that is greater than the auto-reload value (TIMx CNT>TIMx ARR). For example, if the counter was counting up, it continues to count up.
 - 2. The direction is updated if you write 0 or write the TIMx_ARR value in the counter but no Update Event UEV is generated.
- The safest way to use center-aligned mode is to generate an update by software (setting the UG bit in the TIMx_EGR register) just before starting the counter and not to write the counter while it is running.

16.3.12 Asymmetric PWM mode

Asymmetric mode allows two center-aligned PWM signals to be generated with a programmable phase-shift. While the frequency is determined by the value of the TIMx_ARR register, the duty cycle and the phase-shift are determined by a pair of TIMx_CCRx registers. One register controls the PWM during up-counting, the second during down-counting, so that PWM is adjusted every half PWM cycle:

- OC1REFC (or OC2REFC) is controlled by TIMx_CCR1 and TIMx_CCR2
- OC3REFC (or OC4REFC) is controlled by TIMx_CCR3 and TIMx_CCR4

Asymmetric PWM mode can be selected independently on two channels (one OCx output per pair of CCR registers) by writing '1110' (asymmetric PWM mode 1) or '1111' (asymmetric PWM mode 2) in the OCxM bits in the TIMx_CCMRx register.


Note:

The OCxM[3:0] bit field is split into two parts for compatibility reasons, the most significant bit is not contiguous with the 3 least significant ones.

When a given channel is used as asymmetric PWM channel, its complementary channel can also be used. For instance, if an OC1REFC signal is generated on channel 1 (asymmetric PWM mode 1), it is possible to output either the OC2REF signal on channel 2, or an OC2REFC signal resulting from asymmetric PWM mode 1.

Figure 64. Generation of 2 phase-shifted PWM signals with 50% duty cycle represents an example of signals that can be generated using the asymmetric PWM mode (channels 1 to 4 are configured in asymmetric PWM mode 1). Together with the deadtime generator, this allows a full-bridge phase-shifted DC to DC converter to be controlled.

Figure 64. Generation of 2 phase-shifted PWM signals with 50% duty cycle



16.3.13 Combined PWM mode

Combined PWM mode allows two edge or center-aligned PWM signals to be generated with programmable delay and phase-shift between respective pulses. While the frequency is determined by the value of the TIMx_ARR register, the duty cycle and delay are determined by the two TIMx_CCRx registers. The resulting signals, OCxREFC, are made of an OR or AND logical combination of two reference PWMs:

- OC1REFC (or OC2REFC) is controlled by TIMx CCR1 and TIMx CCR2
- OC3REFC (or OC4REFC) is controlled by TIMx CCR3 and TIMx CCR4

Combined PWM mode can be selected independently on two channels (one OCx output per pair of CCR registers) by writing '1100' (combined PWM mode 1) or '1101' (combined PWM mode 2) in the OCxM bits in the TIMx_CCMRx register.

When a given channel is used as combined PWM channel, its complementary channel must be configured in the opposite PWM mode (for instance, one in combined PWM mode 1 and the other in combined PWM mode 2).

Note:

The OCxM[3:0] bit field is split into two parts for compatibility reasons, the most significant bit is not contiguous with the 3 least significant ones.

Figure 65. Combined PWM mode on channel 1 and 3 represents an example of signals that can be generated using the asymmetric PWM mode, obtained with the following configuration:


Channel 1 is configured in combined PWM mode 2

RM0530 - Rev 3 page 258/660



- Channel 2 is configured in PWM mode 1
- Channel 3 is configured in combined PWM mode 2
- Channel 4 is configured in PWM mode 1.

Figure 65. Combined PWM mode on channel 1 and 3



OC1REFC = OC1REF AND OC2REF OC3REFC = OC3REF OR OC4REF

16.3.14 Combined 3-phase PWM mode

Combined 3-phase PWM mode allows one to three center-aligned PWM signals to be generated with a single programmable signal ANDed in the middle of the pulses. The OC5REF signal is used to define the resulting combined signal. The 3-bit GC5C[3:1] in the TIMx_CCR5 allows the selection on which reference signal the OC5REF is combined. The resulting signals, OCxREFC, are made of an AND logical combination of two reference PWMs:

- If GC5C1 is set, OC1REFC is controlled by TIMx_CCR1 and TIMx_CCR5
- If GC5C2 is set, OC2REFC is controlled by TIMx CCR2 and TIMx CCR5
- If GC5C3 is set, OC3REFC is controlled by TIMx_CCR3 and TIMx_CCR5

Combined 3-phase PWM mode can be selected independently on channels 1 to 3 by setting at least one of the 3-bits GC5C[3:1].

RM0530 - Rev 3 page 259/660




Figure 66. 3-phase combined PWM signals with multiple trigger pulses per period

16.3.15 Complementary outputs and deadtime insertion

The advanced-control timers (TIM1) can output two complementary signals and manage the switching-off and the switching-on instants of the outputs.

Note: This feature concerns channels 1 to 4 only.

This time is generally known as the deadtime and you have to adjust it depending on the devices you have connected to the outputs and their characteristics (intrinsic delays of level-shifters, delays due to power switches...)

You can select the polarity of the outputs (main output OCx or complementary OCxN) independently for each output. This is done by writing to the CCxP and CCxNP bits in the TIMx CCER register.

The complementary signals OCx and OCxN are activated by a combination of several control bits: the CCxE and CCxNE bits in the TIMx_CCER register and the MOE, OISx, OISxN, OSSI and OSSR bits in the TIMx_BDTR and TIMx_CR2 registers.

Refer to Table 44. Output control bits for complementary OCx and OCxN channels with break feature for more details. In particular, the deadtime is activated when switching to the idle-state (MOE falling down to 0).

The deadtime insertion is enabled by setting both CCxE and CCxNE bits, and the MOE bit if the break circuit is present. There is one 10-bit deadtime generator for each channel. From a reference waveform OCxREF, it generates 2 outputs OCx and OCxN. If OCx and OCxN are active high:

- The OCx output signal is the same as the reference signal except for the rising edge, which is delayed relative to the reference rising edge
- The OCxN output signal is the opposite of the reference signal except for the rising edge, which is delayed relative to the reference falling edge

If the delay is greater than the width of the active output (OCx or OCxN) then the corresponding pulse is not generated.

The following figures show the relationships between the output signals of the deadtime generator and the reference signal OCxREF (we suppose CCxP=0, CCxNP=0, MOE=1, CCxE=1 and CCxNE=1 in these examples).

RM0530 - Rev 3 page 260/660

Figure 67. Complementary output with deadtime insertion




Figure 68. Deadtime waveforms with delay greater than the negative pulse





Figure 69. Deadtime waveforms with delay greater than the positive pulse



The deadtime delay is the same for each of the channels and is programmable with the DTG bits in the TIMx_BDTR register. Refer to Section 16.4.18: TIM1 break and deadtime register (TIMx_BDTR) for delay calculation.

Re-directing OCxREF to OCx or OCxN

In output mode (forced, output compare or PWM), OCxREF can be re-directed to the OCx output or to OCxN output by configuring the CCxE and CCxNE bits in the TIMx_CCER register.

This allows you to send a specific waveform (such as PWM or static active level) on one output while the complementary remains in its inactive level. Other alternative possibilities are to have both outputs at inactive level or both outputs active and complementary with deadtime.

Note:

When OCxN is enabled (CCxE=0, CCxNE=1) only, it is not complemented and becomes active as soon as OCxREF is high. For example, if CCxNP=0 then OCxN=OCxRef. On the other hand, when both OCx and OCxN are enabled (CCxE=CCxNE=1) OCx becomes active when OCxREF is high whereas OCxN is complemented and becomes active when OCxREF is low.

16.3.16 Using the break function

The purpose of the break function is to protect power switches driven by PWM signals generated with the TIM1 timer. The break inputs are usually connected to fault outputs of power stages and 3-phase inverters. When activated, the break circuitry shuts down the PWM outputs and forces them to a predefined safe state.

The break features two channels which gather the application fault from input pins. A break2 channel is able to force the outputs to an inactive state. The output enable signal and output levels during break depend on several control bits:

 the MOE bit in TIMx_BDTR register allows the outputs to be enabled/disabled by sowftare and is reset in case of break or break2 event

RM0530 - Rev 3 page 261/660



- the OSSI bit in the TIMx_BDTR register defines whether the timer controls the output in inactive state or releases the control to the GPIO controller (typically to have it in Hi-Z mode)
- the OISx and OISxN bits in the TIMx_CR2 register which are setting the output shutdown level, either
 active or inactive. The OCx and OCxN outputs cannot be set both to active level at a given time, whatever
 the OISx and OISxN values. Refer to Table 44. Output control bits for complementary OCx and OCxN
 channels with break feature for more details.

When exiting from reset, the break circuit is disabled and the MOE bit is low. The break functions are globally enabled by setting the BKE and BKE2 bits in the TIMx_BDTR register. The break input global polarities can be selected by configuring the BKP and BKP2 bits in the TIMx_BDTR register. BKEx and BKPx can be modified at the same time. When the BKEx and BKPx bits are written, a delay of 1 APB clock cycle is applied before the writing is effective. Consequently, it is necessary to wait for 1 APB clock period to correctly read back the bit after the write operation.

Note:

Since MOE falling edge can be asynchronous, a resynchronization circuit has been inserted between the actual signal (acting on the outputs) and the synchronous control bit (accessed in the TIMx_BDTR register). It results in some delays between the asynchronous and the synchronous signals. In particular, if you write MOE to 1 whereas it was low, you must insert a delay (dummy instruction) before reading it correctly. This is because you write the asynchronous signal and read the synchronous signal.

The break can be generated from multiple sources, which can be individually enabled and with programmable edge sensitivity, using the TIMx AF1 and TIMx AF2 registers.

Break events can also be generated by software using BG and B2G bits in the TIMx_EGR register. The software break generation using BG and BG2 is active whatever the BKE and the BKE2 enable bits values.

Software break requests: BG

BKINP

BKINP

BKINE

BKINP

BKINE

BKINP

BKINE

B

Figure 70. Break and break2 circuitry overview

Caution

An asynchronous (clockless) operation is only guaranteed when the programmable filter is disabled. If it is enabled, a fail-safe clock mode must be used to guarantee that break events are handled.

When one of the breaks occurs (selected level on the one of the break inputs):

- The MOE bit is cleared asynchronously, putting the outputs in inactive state, idle state or even releasing the control to the GPIO controller (selected by the OSSI bit). This feature functions even if the MCU oscillator is off
- Each output channel is driven with the level programmed in the OISx bit in the TIMx_CR2 register as soon as MOE=0. If OSSI=0, the timer releases the output control (taken over by the GPIO controller) while the enable output remains high

RM0530 - Rev 3 page 262/660



- When complementary outputs are used:
 - 1. The outputs are first put into an inactive state (depending on the polarity). This is done asynchronously so that it works even if no clock is provided to the timer
 - 2. If the timer clock is still present, then the dead-time generator is reactivated in order to drive the outputs with the level programmed in the OISx and OISxN bits after a dead-time. Even in this case, OCx and OCxN cannot be driven to their active level together. Note that because of the resynchronization on MOE, the dead-time duration is a bit longer than usual (around 2 ck tim clock cycles)
 - 3. If OSSI=0, the timer releases the output control (taken over by the GPIO controller which forces a Hi-Z state) otherwise the enable outputs remain or become high as soon as one of the CCxE or CCxNE bits is high
- The break status flag (BIF and B2IF bits in the TIMx_SR register) is set. An interrupt can be generated if the BIE bit in the TIMx_DIER register is set
- If the AOE bit in the TIMx_BDTR register is set, the MOE bit is automatically set again at the next update event UEV. This can be used to perform a regulation, for instance. Otherwise, MOE remains low until you write it to '1' again. In this case, it can be used for security and you can connect the break input to an alarm from power drivers, thermal sensors or any security components.

Note: The break inputs are active on level. Thus, the MOE cannot be set while the break input is active (neither automatically nor by software). In the meantime, the status flag BIF and B2IF cannot be cleared.

In addition to the break input and the output management, a write protection has been implemented inside the break circuit to safeguard the application. It allows you to freeze the configuration of several parameters (dead-time duration, OCx/OCxN polarities and state when disabled, OCxM configurations, break enable and polarity). You can choose from 3 levels of protection selected by the LOCK bits in the TIMx_BDTR register. Refer to Section 16.4.18: TIM1 break and deadtime register (TIMx_BDTR). The LOCK bits can be written only once after an MCU reset.

Figure 71. Various output behavior in response to a break event on BRK (OSSI = 1) shows an example of behavior of the outputs in response to a break.




Figure 71. Various output behavior in response to a break event on BRK (OSSI = 1)

The two break inputs have different behaviors on timer outputs:

- The BRKIN input can either disable (inactive state) or force the PWM outputs to a predefined safe state
- BRKIN2 can only disable (inactive state) the PWM outputs.

The BRKIN has a higher priority than BRKIN2 input, as described in Table 42. Behavior of timer outputs versus BRK/BK2inputs.

RM0530 - Rev 3 page 263/660



Note: BRKIN2 must only be used with OSSR = OSSI = 1.

Table 42. Behavior of timer outputs versus BRK/BK2inputs

			Typical use case						
BRKIN	BRKIN2	Timer outputs state	OCxN output (low-side switches)	OCx output (high- side switches)					
Active	x	 Inactive then forced output state (after a deadtime) Outputs disabled if OSSI = 0 (control taken over by GPIO logic) 	ON after deadtime insertion	OFF					
Inactive	Active	Inactive	OFF	OFF					

Figure 72. PWM output state following BRK and BRK2 pins assertion (OSSI=1) gives an example of OCx and OCxN output behavior in case of active signals on BRK and BRK2 inputs. In this case, both outputs have active high polarities (CCxP = CCxNP = 0 in TIMx CCER register).

Figure 72. PWM output state following BRK and BRK2 pins assertion (OSSI=1)





Figure 73. PWM output state following BRK assertion (OSSI=0)



16.3.17 Clearing the OCxREF signal on an external event

The OCxREF signal of a given channel can be cleared when a high level is applied on the ETRF input (OCxCE enable bit in the corresponding TIMx_CCMRx register set to 1) if TIMx_SMCR.OCCS bit is set to 1.

This function can only be used in output compare and PWM modes. It does not work in forced mode.

- 1. The external trigger prescaler should be kept off: bits ETPS[1:0] of the TIMx_SMCR register set to '00'.
- 2. The external clock mode 2 must be disabled: bit ECE of the TIMx_SMCR register set to '0'.
- 3. The external trigger polarity (ETP) and the external trigger filter (ETF) can be configured according to the user needs.

Figure 74. Clearing TIMx OCxREF shows the behavior of the OCxREF signal when the ETRF input becomes high, for both values of the enable bit OCxCE. In this example, the timer TIMx is programmed in PWM mode.

RM0530 - Rev 3 page 264/660




Figure 74. Clearing TIMx OCxREF

Note:

In case of a PWM with a 100% duty cycle (if CCRx>ARR), then OCxREF is enabled again at the next counter overflow.

16.3.17.1 6-step PWM generation

When complementary outputs are used on a channel, preload bits are available on the OCxM, CCxE and CCxNE bits. The preload bits are transferred to the shadow bits at the COM commutation event. Therefore the user can program in advance the configuration for the next step and change the configuration of all the channels at the same time. COM can be generated by software by setting the COM bit in the TIMx_EGR register or by hardware (on TRGI rising edge).

A flag is set when the COM event occurs (COMIF bit in the TIMx_SR register), which can generate an interrupt (if the COMIE bit is set in the TIMx_DIER register).

Figure 75. 6-step generation, COM example (OSSR=1) describes the behavior of the OCx and OCxN outputs when a COM event occurs, in 3 different examples of programmed configurations.

RM0530 - Rev 3 page 265/660






Figure 75. 6-step generation, COM example (OSSR=1)

16.3.18 One-pulse mode

One-pulse mode (OPM) is a particular case of the previous modes. It allows the counter to be started in response to a stimulus and to generate a pulse with a programmable length after a programmable delay.

Starting the counter can be controlled through the slave mode controller. Generating the waveformcan be done in output compare mode or PWM mode. You select one-pulse mode by setting the OPM bit in the TIMx_CR1 register. This makes the counter stop automatically at the next update event UEV.

A pulse can be correctly generated only if the compare value is different from the counter initial value. Before starting (when the timer is waiting for the trigger), the configuration must be:

- In up-counting: CNT < CCRx <= ARR (in particular, 0 <CCRx)
- In down-counting: CNT >CCRx

RM0530 - Rev 3 page 266/660






Figure 76. Example of one-pulse mode

For example you may want to generate a positive pulse on OC1 with a length of t_{PULSE} and after a delay of t_{DELAY} as soon as a positive edge is detected on the TI2 input pin.

Let us use TI2FP2 as trigger 1:

- Map TI2FP2 to TI2 by writing CC2S='01' in the TIMx CCMR1 register
- TI2FP2 must detect a rising edge, write CC2P='0' and CC2NP='0' in theTIMx_CCER register
- Configure Tl2FP2 as trigger for the slave mode controller (TRGI) by writing TS='110' in the TIMx_SMCR register
- TI2FP2 is used to start the counter by writing SMS to '110' in the TIMx_SMCR register (trigger mode).

The OPM waveform is defined by writing the compare registers (taking into account the clock frequency and the counter prescaler).

- The t_{DELAY} is defined by the value written in the TIMx_CCR1 register.
- The t_{PULSE} is defined by the difference between the auto-reload value and the compare value (TIMx_ARR -TIMx_CCR1)
- Assume that you want to build a waveform with a transition from '0' to '1' when a compare match occurs and a transition from '1' to '0' when the counter reaches the auto-reload value. To do this you enable PWM mode 2 by writing OC1M=111 in the TIMx_CCMR1 register. You can optionally enable the preload registers by writing OC1PE='1' in the TIMx_CCMR1 register and ARPE in the TIMx_CR1 register. In this case you have to write the compare value in the TIMx_CCR1 register, the auto-reload value in the TIMx_ARR register, generate an update by setting the UG bit and wait for the external trigger event on TI2. CC1P is written to '0' in this example.

In our example, the DIR and CMS bits in the TIMx CR1 register should be low.

You only want 1 pulse (single mode), so you write '1 in the OPM bit in the TIMx_CR1 register to stop the counter at the next update event (when the counter rolls over from the auto-reload value back to 0). When OPM bit in the TIMx_CR1 register is set to '0', so the repetitive mode is selected.

Particular case: OCx fast enable:

In one-pulse mode, the edge detection on TIx input sets the CEN bit which enables the counter. Then the comparison between the counter and the compare value makes the output toggle. Several clock cycles are needed for these operations. The minimum delay t_{DELAY} is the minimum we can get.

If you want to output a waveform with the minimum delay, you can set the OCxFE bit in the TIMx_CCMRx register. Then OCxRef (and OCx) are forced in response to the stimulus, without taking into account the comparison. Its new level is the same as if a compare match had occurred. OCxFE acts only if the channel is configured in PWM1 or PWM2 mode.

RM0530 - Rev 3 page 267/660



16.3.19 Retriggerable one-pulse mode (OPM)

This mode allows the counter to be started in response to a stimulus and to generate a pulse with a programmable length, but with the following differences with non-retriggerable one-pulse mode described in Section 16.3.18: One-pulse mode:

- The pulse starts as soon as the trigger occurs (no programmable delay)
- The pulse is extended if a new trigger occurs before the previous one is completed.

The timer must be in slave mode, with the bits SMS[3:0] = '1000' (combined reset + trigger mode) in the TIMx SMCR register, and the OCxM[3:0] bits set to '1000' or '1001' for retrigerrable OPM mode 1 or 2.

If the timer is configured in up-counting mode, the corresponding CCRx must be set to 0 (the ARR register sets the pulse length). If the timer is configured in down-counting mode, the ARR must be set to 0 (the CCRx register sets the pulse length).

Note:

The OCxM[3:0] and SMS[3:0] bit fields are split into two parts for compatibility reasons, the most significant bits are not contiguous with the 3 least significant ones. In retriggerable one-pulse mode, the CCxIF flags are not significant.




Figure 77. Retrigerrable one-pulse mode

16.3.20 Encoder interface mode

To select encoder interface mode write SMS='001' in the TIMx_SMCR register if the counter is counting on TI2 edges only, SMS='010' if it is counting on TI1 edges only and SMS='011' if it is counting on both TI1 and TI2 edges.

Select the TI1 and TI2 polarity by programming the CC1P and CC2P bits in the TIMx_CCER register. When needed, you can program the input filter as well. CC1NP and CC2NP must be kept low.

The two inputs TI1 and TI2 are used to interface to a quadrature encoder. Refer to Table 43. Counting direction versus encodersignals.

The counter is clocked by each valid transition on TI1FP1 or TI2FP2 (TI1 and TI2 after input filter and polarity selection, TI1FP1=TI1 if not filtered and not inverted, TI2FP2=TI2 if not filtered and not inverted) assuming that it is enabled (CEN bit in TIMx_CR1 register written to '1'). The sequence of transitions of the two inputs is evaluated and generates count pulses as well as the direction signal. Depending on the sequence the counter counts up or down, the DIR bit in the TIMx_CR1 register is modified by hardware accordingly. The DIR bit is calculated at each transition on any input (TI1 or TI2), whatever the counter is counting on TI1 only, TI2 only or both TI1 and TI2.

Encoder interface mode acts simply as an external clock with the direction selection. This means that the counter just counts continuously between 0 and the auto-reload value in the TIMx_ARR register (0 to ARR or ARR down to 0 depending on the direction). So you must configure TIMx_ARR before starting. In the same way, the capture, compare, prescaler, repetition counter, trigger output features continue to work as normal. Encoder mode and external clock mode 2 are not compatible and must not be selected together.

Note: The prescaler must be set to zero when encoder mode is enabled.

In this mode, the counter is modified automatically following the speed and the direction of the quadrature encoder and its content, therefore, it always represents the encoder position. The count direction corresponds to the rotation direction of the connected sensor. The table below summarizes the possible combinations, assuming TI1 and TI2 do not switch at the same time.

RM0530 - Rev 3 page 268/660



Active edge	Level on opposite signal (TI1FP1 for TI2, TI2FP2 for	TI1FP1	signal	TI2FP2 signal		
Active eage	TI1)	Rising	Falling	Rising	Falling	
Counting on TI1 only	High	Down	Up	No Count	No count	
	Low	Up	Down	No Count	No count	
0 " TIO I	High	No count	No count	Up	Down	
Counting on TI2 only	Low	No count	No count	Down	Up	
Counting on TI1 and TI2	High	Down	Up	Up	Down	
Counting on TI1 and TI2	Low	Up	Down	Down	Up	

Table 43. Counting direction versus encodersignals

A quadrature encoder can be connected directly to the MCU without any external interface logic. However, comparators are normally used to convert the encoder differential outputs to digital signals. This greatly increases noise immunity. The third encoder output, which indicates the mechanical zero position, may be connected to an external interrupt input and trigger a counter reset.

Figure 78. Example of counter operation in encoder interface mode gives an example of counter operation, showing count signal generation and direction control. It also shows how input jitter is compensated where both edges are selected. This might occur if the sensor is positioned near to one of the switching points. For this example we assume that the configuration is the following:

- CC1S='01' (TIMx CCMR1 register, TI1FP1 mapped on TI1)
- CC2S='01' (TIMx CCMR2 register, TI1FP2 mapped on TI2)
- CC1P='0' and CC1NP='0' (TIMx_CCER register, TI1FP1 non-inverted, TI1FP1=TI1)
- CC2P='0' and CC2NP='0' (TIMx CCER register, TI1FP2 non-inverted, TI1FP2= TI2)
- SMS='011' (TIMx SMCR register, both inputs are active on both rising and falling edges)
- CEN='1' (TIMx_CR1 register, counter enabled.

Figure 78. Example of counter operation in encoder interface mode




Figure 79. Example of encoder interface mode with TI1FP1 polarity inverted gives an example of counter behavior when TI1FP1 polarity is inverted (same configuration as above except CC1P='1').

RM0530 - Rev 3 page 269/660




Figure 79. Example of encoder interface mode with TI1FP1 polarity inverted

The timer, when configured in encoder interface mode, provides some information on the sensor current position. You can obtain the dynamic information (speed, acceleration, deceleration) by measuring the period between two encoder events using a second timer configured in capture mode (not available in the STM32WB07xC and STM32WB06xC devices). The output of the encoder, which indicates the mechanical zero, can be used for this purpose. Depending on the time between two events, the counter can also be read at regular times. You can do this by latching the counter value into a third input capture register if available (then the capture signal must be periodic and can be generated by another timer).

The IUFREMAP bit in the TIMx_CR1 register forces a continuous copy of the update interrupt flag (UIF) into the timer counter register bit 31 (TIMxCNT[31]). This allows both the counter value and a potential roll-over condition signaled by the UIFCPY flag to be read in an atomic way. It eases the calculation of angular speed by avoiding race conditions caused, for instance, by a processing shared between a background task (counter reading) and an interrupt (update interrupt).

There is no latency between the UIF and UIFCPY flag assertions.

In 32-bit timer implementations, when the IUFREMAP bit is set, bit 31 of the counter is overwritten by the UIFCPY flag upon read access (the counter most significant bit is only accessible in write mode).

16.3.21 UIF bit remapping

The IUFREMAP bit in the TIMx_CR1 register forces a continuous copy of the update interrupt flag UIF into the timer counter register bit 31 (TIMxCNT[31]). This allows both the counter value and a potential roll-over condition signaled by the UIFCPY flag to be read in an atomic way. In particular cases, it can ease the calculations by avoiding race conditions, caused for instance by a processing shared between a background task (counter reading) and an interrupt (update interrupt). There is no latency between the UIF and UIFCPY flags assertion.


16.3.22 Timer input XOR function

The TI1S bit, in the TIMx_CR2 register, allows the input filter of channel 1 to be connected to the output of an XOR gate, combining the two input pins TIMx_CH1 and TIMx_CH2. The XOR output can be used with all the timer input functions such as trigger or input capture. It is convenient to measure the interval between edges on two input signals, as per Figure 80. Measuring time interval between edges on 3 signals.

RM0530 - Rev 3 page 270/660



Figure 80. Measuring time interval between edges on 3 signals



RM0530 - Rev 3 page 271/660



16.4 TIM1 registers

16.4.1 TIM1 control register 1 (TIMx_CR1)

Address offset: 0x00 Reset value: 0x0000

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	Res.	Res.	Res.	UIFREMAP	Res.	CKD	[1:0]	ARPE	CMS	[1:0]	DIR	ОРМ	URS	UDIS	CEN
				rw		rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bits 15:12	Reserved, always read as 0.
	UIFREMAP: UIF status bit remapping.
Bit 11	0: No remapping. UIF status bit is not copied to TIMx_CNT register bit 31.
	1: Remapping enabled. UIF status bit is copied to TIMx_CNT register bit 31.
Bits 10	Reserved, always read as 0.
	CKD[1:0]: Clock division.
Bits 9:8	This bit-field indicates the division ratio between the timer clock (CK_INT) frequency and the deadtime and sampling clock (tDTS) used by the deadtime generators and the digital filters (ETR,TIx).
	00: t _{DTS} =tCK_INT
	01: t _{DTS} =2*tCK_INT
	10: t _{DTS} =4*tCK_INT
	11: Reserved, do not program this value
D'' 7	ARPE: Auto-reload preload enable.
Bit 7	0: TIMx_ARR register is not buffered 1: TIMx_ARR register is buffered
	CMS[1:0]: Center-aligned mode selection.
	00: Edge-aligned mode. The counter counts up or down depending on the direction bit (DIR).
	01: Center-aligned mode 1. The counter counts up and down alternatively. Output compare interrupt flags of channels configured in output (CCxS=00 in TIMx_CCMRx register) are set only when the counter is counting down.
Bits 6:5	10: Center-aligned mode 2. The counter counts up and down alternatively. Output compare interrupt flags of channels configured in output (CCxS=00 in TIMx_CCMRx register) are set only when the counter is counting up.
	11: Center-aligned mode 3. The counter counts up and down alternatively. Output compare interrupt flags of channels configured in output (CCxS=00 in TIMx_CCMRx register) are set both when the counter is counting up or down.
	Note: It is not allowed to switch from edge-aligned mode to center-aligned mode as long as the counter is enabled (CEN=1).
	DIR: Direction
Bit 4	0: Counter used as up-counter
DIL 4	1: Counter used as down-counter
	Note: This bit is read only when the timer is configured in center-aligned mode or encoder mode.
	OPM: One-pulse mode.
Bit 3	0: Counter is not stopped at update event
	1: Counter stops counting to the next update event (clearing the bit CEN)

RM0530 - Rev 3 page 272/660



	LIDS: Undate request source
	URS: Update request source.
	This bit is set and cleared by software to select the UEV event sources.
	0: Any of the following events generates an update interrupt if enabled. These events can be:
Bit 2	Counter overflow/underflow
	Setting the UG bit
	Update the generation through the slave mode controller
	1: Only counter overflow/underflow generates an update interrupt if enabled
	UDIS: Update disable.
	This bit is set and cleared by software to enable/disable UEV event generation.
	0: UEV enabled. The update (UEV) event is generated by one of the following events:
	Counter overflow/underflow
Bit 1	Setting the UG bit
	 Update generation through the slave mode controller buffered registers are then loaded with their preload values.
	1: UEV disabled. The update event is not generated, shadow registers keep their value (ARR, PSC, CCRx).
	However the counter and the prescaler are reinitialized if the UG bit is set or if a hardware reset is received from the slave mode controller.
	CEN: Counter enable.
	0: Counter disabled
Bit 0	1: Counter enabled
	Note: The external clock, gated mode and encoder mode can work only if the CEN bit has been previously set by software. However trigger mode can set the CEN bit automatically by hardware.

RM0530 - Rev 3 page 273/660



16.4.2 TIM1 control register 2 (TIMx_CR2)

Address offset: 0x04 Reset value: 0x0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	OIS6	Res.	OIS5
													rw		rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	OIS4	OIS3N	OIS3	OIS2N	OIS2	OIS1N	OIS1	TI1S	Res.	Res.	Res.	Res.	ccus	Res.	CCPC
INCS.	0104	010011	0100	OIOZIN	0132	OISTIN	Oloi	1113	Nes.	Nes.	INCS.	Nes.	0003	1103.	COLC

Rite 21:10	Pasarvad always road as 0
	Reserved, always read as 0.
Bit 18	OIS6: Output idle state 6 (OC6 output). Refer to OIS1 bit.
Bit 17	Reserved, always read as 0.
Bit 16	OIS5: Output idle state 5 (OC5 output). Refer to OIS1 bit.
Bit 15	Reserved, always read as 0.
Bit 14	OIS4: Output idle state 4 (OC4 output). Refer to OIS1 bit.
Bit 13	OIS3N: Output idle state 3 (OC3N output). Refer to OIS1N bit.
Bit 12	OIS3: Output idle state 3 (OC3 output). Refer to OIS1 bit.
Bit 11	OIS2N: Output idle state 2 (OC2N output). Refer to OIS1N bit.
Bit 10	OIS2: Output idle state 2 (OC2 output). Refer to OIS1 bit.
	OIS1N: Output idle state 1 (OC1N output).
	0: OC1N=0 after a deadtime when MOE=0
Bit 9	1: OC1N=1 after a deadtime when MOE=0
	Note: This bit can not be modified as long as LOCK level 1, 2 or 3 has been programmed (LOCK bits in TIMx_BDTR register).
	OIS1: Output idle state 1 (OC1 output).
	0: OC1=0 (after a deadtime if OC1N is implemented) when MOE=0
Bit 8	1: OC1=1 (after a deadtime if OC1N is implemented) when MOE=0
	Note: This bit can not be modified as long as LOCK level 1, 2 or 3 has been programmed (LOCK bits in TIMx_BDTR register).
	TI1S: TI1 selection.
Bit 7	0: The TIMx_CH1 pin is connected to TI1 input
	1: The TIMx_CH1, CH2 and CH3 pins are connected to the TI1 input (XOR combination)
Bits 6:3	Reserved, always read as 0.
	CCUS: Capture/compare control update selection.
	0: When capture/compare control bits are preloaded (CCPC=1), they are updated by setting the COMG bit only
Bit 2	1: When capture/compare control bits are preloaded (CCPC=1), they are updated by setting the COMG bit or when an rising edge occurs on TRGI
	Note: This bit acts only on channels that have a complementary output.
Bit 1	Reserved, always read as 0.
	CCPC: Capture/compare preloaded control.
	0: CCxE, CCxNE and OCxM bits are not preloaded
Bit 0	1: CCxE, CCxNE and OCxM bits are preloaded, after having been written, they are updated only when a commutation event (COM) occurs (COMG bit set or rising edge detected on TRGI, depending on the CCUS bit)
	Note: This bit acts only on channels that have a complementary output.

RM0530 - Rev 3 page 274/660



16.4.3 TIM1 slave mode control register (TIMx_SMCR)

Address offset: 0x08 Reset value: 0x0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	SMS[3]
															rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ETP	ECE	ETPS	S[1:0]	ETF[3:0]				Res.	TS[2:0]			occs	SMS[2:0]		
rw	rw	rw	rw	rw	rw	rw	rw		rw	rw	rw	rw	rw	rw	rw

Bit 31:17	Reserved, always read as 0.
Bit 16	SMS[3]: Slave mode selection - bit 3. Refer to SMS description - bits 2:0.
	ETP: External trigger polarity.
Bit 15	This bit selects whether ETR or ETR is used for trigger operations.
DIC 15	0: ETR is non-inverted, active at high level or rising edge
	1: ETR is inverted, active at low level or falling edge
	ECE: External clock enable.
	This bit enables external clock mode 2.
	0: External clock mode 2 disabled
	1: External clock mode 2 enabled. The counter is clocked by any active edge on the ETRF signal.
Bit 14	Note: 1: Setting the ECE bit has the same effect as selecting external clock mode 1 with TRGI connected to ETRF (SMS=111 and TS=111).
	2: It is possible to simultaneously use external clock mode 2 with the following slave modes: reset mode, gated mode and trigger mode. Nevertheless, TRGI must not be connected to ETRF in this case (TS bits must not be 111).
	3: If external clock mode 1 and external clock mode 2 are enabled at the same time, the external clock input is ETRF.
	ETPS[1:0]: External trigger prescaler.
	External trigger signal ETRP frequency must be at most 1/4 of TIMxCLK frequency. A prescaler can be enabled to reduce ETRP frequency. It is useful when inputting fast external clocks.
Bits 13:12	00: Prescaler OFF
13.12	01: ETRP frequency divided by 2
	10: ETRP frequency divided by 4
	11: ETRP frequency divided by 8

RM0530 - Rev 3 page 275/660



	ETF[3:0]: External trigger filter.
	This bit-field then defines the frequency used to sample ETRP signal and the length of the digital filter applied to ETRP. The digital filter is made of an event counter in which N events are needed to validate a transition on the output:
	0000: No filter, sampling is done at fDTS 0001: f _{SAMPLING} =f _{CK_INT} , N=2
	0010: f _{SAMPLING} =f _{CK_INT} , N=4
	0011: f _{SAMPLING} =f _{CK_INT} , N=8
	0100: f _{SAMPLING} =f _{DTS} /2, N=6
	0101: f _{SAMPLING} =f _{DTS} /2, N=8
Dita 44.0	0110: f _{SAMPLING} =f _{DTS} /4, N=6
Bits 11:8	0111: f _{SAMPLING} =f _{DTS} /4, N=8
	1000: f _{SAMPLING} =f _{DTS} /8, N=6
	1001: f _{SAMPLING} =f _{DTS} /8, N=8
	1010: f _{SAMPLING} =f _{DTS} /16, N=5
	1011: f _{SAMPLING} =f _{DTS} /16, N=6
	1100: f _{SAMPLING} =f _{DTS} /16, N=8
	1101: f _{SAMPLING} =f _{DTS} /32, N=5
	1110: f _{SAMPLING} =f _{DTS} /32, N=6
	1111: f _{SAMPLING} =f _{DTS} /32, N=8
Bit 7	Reserved, always read as 0.
	TS[2:0]: Trigger selection.
	This bit-field selects the trigger input to be used to synchronize the counter.
Bits 6:4	101: Filtered timer input 1 (TI1FP1)
	110: Filtered timer input 2 (TI2FP2) others: Reserved
	Note: These bits must be changed only when they are not used (e.g. when SMS=000) to avoid wrong edge detections at the transition.
	OCCS: OCREF clear selection.
Bit 3	This bit is used to select the OCREF clear source.
Dit	0: OCREF_CLR_INT is connected to the OCREF_CLR input (stuck at 0 so no effect)
	1: OCREF_CLR_INT is connected to ETRF

RM0530 - Rev 3 page 276/660



SMS: Slave mode selection.

When external signals are selected the active edge of the trigger signal (TRGI) is linked to the polarity selected on the external input (see Input Control register and Control Register description).

0000: Slave mode disabled - if CEN = '1' then the prescaler is clocked directly by the internal clock

0001: Encoder mode 1 - counter counts up/down on TI2FP2 edge depending on TI1FP1 level

0010: Encoder mode 2 - counter counts up/down on TI1FP1 edge depending on TI2FP2 level

0011: Encoder mode 3 - counter counts up/down on both TI1FP1 and TI2FP2 edges depending on the level of the other input

0100: Reset mode - rising edge of the selected trigger input (TRGI) reinitializes the counter and generates an update of the registers

Bits 2:0

0101: Gated mode - the counter clock is enabled when the trigger input (TRGI) is high. The counter stops (but is not reset) as soon as the trigger becomes low. Both start and stop of the counter are controlled.

0110: Trigger mode - the counter starts at a rising edge of the trigger TRGI (but it is not reset). Only the start of the counter is controlled.

0111: External clock mode 1 - rising edges of the selected trigger (TRGI) clock the counter.

1000: Combined reset + trigger mode - Rising edge of the selected trigger input (TRGI) reinitializes the counter, generates an update of the registers and starts the counter.

Codes above 1000: Reserved

Note: The gated mode must not be used if TI1F_ED is selected as the trigger input (TS='100'). Indeed, TI1F_ED outputs 1 pulse for each transition on TI1F, whereas the gated mode checks the level of the trigger signal.

RM0530 - Rev 3 page 277/660



16.4.4 TIM1 interrupt enable register (TIMx_DIER)

Address offset: 0x0C Reset value: 0x0000

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	BIE	TIE	COMIE	CC4IE	CC3IE	CC2IE	CC1IE	UIE							
								rw	rw	rw	rw	rw	rw	rw	rw

Bits 15:8	Reserved, always read as 0.
	BIE: Break interrupt enable.
Bit 7	0: Break interrupt disabled
	1: Break interrupt enabled
	TIE: Trigger interrupt enable.
Bit 6	0: Trigger interrupt disabled
	1: Trigger interrupt enabled
	COMIE: COM interrupt enable.
Bit 5	0: COM interrupt disabled
	1: COM interrupt enabled
	CC4IE: Capture/compare 4 interrupt enable.
Bit 4	0: CC4 interrupt disabled
	1: CC4 interrupt enabled
	CC3IE: Capture/compare 3 interrupt enable.
Bit 3	0: CC3 interrupt disabled
	1: CC3 interrupt enabled
	CC2IE: Capture/compare 2 interrupt enable.
Bit 2	0: CC2 interrupt disabled
	1: CC2 interrupt enabled
	CC1IE: Capture/compare 1 interrupt enable.
Bit 1	0: CC1 interrupt disabled
	1: CC1 interrupt enabled
	UIE: Update interrupt enable.
Bit 0	0: Update interrupt disabled
	1: Update interrupt enabled

RM0530 - Rev 3 page 278/660



16.4.5 TIM1 status register (TIMx_SR)

Address offset: 0x10 Reset value: 0x0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	CC6IF	CC5IF
														rc_w0	rc_w0
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	Res.	Res.	CC4OF	CC3OF	CC2OF	CC10F	B2IF	BIF	TIF	COMIF	CC4IF	CC3IF	CC2IF	CC1IF	UIF
			rc w0												

Bits 31:18	Reserved, always read as 0.
Bit 17	CC6IF: Compare 6 interrupt flag.
	Refer to CC1IF description (note: channel 6 can only be configured as output).
Bit 16	CC5IF: Compare 5 interrupt flag.
Dit 10	Refer to CC1IF description (note: channel 5 can only be configured as output).
Bits 15:13	Reserved, always read as 0.
Bit 12	CC4OF: Capture/compare 4 overcapture flag. Refer to CC1OF description.
Bit 11	CC3OF: Capture/compare 3 overcapture flag. Refer to CC1OF description.
Bit 10	CC2OF: Capture/compare 2 overcapture flag. Refer to CC1OF description.
	CC10F: Capture/compare 1 overcapture flag.
Bit 9	This flag is set by hardware only when the corresponding channel is configured in input capture mode. It is cleared by software by writing it to '0'.
	0: No overcapture has been detected
	1: The counter value has been captured in TIMx_CCR1 register while CC1IF flag was already set
	B2IF: Break 2 interrupt flag.
D# 0	This flag is set by hardware as soon as the break 2 input goes active. It can be cleared by software if the break 2 input is not active.
Bit 8	0: No break event occurred
	1: An active level has been detected on the break 2 input. An interrupt is generated if BIE=1 in the TIMx_DIER register.
	BIF: Break interrupt flag.
D# 7	This flag is set by hardware as soon as the break input goes active. It can be cleared by software if the break input is not active.
Bit 7	0: No break event occurred
	1: An active level has been detected on the break input. An interrupt is generated if BIE = 1 in the TIMx_DIER register.
	TIF: Trigger interrupt flag.
Bit 6	This flag is set by hardware on trigger event (active edge detected on TRGI input when the slave mode controller is enabled in all modes but gated mode. It is set when the counter starts or stops when gated mode is selected. It is cleared by software.
	0: No trigger event occurred
	1: Trigger interrupt pending
	COMIF: COM interrupt flag.
Bit 5	This flag is set by hardware on COM event (when capture/compare control bits - CCxE, CCxNE, OCxM - have been updated). It is cleared by software.
	0: No COM event occurred
	1: COM interrupt pending

RM0530 - Rev 3 page 279/660



Bit 4	CC4IF: Capture/compare 4 interrupt flag. Refer to CC1IF description.									
	, , , , , , , , , , , , , , , , , , , ,									
Bit 3	CC3IF: Capture/compare 3 interrupt flag. Refer to CC1IF description.									
Bit 2	CC2IF: Capture/compare 2 interrupt flag. Refer to CC1IF description.									
	CC1IF: Capture/compare 1 interrupt flag.									
	If channel CC1 is configured as output:									
	This flag is set by hardware when the counter matches the compare value, with some exception in center-aligned mode (refer to the CMS bits in the TIMx_CR1 register description). It is cleared by software.									
	0: No match									
Bit 1	1: The content of the counter TIMx_CNT matches the content of the TIMx_CCR1 register. When the contents of TIMx_CCR1 are greater than the contents of TIMx_ARR, the CC1IF bit goes high on the counter overflow (in upcounting and up/down-counting modes) or underflow (in down-counting mode).									
	If channel CC1 is configured as input:									
	This bit is set by hardware on a capture. It is cleared by software or by reading the TIMx_CCR1 register.									
	0: No input capture occurred									
	1: The counter value has been captured in TIMx_CCR1 register (an edge has been detected on IC1 which matches the selected polarity)									
	UIF: Update interrupt flag.									
	This bit is set by hardware on an update event. It is cleared by software.									
	0: No update occurred									
	1: Update interrupt pending. This bit is set by hardware when the registers are updated:									
Bit 0	At overflow or underflow regarding the repetition counter value (update if repetition counter = 0) and if the UDIS=0 in the TIMx_CR1 register.									
	When CNT is reinitialized by software using the UG bit in TIMx_EGR register, if URS=0 and UDIS=0 in the TIMx_CR1 register.									
	 When CNT is reinitialized by a trigger event (refer to Section 16.4.3: TIM1 slave mode control register (TIMx_SMCR)), if URS=0 and UDIS=0 in the TIMx_CR1 register. 									

RM0530 - Rev 3 page 280/660



16.4.6 TIM1 event generation register (TIMx_EGR)

Address offset: 0x14 Reset value: 0x0000

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	B2G	BG	TG	COMG	CC4G	CC3G	CC2G	CC1G	UG						
							w	W	w	w	W	W	W	W	w

Bits 15:9	Reserved, always read as 0.
	B2G: Break 2 generation.
D:1 0	This bit is set by software in order to generate an event, it is automatically cleared by hardware.
Bit 8	0: No action
	1: A break 2 event is generated. MOE bit is cleared and B2IF flag is set. Related interrupt can occur if enabled.
	BG: Break generation.
Bit 7	This bit is set by software in order to generate an event, it is automatically cleared by hardware.
Dit 7	0: No action
	1: A break event is generated. MOE bit is cleared and BIF flag is set. Related interrupt can occur if enabled.
	TG: Trigger generation.
Bit 6	This bit is set by software in order to generate an event, it is automatically cleared by hardware.
2	0: No action
	1: The TIF flag is set in TIMx_SR register. Related interrupt can occur if enabled.
	COMG: Capture/compare control update generation.
	This bit can be set by software, it is automatically cleared by hardware.
Bit 5	0: no action
	1: When CCPC bit is set, it allows to update CCxE, CCxNE and OCxM bits
	Note: This bit acts only on channels having a complementary output.
Bit 4	CC4G: Capture/compare 4 generation. Refer to CC1G description.
Bit 3	CC3G: Capture/compare 3 generation. Refer to CC1G description.
Bit 2	CC2G: Capture/compare 2 generation. Refer to CC1G description.
	CC1G: Capture/compare 1 generation.
	This bit is set by software in order to generate an event, it is automatically cleared by hardware.
	0: No action
Dit 1	1: A capture/compare event is generated on channel 1:
Bit 1	If channel CC1 is configured as output:
	CC1IF flag is set, corresponding interrupt is sent if enabled.
	If channel CC1 is configured as input:
	The current value of the counter is captured in TIMx_CCR1 register. The CC1IF flag is set, the corresponding interrupt is sent if enabled. The CC1OF flag is set if the CC1IF flag was already high.
	UG: Update generation.
	This bit can be set by software, it is automatically cleared by hardware.
Bit 0	0: No action
DIL O	1: Reinitialize the counter and generates an update of the registers. Note that the prescaler counter is cleared too (anyway the prescaler ratio is not affected). The counter is cleared if the center-aligned mode is selected or if DIR=0 (up-counting), else it takes the auto-reload.
	Value (TIMx_ARR) if DIR=1 (down-counting).

RM0530 - Rev 3 page 281/660



16.4.7 TIM1 capture/compare mode register 1 (TIMx_CCMR1)

Address offset: 0x18 Reset value: 0x0000

The channels can be used in input (capture mode) or in output (compare mode). The direction of a channel is defined by configuring the corresponding CCxS bits. All the other bits of this register have a different function in input and in output mode. For a given bit, OCxx describes its function when the channel is configured in output, ICxx describes its function when the channel is configured in input. So you must take care that the same bit can have a different meaning for the input stage and for the output stage.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	OC2M[3]	Res.	Res.	Res.	Res.	Res.	Res.	Res.	OC1M[3]
							Res.								Res.
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
OC2 CE	OCSMIS:01		OC2 PE	OC2 FE	CC2S[1:0]		OC1 CE	00.110/12:01		OC1 PE	OC1 FE	CC1S[1:0]			
IC2F[3:0]			IC2PSC	[1:0]				IC1F[3:0]		IC1PSC	[1:0]			
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Output compare mode:

Bits 31:25	Reserved, always read as 0.								
Bit 24	OC2M[3]: Output compare 2 mode - bit 3								
Bits 23:17	Reserved, always read as 0.								
Bits16	OC1M[3]: Output compare 1 mode - bit 3. Refer to OC1M description on bits 6:4.								
Bit 15	OC2CE: Output compare 2 clear enable.								
Bits 14:12	OC2M[2:0]: Output compare 2 mode.								
Bit 11	OC2PE: Output compare 2 preload enable.								
Bit 10	OC2FE: Output compare 2 fast enable.								
	CC2S[1:0]: Capture/compare 2 selection.								
	This bit-field defines the direction of the channel (input/output) as well as the used input.								
	00: CC2 channel is configured as output								
Bits 9:8	01: CC2 channel is configured as input, IC2 is mapped on TI2								
	10: CC2 channel is configured as input, IC2 is mapped on TI1								
	11: CC2 channel is configured as input, IC2 is mapped on TRC. This mode is working only if an internal trigger input is selected through the TS bit (TIMx_SMCR register).								
	Note: CC2S bits are writable only when the channel is OFF (CC2E = '0' in TIMx_CCER).								
	OC1CE: Output compare 1 clear enable.								
Bit 7	0: OC1 Ref is not affected by the ETRF input								
	1: OC1 Ref is cleared as soon as a high level is detected on ETRF input								

RM0530 - Rev 3 page 282/660



OC1M: Output compare 1 mode.

These bits define the behavior of the output reference signal OC1REF from which OC1 and OC1N are derived. OC1REF is active high whereas OC1 and OC1N active level depends on CC1P and CC1NP bits.

0000: Frozen - the comparison between the output compare register TIMx_CCR1 and the counter TIMx_CNT has no effect on the outputs (this mode is used to generate a timing base).

0001: Set channel 1 to active level on match. OC1REF signal is forced high when the counter TIMx_CNT matches the capture/compare register 1 (TIMx_CCR1).

0010: Set channel 1 to inactive level on match. OC1REF signal is forced low when the counter TIMx_CNT matches the capture/compare register 1 (TIMx_CCR1).

0011: Toggle - OC1REF toggles when TIMx_CNT=TIMx_CCR1.

0100: Force inactive level - OC1REF is forced low.

0101: Force active level - OC1REF is forced high.

0110: PWM mode 1 - in up-counting, channel 1 is active as long as TIMx_CNT<TIMx_CCR1, otherwise inactive. In down-counting, channel 1 is inactive (OC1REF='0') as long as TIMx_CNT>TIMx_CCR1, otherwise active (OC1REF='1').

0111: PWM mode 2 - in up-counting, channel 1 is inactive as long as TIMx_CNT<TIMx_CCR1, otherwise active. In down-counting, channel 1 is active as long as TIMx_CNT>TIMx_CCR1, otherwise inactive.

1000: Retrigerrable OPM mode 1 - in up-counting mode, the channel is active until a trigger event is detected (on TRGI signal). Then, a comparison is performed as in PWM mode 1 and the channels become active again at the next update. In down-counting mode, the channel is inactive until a trigger event is detected (on TRGI signal). Then, a comparison is performed as in PWM mode 1 and the channels become inactive again at the next update.

Bits 6:4

Bit 3

1001: Retrigerrable OPM mode 2 - in up-counting mode, the channel is inactive until a trigger event is detected (on TRGI signal). Then, a comparison is performed as in PWM mode 2 and the channels become inactive again at the next update. In down-counting mode, the channel is active until a trigger event is detected (on TRGI signal). Then, a comparison is performed as in PWM mode 1 and the channels become active again at the next update.

1010: Reserved

1011: Reserved

1100: Combined PWM mode 1 - OC1REF has the same behavior as in PWM mode 1. OC1REFC is the logical OR between OC1REF and OC2REF.

1101: Combined PWM mode 2 - OC1REF has the same behavior as in PWM mode 2. OC1REFC is the logical AND between OC1REF and OC2REF.

1110: Asymmetric PWM mode 1 - OC1REF has the same behavior as in PWM mode 1. OC1REFC outputs OC1REF when the counter is counting up, OC2REF when it is counting down.

1111: Asymmetric PWM mode 2 - OC1REF has the same behavior as in PWM mode 2. OC1REFC outputs OC1REF when the counter is counting up, OC2REF when it is counting down.

Note: 1: These bits cannot be modified as long as LOCK level 3 has been programmed (LOCK bits in TIMx_BDTR register) and CC1S='00' (the channel is configured in output).

Note 2: In PWM mode, the OCREF level changes only when the result of the comparison changes or when the output compare mode switches from "frozen" mode to "PWM" mode.

Note 3: On channels having a complementary output, this bit field is preloaded. If the CCPC bit is set in the TIMx_CR2 register then the OC1M active bits take the new value from the preloaded bits only when a COM event is generated.

OC1PE: Output compare 1 preload enable

0: Preload register on TIMx_CCR1 disabled. TIMx_CCR1 can be written at anytime, the new value is taken into account immediately.

1: Preload register on TIMx_CCR1 enabled. Read/write operations access the preload register. TIMx_CCR1 preload value is loaded in the active register at each update event.

Note 1: These bits cannot be modified as long as LOCK level 3 has been programmed (LOCK bits in TIMx_BDTR register) and CC1S='00' (the channel is configured in output).

Note 2: The PWM mode can be used without validating the preload register only in one-pulse mode (OPM bit set in TIMx_CR1 register). Otherwise the behavior is not guaranteed.

RM0530 - Rev 3 page 283/660



	OC1FE: Output compare 1 fast enable
	This bit is used to accelerate the effect of an event on the trigger in input on the CC output.
Bit 2	0: CC1 behaves normally depending on counter and CCR1 values even when the trigger is ON. The minimum delay to activate CC1 output when an edge occurs on the trigger input is 5 clock cycles.
	1: An active edge on the trigger input acts like a compare match on CC1 output. Then, OC is set to the compare level independently from the result of the comparison. Delay to sample the trigger input and to activate CC1 output is reduced to 3 clock cycles. OCFE acts only if the channel is configured in PWM1 or PWM2 mode.
	CC1S: Capture/compare 1 selection.
	This bit-field defines the direction of the channel (input/output) as well as the used input.
	00: CC1 channel is configured as output
Bits 1:0	01: CC1 channel is configured as input, IC1 is mapped on TI1
	10: CC1 channel is configured as input, IC1 is mapped on TI2
	11: CC1channel is configured as input, IC1 is mapped on TRC. This mode is working only if an internal trigger input is selected through TS bit (TIMx_SMCR register).
	Note: CC1S bits are writable only when the channel is OFF (CC1E = '0' in TIMx_CCER).

Input capture mode

Bits 31:16	Reserved, always read as 0.									
Bits 15:12	IC2F: Input capture 2 filter.									
Bits 11:10	22PSC[1:0]: Input capture 2 prescaler.									
	CC2S: Capture/compare 2 selection.									
	This bit-field defines the direction of the channel (input/output) as well as the used input.									
	00: CC2 channel is configured as output									
Bits 9:8	01: CC2 channel is configured as input, IC2 is mapped on TI2									
	10: CC2 channel is configured as input, IC2 is mapped on TI1									
	11: CC2 channel is configured as input, IC2 is mapped on TRC. This mode is working only if an internal trigger input is selected through TS bit (TIMx_SMCR register).									
	Note: CC2S bits are writable only when the channel is OFF (CC2E = '0' in TIMx_CCER).									

RM0530 - Rev 3 page 284/660



	IC1F[3:0]: Input capture 1 filter.
	This bit-field defines the frequency used to sample TI1 input and the length of the digital filter applied to TI1. The digital filter is made of an event counter in which N events are needed to validate a transition on the output:
	0000: No filter, sampling is done at f _{DTS}
	0001: f _{SAMPLING} =f _{CK_INT} , N=2
	0010: f _{SAMPLING} =f _{CK_INT} , N=4
	0011: f _{SAMPLING} =f _{CK_INT} , N=8
	0100: f _{SAMPLING} =f _{DTS} /2, N=6
	0101: f _{SAMPLING} =f _{DTS/2} , N=8
Bits 7:4	0110: f _{SAMPLING} =f _{DTS} /4, N=6
Dito 7.1	0111: f _{SAMPLING} =f _{DTS/4} , N=8
	1000: f _{SAMPLING} =f _{DTS} /8, N=6
	1001: f _{SAMPLING} =f _{DTS/8} , N=8
	1010: f _{SAMPLING} =f _{DTS/16} , N=5
	1011: f _{SAMPLING} =f _{DTS} /16, N=6
	1100: f _{SAMPLING} =f _{DTS/16} , N=8
	1101: f _{SAMPLING} =f _{DTS} /32, N=5
	1110: f _{SAMPLING} =f _{DTS} /32, N=6
	1111: f _{SAMPLING} =f _{DTS} /32, N=8
	IC1PSC: Input capture 1 prescaler.
	This bit-field defines the ratio of the prescaler acting on CC1 input (IC1). The prescaler is reset as soon as CC1E='0' (TIMx_CCER register).
Bits 3:2	00: No prescaler, capture is done each time an edge is detected on the capture input
	01: Capture is done once every 2 events
	10: Capture is done once every 4 events
	11: Capture is done once every 8 events
	CC1S: Capture/compare 1 selection
	This bit-field defines the direction of the channel (input/output) as well as the used input.
	00: CC1 channel is configured as output
Bits 1:0	01: CC1 channel is configured as input, IC1 is mapped on TI1
	10: CC1 channel is configured as input, IC1 is mapped on TI2
	11: CC1 channel is configured as input, IC1 is mapped on TRC. This mode is working only if an internal trigger input is selected through TS bit (TIMx_SMCR register).
	Note: CC1S bits are writable only when the channel is OFF (CC1E = '0' in TIMx_CCER).

RM0530 - Rev 3 page 285/660



16.4.8 TIM1 capture/compare mode register 2 (TIMx_CCMR2)

Address offset: 0x1C Reset value: 0x0000

Refer to Section 16.4.7: TIM1 capture/compare mode register 1 (TIMx_CCMR1).

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	OC4M[3]	Res.	Res.	Res.	Res.	Res.	Res.	Res.	OC3M[3]
							Res.								Res.
							rw								rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
OC4 CE	OC4 CE OC4M[2:0]		OC4 PE	OC4 FE	CC	C4S[1:0]	OC3CE OC3M[2:0]		OC3 PE OC3 FE		CC3S[1:0]				
IC4F[3:0]			IC4PS	C[1:0]		43[1.0]		IC3F[3	3:0]		IC3PS	C[1:0]		,33[1.0]	
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Output compare mode

Bits 31:25	Reserved, always read as 0.							
Bit 24	OC4M[3]: Output compare 4 mode - bit 3							
Bits 23:17	Reserved, always read as 0.							
Bit 16	OC3M[3]: Output compare 3 mode - bit 3.							
Bit 15	OC4CE: Output compare 4 clear enable.							
Bits 14:12	OC4M: Output compare 4 mode.							
Bit 11	OC4PE: Output compare 4 preload enable.							
Bit 10	OC4FE: Output compare 4 fast enable.							
	CC4S: Capture/compare 4 selection.							
	This bit-field defines the direction of the channel (input/output) as well as the used input.							
	00: CC4 channel is configured as output							
Bits 9:8	01: CC4 channel is configured as input, IC4 is mapped on TI4							
	10: CC4 channel is configured as input, IC4 is mapped on TI3							
	11: CC4 channel is configured as input, IC4 is mapped on TRC. This mode is working only if an internal trigger input is selected through TS bit (TIMx_SMCR register).							
	Note: CC4S bits are writable only when the channel is OFF (CC4E = '0' in TIMx_CCER).							
Bit 7	OC3CE: Output compare 3 clear enable.							
Bits 6:4	OC3M: Output compare 3 mode.							
Bit 3	OC3PE: Output compare 3 preload enable.							
Bit 2	OC3FE: Output compare 3 fast enable.							
	CC3S: Capture/compare 3 selection.							
	This bit-field defines the direction of the channel (input/output) as well as the used input.							
	00: CC3 channel is configured as output							
Bits 1:0	01: CC3 channel is configured as input, IC3 is mapped on TI3							
	10: CC3 channel is configured as input, IC3 is mapped on TI4							
	11: CC3 channel is configured as input, IC3 is mapped on TRC. This mode is working only if an internal trigger input is selected through TS bit (TIMx_SMCR register).							
	Note: CC3S bits are writable only when the channel is OFF (CC3E = '0' in TIMx_CCER).							

Input capture mode

RM0530 - Rev 3 page 286/660



Bits 31:16	Reserved, always read as 0.							
Bits 15:12	IC4F: Input capture 4 filter.							
Bits 11:10	IC4PSC: Input capture 4 prescaler.							
	CC4S: Capture/compare 4 selection.							
	This bit-field defines the direction of the channel (input/output) as well as the used input.							
	00: CC4 channel is configured as output							
Bits 9:8	01: CC4 channel is configured as input, IC4 is mapped on TI4							
	10: CC4 channel is configured as input, IC4 is mapped on TI3							
	11: CC4 channel is configured as input, IC4 is mapped on TRC. This mode is working only if an internal trigger input is selected through TS bit (TIMx_SMCR register).							
	Note: CC4S bits are writable only when the channel is OFF (CC4E = '0' in TIMx_CCER).							
Bits 7:4	IC3F: Input capture 3 filter.							
Bits 3:2	IC3PSC: Input capture 3 prescaler.							
	CC3S: Capture/compare 3 selection.							
	This bit-field defines the direction of the channel (input/output) as well as the used input.							
	00: CC3 channel is configured as output							
Bits 1:0	01: CC3 channel is configured as input, IC3 is mapped on TI3							
She iie	10: CC3 channel is configured as input, IC3 is mapped on TI4							
	11: CC3 channel is configured as input, IC3 is mapped on TRC. This mode is working only if an internal trigger input is selected through TS bit (TIMx_SMCR register).							
	Note: CC3S bits are writable only when the channel is OFF (CC3E = '0' in TIMx_CCER).							

RM0530 - Rev 3 page 287/660



16.4.9 TIM1 capture/compare enable register (TIMx_CCER)

Address offset: 0x20 Reset value: 0x0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	CC6P	CC6E	Res.	Res.	CC5P	CC5E
										rw	rw			rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CC4NP	CC4NE	CC4P	CC4E	CC3NP	CC3NE	CC3P	CC3E	CC2NP	CC2NE	CC2P	CC2E	CC1NP	CC1NE	CC1P	CC1E
rw	rw	rw	rw												

Bits 31:22	Reserved, always read as 0.						
Bit 21	CC6P: Capture/compare 6 output polarity. Refer to CC1P description.						
Bit 20	CC6E: Capture/compare 6 output enable. Refer to CC1E description.						
Bits 19:18	Reserved, always read as 0.						
Bit 17	CC5P: Capture/compare 5 output polarity. Refer to CC1P description.						
Bit 16	CC5E: Capture/compare 5 output enable. Refer to CC1E description.						
Dito 15	CC4NP: Capture/compare 4 complementary output polarity.						
Bits 15	Refer to CC1NP description.						
Bit 14	CC4NE: Capture/compare 4 complementary output enable. Refer to CC1NE description.						
Bit 13	CC4P: Capture/compare 4 output polarity. Refer to CC1P description.						
Bit 12	CC4E: Capture/compare 4 output enable. Refer to CC1E description.						
Bit 11	CC3NP: Capture/compare 3 complementary output polarity. Refer to CC1NP description.						
Bit 10	CC3NE: Capture/compare 3 complementary output enable. Refer to CC1NE description.						
Bit 9	CC3P: Capture/compare 3 output polarity. Refer to CC1P description.						
Bit 8	CC3E: Capture/compare 3 output enable. Refer to CC1E description.						
Bit 7	CC2NP: Capture/compare 2 complementary output polarity. Refer to CC1NP description.						
Bit 6	CC2NE: Capture/compare 2 complementary output enable. Refer to CC1NE description.						
Bit 5	CC2P: Capture/compare 2 output polarity. Refer to CC1P description.						
Bit 4	CC2E: Capture/compare 2 output enable. Refer to CC1E description.						
	CC1NP: Capture/compare 1 complementary output polarity.						
Bit 3	CC1 channel configured as output:						
	0: OC1N active high						
	1: OC1N active low						
	CC1 channel configured as input:						
	This bit is used in conjunction with CC1P to define the polarity of TI1FP1 and TI2FP1. Refer to CC1P description.						
	Note: This bit is not writable as soon as LOCK level 2 or 3 has been programmed (LOCK bits in TIMx_BDTR register) and CC1S="00" (channel configured as output).						
	Note: On channels having a complementary output, this bit is preloaded. If the CCPC bit is set in the TIMx_CR2 register then the CC1NP active bit takes the new value from the preloaded bit only when a Commutation event is generated.						

RM0530 - Rev 3 page 288/660



CC1NE: Capture/compare 1 complementary output enable. 0: Off - OC1N is not active. OC1N level is then function of MOE, OSSI, OSSR, OIS1, OIS1N and CC1E bits. 1: On - OC1N signal is output on the corresponding output pin depending on MOE, OSSI, OSSR, OIS1, OIS1N Bit 2 and CC1E bits Note: On channels having a complementary output, this bit is preloaded. If the CCPC bit is set in the TIMx CR2 register then the CC1NE active bit takes the new value from the preloaded bit only when a Commutation event is CC1P: Capture/compare 1 outputpolarity. CC1 channel configured as output: 0: OC1 active high 1: OC1 active low CC1 channel configured as input: CC1NP/CC1P bits select the active polarity of TI1FP1 and TI2FP1 for trigger or capture operations. 00: Non-inverted/rising edge. The circuit is sensitive to TIxFP1 rising edge (capture or trigger operations in reset, external clock or trigger mode), TIxFP1 is not inverted (trigger operation in gated mode or encoder mode). 01: Inverted/falling edge. The circuit is sensitive to TIxFP1 falling edge (capture or trigger operations in reset, Bit 1 external clock or trigger mode), TIxFP1 is inverted (trigger operation in gated mode or encoder mode). 10: Reserved, do not use this configuration. 11: Non-inverted/both edges/ The circuit is sensitive to both TIxFP1 rising and falling edges (captureor trigger operations in reset, external clock or trigger mode), TIxFP1 is not inverted (trigger operation in gated mode). This configuration must not be used in encoder mode. Note: This bit is not writable as soon as LOCK level 2 or 3 has been programmed (LOCK bits in TIMX BDTR register). Note: On channels having a complementary output, this bit is preloaded. If the CCPC bit is set in the TIMx_CR2 register then the CC1P active bit takes the new value from the preloaded bit only when a commutation event is generated. CC1E: Capture/compare 1 output enable. CC1 channel configured as output: 0: Off - OC1 is not active. OC1 level is then function of MOE, OSSI, OSSR, OIS1, OIS1N and CC1NE bits. 1: On - OC1 signal is output on the corresponding output pin depending on MOE, OSSI, OSSR, OIS1, OIS1N and CC1NE bits CC1 channel configured as input: Bit 0 This bit determines if a capture of the counter value can actually be done into the input capture/compare register 1 (TIMx_CCR1) or not. 0: Capture disabled. 1: Capture enabled.

Note: On channels having a complementary output, this bit is preloaded. If the CCPC bit is set in the TIMx_CR2 register then the CC1E active bit takes the new value from the preloaded bit only when a commutation event is

generated.

RM0530 - Rev 3 page 289/660



Table 44. Output control bits for complementary OCx and OCxN channels with break feature

		Control I	oits		Outpu	t states ⁽¹⁾
MOE bit	OSSI bit	OSSR bit	CCxE bit	CCxNE bit	OCx output state	OCxN output state
		Х	0	0	Output disabled (not driven by the time	r: Hi-Z) OCx=0, OCxN=0
		0	0	1	Output disabled (not driven by the timer: Hi-Z) OCx=0	OCxREF + Polarity OCxN=OCxREF xor CCxNP
1	×	0	1	0	OCxREF + polarity OCx=OCxREF xor CCxP	Output disabled (not driven by the timer: Hi-Z) OCxN=0
		Х	1	1	OCREF + polarity + deadtime	Complementary to OCREF (not OCREF) + polarity + deadtime
		1	0	1	Off-state (output enabled with inactive state) OCx=CCxP	OCxREF + polarity OCxN=OCxREF xor CCxNP
		1	1	0	OCxREF + polarity OCx=OCxREF xor CCxP	Off-state (output enabled with inactive state) OCxN=CCxNP
	0		Х	Х		11: 7) 00 00 D 00 N 00 ND
			0	0	Output disabled (not driven by the time	r: Hi-Z) OCX=CCXP, OCXN=CCXNP
			0	1	Off-state (output enabled with inactive s	
0		X	1	0	OCxN=CCxNP (if BRKIN or BRKIN2 is	,
	1		1	1	Then (this is valid only if BRKIN is trigg and OCxN=OISxN after a deadtime, as correspond to OCX and OCxN both in a when driving switches in half-bridge collinate: BRKIN2 can only be used if OSS	active state (may cause a short-circuit nfiguration).

^{1.} When both outputs of a channel are not used (control taken over by GPIO), the OISx, OISxN, CCxP and CCxNP bits must be kept cleared.

Note:

The state of the external I/O pins connected to the complementary OCx and OCxN channels depends on the OCx and OCxN channel state and the GPIO registers.

RM0530 - Rev 3 page 290/660



16.4.10 TIM1 counter (TIMx_CNT)

Address offset: 0x24 Reset value: 0x0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
UIF	FCPY	Res.														
	r															

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							CNT[15:0]							
rw	rw	rw	rw	rw	rw	rw	rw	rw							

Bit 31	UIFCPY : UIF copy This bit is a read-only copy of the UIF bit of the TIMx_ISR register. If the UIFREMAP bit in the TIMxCR1 is reset, bit 31 is reserved and read at 0.
Bits 30:16	Reserved, always read as 0.
Bits 15:0	CNT[15:0]: Counter value

RM0530 - Rev 3 page 291/660



16.4.11 TIM1 prescaler (TIMx_PSC)

Address offset: 0x28 Reset value: 0x0000

1	5	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
								PSC[15:0]							
r	w	rw	rw	rw	rw	rw	rw	rw	rw	rw						

PSC[15:0]: Prescaler value

Bits 15:0 The counter clock frequency (CK_CNT) is equal to fCK_PSC / (PSC[15:0] + 1).

PSC contains the value to be loaded in the active prescaler register at each update event (including when the counter is cleared through UG bit of TIMx_EGR register or through trigger controller when configured in "reset mode").

RM0530 - Rev 3 page 292/660



16.4.12 TIM1 auto-reload register (TIMx_ARR)

Address offset: 0x2C Reset value: 0xFFFF

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							ARR[15:0]							
rw	rw	rw	rw	rw	rw	rw	rw	rw							

ARR[15:0]: Prescaler value.

Bits 15:0

ARR is the value to be loaded in the actual auto-reload register.

Refer to Section 16.3.1: Time-base unit for more details about ARR update and behavior.

The counter is blocked while the auto-reload value is null.

RM0530 - Rev 3 page 293/660



16.4.13 TIM1 repetition counter register (TIMx_RCR)

Address offset: 0x30 Reset value: 0x0000

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							REP[15:0]							
rw	rw	rw	rw	rw	rw	rw	rw	rw							

REP[15:0]: Repetition counter value.

These bits allow the user to set-up the update rate of the compare registers (i.e. periodic transfers from preload to active registers) when preload registers are enabled, as well as the update interrupt generation rate, if this interrupt is enabled.

Bits 15:0 Each time the REP_CNT related down-counter reaches zero, an update event is generated and it restarts counting from REP value. As REP_CNT is reloaded with REP value only at the repetition update event U_RC, any write to the TIMx_RCR register is not taken into account until the next repetition update event.

It means in PWM mode (REP+1) corresponds to:

the number of PWM periods in edge-aligned mode

the number of half PWM period in center-aligned mode

RM0530 - Rev 3 page 294/660



16.4.14 TIM1 capture/compare register 1 (TIMx_CCR1)

Address offset: 0x34 Reset value: 0x0000

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							CCR1	[15:0]							
rw	rw	rw	rw	rw	rw	rw	rw	rw							

CCR1[15:0]: Capture/compare 1 value.

If channel CC1 is configured as output:

CCR1 is the value to be loaded in the actual capture/compare 1 register (preload value).

Bits 15:0 It is loaded permanently if the preload feature is not selected in the TIMx_CCMR1 register (bit OC1PE). Otherwise the preload value is copied in the active capture/compare 1 register when an update event occurs.

The active capture/compare register contains the value to be compared to the counter TIMx_CNT and signaled on OC1 output.

If channel CC1 is configured as input:

CCR1 is the counter value transferred by the last input capture 1 event (IC1).

RM0530 - Rev 3 page 295/660



16.4.15 TIM1 capture/compare register 2 (TIMx_CCR2)

Address offset: 0x38 Reset value: 0x0000

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							CCR2	[15:0]							
rw	rw	rw	rw	rw	rw	rw	rw	rw							

CCR2[15:0]: Capture/compare 2 value

If channel CC2 is configured as output:

CCR2 is the value to be loaded in the actual capture/compare 2 register (preload value).

Bits 15:0 It is loaded permanently if the preload feature is not selected in the TIMx_CCMR2 register (bit OC2PE). Otherwise the preload value is copied in the active capture/compare 2 register when an update event occurs.

The active capture/compare register contains the value to be compared to the counter TIMx_CNT and signalled on OC2 output.

If channel CC2 is configured as input:

CCR2 is the counter value transferred by the last input capture 2 event (IC2).

RM0530 - Rev 3 page 296/660



16.4.16 TIM1 capture/compare register 3 (TIMx_CCR3)

Address offset: 0x3C Reset value: 0x0000

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							CCR3	[15:0]							
rw	rw	rw	rw	rw	rw	rw	rw	rw							

CCR3[15:0]: Capture/compare value

If channel CC3 is configured as output:

CCR3 is the value to be loaded in the actual capture/compare 3 register (preload value).

Bits 15:0 It is loaded permanently if the preload feature is not selected in the TIMx_CCMR3 register (bit OC3PE). Otherwise the preload value is copied in the active capture/compare 3 register when an update event occurs.

The active capture/compare register contains the value to be compared to the counter TIMx_CNT and signalled on OC3 output.

If channel CC3 is configured as input:

CCR3 is the counter value transferred by the last input capture 3 event (IC3).

RM0530 - Rev 3 page 297/660



16.4.17 TIM1 capture/compare register 4 (TIMx_CCR4)

Address offset: 0x40 Reset value: 0x0000

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							CCR4	[15:0]							
rw	rw	rw	rw	rw	rw	rw	rw	rw							

CCR4[15:0]: Capture/compare value

If channel CC4 is configured as output:

CCR4 is the value to be loaded in the actual capture/compare 4 register (preload value).

Bits 15:0 It is loaded permanently if the preload feature is not selected in the TIMx_CCMR4 register (bit OC4PE). Otherwise the preload value is copied in the active capture/compare 4 register when an update event occurs.

The active capture/compare register contains the value to be compared to the counter TIMx_CNT and signaled on OC4 output.

If channel CC4 is configured as input:

CCR4 is the counter value transferred by the last input capture 4 event (IC4).

RM0530 - Rev 3 page 298/660



16.4.18 TIM1 break and deadtime register (TIMx_BDTR)

Address offset: 0x44 Reset value: 0x0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	BK2P	BK2E	BK2F[3:0]					BKF	[3:0]	
						rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MOE	AOE	BKP	BKE	OSSR	OSSI	LOCI	< [1:0]	DTG[7:0]							
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Note:

As the bits BK2P, BK2E, BK2F[3:0], BKF[3:0], AOE, BKP, BKE, OSSI, OSSR and DTG[7:0] can be write-locked depending on the LOCK configuration, it may be necessary to configure all of them during the first write access to the TIMx_BDTR register.

Bits 31:26	Reserved.
	BK2P: Break 2 polarity.
	0: Break input BRK2 is active low
Bit 25	1: Break input BRK2 is active high
	Note: This bit cannot be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register).
	Note: Any write operation to this bit takes a delay of 1 APB clock cycle to become effective.
	BK2E: Break 2 enable.
	This bit enables the complete break 2 protection (including all sources connected to bk_acth and BKIN sources).
	0: Break2 function disabled
Bit 24	1: Break2 function enabled
	Note: The BRKIN2 must only be used with OSSR = OSSI = 1.
	Note: This bit cannot be modified when LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register).
	Note: Any write operation to this bit takes a delay of 1 APB clock cycle to become effective.

RM0530 - Rev 3 page 299/660



```
BK2F[3:0]: Break 2 filter.
           This bit-field defines the frequency used to sample BRK2 input and the length of the digital filter applied to BRK2.
           The digital filter is made of an event counter in which N events are needed to validate a transition on the output:
           0000: No filter, BRK2 acts asynchronously
           0001: f_{SAMPLING} = f_{CK\_INT}, N=2
           0010: f<sub>SAMPLING</sub>=f<sub>CK INT</sub>, N=4
           0011: ff_{SAMPLING} = f_{CK\_INT}, N=8
           0100: f<sub>SAMPLING</sub>=f<sub>CK INT</sub>/2, N=6
           0101: f<sub>SAMPLING</sub>=f<sub>CK INT</sub>/2, N=8
Bits
           0110: f<sub>SAMPLING</sub>=f<sub>CK_INT</sub>/4, N=6
23:20
           0111: f<sub>SAMPLING</sub>=f<sub>CK_INT</sub>/4, N=8
           1000: f_{SAMPLING} = f_{CK\_INT}/8, N=6
           1001: f<sub>SAMPLING</sub>=f<sub>CK INT</sub>/8, N=8
           1010: f<sub>SAMPLING</sub>=f<sub>DTS</sub>/16, N=5
           1011: f<sub>SAMPLING</sub>=f<sub>CK INT</sub>/16, N=6
           1100: f_{SAMPLING} = f_{CK\_INT}/16, N=8
           1101: f<sub>SAMPLING</sub>=f<sub>CK_INT</sub>/32, N=5
           1110: f<sub>SAMPLING</sub>=f<sub>CK INT</sub>/32, N=6
           1111: f_{SAMPLING} = f_{CK\_INT}/32, N=8
           Note: This bit cannot be modified when LOCK level 1 has been programmed (LOCK bits in TIMx BDTR register).
           BKF[3:0]: Break filter.
           This bit-field defines the frequency used to sample BRK input and the length of the digital filter applied to BRK. The
           digital filter is made of an event counter in which N events are needed to validate a transition on the output:
           0000: No filter, BRK acts asynchronously
           0001: f<sub>SAMPLING</sub>=f<sub>CK INT</sub>, N=2
           0010: f<sub>SAMPLING</sub>=f<sub>CK_INT</sub>, N=4
           0011: f<sub>SAMPLING</sub>=f<sub>CK_INT</sub>, N=8
           0100: f<sub>SAMPLING</sub>=f<sub>DTS</sub>/2, N=6
           0101: f<sub>SAMPLING</sub>=f<sub>DTS</sub>/2, N=8
           0110: f<sub>SAMPLING</sub>=f<sub>DTS</sub>/4, N=6
 Bits
           0111: f<sub>SAMPLING</sub>=f<sub>DTS</sub>/4, N=8
19:16
           1000: f_{SAMPLING} = f_{DTS}/8, N=6
           1001: f<sub>SAMPLING</sub>=f<sub>DTS</sub>/8, N=8
           1010: f<sub>SAMPLING</sub>=f<sub>DTS</sub>/16, N=5
           1011: f<sub>SAMPLING</sub>=f<sub>DTS</sub>/16, N=6
           1100: f<sub>SAMPLING</sub>=f<sub>DT</sub>S/16, N=8
           1101: f<sub>SAMPLING</sub>=f<sub>DTS</sub>/32, N=5
           1110: f<sub>SAMPLING</sub>=f<sub>DTS</sub>/32, N=6
           1111: f<sub>SAMPLING</sub>=f<sub>DTS</sub>/32, N=8
           This bit cannot be modified when LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register).
```

RM0530 - Rev 3 page 300/660



MOE: Main output enable. This bit is cleared asynchronously by hardware as soon as one of the break inputs is as by software or automatically depending on the AOE bit. It is acting only on the channels output. 0: In response to a break 2 event. OC and OCN outputs are disabled In response to a break event or if MOE is written to. 0: OC and OCN outputs are disabled or forced to idle state depending on the OSSI bit. 1: OC and OCN outputs are enabled if their respective enable bits are set (CCxE, CCxI See OC/OCN enable description for more details (Section 16.4.9: TIM1 capture/compa	
by software or automatically depending on the AOE bit. It is acting only on the channels output. 0: In response to a break 2 event. OC and OCN outputs are disabled In response to a break event or if MOE is written to. 0: OC and OCN outputs are disabled or forced to idle state depending on the OSSI bit. 1: OC and OCN outputs are enabled if their respective enable bits are set (CCxE, CCxI	
Bit 15 In response to a break event or if MOE is written to. 0: OC and OCN outputs are disabled or forced to idle state depending on the OSSI bit. 1: OC and OCN outputs are enabled if their respective enable bits are set (CCxE, CCxI	
O: OC and OCN outputs are disabled or forced to idle state depending on the OSSI bit. O: OC and OCN outputs are enabled if their respective enable bits are set (CCxE, CCxl).	
1: OC and OCN outputs are enabled if their respective enable bits are set (CCxE, CCxl	
See OC/OCN enable description for more details (Section 16.4.9: TIM1 capture/compa	NE in TIMx_CCER register).
(TIMx_CCER)).	re enable register
AOE: Automatic output enable.	
0: MOE can be set only by software	
Bit 14 1: MOE can be set by software or automatically at the next update event (if none of the are active).	break inputs BRK and BRK2
Note: This bit can not be modified as long as LOCK level 1 has been programmed (LOC register).	CK bits in TIMx_BDTR
BKP : Break polarity.	
0: Break input BRK is active low	
Bit 13 1: Break input BRK is active high	
Note: This bit can not be modified as long as LOCK level 1 has been programmed (LOC register).	CK bits in TIMx_BDTR
Note: Any write operation to this bit takes a delay of 1 APB clock cycle to become effect	ctive.
BKE: Break enable.	
This bit enables the complete break protection (including all sources connected to bk_a	acth and BKIN sources).
Bit 12 0: Break function disabled.	
1: Break function enabled.	
Note: This bit cannot be modified when LOCK level 1 has been programmed (LOCK bit	ts in TIMx_BDTR register).
Note: Any write operation to this bit takes a delay of 1 APB clock cycle to become effect	ctive.
OSSR: Off-state selection for Run mode.	
This bit is used when MOE=1 on channels having a complementary output which are continuous implemented if no complementary output is implemented in the timer.	configured as outputs. OSSR is
See OC/OCN enable description for more details (Section 16.4.9: TIM1 capture/compa (TIMx_CCER)).	re enable register
Bit 11 0: When inactive, OC/OCN outputs are disabled (the timer releases the output control vince) GPIO logic, which forces a Hi-Z state).	which is taken over by the
1: When inactive, OC/OCN outputs are enabled with their inactive level as soon as CC is still controlled by the timer).	xE=1 or CCxNE=1 (the output
Note: This bit can not be modified as soon as the LOCK level 2 has been programmed register).	(LOCK bits in TIMx_BDTR
OSSI: Off-state selection for Idle mode.	
This bit is used when MOE=0 due to a break event or by a software write, on channels	configured as outputs.
See OC/OCN enable description for more details (Section 16.4.9: TIM1 capture/compa (TIMx_CCER)).	re enable register
Bit 10 0: When inactive, OC/OCN outputs are disabled (the timer releases the output control vigerous GPIO logic and which imposes a Hi-Z state).	which is taken over by the
1: When inactive, OC/OCN outputs are first forced with their inactive level then forced t deadtime. The timer maintains its control over the output.	to their idle level after the
Note: This bit cannot be modified as soon as the LOCK level 2 has been programmed register).	(LOCK bits in TIMx_BDTR

RM0530 - Rev 3 page 301/660



LOCK[1:0]: Lock configuration.

These bits offer a write protection against software errors.

00: LOCK OFF - No bit is write protected.

01: LOCK Level 1 = DTG bits in TIMx_BDTR register, OISx and OISxN bits in TIMx_CR2 register and BKE/BKP/AOE bits in TIMx_BDTR register can be no longer written.

Bits 9:8

10: LOCK Level 2 = LOCK Level 1 + CC Polarity bits (CCxP/CCxNP bits in TIMx_CCER register,as long as the related channel is configured in output through the CCxS bits) as well as OSSR and OSSI bits can be no longer written.

11: LOCK level 3 = LOCK level 2 + CC control bits (OCxM and OCxPE bits in TIMx_CCMRx registers, as long as the related channel is configured in output through the CCxS bits) can be no longer written.

Note: The LOCK bits can be written only once after the reset. Once the TIMx_BDTR register has been written, their content is frozen until the next reset.

DTG[7:0]: Deadtime generator setup.

This bit-field defines the duration of the deadtime inserted between the complementary outputs. DT matches this duration.

$$\begin{split} & \mathsf{DTG[7:5]} \! = \! \mathsf{0xx} \Rightarrow \mathsf{DT} \! = \! \mathsf{DTG[7:0]x} \ t_{dtg} \ \text{with} \ t_{dtg} \! = \! \mathsf{DTG[7:5]} \! = \! \mathsf{10x} \Rightarrow \mathsf{DT} \! = \! (34 + \mathsf{DTG[5:0]}) \mathsf{xt}_{dtg} \ \mathsf{with} \ \mathsf{T}_{dtg} \! = \! \mathsf{2xtDTS}. \\ & \mathsf{DTG[7:5]} \! = \! \mathsf{110} \Rightarrow \mathsf{DT} \! = \! (32 + \mathsf{DTG[4:0]}) \mathsf{xt}_{dtg} \ \mathsf{with} \ \mathsf{T}_{dtg} \! = \! \mathsf{8xt}_{\mathsf{DTS}}. \ \mathsf{DTG[7:5]} \! = \! \mathsf{111} \Rightarrow \mathsf{DT} \! = \! (32 + \mathsf{DTG[4:0]}) \mathsf{xt}_{dtg} \ \mathsf{with} \ \mathsf{T}_{dtg} \! = \! \mathsf{10x} \!$$

Bits 7:0

Example if T_{DTS} = 125 ns (8 MHz), deadtime possible values are:

0 to 15875 ns by 125 ns steps,

16 μ s to 31750 ns by 250 ns steps, 32 μ s to 63 μ s by 1 μ s steps,

64 µs to 126 µs by 2 µs steps

Note: This bit-field cannot be modified as long as LOCK level 1, 2 or 3 has been programmed (LOCK bits in TIMx_BDTR register).

RM0530 - Rev 3 page 302/660



16.4.19 TIM1 capture/compare mode register 3 (TIMx_CCMR3)

Address offset: 0x54 Reset value: 0x00000000

Refer to Section 16.4.7: TIM1 capture/compare mode register 1 (TIMx_CCMR1) about the configuration of

channels 5 and 6.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	OC6M[3]	Res.	OC5M[3]												
							rw								rw

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
(DC6 CE	OC	6M[2	2:0]	OC6 PE	OC6FE	Res.	Res.	OC5 CE.	OC	C5M[2	2:0]	OC5PE	OC5FE	Res.	Res.
	rw	rw	rw	rw	rw	rw			rw	rw	rw	rw	rw	rw		

Output compare mode

Reserved, always read as 0.
OC6M[3]: Output compare 6 mode - bit 3.
Reserved, always read as 0.
OC5M[3]: Output compare 5 mode - bit 3.
OC6CE: Output compare 6 clear enable.
OC6M: Output compare 6 mode.
OC6PE: Output compare 6 preload enable.
OC6FE: Output compare 6 fast enable.
Reserved, always read as 0.
OC5CE: Output compare 5 clear enable.
OC5M: Output compare 5 mode.
OC5PE: Output compare 5 preload enable.
OC5FE: Output compare 5 fast enable.
Reserved, always read as 0.

RM0530 - Rev 3 page 303/660



16.4.20 TIM1 capture/compare register 5 (TIMx_CCR5)

Address offset: 0x58 Reset value: 0x0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
GC5C3	GC5C2	GC5C1	Res.												
rw	rw	rw													
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	CCR5[15:0]														
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

	GC5C3: Group channel 5 and channel 3 distortion on channel 3 output:
	0: No effect of OC5REF on OC3REFC
Bits 31	1: OC3REFC is the logical AND of OC3REFC and OC5REF
Dito 01	This bit can either have immediate effect or be preloaded and taken into account after an update event (if preload feature is selected in TIMxCCMR2).
	Note: It is also possible to apply this distortion on combined PWM signals.
	GC5C2: Group channel 5 and channel 2 distortion on channel 2 output:
	0: No effect of OC5REF on OC2REFC
Bits 30	1: OC2REFC is the logical AND of OC2REFC and OC5REF
Dito 00	This bit can either have immediate effect or be preloaded and taken into account after an update event (if preload feature is selected in TIMxCCMR1).
	Note: It is also possible to apply this distortion on combined PWM signals.
	GC5C1: Group channel 5 and channel 1 distortion on channel 1 output:
	0: No effect of OC5REF on OC1REFC5
Bits 29	1: OC1REFC is the logical AND of OC1REFC and OC5REF
Dito 20	This bit can either have immediate effect or be preloaded and taken into account after an update event (if preload feature is selected in TIMxCCMR1).
	Note: It is also possible to apply this distortion on combined PWM signals.
Bits 28:16	Reserved, must be kept at reset value.
	CCR5[15:0]: Capture/compare 5 value
	CCR5 is the value to be loaded in the actual capture/compare 5 register (preload value).
Bits 15:0	It is loaded permanently if the preload feature is not selected in the TIMx_CCMR3 register (bit OC5PE). Otherwise the preload value is copied in the active capture/compare 5 register when an update event occurs.
	The active capture/compare register contains the value to be compared to the counter TIMx_CNT and signaled on OC5 output.

RM0530 - Rev 3 page 304/660



16.4.21 TIM1 capture/compare register 6 (TIMx_CCR6)

Address offset: 0x5C Reset value: 0x0000

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CCR6[15:0]															
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

CCR6[15:0]: Capture/compare 6 value.

CCR6 is the value to be loaded in the actual capture/compare 6 register (preload value).

Bits 15:0

It is loaded permanently if the preload feature is not selected in the TIMx_CCMR3 register (bit OC6PE). Otherwise the preload value is copied in the active capture/compare 6 register when an update event occurs.

The active capture/compare register contains the value to be compared to the counter TIMx_CNT and signaled on OC6 output.

RM0530 - Rev 3 page 305/660



16.4.22 TIM1 alternate function option register 1 (TIMx_AF1)

Address offset: 0x60 Reset value: 0x0001

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Re	es.	Res.	Res.	BKCM P2P	BKCM P1P	BKINP	Res.	Res.	Res.	Res.	Res.	Res.	BKCMP2 E	BKCMP 1E	BKINE
				rw	rw	rw							rw	rw	rw

Bits 31:12	Reserved, must be kept at reset value
	BKCMP2P: BRK COMP2 input polarity
	This bit selects the COMP2 input sensitivity. It must be programmed together with the BKP polarity bit.
Bit 11	0: COMP2 input is active low
2	1: COMP2 input is active high
	Note: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register).
	BKCMP1P: BRK COMP1 input polarity
	This bit selects the COMP1 input sensitivity. It must be programmed together with the BKP polarity bit.
Bit 10	0: COMP1 input is active low
	1: COMP1 input is active high
	Note: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register).
	BKINP: BRK BKIN input polarity
	This bit selects the BKIN alternate function input sensitivity. It must be programmed together with the BKP polarity bit.
Bit 9	0: BKIN input is active low
	1: BKIN input is active high
	Note: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register).
Bits 8:3	Reserved, must be kept at reset value
	BKCMP2E: BRK COMP2 enable
	This bit enables the COMP2 for the timer's BRK input. COMP2 output is 'ORed' with the other BRK sources.
Bit 2	0: COMP2 input disabled
Dit 2	1: COMP2 input enabled
	Note: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register).
	BKCMP1E: BRK COMP1 enable
	This bit enables the COMP1 for the timer's BRK input. COMP1 output is 'ORed' with the other BRK sources.
Bit 1	0: COMP1 input disabled
•	1: COMP1 input enabled
	Note: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register).

RM0530 - Rev 3 page 306/660



BKINE: BRK BKIN input enable

This bit enables the BKIN alternate function input for the timer's BRK input. BKIN input is 'ORed' with the other BRK sources.

Bit 0 0: BKIN input disabled

1: BKIN input enabled

Note: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register).

RM0530 - Rev 3 page 307/660



16.4.23 TIM1 alternate function option register 2 (TIMx_AF2)

Address offset: 0x64 Reset value: 0x0001

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	Res.	Res.	Res.	BK2C MP2P	BK2C MP1P	BK2IN P	Res.	Res.	Res.	Res.	Res.	Res.	BK2CMP 2E	BK2CM P1E	BK2INE
				rw	rw	rw							rw	rw	rw

Bits 31:12	Reserved, must be kept at reset value.
	BK2CMP2P: BRK2 COMP2 input polarity.
	This bit selects the COMP2 input sensitivity. It must be programmed together with the BKP2 polarity bit.
Bit 11	0: COMP2 input is active low
2	1: COMP2 input is active high
	Note: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register).
	BK2CMP1P: BRK2 COMP1 input polarity.
	This bit selects the COMP1 input sensitivity. It must be programmed together with the BKP2 polarity bit.
Bit 10	0: COMP1 input is active low
	1: COMP1 input is active high
	Note: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register).
	BK2INP: BRK2 BKIN2 input polarity.
	This bit selects the BKIN2 alternate function input sensitivity. It must be programmed together with the BKP2 polarity bit.
Bit 9	0: BKIN2 input is active low
	1: BKIN2 input is active high
	Note: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register).
Bits 8:3	Reserved, must be kept at reset value.
	BK2CMP2E: BRK2 COMP2 enable.
	This bit enables the COMP2 for the timer's BRK2 input. COMP2 output is 'ORed' with the other BRK2 sources.
Bit 2	0: COMP2 input disabled
	1: COMP2 input enabled
	Note: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register).
	BK2CMP1E: BRK2 COMP1 enable.
	This bit enables the COMP1 for the timer's BRK2 input. COMP1 output is 'ORed' with the other BRK2 sources.
Bit 1	0: COMP1 input disabled
•	1: COMP1 input enabled
	Note: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register).

RM0530 - Rev 3 page 308/660



BK2INE: BRK2 BKIN input enable.

This bit enables the BKIN2 alternate function input for the timer BRK2 input. BKIN2 input is 'ORed' with the other BRK2 sources.

Bit 0 0: BKIN2 input disabled

1: BKIN2 input enabled

Note: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register).

RM0530 - Rev 3 page 309/660

TIM1 registers are mapped as 16-bit addressable registers as described in the table below:



Offset	Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x00	TIMx_CR1	Res.	Res.	Res.	Res.	Res.	Res.	UIFREMAP	Res.	CKD [7.0]	[0:1] QVO	ARPE	CMC [1.0]	0.17	DIR	OPM	URS	NDIS	CEN														
	Reset value																					0		0	0	0	0	0	0	0	0	0	0
0×04	TIMx_CR2	Res	OIS6	Res	OIS5	Res	OIS4	OIS3N	OIS3	OISZN	OIS2	OIS1N	OIS1	TI1S	Res	Res	Res	CCDS	ccus	Res	CCPC												
	Reset value														0		0		0	0	0	0	0	0	0	0				0	0		0
0×08	TIMx_SMCR	Res	SMS[3]	ЕТР	ECE	10. Z	[U:1] er [=		ETF[3:0]			Res		TS[2:0]		occs		SMS[2:0]															
	Reset value																0	0	0	0	0	0	0	0	0		0	0	0	0	0	0	0
0x0C	TIMx_DIER	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	BIE	TIE	COMIE	CC4IE	CC3IE	CC2IE	CC1IE	OIE														
	Reset value																									0	0	0	0	0	0	0	0
0x10	TIMx_SR	Res	CCGIF	CC5IF	Res	Res	Res	CC40F	CC3OF	CC2OF	CC10F	B2IF	BIF	TIF	COMIF	CC4IF	CC3IF	CC2IF	CC11F	UIF													
	Reset value															0	0				0	0	0	0	0	0	0	0	0	0	0	0	0
0×14	TIMx_EGR	Res	Res	Res	Res	Res	Res	Res	Res	Res	B2G	BG	TG	COM	CC4G	CC3G	CC2G	CC1G	ne														
	Reset value																								0	0	0	0	0	0	0	0	0





Offset	Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x18	TIMx_CCMR1 Output Compare mode	Res	OC2M[3]	Res	OC1M[3]	OC2CE		OC2M [2:0]		OC2PE	OC2FE	CC38 [1:0]		OC1CE		OC1M [2:0]		OC1PE	OC1FE	CC18 [1:0]													
	Resetvalue								0								0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0



Offset	Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1 (0
0x18	TIMx_CCMR1 Input Capture mode	Res	Res	Res	Res	Res	Res	Res	Res	Res			CZF[3:0]		lC2	PSC [1:0]	10.57	[0.1]		5.5	0.0		101	PSC [1:0]	CC1S [1:0]								
	Reset value																	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (0
0x1C	TIMx_CCMR2 Output Compare mode	Res	OC4M[3]	Res	OC3M[3]	OC4CE		OC4M [2:0]		OC4PE	OC4FE	0.73	[0.1] 6455	OC3CE		OC3M [2:0]		OC3PE	OC3FE	CC3S [1:0]													
	Reset value								0								0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (D



Offset Re	egister	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1 0
0×1C TIM× CCMR2	Indut capture mode	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res		10.45[2:0]	0.5		IC4	PSC [1:0]	CC4S [1:0]			IC3E[3:0]			<u>IC3</u>	PSC [1:0]	CC3S [1:0]
Res	set value																	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0
0×20	TIMx_CCER	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	CC6P	CC6E	Res	Res	CC5P	CCSE	CC4NP	CC4NE	CC4P	CC4E	CC3NP	CC3NE	ССЗР	CC3E	CC2NP	CC2NE	CC2P	CC2E	CC1NP	CC1NE	CC1E
Res	set value											0	0			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0
0x24	TIMx_CNT	UIFCPY	Res	Res	Res	Res	Res	Res							ONT[15:0]	0.01																
Res	set value	0																0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0
0x28	TIMx_PSC	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res							DSC[15.0]	[0.0]	•		·	·			·
Res	set value																	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0
0x2C	TIMx_ARR	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res							ADD[15.0]	וס:פו שעע							'
Res	set value																	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1 1
0x30	TIMx_RCR	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res		,					DED[14:0]	[0.0]		'	'	,	'	'	
Res	set value																	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0
0x34	TIMx_CCR1	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res							CCD1[18:0]	0.611.000							·
Doo	set value																	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0

Offset	Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1 0
0x38	TIMx_CCR2	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res							200	CCR2[15:0]													
	Reset value																	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0
0x3C	TIMx_CCR3	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res							200	CCR3[15:0]							·						
	Reset value																	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0
0x40	TIMx_CCR4	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res							2	CCR4[15:0]													
	Reset value																	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0
0x44	TIMx_BDTR	Res	Res	Res	Res	Res	Res	ВК2Р	BK2E		10.570	[0:6] PNZ1			BKE[3.0]	<u>5</u>		MOE	AOE	BKP	BKE	OSSR	OSSI	1 OCK [4:0]	[0:1]			'	DT[7:0]		'	'
	Reset value							0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0
0x48- 0x50										,					Reserved								,				'	'	'			'
0x54	TIMx_CCMR3 Output Compare mode	Res	OC6M[3]	Res	Res	Res	Res	Res	Res	Res	OC5M[3]	OCECE		OC6M [2:0]		OC6PE	OC6FE	Res	Res	OCSCE		OC5M [2:0]		OC5PE	OC5FE	Res Res						
	Reset value								0								0	0	0	0	0	0	0			0	0	0	0	0	0	

Refer to Section 2.2.2: Memory map and register boundary addresses for the register boundary addresses.



17 Real-time clock (RTC)

17.1 Introduction

The real-time clock (RTC) is an independent BCD timer/counter. The RTC provides a time-of-day clock/calendar with programmable alarm interrupt.

The RTC also includes a periodic programmable wakeup flag with interrupt capability. The RTC provides an automatic wakeup to manage all low-power modes.

Two 32-bit registers contain the seconds, minutes, hours (12- or 24-hour format), day (day of week), date (day of month), month, and year, expressed in binary coded decimal format (BCD). The sub-seconds value is also available in binary format.

Compensations for 28-, 29- (leap year), 30-, and 31-day months are performed automatically. Daylight saving time compensation can also be performed.

Additional 32-bit registers contain the programmable alarm sub-seconds, seconds, minutes, hours, day, and date.

A digital calibration feature is available to compensate for any deviation in crystal oscillator accuracy.

After power-on reset, all RTC registers are protected against possible parasitic write accesses.

As long as the supply voltage remains in the operating range, the RTC never stops, regardless of the device status (run mode, low-power mode or under system reset).

Note: The RTC counter does not freeze when the CPU is halted by a debugger.

17.2 RTC main features

The RTC unit main features are the following (see Figure 81. RTC block diagram):


- Calendar with sub-seconds, seconds, minutes, hours (12 or 24 format), day (day of week), date (day of month), month, and year.
- Daylight saving compensation programmable by software
- Programmable alarm with interrupt function. The alarm can be triggered by any combination of the calendar fields
- Automatic wakeup unit generating a periodic flag that triggers an automatic wakeup interrupt
- Digital calibration circuit (periodic counter correction): 0.95 ppm accuracy, obtained in a calibration window of several seconds
- Maskable interrupts/events:
 - Alarm A
 - Wakeup interrupt.

RM0530 - Rev 3 page 315/660

17.3 RTC functional description

17.3.1 RTC block diagram

Figure 81. RTC block diagram



17.3.2 Clock and prescalers

The RTC clock source (RTCCLK) is selected through the clock controller among the LSE clock, the LSI oscillator clock, and the HSI_64M clock. For more information on the RTC clock source configuration, refer to Section 6: Reset and clock controller (RCC).

A programmable prescaler stage generates a 1 Hz clock which is used to update the calendar. To minimize power consumption, the prescaler is split into 2 programmable prescalers (see Figure 81. RTC block diagram):

- A 7-bit asynchronous prescaler configured through the PREDIV_A bits of the RTC_PRER register
- A 15-bit synchronous prescaler configured through the PREDIV S bits of the RTC PRER register.

Note:

When both prescalers are used, it is recommended to configure the asynchronous prescaler to a high value to minimize consumption.

The asynchronous prescaler division factor is set to 128, and the synchronous division factor to 256, to obtain an internal clock frequency of 1 Hz (ck_spre) with an LSE frequency of 32.768 kHz.

The minimum division factor is 1 and the maximum division factor is 2^{22} . This corresponds to a maximum input frequency of around 4 MHz. f_{ck_apre} is given by the following formula:

$$f_{CK_APRE} = \frac{f_{RTCCLK}}{PREDIV.A + 1} \tag{2}$$

The ck_apre clock is used to clock the binary RTC_SSR sub-seconds down-counter. When it reaches 0, RTC_SSR is reloaded with the content of PREDIV_S.

f_{ck} spre is given by the following formula:

RM0530 - Rev 3 page 316/660



$$f_{CK_SPRE} = \frac{f_{RTCCLK}}{(PREDIV_S + 1) \times (PREDIV_A + 1)}$$
(3)

The ck_spre clock can be used either to update the calendar or as timebase for the 16-bit wakeup auto-reload timer. To obtain short timeout periods, the 16-bit wakeup auto-reload timer can also run with the RTCCLK divided by the programmable 4-bit asynchronous prescaler (see Section 17.3.5: Periodic auto-wakeup).

17.3.3 Real-time clock and calendar

The RTC calendar time and date registers are accessed through shadow registers which are synchronized with PCLK (APB clock). They can also be accessed directly in order to avoid waiting for the synchronization duration.

- RTC_SSR for the sub-seconds
- · RTC TR for the time
- RTC_DR for the date

Every two RTCCLK periods, the current calendar value is copied into the shadow registers, and the RSF bit of the RTC_ISR register is set (see Section 17.6.4: RTC initialization and status register (RTC_ISR)).

The copy is not performed in Deepstop mode. When exiting this mode, the shadow registers are updated after up to 2 RTCCLK periods.

When the application reads the calendar registers, it accesses the content of the shadow registers. It is possible to make a direct access to the calendar registers by setting the BYPSHAD control bit in the RTC_CR register. By default, this bit is cleared, and the user accesses the shadow registers.

When reading the RTC_SSR, RTC_TR or RTC_DR registers in BYPSHAD=0 mode, the frequency of the APB clock (f_{APB}) must be at least 7 times the frequency of the RTC clock (f_{RTCCLK}).

The shadow registers are reset by system reset.

17.3.4 Programmable alarm

The RTC unit provides programmable alarm: Alarm A. The programmable alarm function is enabled through the ALRAE bit in the RTC_CR register. The ALRAF is set to 1 if the calendar subseconds, seconds, minutes, hours, date or day match the values programmed in the alarm registers RTC_ALRMASSR and RTC_ALRMAR. Each calendar field can be independently selected through the MSKx bits of the RTC_ALRMAR register, and through the MASKSSx bits of the RTC_ALRMASSR register. The alarm interrupt is enabled through the ALRAIE bit in the RTC_CR register.

Caution: If the seconds field is selected (MSK0 bit reset in RTC_ALRMAR), the synchronous prescaler division factor set in the RTC_PRER register must be at least 3 to ensure correct behavior.

Alarm A (if enabled by bits OSEL[0:1] in RTC_CR register) can be routed to the RTC_ALARM output. RTC_ALARM output polarity can be configured through bit POL in the RTC_CR register.

17.3.5 Periodic auto-wakeup

The periodic wakeup flag is generated by a 16-bit programmable auto-reload down-counter. The wakeup timer range can be extended to 17 bits.

The wakeup function is enabled through the WUTE bit in the RTC_CR register. The wakeup timer clock input can be:

- RTC clock (RTCCLK) divided by 2, 4, 8, or 16.
 When RTCCLK is LSE (32.768 kHz), this allows the wakeup interrupt period to be configured from 122 μs to 32 s, with a resolution down to 61 μs.
- ck_spre (usually 1 Hz internal clock)
 When ck_spre frequency is 1 Hz, this allows a wakeup time to be achieved from 1 s to around 36 hours with one-second resolution. This large programmable time range is divided in 2 parts:
 - from 1 s to 18 hours when WUCKSEL [2:1] = 10
 - and from around 18 h to 36 h when WUCKSEL[2:1] = 11. In this last case 216 is added to the 16-bit counter current value. When the initialization sequence is complete (see Section 17.3.6: RTC initialization and configuration), the timer starts counting down. When the wakeup function is enabled, the down-counting remains active in low-power modes. In addition, when it reaches 0, the WUTF flag is set in the RTC_ISR register, and the wakeup counter is automatically reloaded with its reload value (RTC_WUTR register value).

The WUTF flag must then be cleared by software.

RM0530 - Rev 3 page 317/660



When the periodic wakeup interrupt is enabled by setting the WUTIE bit in the RTC_CR2 register, it can exit the device from low-power modes.

The periodic wakeup flag can be routed to the RTC_ALARM output provided it has been enabled through bits OSEL[0:1] of the RTC_CR register. RTC_ALARM output polarity can be configured through the POL bit in the RTC_CR register.

System reset, as well as low-power mode (Deepstop) have no influence on the wakeup timer.

17.3.6 RTC initialization and configuration

RTC register access

The RTC registers are 32-bit registers. The APB interface introduces 2 wait-states in RTC register accesses except on read accesses to calendar shadow registers when BYPSHAD=0.

RTC register write protection

After power-on reset, all the RTC registers are write-protected. Writing to the RTC registers is enabled by writing a key into the write protection register, RTC_WPR.

The following steps are required to unlock the write protection on all the RTC registers except for RTC_ISR[13:8], and RTC_BKPxR.

- 1. Write '0xCA' into the RTC WPR register.
- Write '0x53' into the RTC_WPR register.

Writing a wrong key reactivates the write protection.

The protection mechanism is not affected by system reset.

Calendar initialization and configuration

To program the initial time and date calendar values, including the time format and the prescaler configuration, the following sequence is required:

- Set INIT bit to 1 in the RTC_ISR register to enter initialization mode. In this mode, the calendar counter is stopped and its value can be updated.
- 2. Poll INITF bit in the RTC_ISR register. The initialization phase mode is entered when INITF is set to 1. It takes around 2 RTCCLK clock cycles (due to clock synchronization).
- 3. To generate a 1 Hz clock for the calendar counter, program both the prescaler factors in RTC_PRER register.
- 4. Load the initial time and date values in the shadow registers (RTC_TR and RTC_DR), and configure the time format (12 or 24 hours) through the FMT bit in the RTC_CR register.
- 5. Exit the initialization mode by clearing the INIT bit. The actual calendar counter value is then automatically loaded and the counting restarts after 4 RTCCLK clock cycles.

When the initialization sequence is complete, the calendar starts counting.

Note:

1. After a system reset, the application can read the INITS flag in the RTC_ISR register to check if the calendar has been initialized or not. If this flag equals 0, the calendar has not been initialized since the year field is set at its power-on reset default value (0x00).

Note:

2. To read the calendar after initialization, the software must first check that the RSF flag is set in the RTC_ISR register.

Daylight saving time

The daylight saving time management is performed through bits SUB1H, ADD1H, and BKP of the RTC_CR register.

Using SUB1H or ADD1H, the software can subtract or add one hour to the calendar in one single operation without going through the initialization procedure.

In addition, the software can use the BKP bit to memorize this operation.

Programming the alarm

A similar procedure must be followed to program or update the programmable alarms.

- 1. Clear ALRAE in RTC_CR to disable Alarm A
- Program the Alarm A registers (RTC_ALRMASSR/RTC_ALRMAR)
- 3. Set ALRAE in the RTC CR register to enable alarm A again.

Programming the wakeup timer

The following sequence is required to configure or change the wakeup timer auto-reload value (WUT[15:0] in RTC WUTR):

Clear WUTE in RTC_CR to disable the wakeup timer.

RM0530 - Rev 3 page 318/660



- 2. Poll WUTWF bit until it is set in RTC_ISR register to make sure the access to wake up auto-reload counter and to WUCKSEL[2:0] bits is allowed. It takes around 2 RTCCLK clock cycles (due to clock synchronization).
- 3. Program the wakeup auto-reload value WUT[15:0], and the wakeup clock selection (WUCKSEL[2:0] bits in RTC CR). Set WUTE in RTC CR to enable the timer again. The wakeup timer restarts down-counting.

17.3.7 Reading the calendar

When BYPSHAD control bit is cleared in the RTC CR register:

To read the RTC calendar registers (RTC_SSR, RTC_TR and RTC_DR) properly, the APB1 clock frequency (fPCLK) must be equal to or greater than seven times the fRTCCLKRTC clock frequency. This ensures a secure behavior of the synchronization mechanism.

If the APB0 clock frequency is less than seven times the RTC clock frequency, the software must read the calendar time and date registers twice. If the second read of the RTC_TR gives the same result as the first read, this ensures that the data is correct. Otherwise a third read access must be done. In any case the APB0 clock frequency must never be lower than the RTC clock frequency.

The RSF bit is set in the RTC_ISR register each time the calendar registers are copied into the RTC_TR and RTC_DR shadow registers. The copy is performed every two RTCCLK cycles. To ensure consistency between the 3 values, reading either RTC_SSR or RTC_TR locks the values in the higher-order calendar shadow registers until RTC_DR is read. In case the software makes read accesses to the calendar in a time interval smaller than 2 RTCCLK periods: RSF must be cleared by software after the first calendar read, and then the software must wait until RSF is set before reading again the RTC_SSR, RTC_TR and RTC_DR registers.

After waking up from low-power mode (Deepstop), RSF must be cleared by software. The software must then wait until it is set again before reading the RTC_SSR, RTC_TR and RTC_DR registers.

The RSF bit must be cleared after wakeup and not before entering low-power mode.

After a system reset, the software must wait until RSF is set before reading the RTC_SSR, RTC_TR and RTC_DR registers. Indeed, a system reset resets the shadow registers to their default values.

After an initialization, the software must wait until RSF is set before reading the RTC_SSR, RTC_TR and RTC_DR registers.

After synchronization (refer to Section 17.3.9: RTC synchronization): the software must await until RSF is set before reading the RTC_SSR, RTC_TR and RTC_DR registers.

When the BYPSHAD control bit is set in the RTC_CR register (bypass shadow registers)

Reading the calendar registers gives the values from the calendar counters directly, thus eliminating the need to wait for the RSF bit to be set. This is especially useful after exiting from low-power mode (Deepstop), since the shadow registers are not updated during these modes.

When the BYPSHAD bit is set to 1, the results of the different registers might not be coherent with each other if an RTCCLK edge occurs between two read accesses to the registers. Additionally, the value of one of the registers may be incorrect if an RTCCLK edge occurs during the read operation. The software must read all the registers twice, and then compare the results to confirm that the data is coherent and correct. Alternatively, the software can just compare the two results of the least-significant calendar register.

Note: While BYPSHAD=1, instructions which read the calendar registers require one extra APB cycle to complete.

17.3.8 Resetting the RTC

The calendar shadow registers (RTC_SSR, RTC_TR and RTC_DR) and the RTC status register (RTC_ISR) are reset to their default values by all available system reset sources.

On the contrary, the following registers are reset to their default values by a power-on reset and are not affected by a system reset: the RTC current calendar registers, the RTC control register (RTC_CR), the prescaler register (RTC_PRER), the RTC calibration register (RTC_CALR), the RTC shift register (RTC_SHIFTR), the RTC backup registers (RTC_BKPxR), the wakeup timer register (RTC_WUTR), the Alarm A registers (RTC_ALRMASSR/RTC_ALRMAR).

In addition, the RTC keeps on running under system reset if the reset source is different from the power-on reset one. When a power-on reset occurs, the RTC is stopped and all the RTC registers are set to their reset values.

17.3.9 RTC synchronization

The RTC can be synchronized to a remote clock with a high degree of precision. After reading the sub-second field (RTC_SSR or RTC_TSSSR), a calculation can be made of the precise offset between the times being maintained by the remote clock and the RTC. The RTC can then be adjusted to eliminate this offset by "shifting" its clock by a fraction of a second using RTC_SHIFTR.

RM0530 - Rev 3 page 319/660



RTC_SSR contains the value of the synchronous prescaler counter. This allows to calculate the exact time being maintained by the RTC down to a resolution of 1 / (PREDIV_S + 1) seconds. As a consequence, the resolution can be improved by increasing the synchronous prescaler value (PREDIV_S[14:0]. The maximum resolution allowed (30.52 μ s with a 32768 Hz clock) is obtained with PREDIV_S set to 0x7FFF.

However, increasing PREDIV_S means that PREDIV_A must be decreased in order to maintain the synchronous prescaler's output at 1 Hz. In this way, the frequency of the asynchronous prescaler's output increases, which may increase the RTC dynamic consumption.

The RTC can be finely adjusted using the RTC shift control register (RTC_SHIFTR). Writing to RTC_SHIFTR can shift (either delay or advance) the clock by up to a second with a resolution of 1 / (PREDIV_S + 1) seconds. The shift operation consists of adding the SUBFS[14:0] value to the synchronous prescaler counter SS[15:0]: this delays the clock. If at the same time the ADD1S bit is set, this results in adding one second and at the same time subtracting a fraction of a second, so this advances the clock.

Caution: Before initiating a shift operation, the user must check that SS[15] = 0 in order to ensure that no overflow occurs.

As soon as a shift operation is initiated by a write to the RTC_SHIFTR register, the SHPF flag is set by hardware to indicate that a shift operation is pending. This bit is cleared by hardware as soon as the shift operation has completed.

17.3.10 RTC smooth digital calibration

The RTC frequency can be digitally calibrated with a resolution of about 0.954 ppm with a range from -487.1 ppm to +488.5 ppm. The correction of the frequency is performed using a series of small adjustments (adding and/or subtracting individual RTCCLK pulses). These adjustments are fairly well distributed so that the RTC is well calibrated even when observed over short durations of time.

The smooth digital calibration is performed during a cycle of about 220 RTCCLK pulses, or 32 seconds when the input frequency is 32768 Hz. This cycle is maintained by a 20-bit counter, calib_cnt[19:0], clocked by RTCCLK.

The smooth calibration register (RTC_CALR) specifies the number of RTCCLK clock cycles to be masked during the 32-second cycle:

- Setting the bit CALM[0] to 1 causes exactly one pulse to be masked during the 32-second cycle
- Setting CALM[1] to 1 causes two additional cycles to be masked
- Setting SMC[2] to 1 causes four additional cycles to be masked
- and so on up to SMC[8] set to 1 which causes 256 clocks to be masked

Note:

CALM[8:0] (RTC_CALR) specifies the number of RTCCLK pulses to be masked during the 32-second cycle. Setting the bit CALM[0] to '1' causes exactly one pulse to be masked during the 32-second cycle at the moment when cal_cnt[19:0] is 0x80000; CALM[1]=1 causes two other cycles to be masked (when cal_cnt is 0x40000 and 0xC0000); SMC[2]=1 causes four other cycles to be masked (cal_cnt = 0x20000/0x60000/0xA0000/ 0xE0000); and so on up to SMC[8]=1 which causes 256 clocks to be masked (cal_cnt = 0xXX800).

While CALM allows the RTC frequency to be reduced by up to 487.1 ppm (511/(220+511)) with fine resolution, the bit CALP can be used to increase the frequency by 488.5 ppm (512/(220-512)). Setting CALP to '1' effectively inserts an extra RTCCLK pulse every 211 RTCCLK cycles, which means that 512 clocks are added during every 32-second cycle.

Using CALM together with CALP, an offset ranging from -511 to +512 RTCCLK cycles can be added during the 32-second cycle, which translates to a calibration range of -487.1 ppm to +488.5 ppm with a resolution of about 0.954 ppm.

The formula to calculate the effective calibrated frequency (FCAL) given the input frequency (FRTCCLK) is as follows:

 $F_{CAL} = F_{RTCCLK} \times [1 + (CALP \times 512 - CALM) / (2^{20} + CALM - CALP \times 512)]$

Calibration when PREDIV A< 3

The CALP bit can not be set to 1 when the asynchronous prescaler value (PREDIV_A bits in RTC_PRER register) is less than 3. If CALP was already set to 1 and PREDIV_A bits are set to a value less than 3, CALP is ignored and the calibration operates as if CALP was equal to 0.

To perform a calibration with PREDIV_A less than 3, the synchronous prescaler value (PREDIV_S) should be reduced so that each second is accelerated by 8 RTCCLK clock cycles, which is equivalent to adding 256 clock cycles every 32 seconds. As a result, between 255 and 256 clock pulses (corresponding to a calibration range from 243.3 to 244.1 ppm) can effectively be added during each 32-second cycle using only the CALM bits.

RM0530 - Rev 3 page 320/660



With a nominal RTCCLK frequency of 32768 Hz, when PREDIV_A equals 1 (division factor of 2), PREDIV_S should be set to 16379 rather than 16383 (4 less). The only other interesting case is when PREDIV_A equals 0, PREDIV_S should be set to 32759 rather than 32767 (8 less).

If PREDIV_S is reduced in this way, the formula giving the effective frequency of the calibrated input clock is as follows:

 $F_{CAL} = F_{RTCCLK} \times [1 + (256 - CALM) / (2^{20} + CALM - 256)]$

In this case, CALM[7:0] equals 0x100 (the midpoint of the CALM range) is the correct setting if RTCCLK is exactly 32768.00 Hz.

Note:

The case PREDIV_A=2 (asynchronous prescaler divides by 3) seems unlikely to be useful unless the nominal input frequency is a multiple of 3. For example, if RTCCLK is nominally 98304 Hz (32768 Hz x 3), setting PREDIV S to 32759 rather than 32767 (8 less) would render the above formula valid.

Verifying the RTC calibration

RTC precision is ensured by measuring the precise frequency of R_{TCCLK} and calculating the correct CALM value and CALP values. An optional 1 Hz output is provided to allow applications to measure and verify the RTC precision.

Measuring the precise frequency of the RTC over a limited interval can result in a measurement error of up to 2 R_{TCCLK} clock cycles over the measurement period, depending on how the digital calibration cycle is aligned with the measurement period.

However, this measurement error can be eliminated if the measurement period is the same length as the calibration cycle period. In this case, the only error observed is the error due to the resolution of the digital calibration.

By default, the calibration cycle period is 32 seconds.

Using this mode and measuring the accuracy of the 1 Hz output over exactly 32 seconds guarantees that the measure is within 0.477 ppm ($0.5 R_{TCCLK}$ cycles over 32 seconds, due to the limitation of the calibration resolution).

- CALW16 bitof the RTC_CALR register can be set to 1 to force a 16- second calibration cycle period. In this case, the RTC precision can be measured during 16 seconds with a maximum error of 0.954 ppm (0.5 R_{TCCLK} cycles over 16 seconds). However, since the calibration resolution is reduced, the long term RTC precision is also reduced to 0.954 ppm: CALM[0] bit is stuck at 0 when CALW16 is set to 1.
- CALW8 bit of the RTC_CALR register can be set to 1 to force a 8-second calibration cycle period.

In this case, the RTC precision can be measured during 8 seconds with a maximum error of 1.907 ppm (0.5 R_{TCCLK} cycles over 8 s). The long term RTC precision is also reduced to 1.907 ppm: CALM[1:0] bits are stuck at 00 when CALW8 is set to 1.

Re-calibration on-the-fly

The calibration register (RTC_CALR) can be updated on-the-fly while RTC_ISR/INITF=0, by using the following process:

- 1. Poll the RTC ISR/RECALPF (re-calibration pending flag).
- 2. If it is set to 0, write a new value to RTC CALR, if necessary. RECALPF is then automatically set to 1.
- 3. Within three ck apre cycles after the write operation to RTC CALR, the new calibration settings take effect.

Note:

RECALPF then becomes '0' automatically. Note that RECALPF can stay at '1' for as long as 4 ck_apre cycles plus 2 system clock cycles after writing to RTC_CALR. During initialization mode (RTC_ISR/INIT=1), RECALPF can stay at '1' indefinitely.

17.3.11 Calibration clock output

When the COE bit is set to 1 in the RTC_CR register, a reference clock is provided on the RTC_CALIB device output.

Note:

This RTC_CALIB information is output on the RTC_OUT I/O signal if the I/O is programmed with the associated AFx mode, see Section 5: Power controller (PWRC).

If the COSEL bit in the RTC_CR register is reset and PREDIV_A = 0x7F, the RTC_CALIB frequency is $f_{RTCCLK}/64$. This corresponds to a calibration output at 512 Hz for an R_{TCCLK} frequency at 32.768 kHz. The RTC_CALIB duty cycle is irregular: there is a light jitter on falling edges. It is therefore recommended to use rising edges.

RM0530 - Rev 3 page 321/660



When COSEL is set and "PREDIV_S+1" is a non-zero multiple of 256 (i.e: PREDIV_S[7:0] = 0xFF), the RTC_CALIB frequency is f_{RTCCLK}/(256* (PREDIV_A+1)). This corresponds to a calibration output at 1 Hz for prescaler default values (PREDIV_A = 0x7F, PREDIV_S = 0xFF), with an RTCCLK frequency at 32.768 kHz.

17.3.12 Alarm output

The OSEL[1:0] control bits in the RTC_CR register are used to activate the alarm alternate function output RTC_ALARM, and to select the function which is output. These functions reflect the contents of the corresponding flags in the RTC_ISR register. The polarity of the output is determined by the POL control bit in RTC_CR so that the opposite of the selected flag bit is output when POL is set to 1.

Note: The RTC_ALARM is output on the RTC_OUT I/O signal if the I/O is programmed with the associated AFx mode, see Section 5: Power controller (PWRC).

Note: Once the RTC_ALARM output is enabled, it has priority over RTC_CALIB (COE bit must be kept cleared, which means the RTC_OUT I/O outputs the RTC_ALARM.

17.4 RTC low-power modes

The RTC is able to run in Deepstop mode and generate a wakeup event to wake the device through RTC alarm and RTC wakeup root cause.

Note: The software has to clear the RTC_ISR.WUTF flag in the RTC after a wakeup, otherwise it prevents from going into low-power again. The PWRC block only mirrors the RTC wakeup signal in its own wakeup flag register.

17.5 RTC interrupts

All RTC interrupts are combined and connected to the NVIC controller. Refer to Section 2.3.2: Interrupts.

To enable the RTC alarm interrupt, the following sequence is required:

- 1. Configure and enable the RTC_ALARM IRQ channel in the NVIC
- 2. Configure the RTC to generate RTC alarms (alarm A)

To enable the wakeup timer interrupt, the following sequence is required:

- 1. Configure and enable the RTC IRQ channel in the NVIC
- 2. Configure the RTC to detect the WUT event

RM0530 - Rev 3 page 322/660



17.6 RTC registers

Refer to Section 1.5: Acronyms of the reference manual for a list of abbreviations used in register descriptions. The peripheral registers can be accessed by words (32-bit).

17.6.1 RTC time register (RTC_TR)

The RTC_TR is the calendar time shadow register. This register must be written in initialization mode only. Refer to Section 17.3.7: Reading the calendar.

This register is write protected. The write access procedure is described in Section 17.3.6: RTC initialization and configuration.

Address offset: 0x00

Power-on reset value: 0x0000 0000

System reset: 0x0000 0000 when BYPSHAD = 0 . Not affected when BYPSHAD = 1.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	PM	НТ[1:0]		HU[[3:0]	
									rw	rw	rw	rw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.		MNT[2:0]			MNL	J[3:0]		Res.		ST[2:0]			SU[3:0]	
	rw	rw	rw	rw	rw	rw	rw		rw	rw	rw	rw	rw	rw	rw

Bits 31-23	Reserved, must be kept at reset value.
Bu 60	PM: AM/PM notation
Bit 22	0: AM or 24-hour format
	1: PM
Bits 21:20	HT[1:0]: Hour tens in BCD format
Bit 16:16	HU[3:0]: Hour units in BCD format
Bit 15	Reserved, must be kept at reset value.
Bits 14:12	MNT[2:0]: Minute tens in BCD format
Bit 11:8	MNU[3:0]: Minute units in BCD format
Bit 7	Reserved, must be kept at reset value.
Bits 6:4	ST[2:0]: Second tens in BCD format
Bit 3:0	SU[3:0]: Second units in BCD format

RM0530 - Rev 3 page 323/660



17.6.2 RTC date register (RTC_DR)

The RTC_TR is the calendar time shadow register. This register must be written in initialization mode only. Refer to Section 17.3.7: Reading the calendar.

This register is write protected. The write access procedure is described in Section 17.3.6: RTC initialization and configuration.

Address offset: 0x04

Power-on reset value: 0x0000 2101

System reset: 0x0000 2101 when BYPSHAD = 0. Not affected when BYPSHAD = 1.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.		YT[3:0)]			YU[[3:0]	
								rw	rw	rw	rw	rw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
,	WDU[2:0]	MT		MU	[3:0]		Res.	Res.	DT[1:0]		DU	[3:0]	
rw	rw	rw	rw	rw	rw	rw	rw			rw	rw	rw	rw	rw	rw

Bits 31:24	Reserved, must be kept at reset value.
Bits 23:20	YT[3:0]: Year tens in BCD format.
Bits 19:16	YU[3:0]: Year units in BCD format.
	WDU[2:0]: Week day units.
	000: forbidden
Bits 15:13	001: Monday
	111: Sunday
Bit 12	MT: Month tens in BCD format.
Bits 11:8	MU: Month units in BCD format.
Bits 7:6	Reserved, must be kept at reset value.
Bits 5:4	DT[1:0]: Date tens in BCD format.
Bits 3:0	DU[3:0]: Date units in BCD format.

RM0530 - Rev 3 page 324/660



17.6.3 RTC control register (RTC_CR)

Address offset: 0x08

Power-on reset value: 0x0000 0000

System reset: not affected

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	COE	08	SEL[1:0]	POL	COSEL	BKP	SUB1H	ADD1H
								rw	rw	rw	rw	rw	rw	w	W
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	WUTIE		ALRAIE	Res.	WUTE		ALRAE	Res.	FMT	BYPS HAD	Res.	Res. Res. WUCKSEL[2		[2:0]	
	rw		rw		rw		rw		rw	rw			rw	rw	rw

Bits 31:25	Reserved, must be kept at reset value.											
	COE: Calibration output enable.											
D:# 00	This bit enables the RTC_CALIB output.											
Bit 23	0: Calibration output disabled											
	1: Calibration output enabled											
	OSEL[1:0]: Output selection.											
	These bits are used to select the flag to be routed to RTC_OUT output.											
Dit- 00:04	00: Output disabled											
Bits 22:21	01: Alarm A output enabled											
	10:											
	11: Wakeup output enabled											
	POL: Output polarity.											
D:t 00	This bit is used to configure the polarity of RTC_ALARM output.											
Bit 20	0: The pin is high when ALRAF/WUTF is asserted (depending on OSEL[1:0])											
	1: The pin is low when ALRAF/WUTF is asserted (depending on OSEL[1:0])											
	COSEL : Calibration output selection.											
	When COE=1, this bit selects which signal is output on RTC_CALIB.											
Bit 19	0: Calibration output is 512 Hz											
Dit 19	1: Calibration output is 1 Hz											
	These frequencies are valid for R_{TCCLK} at 32.768 kHz and prescalers at their default values (PREDIV_A=127 and PREDIV_S=255). Refer to Section 17.3.11: Calibration clock output.											
	BKP: Backup											
Bit 18	This bit can be written by the user to memorize whether the daylight saving time change has been performed or not.											
	SUB1H: Subtract 1 hour (winter time change).											
	When this bit is set outside initialization mode, 1 hour is subtracted to the calendar time if the current hour is not 0 . This bit is always read as 0 .											
Bit 17	Setting this bit has no effect when current hour is 0.											
	0: No effect											
	1: Subtracts 1 hour to the current time. This can be used for winter time change.											
	ADD1H: Add 1 hour (summer time change).											
D# 16	When this bit is set outside initialization mode, 1 hour is added to the calendar time. This bit is always read as 0.											
Bit 16	0: No effect											
	1: Adds 1 hour to the current time. This can be used for summer time change.											

RM0530 - Rev 3 page 325/660



Bit 15	Reserved, must be kept at reset value.
	WUTIE: Wakeup timer interruptenable.
Bit 14	0: Wakeup timer interrupt disabled
	1: Wakeup timer interrupt enabled
	ALRAIE: Alarm A interrupt enable
Bit 12	0: Alarm A interrupt disabled
	1: Alarm A interrupt enabled
Bit 11	Reserved, must be kept at reset value.
	WUTE: Wakeup timer enable.
Bit 10	0: Wakeup timer disabled
	1: Wakeup timer enabled
	ALRAE: Alarm A enable.
Bit 8	0: Alarm A disabled
	1: Alarm A enabled
Bit 7	Reserved, must be kept at reset value.
	FMT: Hour format.
Bit 6	0: 24 hour/day format
	1: AM/PM hour format
	BYPSHAD: Bypass the shadow registers.
	0: Calendar values (when reading from RTC_SSR, RTC_TR, and RTC_DR) are taken by the shadow registers, which are updated once every two RTCCLK cycles
Bit 5	1: Calendar values (when reading from RTC_SSR, RTC_TR, and RTC_DR) are taken directly by the calendar counters
	Note: If the frequency of the APB1 clock is less than seven times the frequency of RTCCLK, BYPSHAD must be set to '1'.
Bit 4	Reserved, must be kept at reset value.
Bit 3	Reserved, must be kept at reset value.
	WUCKSEL[2:0]: Wakeup clock selection 000: RTC/16 clock is selected.
	001: RTC/8 clock is selected
D:t- 0.0	010: RTC/4 clock is selected
Bits 2:0	011: RTC/2 clock is selected
	10x: ck_spre (usually 1 Hz) clock is selected
	11x: ck_spre (usually 1 Hz) clock is selected and 216 is added to the WUT counter value (see note below)

Note:

- 1. Bits 7, 6 and 4 of this register can be written in initialization mode only (RTC_ISR/INITF = 1).
- 2. WUT = Wakeup unit counter value. WUT = (0x0000 to 0xFFFF) + 0x10000 added when WUCKSEL[2:1 = 11].
- 3. Bits 2 to 0 of this register can be written only when RTC_CR WUTE bit = 0 and RTC_ISR WUTWF bit = 1.
- 4. It is recommended not to change the hour during the calendar hour increment as it could mask the incrementation of the calendar hour.
- 5. ADD1H and SUB1H changes are effective in the next second.
- 6. This register is write protected. The write access procedure is described in Section 17.6: RTC registers.

RM0530 - Rev 3 page 326/660



17.6.4 RTC initialization and status register (RTC_ISR)

This register is write protected (except for RTC_ISR[-17:8] bits).

The write access procedure is described in Section 17.6.3: RTC control register (RTC_CR).

Address offset: 0x0C Reset value: 0x0000 0007

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	RECAL PF
															r
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	Res.	Res.	Res.	Res.	WUTF		ALRAF	INIT	INITF	RSF	INITS	SHPF	WUTWF		ALRAW F
					rc_w0		rc_w0	rw	r	rc_w0	r	rc_w0	r		r

31:18	Reserved, must be kept at reset value.
	RECALPF: Recalibration pending Flag.
Bit 16	The RECALPF status flag is automatically set to '1' when software writes to the RTC_CALR register, indicating that the RTC_CALR register is blocked. When the new calibration settings are taken into account, this bit returns to '0'.
Bit 15	Reserved, must be kept at reset value.
Bit 14	Reserved, must be kept at reset value.
Bit 13	Reserved, must be kept at reset value.
Bit 12	Reserved, must be kept at reset value.
Bit 11	Reserved, must be kept at reset value.
	WUTF: Wakeup timer flag
Bit 10	This flag is set by hardware when the wakeup auto-reload counter reaches 0. This flag is cleared by software by writing 0.
	This flag must be cleared by software at least 1.5 R_{TCCLK} periods before WUTF is set to 1 again.
	ALRAF: Alarm A flag.
Bit 8	This flag is set by hardware when the time/date registers (RTC_TR and RTC_DR) match the alarm A register (RTC_ALRMAR).
	This flag is cleared by software by writing 0.
	INIT: Initialization mode.
Bit 7	0: Free running mode
	1: Initialization mode used to program time and date register (RTC_TR and RTC_DR), and prescaler register (RTC_PRER). Counters are stopped and start counting from the new value when INIT is reset.
	INITF: Initialization flag.
Bit 6	When this bit is set to 1, the RTC is in initialization state, and the time, date and prescaler registers can be updated.
	0: Calendar registers update is not allowed
	1: Calendar registers update is allowed
	RSF: Register synchronization flag.
Bit 5	This bit is set by hardware each time the calendar registers are copied into the shadow registers (RTC_SSRx, RTC_TRx and RTC_DRx). This bit is cleared by hardware in initialization mode, while a shift operation is pendin (SHPF=1), or when in bypass shadow regsiter mode (BYPSHAD=1). This bit can also be cleared by software.
	It is cleared either by software or by hardware in initialization mode.
	0: Calendar shadow registers not yet synchronized
	1: Calendar shadow registers synchronized

RM0530 - Rev 3 page 327/660



	INITS: Initialization status flag.
D:: 4	This bit is set by hardware when the calendar year field is different from 0 (power-on reset state).
Bit 4	0: Calendar has not been initialized
	1: Calendar has been initialized
	SHPF:Shift operation pending.
	0: No shift operation is pending
Bit 3	1: A shift operation is pending
2.0	This flag is set by hardware as soon as a shift operation is initiated by a write to the RTC_SHIFTR register. It is cleared by hardware when the corresponding shift operation has been executed.
	Writing to the SHPF bit has no effect.
	WUTWF: Wakeup timer write flag.
Bit 2	This bit is set by hardware when the wakeup timer values can be changed, after the WUTE bit has been set to 0 in RTC_CR.
	0: Wakeup timer configuration update not allowed
	1: Wakeup timer configuration update allowed
	ALRAWF: Alarm A write flag.
	This bit is set by hardware when alarm A values can be changed, after the ALRAE bit has been set to 0 in RTC_CR.
Bit 0	It is cleared by hardware in initialization mode.
	0: Alarm A update not allowed
	1: Alarm A update allowed

Note: The bits ALRAF, WUTF are cleared 2 APB clock cycles after programming them to 0.

RM0530 - Rev 3 page 328/660



17.6.5 RTC prescaler register (RTC_PRER)

This register must be written in initialization mode only. The initialization must be performed in two separate write accesses.

This register is write protected. The write access procedure is described in Section 17.6: RTC registers.

Address offset: 0x10

Power-on reset value: 0x007F 00FF

System reset: not affected

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	PREDIV_A[6:0]						
									rw	rw	rw	rw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.		PREDIV_S[14:0]													
	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bits 31:23	Reserved, must be kept at reset value.
Bits 22:16	PREDIV_A[6:0]: Asynchronous prescaler factor. This is the asynchronous division factor:
DIG 22.10	ck_apre frequency = RTCCLK frequency/(PREDIV_A+1)
Bit 15	Reserved, must be kept at reset value.
Bits 14:0	PREDIV_S[14:0]: Synchronous prescaler factor. This is the synchronous division factor:
DIIS 14.0	ck_spre frequency = ck_apre frequency/(PREDIV_S+1)

RM0530 - Rev 3 page 329/660



17.6.6 RTC wakeup timer register (RTC_WUTR)

This register can be written only when WUTWF is set to 1 in RTC_ISR.

This register is write protected. The write access procedure is described in Section 17.6: RTC registers.

Address offset: 0x14

Power-on reset value: 0x0000 FFFF

System reset: not affected

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.								
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							WUT	[15:0]							
rw	rw	rw	rw	rw	rw	rw	rw								

Bits 31:16	Reserved, must be kept at reset value.
	WUT[15:0]: Wakeup auto-reload value bits.
	When the wakeup timer is enabled (WUTE set to 1), the WUTF flag is set every (WUT[15:0].
	+ 1) ck_wut cycles. The ck_wut period is selected through WUCKSEL[2:0] bits of the RTC_CR register.
Bits 15:0	When WUCKSEL[2] = 1, the wakeup timer becomes 17-bits and WUCKSEL[1] effectively becomes WUT[16] the most-significant bit to be reloaded into the timer.
	The first assertion of WUTF occurs (WUT+1) ck_wut cycles after WUTE is set. Setting WUT[15:0] to 0x0000 with WUCKSEL[2:0] = 011 (RTCCLK/2) is forbidden.

RM0530 - Rev 3 page 330/660



17.6.7 RTC alarm A register (RTC_ALRMAR)

This register can be written only when ALRAWF is set to 1 in RTC_ISR, or in initialization mode.

This register is write protected. The write access procedure is described in Section 17.6: RTC registers.

Address offset: 0x1C

Power-on reset value: 0x0000 0000

System reset: not affected

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
MSK4 WDSEL		DT[1:0]			DU	[3:0]		MSK3	PM	НТ[[1:0]	HU[3:0]				
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
MSK2	2 MNT[2:0]				MNL	J[3:0]		MSK1	ST[2:0]			SU[3:0]				
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	

MSK4: Alarm A date mask								
0: Alarm A set if the date/day match								
1: Date/day have no effect in Alarm A comparison								
WDSEL: Week day selection								
0: DU[3:0] represents the date units								
1: DU[3:0] represents the week day.								
These bits have no effect. DT[1:0]								
DT[1:0]: Date tens in BCD format								
DU[3:0]: Date units or day in BCD format								
MSK3: Alarm A hours mask								
0: Alarm A set if the hours match								
1: Hours have no effect in Alarm A comparison								
PM: AM/PM notation								
0: AM or 24-hour format 1: PM								
HT[1:0]: Hour tens in BCD format								
HU[3:0]: Hour units in BCD format								
MSK2: Alarm A minutes mask								
0: Alarm A set if the minutes match								
1: Minutes have no effect in Alarm A comparison								
MNT[2:0]: Minute tens in BCD format								
MNU[3:0]: Minute units in BCD format								
MSK1: Alarm A seconds mask								
0: Alarm A set if the seconds match								
1: Seconds have no effect in Alarm A comparison								
ST[2:0]: Second tens in BCD format								
SU[3:0]: Second units in BCD format								

RM0530 - Rev 3 page 331/660



17.6.8 RTC write protection register (RTC_WPR)

Address offset: 0x24 Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.									
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.		KEY[7:0]													
								w	w	w	w	w	w	w	w

Bits 31:8	Reserved, must be kept at reset value.
	KEY[7:0]: Write protection key.
Dito 7:0	This byte is written by software.
Bits 7:0	Reading this byte always returns 0x00.
	Refer to Section 17.6: RTC registers for a description of how to unlock RTC register write protection.

RM0530 - Rev 3 page 332/660



17.6.9 RTC sub-second register (RTC_SSR)

Address offset: 0x28

Power-on reset value: 0x0000 0000

System reset: 0x0000 0000 when BYPSHAD = 0. Not affected when BYPSHAD = 1.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	SS[15:0]														
r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r

Bits31:16	Reserved, must be kept at reset value.	
	SS: Sub-second value.	
	SS[15:0] is the value in the synchronous prescaler counter. The fraction of a second is given by the formula below:	
Bits 15:0	Second fraction = (PREDIV_S - SS) / (PREDIV_S + 1)	
	Note: SS can be larger than PREDIV_S only after a shift operation. In that case, the correct time/date is one second less than as indicated by RTC_TR/RTC_DR.	

RM0530 - Rev 3 page 333/660



17.6.10 RTC shift control register (RTC_SHIFTR)

This register is write protected. The write access procedure is described in Section 17.6.8: RTC write protection register (RTC_WPR).

Address offset: 0x2C Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
ADD1S	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.
w															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	SUBFS[14:0]														
	w	w	w	w	w	w	w	w	w	w	w	w	w	w	w

	ADD1S: Add one second.
	0: No effect
	1: Add one second to the clock/calendar
Bit 31	This bit is "write" only and is always "read" as zero. Writing to this bit has no effect when a shift operation is pending (when SHPF=1, in RTC_ISR).
	This function is intended to be used with SUBFS (see description below) in order to effectively add a fraction of a second to the clock in an atomic operation.
Bits 31:15	Reserved, must be kept at reset value.
	SUBFS: Subtract a fraction of a second.
	These bits are "write" only and are always "read" as zero. Writing to this bit has no effect when a shift operation is pending (when SHPF=1, in RTC_ISR).
	The value which is written to SUBFS is added to the synchronous prescaler's counter. Since this counter counts down, this operation effectively subtracts from (delays) the clock by:
Bits	Delay (seconds) = SUBFS / (PREDIV_S + 1)
14:0	A fraction of a second can effectively be added to the clock (advancing the clock) when the ADD1S function is used in conjunction with SUBFS, effectively advancing the clock by :
	Advance (seconds) = (1 - (SUBFS / (PREDIV_S + 1))) .
	Note: Writing to SUBFS causes RSF to be cleared. Software can then wait until RSF=1 to be sure that the shadow registers have been updated with the shifted time.
	Refer to Section 17.3.9: RTC synchronization.

RM0530 - Rev 3 page 334/660



17.6.11 RTC calibration register (RTC_CALR)

This register is "write" protected. The write access procedure is described in Section 17.6.8: RTC write protection register (RTC_WPR).

Address offset: 0x3C

Power-on reset value: 0x0000 0000

System reset: not affected

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CALP	CALW8	CALW 16	Res.	Res.	Res.	Res.		CALM[8:0]							
rw	rw	rw					rw	rw	rw	rw	rw	rw	rw	rw	rw

Bit 31:16	Reserved, must be kept at reset value.
	CALP: Increase frequency of RTC by 488.5 ppm
	0: No RTCCLK pulses are added
	1: One RTCCLK pulse is effectively inserted every 211 pulses (frequency incresed by 488.5
D# 45	ppm).
Bit 15	This feature is intended to be used in conjunction with CALM, which lowers the frequency of the calendar with a fine resolution. if the input frequency is 32768 Hz, the number of RTCCLK pulses added during a 32-second window is calculated as follows:
	(512 * CALP) - CALM.
	Refer to Section 17.3.10: RTC smooth digital calibration.
	CALW8: Use an 8-second calibration cycle period.
Bit 14	When CALW8 is set to '1', the 8-second calibration cycle period is selected.
	Note: CALM[1:0] are stuck at "00" when CALW8 ='1'. Refer to Section 17.3.10: RTC smooth digital calibration.
	CALW16: Use a 16-second calibration cycle period.
Bit 13	When CALW16 is set to '1', the 16-second calibration cycle period is selected. This bit must not be set to '1' if CALW8=1.
	Note: CALM[0] is stuck at '0' when CALW16 ='1'. Refer to Section 17.3.10: RTC smooth digital calibration.
Bits 12:9	Reserved, must be kept at reset value.
	CALM[8:0]: Calibration minus
Bits 8:0	The frequency of the calendar is reduced by masking CALM out of 2^{20} RTCCLK pulses (32 seconds if the input frequency is 32768 Hz). This decreases the frequency of the calendar with a resolution of 0.9537 ppm.
	To increase the frequency of the calendar, this feature should be used in conjunction with CALP. See Section 17.3.10: RTC smooth digital calibration.

RM0530 - Rev 3 page 335/660



17.6.12 RTC alarm A sub second register (RTC_ALRMASSR)

This register can be written only when ALRAE is reset in RTC_CR register, or in initialization mode.

This register is "write" protected. The write access procedure is described in Section 17.6.8: RTC write protection register (RTC_WPR).

Address offset: 0x44

Power-on reset value: 0x0000 0000

System reset: not affected

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	N	//ASK	SS[3:0)]	Res.							
				rw	rw	rw	rw								
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	SS[14:0]														
	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	w	rw	rw

Bit 31:28	Reserved, must be kept at reset value.
	MASKSS[3:0]: Mask the most-significant bits starting at this bit
	0: No comparison on sub seconds for Alarm A. The alarm is set when the seconds unit is incremented (assuming that the rest of the fields match).
	1: SS[14:1] have no effect in Alarm A comparison. Only SS[0] is compared.
	2: SS[14:2] have no effect in Alarm A comparison. Only SS[1:0] are compared.
	3: SS[14:3] have no effect in Alarm A comparison. Only SS[2:0] are compared.
Bit 27:24	
DIL 27.24	12:SS[14:12] have no effect in Alarm A comparison
	SS[11:0] are compared
	13: SS[14:13] have no effect in Alarm A comparison. SS[12:0] are compared.
	14: SS[14] has no effect in Alarm A comparison. SS[13:0] are compared.
	15: All 15 SS bits are compared and must match to activate alarm
	The overflow bits of the synchronous counter (bits 15) are never compared. This bit can be different from 0 only after a shift operation.
Bit 23:15	Reserved, must be kept at reset value.
	SS[14:0]: Sub seconds value
Bit 14:0	This value is compared with the contents of the synchronous prescaler counter to determine if Alarm A is to be activated. Only bits 0 up MASKSS-1 are compared.

RM0530 - Rev 3 page 336/660



17.6.13 RTC backup registers (RTC_BKPxR)

Address offset: 0x50 to 0x54

Power-on reset value: 0x0000 0000

System reset: not affected


31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	BKP[31:16]														
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	BKP[15:0]														
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	w	rw	rw

	Bits 31:0	BKP[31:0]
		The application can write or read data to and from these registers.
		They are powered-on by VDD12o so they are retained during Deepstop mode.
		The application can write or read data to and from these registers. This register is reset on PORESETn only.

RM0530 - Rev 3 page 337/660

17.6.14 RTC register map







Real-time clock (RTC)

RM0530



Off set	Regist er	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x14	Reset value																	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
0x1C	RTC_ALRMAR	MSK4	WDSEL	5	[0:1]			D0[3:0]		MSK3	PM	5. E	[] []			HU[3:0]		MSK2		MNT[2:0]				MINU[3:0]		MSK1		ST[2:0]				SU[3:0]	
	Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x24	RTC_WPR	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.				KEVI7-01				
	Reset value																									0	0	0	0	0	0	0	0
0x28	RTC_SSR	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.				,					SS[15:0]							
	Reset value																	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x2C	RTC_SHIFTR	ADD1S	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.				•	'	•		SUBFS[14:0]			•				
	Reset value	0																	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x3C	RTC_ CALR	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	CALP	CALW8	CALW16	Res.	Res.	Res.	Re s.		,			CALM[8:0]				
	Reset value																	0	0	0					0	0	0	0	0	0	0	0	0
0x40																·	Reserved															·	

165

Off set	Regist er	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x44	RTC_ALRMASSR	Res.	Res.	Res.	Res.		MARKORI3:01	[0:0]00V0VW		Res.								SS[14:0]															
	Reset value					0	0	0	0										0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	RTC_BKP0R																	BKP[31:0]															
0x54	Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x50-0x54	RTC_BKP1R																	BKP[31:0]															
	Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Refer to Section 2.2.2: Memory map and register boundary addresses for the register boundary addresses.



Independent watchdog (IWDG) 18

18.1 Introduction

The devices feature an embedded watchdog peripheral which offers a combination of high safety level, timing accuracy and flexibility of use. The independent watchdog peripheral serves to detect and resolves malfunctions due to software failure, and to trigger system reset when the counter reaches a given timeout value.

The independent watchdog (IWDG) is clocked by its own dedicated low-speed clock (LSI) and thus remains active even if the main clock fails.

The IWDG is best suited to applications which require the watchdog to run as a totally independent process outside the main application, but have lower timing accuracy constraints.

18.2 **IWDG** main features

- Free-running down-counter
- Clocked from an independent RC oscillator (can operate in Deepstop mode)
- **Conditional Reset**
 - Reset (if watchdog activated) when the down-counter value becomes less than 000h
 - Reset (if watchdog activated) if the down-counter is reloaded outside the window

18.3 **IWDG** functional description

Figure 82. Independent watchdog block diagram shows the functional blocks of the independent watchdog module.

When the independent watchdog is started by writing the value 0x0000 CCCC in the Key register (IWDG KR). the counter starts counting down from the reset value of 0xFFF. When it reaches the end of count value (0x000) a reset signal is generated (IWDG reset).

Whenever the key value 0x0000 AAAA is written in the IWDG_KR register, the IWDG_RLR value is reloaded in the counter and the watchdog reset is prevented.

18.3.1 Window option

The IWDG can also work as a window watchdog by setting the appropriate window in the IWDG WINR register. If the reload operation is performed while the counter is greater than the value stored in the window register (IWDG WINR), then a reset is provided.

The default value of the IWDG WINR is 0x0000 0FFF, so if it is not updated, the window option is disabled.

As soon as the window value is changed, a reload operation is performed in order to reset the down-counter to the IWDG_RLR value and ease the cycle number calculation to generate the next reload.

Configuring the IWDG when the window option is enabled

- 1. Enable the IWDG by writing 0x0000 CCCC in the IWDG KR register.
- 2. Enable register access by writing 0x0000 5555 in the IWDG KR register.
- 3. Write the IWDG prescaler by programming IWDG PR from 0 to 7.
- 4. Write the reload register(IWDG RLR).
- 5. Wait for the registers to be updated (IWDG SR = 0x00000000).
- 6. Write to the window register IWDG WINR. This automatically refreshes the counter value IWDG RLR.

Note:

Writing the window value allows the counter value to be refreshed by the RLR when IWDG SR to set to 0x0000 0000.

Configuring the IWDG when the window option is disabled.

When the window option it is not used, the IWDG can be configured as follows:

- 1. Enable register access by writing 0x0000 5555 in the IWDG KR register.
- 2. Write the IWDG prescaler by programming IWDG PR from 0 to 7.
- 3. Write the reload register (IWDG RLR).
- Wait for the registers to be updated (IWDG SR = 0x00000000).
- 5. Refresh the counter value with IWDG RLR (IWDG KR = 0x0000AAAA).

RM0530 - Rev 3 page 341/660



6. Enable the IWDG by writing 0x0000 CCCC in the IWDG_KR.

18.3.2 Register access protection

VDD12o voltage domain

Write access to the IWDG_PR, IWDG_RLR and IWDG_WINR registers is protected. To modify them, you must first write the code 0x0000 5555 to the IWDG_KR register. A write access to this register with a different value breaks the sequence and register access is protected again. This implies that it is the case of the reload operation (writing 0x0000 AAAA). A status register is available to indicate that an update of the prescaler or the down-counter reload value or the window value is on-going.

18.3.3 Debug mode

No specific debug mode implemented in the STM32WB07xC and STM32WB06xC. The timer goes on counting even when the CPU is halted by the debugger.

VDD12i

Prescaler register
IWDG_PR

Status register
IWDG_SR

Reload register
IWDG_RLR

IWDG_KR

1 2-bit reload value

1 2-bit downcount

e r

Figure 82. Independent watchdog block diagram

Note: The watchdog is implemented in the VDD12o power domain that is still functional in Deepstop mode.

RM0530 - Rev 3 page 342/660



18.4 IWDG registers

Refer to Table 2. Acronyms for a list of abbreviations used in register descriptions. The peripheral registers can be accessed by half-words (16-bit) or words (32-bit).

18.4.1 Key register (IWDG_KR)

Address offset: 0x00 Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.								
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							KEY[[15:0]							
w	w	w	w	w	w	w	w	w	w	w	w	w	w	w	w

Bits 31:16	Reserved, must be kept at reset value.
	KEY[15:0]: Key value (write only, read 0x0000).
Bits 15:0	These bits must be written by software at regular intervals with the key value 0xAAAA, otherwise the watchdog generates a reset when the counter reaches 0.
Bits 15.0	Writing the key value 0x5555 enables access to the IWDG_PR, IWDG_RLR and IWDG_WINR registers (see Section 18.3.2: Register access protection).
	Writing the key value CCCCh starts the watchdog (except if the hardware watchdog option is selected).

RM0530 - Rev 3 page 343/660



18.4.2 Prescaler register (IWDG_PR)

Address offset: 0x04 Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.		PR[2:0]													
													rw	rw	rw

Bits 31:3	Reserved, must be kept at reset value.
	PR[2:0]: Prescaler divider.
	These bits are write access protected, see Section 18.3.2: Register access protection. They are written by software to select the prescaler divider feeding the counter clock. PVU bit of IWDG_SR must be reset in order to be able to change the prescaler divider.
	000: divider /4
	001: divider /8
	010: divider /16
Bits 2:0	011: divider /32
	100: divider /64
	101: divider /128
	110: divider /256
	111: divider /256
	Note: Reading this register returns the prescaler value from the VDD120 voltage domain. This value may not be up to date/valid if a write operation to this register is on-going. For this reason the value read from this register is valid only when the PVU bit in the IWDG_SR register is reset.

RM0530 - Rev 3 page 344/660



18.4.3 Reload register (IWDG_RLR)

Address offset: 0x08 Reset value: 0x0000 0FFF

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.										
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	Res.	Res.	Res.						RL[11:0]					
				rw	rw	rw	rw	rw	rw						

Bits 31:12	Reserved, must be kept at reset value.
	RL[11:0]: Watchdog counter reload value.
Bits11:0	These bits are write access protected, see Section 18.3.2: Register access protection. They are written by software to define the value to be loaded in the watchdog counter each time the value 0xAAAA is written in the IWDG_KR register. The watchdog counter counts down from this value. The timeout period is a function of this value and the clock prescaler. Refer to the datasheet for the timeout information.
	The RVU bit in the IWDG_SR register must be reset in order to be able to change the reload value.
	Note: Reading this register returns the reload value from the VDD12o voltage domain. This value may not be up to date/valid if a write operation to this register is on-going on this register. For this reason the value read from this register is valid only when the RVU bit in the IWDG_SR register is reset.

RM0530 - Rev 3 page 345/660



18.4.4 Status register (IWDG_SR)

Address offset: 0x0C Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	WVU	RVU	PVU												
													r	r	r

Bits 31:3	Reserved, must be kept at reset value.
Bit 2	WVU: Watchdog counter window value update. This bit is set by hardware to indicate that an update of the window value is on-going. It is reset by hardware when the reload value update operation is completed in the VDD12o voltage domain (takes up to 5 RC 40 kHzcycles). Window value can be updated only when WVU bit is reset. This bit is generated only if generic "window" = 1.
Bit 1	RVU: Watchdog counter reload value update. This bit is set by hardware to indicate that an update of the reload value is on-going. It is reset by hardware when the reload value update operation is completed in the VDD12o voltage domain (takes up to 5 RC 40 kHzcycles). Reload value can be updated only when RVU bit is reset.
Bit 0	PVU: Watchdog prescaler value update. This bit is set by hardware to indicate that an update of the prescaler value is on-going. It is reset by hardware when the prescaler update operation is completed in the VDD12o voltage domain (takes up to 5 RC 40 kHz cycles). Prescaler value can be updated only when PVU bit is reset.

RM0530 - Rev 3 page 346/660



18.4.5 Window register (IWDG_WINR)

Address offset: 0x10 Reset value: 0x0000 0FFF

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.										
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	Res.	Res.	Res.						WIN	[11:0]					
				rw	rw	rw	rw	rw	rw						

Bits 31:12	Reserved, must be kept at reset value.
	WIN[11:0]: Watchdog counter window value.
	These bits are write access protected, see Section 18.3.2: Register access protection. These bits contain the high limit of the window value to be compared to the down-counter.
Bits11:0	To prevent a reset, the down-counter must be reloaded when its value is lower than the window register value and greater than 0x0.
	The WVU bit in the IWDG_SR register must be reset in order to be able to change the reload value.
	Note: Reading this register returns the reload value from the VDD12o voltage domain. This value may not be valid if a write operation to this register is on-going. For this reason the value read from this register is valid only when the WVU bit in the IWDG_SR register is reset.

Note:

If several reload, prescaler, or window values are used by the application, it is mandatory to wait for the RVU bit to be reset before changing the reload value, to wait for the PVU bit to be reset before changing the prescaler value, and to wait for the WVU bit to be reset before changing the window value. However, after updating the prescaler and/or the reload/window value it is not necessary to wait for RVU or PVU or WVU to be reset before continuing code execution except in case of low-power mode entry.

RM0530 - Rev 3 page 347/660

18.4.6 IWDG register map

The following table gives the IWDG register map and reset values.

Table 47. IWDG register map

Offset	Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1 0
0x00 IWDG_KR 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8						Res.	Res.	Res.	Res.		KEY[15:0]																					
	Reset value																	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0	0 0
0x04	IWDG_PR	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	PR	[2:0]									
	Reset value																														0 0	0 0
0x08	IWDG_RLR	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.		RL[11:0]																		
	Reset value																					1	1	1	1	1	1	1	1	1	1 1	1 1
0x0C	IWDG_SR	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	NWU IN	D VA									
	Reset value																														0 (0 0
0x08	IWDG_WINR	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.		WIN[11:0]																		
	Reset value																					1	1	1	1	1	1	1	1	1	1 1	1 1

Refer to Section 2.2.2: Memory map and register boundary addresses for the register boundary addresses.



19 Inter-integrated circuit (I²C) interface

19.1 Introduction

The I^2C (inter-integrated circuit) bus interface handles communications between the microcontroller and the serial I^2C bus. It provides multicontroller capability, and controls all I^2C bus-specific sequencing, protocol, arbitration, and timing. It supports standard mode (Sm), fast mode (Fm) and fast mode plus (Fm+).

It is also SMBus (system management bus) and PMBus (power management bus) compatible.

DMA can be used to reduce CPU overload.

19.2 I2C main features

- I²C bus specification rev 03 compatibility:
 - Target and controller modes
 - Multi controller capability
 - Standard mode (up to 100 kHz)
 - Fast mode (up to 400 kHz)
 - Fast mode plus (up to 1 MHz)
 - 7-bit and 10-bit addressing mode
 - Multiple 7-bit target addresses (two addresses, one with configurable mask)
 - All 7-bit addresses acknowledge mode
 - General call
 - Programmable setup and hold times
 - Easy to use event management
 - Optional clock stretching
 - Software reset
- 1-byte buffer with DMA capability
- Programmable analog and digital noise filters.

The following additional features are also available depending on the product implementation (see Section 19.3: I2C implementation):

- SMBus specification rev 2.0 compatibility:
 - Hardware PEC (packet error checking) generation and verification with ACK control
 - Command and data acknowledge control
 - Address resolution protocol (ARP) support
 - Host and device support
 - SMBus alert
 - Timeouts and idle condition detection
- PMBus rev 1.1 standard compatibility
- Independent clock: a choice of independent clock sources allowing the I²C communication speed to be independent from the PCLK reprogramming.

Note:

For the Fast mode plus mode, it is strongly recommended to use l^2C pins mentioned as open-drain capable (embedding a 10ns/50ns filter).

RM0530 - Rev 3 page 349/660



19.3 I2C implementation

This manual describes the full set of features implemented in I2C1 and I2C2.

Table 48. STM32WB07xC and STM32WB06xC I²C implementation

I ² C features ⁽¹⁾	I2C1	I2C2
7-bit addressing mode	Х	X
10-bit addressing mode	Х	X
Standard mode (up to 100 Kbit/s)	Х	X
Fast mode (up to 400 Kbit/s)	Х	X
Fast mode plus with 20 mA output drive I/Os (up to 1 Mbit/s)	Х	X
Independent clock	Х	X
SMBus	Х	X

^{1.} X=supported

19.4 I2C functional description

In addition to receiving and transmitting data, this interface converts it from serial to parallel format and vice versa. The interrupts are enabled or disabled by software. The interface is connected to the I²C bus by a data pin (SDA) and by a clock pin (SCL). It can be connected with a standard (up to 100 kHz), Fast mode (up to 400 kHz) or Fast mode plus (up to 1 MHz) I²C bus.


This interface can also be connected to an SMBus with the data pin (SDA) and clock pin (SCL).

If SMBus feature is supported: the additional optional SMBus alert pin (SMBA) is also available.

19.4.1 I2C block diagram

The block diagram of the I²C interface is shown below.

Figure 83. I²C block diagram



RM0530 - Rev 3 page 350/660



The I²C is clocked by an independent clock source which allows the I²C to operate independently from the PCLK frequency.

This independent clock source is a fixed 16-MHz clock. Refer to Section 6: Reset and clock controller (RCC) for more details.

I²C I/Os supports 20 mA output current drive for Fast mode plus operation. This is enabled by setting the driving capability control bits for SCL and SDA in Section 8.2.3: I2C Fast-Mode Plus pin capability control register (I2C_FMP_CTRL).

19.4.2 I2C clock requirements

The I²C kernel is clocked by I2CCLK.

The I2CCLK period t_{I2CCLK} must respect the following conditions:

t_{I2CCLK} < (t_{LOW} - tfilters) / 4 and t_{I2CCLK} < t_{HIGH}

with

t_{LOW}: SCL low time and tHIGH: SCL high time

 $t_{filters}$: when enabled, the sum of the delays brought by the analog filter and by the digital filter. Analog filter delay is a maximum 260 ns. Digital filter delay is DNF x t_{l2CCLK} .

The PCLK clock period t_{PCLK} must respect the following condition: t_{PCLK} < 4/3 t_{SCL}

with t_{SCL}: SCL period.

19.4.3 Mode selection

The interface can operate in one of the four following modes:

- Target transmitter
- Target receiver
- Controller transmitter
- Controller receiver

By default, it operates in target mode. The interface automatically switches from target to controller when it generates a START condition, and from controller to target if an arbitration loss or a STOP generation occurs, allowing multicontroller capability.

Communication flow

In controller mode, the I²C interface initiates a data transfer and generates the clock signal. A serial data transfer always begins with a START condition and ends with a STOP condition. Both START and STOP conditions are generated in controller mode by software.

In target mode, the interface can recognize its own addresses (7 or 10-bit), and the general call address. The general call address detection can be enabled or disabled by software. The reserved SMBus addresses can also be enabled by software.

Data and addresses are transferred as 8-bit bytes, MSB first. The first byte(s) following the START condition contain the address (one in 7-bit mode, two in 10-bit mode). The address is always transmitted in controller mode.

A ninth clock pulse follows the eight clock cycles of a byte transfer, during which the receiver must send an acknowledge bit to the transmitter. Refer to the following figure.

RM0530 - Rev 3 page 351/660






Figure 84. I²C bus protocol

Acknowledge can be enabled or disabled by software. The I²C interface addresses can be selected by software.

19.4.4 I2C initialization

Enabling and disabling the peripheral

The I²C peripheral clock must be configured and enabled in the clock controller (refer to Section 6: Reset and clock controller (RCC).

Then the I^2C can be enabled by setting the PE bit in the I^2C register. When the I^2C is disabled (PE=0), the I^2C performs a software reset. Refer to Section 19.4.5: Software reset for more details.

Noise filters

Before you enable the I²C peripheral by setting the PE bit in the I2C_CR1 register, you must configure the noise filters, if needed. By default, an analog noise filter is present on the SDA and SCL inputs. This analog filter is compliant with the I²C specification which requires the suppression of spikes with a pulse width up to 50 ns in fast mode and Fast mode plus. You can disable this analog filter by setting the ANFOFF bit, and/or select a digital filter by configuring the DNF[3:0] bit in the I2C_CR1 register.

When the digital filter is enabled, the level of the SCL or the SDA line is internally changed only if it remains stable for more than DNF x I2CCLK periods. This allows spikes to be suppressed with a programmable length of 1 to 15 I2CCLK periods.

Caution: Changing the filter configuration is not allowed when the I²C is enabled.

I²C timings

The timings must be configured in order to guarantee a correct data hold and set-up time, used in controller and target modes. This is done by programming the PRESC[3:0], SCLDEL[3:0] and SDADEL[3:0] bits in the I2C_TIMINGR register.


RM0530 - Rev 3 page 352/660




Figure 85. Setup and hold timings

DATA HOLD TIME

SCL falling edge internal detection



DATA SETUP TIME



RM0530 - Rev 3 page 353/660



When the SCL falling edge is internally detected, a delay is inserted before sending SDA output. This delay
is

t_{SDADEL} = SDADEL x t_{PRESC} + t_{I2CCLK} where t_{PRESC} = (PRESC+1)x t_{I2CCLK}.

T_{SDADEL} and impacts the hold time t_{HD;DAT}.

The total SDA output delay is:

 $t_{SYNC1} + \{[SDADEL x (PRESC+1) + 1] x t_{I2CCLK}\}$

t_{SYNC1} duration depends on these parameters:

- SCL falling slope
- When enabled, input delay t_{SYNC1} brought by the analog filter: t_{AF(min)} < t_{AF} < t_{AF(max)} ns.
- When enabled, input delay brought by the digital filter: t_{DNF}= DNF x t_{I2CCLK}
- Delay due to SCL synchronization to I2CCLK clock (two to three I2CCLK periods)

In order to bridge the undefined region of the SCL falling edge, you must program SDADEL in such a way that: $\{t_{f (max)} + t_{HD;DAT (min)} - t_{AF (min)} - [(DNF + 3) \times t_{I2CCLK}]\} / \{(PRESC + 1) \times t_{I2CCLK}\} \le SDADEL$

SDADEL < # 1 MONETALY # 11 MODESC (4) v # 1

 $SDADEL \le \{t_{HD;DAT (max)} - t_{AF(max)} - [(DNF+4) \times t_{I2CCLK}]\} / \{(PRESC +1) \times t_{I2CCLK}\}$

Note: $t_{AF(min)}/t_{AF(max)}$ are part of the equation only when the analog filter is enabled. Refer to the device datasheet for t_{AF} values.

The maximum $t_{HD;DAT}$ could be 3.45 μ s, 0.9 μ s, and 0.45 μ s for standard mode, Fast mode and Fast mode plus, but must be less than the maximum of $t_{VD;DAT}$ by a transition time. This maximum must only be met if the device does not stretch the LOW period (t_{LOW}) of the SCL signal. If the clock stretches the SCL, the data must be validated by the set-up time before it releases the clock.

The SDA rising edge is usually the worst case, so in this case the previous equation becomes:

 $SDADEL \leq \{t_{VD;DAT\;(max)} - t_{r\;(max)} - 260\;ns - [(DNF+4)\;x\;t_{l2CCLK}]\} \;/\; \{(PRESC\;+1)\;x\;t_{l2CCLK}\}.$

Note: This condition can be violated when NOSTRETCH=0, because the device stretches SCL low to guarantee the set-up time, according to the SCLDEL value.

Refer to Table 49. I^2 C-SMBUS specification data setup and hold times for t_f , t_r , $t_{HD;DAT}$ and $t_{VD;DAT}$ standard values.

After sending SDA output, the SCL line is kept at a low level during the set-up time. This set-up time is t_{SCLDEL} = (SCLDEL+1) x t_{PRESC} where t_{PRESC} = (PRESC+1) x t_{PRESC} impacts the set-up time t_{SLPAT} .

In order to bridge the undefined region of the SDA transition (rising edge usually worst case), you must program SCLDEL in such a way that:

 $\{[t_{r (max)} + t_{SU:DAT (min)}] / [(PRESC+1)] \times t_{l2CCLK}]\} - 1 <= SCLDEL$

Refer to Table 49. I²C-SMBUS specification data setup and hold times for t_r and t_{SU:DAT} standard values.

The SDA and SCL transition time values to be used to are the ones in the application. Using the maximum values from the standard increases the constraints for the SDADEL and SCLDEL calculation, but ensures the feature whatever the application.

Table 49. I²C-SMBUS specification data setup and hold times

Symbol	Parameter	Standard	mode (Sm)	Fast mo	ode (Fm)		ode plus n+)	SM	Unit	
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
tHD; DAT	Data hold time	0	-	0	-	0	-	0.3	-	
t _{VD;DAT}	Data valid time	-	3.45	-	0.9	-	0.45	-	-	μs
t _{SU;DAT}	Data set-up time	250	-	100		50		250		
t _r	Rise time of both SDA and SCL signals	-	1000		300	-	120	-	1000	ns
t _f	Fall time of both SDA and SCL signals	-	300		300	-	120	-	300	

RM0530 - Rev 3 page 354/660



Additionally, in controller mode, the SCL clock high and low levels must be configured by programming the PRESC[3:0], SCLH[7:0] and SCLL[7:0] bits in the I2C TIMINGR register.

When the SCL falling edge is internally detected, a delay is inserted before releasing the SCL output. This
delay is t_{SCLL} = (SCLL+1) x t_{PRESC} where t_{PRESC} = (PRESC+1) x t_{I2CCLK}.

t_{SCLL} impacts the SCL low time t_{LOW}.

 When the SCL rising edge is internally detected, a delay is inserted before forcing the SCL output to a low level. This delay is t_{SCLH} = (SCLH+1) x t_{PRESC} where t_{PRESC} = (PRESC+1) x t_{I2CCLK}. t_{SCLH} and impacts the SCL high time t_{HIGH}.

Refer to Section 19.4.8: I2C controller mode for more details.

Caution: Changing the timing configuration is not allowed when the I²C is enabled.

The I²C target NOSTRETCH mode must also be configured before enabling the peripheral.

Caution: Changing the NOSTRETCH configuration is not allowed when the I²C is enabled.

Configure ANFOFF and DNF[3:0] in I2C_CR1

Configure PRESC[3:0],

SDADEL[3:0], SCLDEL[3:0], SCLH[7:0],

SCLL[7:0] in I2C_TIMINGR

Configure NOSTRETCH in I2C_CR1

Set PE bit in I2C_CR1

Figure 86. I²C initialization flowchart

19.4.5 Software reset

A software reset can be performed by clearing the PE bit in the I2C_CR1 register. In that case I^2C lines SCL and SDA are released. Internal state machines are reset and communication control bits, as well as status bits come back to their reset value. The configuration registers are not impacted.

End

Here is the list of impacted register bits:

- 1. I2C_CR2 register: START, STOP, NACK
- 2. I2C_ISRregister: BUSY, TXE, TXIS, RXNE, ADDR, NACKF, TCR, TC, STOPF, BERR, ARLO, OVR and in addition when the SMBus feature is supported:
- 1. I2C CR2 register: PECBYTE
- 2. I2C ISR register: PECERR, TIMEOUT, ALERT

PE must be kept low during at least three APB clock cycles in order to perform the software reset. This is ensured by writing the following software sequence: - Write PE=0 - Check PE=0 - Write PE=1.

RM0530 - Rev 3 page 355/660




19.4.6 Data transfer

The data transfer is managed through transmit and receive data registers and a shift register.

Reception

The SDA input fills the shift register. After the eighth SCL pulse (when the complete data byte is received), the shift register is copied into the I2C_RXDR register if it is empty (RXNE=0). If RXNE=1, meaning that the previous received data byte has not yet been read, the SCL line is stretched low until I2C_RXDR is read. The stretch is inserted between the 8th and 9th SCL pulse (before the acknowledge pulse).


Figure 87. Data reception



Transmission

If the I2C_TXDR register is not empty (TXE=0), its content is copied into the shift register after the ninth SCL pulse (the acknowledge pulse). Then the shift register content is shifted out on the SDA line. If TXE=1, meaning that no data is written yet in I2C_TXDR, the SCL line is stretched low until I2C_TXDR is written. The stretch is done after the ninth SCL pulse.

Figure 88. Data transmission



Hardware transfer management

The I²C has a byte counter embedded in the hardware in order to manage byte transfer and to close the communication in various modes such as:

- NACK, STOP, and ReSTART generation in controller mode
- ACK control in target receiver mode

RM0530 - Rev 3 page 356/660



PEC generation/checking when SMBus feature is supported

The byte counter is always used in controller mode. By default it is disabled in target mode, but it can be enabled by software by setting the SBC (target byte control) bit in the I2C_CR2 register.

The number of bytes to be transferred is programmed in the NBYTES[7:0] bitfield in the I2C_CR2 register. If the number of bytes to be transferred (NBYTES) is greater than 255, or if a receiver wants to control the acknowledge value of a received data byte, the reload mode must be selected by setting the RELOAD bit in the I2C_CR2 register. In this mode, the TCR flag is set when the number of bytes programmed in NBYTES has been transferred, and an interrupt is generated if TCIE is set. SCL is stretched as long as the TCR flag is set. TCR is cleared by software when NBYTES is written to a nonzero value.

When the NBYTES counter is reloaded with the last number of bytes, the RELOAD bit must be cleared.

When RELOAD=0 in controller mode, the counter can be used in two modes:

- Automatic end mode (AUTOEND = '1' in the I2C_CR2 register). In this mode, the controller automatically sends a STOP condition once the number of bytes programmed in the NBYTES[7:0] bitfield has been transferred.
- Software end mode (AUTOEND = '0' in the I2C_CR2 register). In this mode, software action is expected once the number of bytes programmed in the NBYTES[7:0] bitfield has been transferred; the TC flag is set and an interrupt is generated if the TCIE bit is set. The SCL signal is stretched as long as the TC flag is set. The TC flag is cleared by software when the START or STOP bit is set in the I2C_CR2 register. This mode must be used when the controller wants to send a RESTART condition.

Caution: The AUTOEND bit has no effect when the RELOAD bit is set.

Function	SBC bit	RELOAD bit	AUTOEND bit
Controller Tx/Rx NBYTES + STOP	х	0	1
Controller Tx/Rx + NBYTES + RESTART	х	0	0
Target Tx/Rx all received bytes ACKed	0	x	x
Target Rx with ACK control	1	1	х

Table 50. I²C configurable table

19.4.7 I2C target mode

I²C target initialization

In order to work in target mode, you must enable at least one target address. Two registers, I2C_OAR1 and I2C_OAR2, are available in order to program the target own addresses OA1 and OA2.

- OA1 can be configured either in 7-bit mode (by default) or in 10-bit addressing mode by setting the OA1MODE bit in the I2C_OAR1 register.
 OA1 is enabled by setting the OA1EN bit in the I2C_OAR1 register.
- If additional target addresses are required, you can configure the second target address OA2. Up to seven OA2 LSB can be masked by configuring the OA2MSK[2:0] bits in the I2C_OAR2 register. Therefore, for OA2MSK configured from 1 to 6, only OA2[7:2], OA2[7:3], OA2[7:4], OA2[7:5], OA2[7:6] or OA2[7] are compared with the received address. As soon as OA2MSK is not equal to 0, the address comparator for OA2 excludes the I²C reserved addresses (0000 XXX and 1111 XXX), which are not acknowledged. If OA2MSK=7, all received 7-bit addresses are acknowledged (except reserved addresses). OA2 is always a 7-bit address.
 - These reserved addresses can be acknowledged if they are enabled by the specific enable bit, if they are programmed in the I2C_OAR1 or I2C_OAR2 register with OA2MSK=0.

 OA2 is enabled by setting the OA2EN bit in the I2C_OAR2 register.
- The general call address is enabled by setting the GCEN bit in the I2C CR1 register.

When the I²C is selected by one of its enabled addresses, the ADDR interrupt status flag is set, and an interrupt is generated if the ADDRIE bit is set.

By default, the target uses its clock stretching capability, which means that it stretches the SCL signal at low level when needed, in order to perform software actions. If the controller does not support clock stretching, the I²C must be configured with NOSTRETCH=1 in the I2C_CR1 register.

RM0530 - Rev 3 page 357/660



After receiving an ADDR interrupt, if several addresses are enabled you must read the ADDCODE[6:0] bits in the I2C_ISR register in order to check which address matched. DIR flag must also be checked in order to know the transfer direction.

Target clock stretching (NOSTRETCH = 0)

In default mode, the I²C target stretches the SCL clock in the following situations:

- When the ADDR flag is set: the received address matches with one of the enabled target addresses. This
 stretch is released when the ADDR flag is cleared by software setting the ADDRCF bit.
- In transmission, if the previous data transmission is completed and no new data is written in the I2C_TXDR register, or if the first data byte is not written when the ADDR flag is cleared (TXE=1). This stretch is released when the data is written to the I2C_TXDR register.
- In reception when the I2C_RXDR register is not read yet and a new data reception is completed. This
 stretch is released when I2C_RXDR is read.
- When TCR = 1 in target byte Control mode, reload mode (SBC=1 and RELOAD=1), meaning that the last data byte has been transferred. This stretch is released when then TCR is cleared by writing a nonzero value in the NBYTES[7:0] field.
- After SCL falling edge detection, the I²C stretches SCL low during [(SDADEL+SCLDEL+1) x (PRESC+1) + 1] x tl2CCLK.

Target without clock stretching (NOSTRETCH = 1)

When NOSTRETCH = 1 in the I2C CR1 register, the I2C target does not stretch the SCL signal.

- The SCL clock is not stretched while the ADDR flag is set.
- In transmission, the data must be written in the I2C_TXDR register before the first SCL pulse corresponding to its transfer occurs. If not, an underrun occurs, the OVR flag is set in the I2C_ISR register and an interrupt is generated if the ERRIE bit is set in the I2C_CR1 register. The OVR flag is also set when the first data transmission starts and the STOPF bit is still set (has not been cleared). Therefore, if you clear the STOPF flag of the previous transfer only after writing the first data to be transmitted in the next transfer, you ensure that the OVR status is provided, even for the first data to be transmitted.
- In reception, the data must be read from the I2C_RXDR register before the ninth SCL pulse (ACK pulse) of the next data byte occurs. If not an overrun occurs, the OVR flag is set in the I2C_ISR register and an interrupt is generated if the ERRIE bit is set in the I2C_CR1 register.

Target byte control mode

In order to allow byte ACK control in target reception mode, target byte control mode must be enabled by setting the SBC bit in the I2C_CR1 register. This is required to be compliant with SMBus standards.

Reload mode must be selected in order to allow byte ACK control in target reception mode (RELOAD=1). To get control of each byte, NBYTES must be initialized to 0x1 in the ADDR interrupt subroutine, and reloaded to 0x1 after each received byte. When the byte is received, the TCR bit is set, stretching the SCL signal low between the 8th and 9th SCL pulses. You can read the data from the I2C_RXDR register, and then decide to acknowledge it or not by configuring the ACK bit in the I2C_CR2 register. The SCL stretch is released by programming NBYTES to a non-zero value: the acknowledge or not- acknowledge is sent and the next byte can be received.

NBYTES can be loaded with a value greater than 0x1, and in this case, the reception flow is continuous during NBYTES data reception.

Note:

The SBC bit must be configured when the I^2 C is disabled, or when the target is not addressed, or when ADDR=1. The RELOAD bit value can be changed when ADDR=1, or when TCR=1.

Caution: Target byte control mode is not compatible with NOSTRETCH mode. Setting SBC when NOSTRETCH=1 is not allowed.

RM0530 - Rev 3 page 358/660




Figure 89. Target initialization flowchart

*SBC must be set to support SMBus features

Target transmitter

A transmit interrupt status (TXIS) is generated when the I2C_TXDR register becomes empty. An interrupt is generated if the TXIE bit is set in the I2C_CR1 register.

The TXIS bit is cleared when the I2C_TXDR register is written with the next data byte to be transmitted.

When a NACK is received, the NACKF bit is set in the I2C_ISR register and an interrupt is generated if the NACKIE bit is set in the I2C_CR1 register. The target automatically releases the SCL and SDA lines in order to let the controller perform a STOP or a RESTART condition. The TXIS bit is not set when a NACK is received.

When a STOP is received and the STOPIE bit is set in the I2C_CR1 register, the STOPF flag is set in the I2C_ISR register and an interrupt is generated. In most applications, the SBC bit is usually programmed to '0'. In this case, If TXE = 0 when the target address is received (ADDR=1), you can choose either to send the content of the I2C_TXDR register as the first data byte, or to flush the I2C_TXDR register by setting the TXE bit in order to program a new data byte.

In target byte control mode (SBC=1), the number of bytes to be transmitted must be programmed in NBYTES in the address match interrupt subroutine (ADDR=1). In this case, the number of TXIS events during the transfer corresponds to the value programmed in NBYTES.

Caution: When NOSTRETCH=1, the SCL clock is not stretched while the ADDR flag is set, so you cannot flush the I2C_TXDR register content in the ADDR subroutine, in order to program the first data byte. The first data byte to be sent must be previously programmed in the I2C_TXDR register:

- This data can be the data written in the last TXIS event of the previous transmission message
- If this data byte is not the one to be sent, the I2C_TXDR register can be flushed by setting the TXE bit in order to program a new data byte. The STOPF bit must be cleared only after these actions, in order to guarantee that they are executed before the first data transmission starts, following the address acknowledge.

If STOPF is still set when the first data transmission starts, an underrun error is generated (the OVR flag is set).

If you need a TXIS event, (Transmit Interrupt or Transmit DMA request), you must set the TXIS bit in addition to the TXE bit, in order to generate a TXIS event.

RM0530 - Rev 3 page 359/660



Target transmission

Target initialization

No

12C_ISR.ADDR
=1?
Yes

SCL
stretched

SCL
stretched


SCL
stretched

Vite I2C_ISR.TXIS
=1?
Yes

Write I2C_TXDR.TXDATA

Figure 90. Transfer sequence flowchart for I2C target transmitter, NOSTRETCH=0

Figure 91. Transfer sequence flowchart for I2C target transmitter, NOSTRETCH=1



RM0530 - Rev 3 page 360/660





Figure 92. Transfer bus diagram for I2C target transmitter

Target receiver

RXNE is set in I2C_ISR when the I2C_RXDR is full, and generates an interrupt if RXIE is set in I2C_CR1. RXNE is cleared when I2C_RXDR is read.

When a STOP is received and STOPIE is set in I2C_CR1, STOPF is set in I2C_ISR and an interrupt is generated.

Figure 93. Transfer sequence flowchart for target receiver with NOSTRETCH=0



RM0530 - Rev 3 page 361/660



Target reception

Target initialization

No


12C_ISR.RXNE
=1?
Yes

Read I2C_RXDR.RXDATA

Set I2C_ICR.STOPCF

Figure 94. Transfer sequence flowchart for target receiver with NOSTRETCH=1

Figure 95. Transfer bus diagrams for I2C target receiver



19.4.8 I2C controller mode I²C controller initialization

RM0530 - Rev 3 page 362/660



Before enabling the peripheral, the I^2C controller clock must be configured by setting the SCLH and SCLL bits in the I^2C TIMINGR register.

A clock synchronization mechanism is implemented in order to support multi-controller environment and target clock stretching.

In order to allow clock synchronization:

- The low level of the clock is counted using the SCLL counter, starting from the SCL low-level internal detection.
- The high level of the clock is counted using the SCLH counter, starting from the SCL high-level internal detection.

The I²C detects its own SCL low level after a t_{SYNC1} delay depending on the SCL falling edge, SCL input noise filters (analog + digital) and SCL synchronization to the I2CxCLK clock. The I²C releases SCL to a high level once the SCLL counter reaches the value programmed in the SCLL[7:0] bits in the I2C_TIMINGR register.

The I^2C detects its own SCL high level after a t_{SYNC2} delay depending on the SCL rising edge, SCL input noise filters (analog + digital) and SCL synchronization to I^2C clock. The I^2C ties SCL to a low level once the SCLH counter reaches the value programmed in the SCLH[7:0] bits in the I^2C TIMINGR register.

Consequently, the controller clock period is:

 $t_{SCL} = t_{SYNC1} + t_{SYNC2} + \{[(SCLH+1) + (SCLL+1)] \times (PRESC+1) \times t_{I2CCLK}\}$

The duration of tSYNC1 depends on these parameters:

- SCL falling slope
- When enabled, the input delay induced by the analog filter
- When enabled, the input delay induced by the digital filter: DNF x t_{I2CCLK}
- Delay due to SCL synchronization with I2CCLK clock (two to three I2CCLK periods)

The duration of t_{SYNC2} depends on these parameters:


- SCL rising slope
- When enabled, the input delay induced by the analog filter
- When enabled, the input delay induced by the digital filter: DNF xt_{I2CCLK}
- Delay due to SCL synchronization with I2CCLK clock (two to three I2CCLK periods)

RM0530 - Rev 3 page 363/660




Figure 96. Controller clock generation

SCL controller clock generation



SCL controller clock synchronization



Caution: In order to be I²C or SMBus compliant, the controller clock must respect the timings given below:

Table 51. I²C-SMBUS specification clock timings

Symbol	Parameter	Standard mode (Sm)			mode m)	Fast mode plus (Fm+)		SMBUS		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
f _{SCL}	SCL clock frequency		100		400		1000		100	kHz
t _{HD:STA}	Hold time (repeated) START condition	4.0	-	0.6		0.26	-	4.0	-	μs
t _{SU:STA}	Set-up time for a repeated START condition	4.7	-	0.6		0.26	-	4.7	-	μs
t _{SU:STO}	Set-up time for STOP condition	4.0	-	0.6		0.26	-	4.0	-	μs
t _{BUF}	Bus free time between a STOP and START condition	4.7	-	1.3		0.5	-	4.7	-	μs
t _{LOW}	Low period of the SCL clock	4.7	-	1.3		0.5	-	4.7	-	μs
t _{HIGH}	Period of the SCL clock	4.0	-	0.6		0.26	-	4.0	50	μs

RM0530 - Rev 3 page 364/660



Symbol	Parameter		rd mode 5m)	Fast mode Fast mode plus (Fm) (Fm+) SN		SM	BUS	Unit		
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
t _r	Rise time of both SDA and SCL signals	-	1000	-	300		120	-	1000	ns
t _f	Fall time of both SDA and SCL signals	-	300	-	300		120	-	300	ns

Note: SCLL is also used generate the t_{BUF} and $t_{SU:STA}$ timings.

SCLH is also used to generate the $t_{HD:STA}$ and $t_{SU:STO}$ timings.

Refer to Section 19.4.9: I2C_TIMINGR register configuration examples for examples of I2C_TIMINGR settings vs. I2CCLK frequency.

Controller communication initialization (address phase)

In order initiate the communication, program the following parameters for the addressed target in the I2C_CR2 register:

- Addressing mode (7-bit or 10-bit): ADD10
- Target address to be sent: SADD[9:0]
- Transfer direction: RD WRN
- In case of a 10-bit address read: HEAD10R bit. HEAD10R must be configured to indicate if the complete address sequence must be sent, or only the header in case of a direction change.
- The number of bytes to be transferred: NBYTES[7:0]. If the number of bytes is equal to or greater than 255 bytes, NBYTES[7:0] must initially be filled with 0xFF.

Then set the START bit in the I2C_CR2 register. Changing all the above bits is not allowed when the START bit is set.

Then the controller automatically sends the START condition followed by the target address as soon as it detects that the bus is free (BUSY = 0) and after a delay of t_{BUF} .

In case of an arbitration loss, the controller automatically switches back to target mode and can acknowledge its own address if it is addressed as a target.

Note:

The START bit is reset by hardware when the target address has been sent on the bus, whatever the received acknowledge value. The START bit is also reset by hardware if an arbitration loss occurs. If the l^2C is addressed as a target (ADDR=1) while the START bit is set, the l^2C switches to target mode and the START bit is cleared when the ADDRCF bit is set.

Note: The same procedure is applied for a repeated start condition. In this case BUSY=1.

RM0530 - Rev 3 page 365/660



Initial settings

Enable interrupts and/or DMA in I2C_CR1

Figure 97. Controller initialization flowchart

Initialization of a controller receiver addressing a 10-bit address target

- If the target address is in 10-bit format, you can choose to send the complete read sequence by clearing the HEAD10R bit in the I2C_CR2 register. In this case the controller automatically sends the following complete sequence after the START bit is set: (Re)Start + target address 10-bit header Write + target address second byte + REStart + target address 10-bit header Read
- If the controller addresses a 10-bit address target, transmits data to this target and then reads data from the same target, a controller transmission flow must be done first. Then a repeated start is set with the 10-bit target address configured with HEAD10R=1. In this case the controller sends this sequence: ReStart + target address 10-bit header Read.

Figure 98. 10-bit address read access with HEAD10R=1

Controller transmitter

In the case of a write transfer, the TXIS flag is set after each byte transmission, after the ninth SCL pulse when an ACK is received.

A TXIS event generates an interrupt if the TXIE bit is set in the I2C_CR1 register. The flag is cleared when the I2C_TXDR register is written with the next data byte to be transmitted.

The number of TXIS events during the transfer corresponds to the value programmed in NBYTES[7:0]. If the total number of data bytes to be sent is greater than 255, reload mode must be selected by setting the RELOAD bit in the I2C_CR2 register. In this case, when NBYTES data have been transferred, the TCR flag is set and the SCL line is stretched low until NBYTES[7:0] is written to a nonzero value.


The TXIS flag is not set when a NACK is received.

RM0530 - Rev 3 page 366/660



- When RELOAD=0 and NBYTES data have been transferred:
 - In automatic end mode (AUTOEND=1), a STOP is automatically sent.
 - In software end mode (AUTOEND=0), the TC flag is set and the SCL line is stretched low in order to perform software actions:
 - A RESTART condition can be requested by setting the START bit in the I2C_CR2 register with the proper target address configuration, and number of bytes to be transferred. Setting the START bit clears the TC flag and the START condition is sent on the bus.
 - A STOP condition can be requested by setting the STOP bit in the I2C_CR2 register. Setting the STOP bit clears the TC flag and the STOP condition is sent on the bus.
- If a NACK is received: the TXIS flag is not set, and a STOP condition is automatically sent after the NACK
 reception. The NACKF flag is set in the I2C_ISR register, and an interrupt is generated if the NACKIE bit is
 set.


Figure 99. Transfer sequence flowchart for I2C controller transmitter for N 255 bytes



RM0530 - Rev 3 page 367/660



Figure 100. Transfer sequence flowchart for I2C controller transmitter for N>255 bytes




RM0530 - Rev 3 page 368/660



Figure 101. Transfer bus diagrams for I2C controller transmitter


Example I2C controller transmitter 2 bytes, automatic end mode (STOP)



INIT: program target address, program NBYTES = 2, AUTOEND=1, set START

EV1: TXIS ISR: wr data1 EV2: TXIS ISR: wr data2

Example I2C controller transmitter 2 bytes, software end (RESTART)



INIT: program target address, program NBYTES = 2, AUTOEND=0, set START

EV1: TXIS ISR: wr data1 EV2: TXIS ISR: wr data2

EV3: TC ISR: program target address, program NBYTES = N, set START

Controller receiver

In the case of a read transfer, the RXNE flag is set after each byte reception, after the eighth SCL pulse. An RXNE event generates an interrupt if the RXIE bit is set in the I2C_CR1 register. The flag is cleared when I2C_RXDR is read.


If the total number of data bytes to be received is greater than 255, reload mode must be selected by setting the RELOAD bit in the I2C_CR2 register. In this case, when NBYTES[7:0] data have been transferred, the TCR flag is set and the SCL line is stretched low until NBYTES[7:0] is written to a nonzero value.

- When RELOAD=0 and NBYTES[7:0] data have been transferred:
 - In automatic end mode (AUTOEND=1), a NACK, and a STOP are automatically sent after the last received byte
 - In software end mode (AUTOEND=0), a NACK is automatically sent after the last received byte, the TC flag is set and the SCL line is stretched low in order to allow software actions: A RESTART condition can be requested by setting the START bit in the I2C_CR2 register with the proper target address configuration, and number of bytes to be transferred. Setting the START bit clears the TC flag and the START condition, followed by the target address, are sent on the bus. A STOP condition can be requested by setting the STOP bit in the I2C_CR2 register. Setting the STOP bit clears the TC flag and the STOP condition is sent on the bus.

RM0530 - Rev 3 page 369/660




Figure 102. Transfer sequence flowchart for I²C controller receiver for N>255 bytes



RM0530 - Rev 3 page 370/660



Figure 103. Transfer sequence flowchart for I²C controller receiver for N >255 bytes




RM0530 - Rev 3 page 371/660



Figure 104. Transfer bus diagrams for I²C controller receiver


Example I2C controller receiver 2 bytes, automatic end mode (STOP)



INIT: program target address, program NBYTES = 2, AUTOEND=1, set START

EV1: RXNE ISR: rd data1 EV2: RXNE ISR: rd data2

Example I2C controller receiver 2 bytes, software end mode (RESTART)



INIT: program target address, program NBYTES = 2, AUTOEND=0, set START

EV1: RXNE ISR: rd data1 EV2: RXNE ISR read data2

EV3: TC ISR: program target address, program NBYTES = N, set START

19.4.9 I2C_TIMINGR register configuration examples

The tables below provide examples of how to program the I2C_TIMINGR to obtain timings compliant with the I²C specifications.

Table 52. Examples of timings settings for f_{I2CCLK} = 16 MHz

Parameter	Standard ı	mode (Sm)	Fast mode (Fm)	Fast mode plus (Fm+)		
raiailletei	10 kHz	100 kHz	400 kHz	1000 kHz		
PRESC	3	3	1	0		
SCLL	0xC7 0x13		0x9	0x4		
t _{SCLL}	200 x 250 ns = 50 μs	20 x 250 ns = 5.0 μs	10 x 125 ns = 1250 ns	5 x 62.5 ns = 312.5 ns		
SCLH	0xC3	0xF	0x3	0x2		
t _{SCLH}	196 x 250 ns = 49 μs	16 x 250 ns = 4.0 μs	4 x 125 ns = 500 ns	3 x 62.5 ns = 187.5 ns		
t _{SCL} ⁽¹⁾	~100 µs ⁽²⁾ ~10 µs ⁽²⁾		~2500 ns ⁽³⁾	~1000 ns ⁽⁴⁾		

RM0530 - Rev 3 page 372/660



Parameter	Standard ı	mode (Sm)	Fast mode (Fm)	Fast mode plus (Fm+)		
raiailletei	10 kHz	100 kHz	400 kHz	1000 kHz		
SDADEL	0x2	0x2	0x2	0x0		
tSDADEL	2 x 250 ns = 500 ns	2 x 250 ns = 500 ns	2 x 125 ns = 250 ns	0 ns		
SCLDEL	0x4	0x4	0x3	0x2		
tscldel	5 x 250 ns = 1250 ns	5 x 250 ns = 1250 ns	4 x 125 ns = 500 ns	3 x 62.5 ns = 187.5 ns		

- SCL period t_{SCL} is greater than t_{SCLL} + t_{SCLH} due to SCL internal detection delay. Values provided for t_{SCL} are examples only.
- 2. t_{SYNC1}+ t_{SYNC2} minimum value is 4 x t_{I2CCLK}=250 ns. Example with t_{SYNC1}+ t_{SYNC2}=1000 ns
- 3. $t_{SYNC1} + t_{SYNC2}$ minimum value is 4 x t_{I2CCLK} =250 ns. Example with $t_{SYNC1} + t_{SYNC2}$ =750 ns
- 4. $t_{SYNC1} + t_{SYNC2}$ minimum value is 4 x t_{I2CCLK} =250 ns. Example with $t_{SYNC1} + t_{SYNC2}$ =500 ns

19.4.10 SMBus specific features

This section is relevant only when SMBus feature is supported. Refer to Section 19.3: I2C implementation.

Introduction

The system management bus (SMBus) is a two-wire interface through which various devices can communicate with each other and with the rest of the system. It is based on I²C principles of operation. SMBus provides a control bus for system and power management related tasks.

This peripheral is compatible with the SMBUS specification rev 2.0 (http://smbus.org).

The system management bus specification refers to three types of devices.

- A target is a device that receives or responds to a command
- A controller is a device that issues commands, generates the clocks and terminates the transfer
- A host is a specialized controller that provides the main interface to the system's CPU. A host must be a
 controller-target and must support the SMBus host notify protocol. Only one host is allowed in a system.

This peripheral can be configured as controller or target device, and also as a host.

SMBUS is based on I²C specification rev 2.1.

Bus protocols

There are eleven possible command protocols for any given device. A device may use any or all of the 11 protocols to communicate. The protocols are Quick Command, Send byte, Receive byte, Write byte, Write Word, Read byte, Read Word, Process Call, Block Read, Block Write and Block Write-Block Read Process Call. These protocols should be implemented by the user software.

For more details of these protocols, refer to SMBus specification version 2.0 (http://smbus.org).

Address resolution protocol (ARP)

SMBus target address conflicts can be resolved by dynamically assigning a new unique address to each target device. In order to provide a mechanism to isolate each device for the purpose of address assignment each device must implement a unique device identifier (UDID). This 128-bit number is implemented by software.

This peripheral supports the address resolution protocol (ARP). The SMBus Device Default Address (0b1100 001) is enabled by setting the SMBDEN bit in the I2C_CR1 register. The ARP commands should be implemented by the user software.

Arbitration is also performed in target mode for ARP support.

For more details of the SMBus Address Resolution Protocol, refer to SMBus specification version 2.0 (http://smbus.org).

Received command and data acknowledge control

An SMBus receiver must be able to NACK each received command or data. In order to allow the ACK control in target mode, the target byte Control mode must be enabled by setting SBC bit in the I2C_CR1 register.

Host Notify protocol

This peripheral supports the Host Notify protocol by setting the SMBHEN bit in the I2C_CR1 register. In this case the host acknowledges the SMBus Host address (0b0001 000).

When this protocol is used, the device acts as a controller and the host as a target.

SMBus alert

RM0530 - Rev 3 page 373/660



The SMBus ALERT optional signal is supported. A target-only device can signal the host through the SMBALERT# pin that it wants to talk. The host processes the interrupt and simultaneously accesses all SMBALERT# devices through the Alert Response Address (0b0001 100). Only the device(s) which pulled SMBALERT# low acknowledges the Alert Response Address.

When configured as a target device (SMBHEN=0), the SMBA pin is pulled low by setting the ALERTEN bit in the I2C CR1 register. The Alert Response Address is enabled at the same time.

When configured as a host (SMBHEN=1), the ALERT flag is set in the I2C_ISR register when a falling edge is detected on the SMBA pin and ALERTEN=1. An interrupt is generated if the ERRIE bit is set in the I2C_CR1 register. When ALERTEN=0, the ALERT line is considered high even if the external SMBA pin is low.

If the SMBus ALERT pin is not needed, the SMBA pin can be used as a standard GPIO if ALERTEN=0.

Packet error checking

A packet error checking mechanism has been introduced in the SMBus specification to improve reliability and communication robustness. Packet Error Checking is implemented by appending a Packet Error Code (PEC) at the end of each message transfer. The PEC is calculated by using the C(x) = x8 + x2 + x + 1 CRC-8 polynomial on all the message bytes (including addresses and read/write bits).

The peripheral embeds a hardware PEC calculator and allows a non Acknowledge to be sent automatically when the received byte does not match with the hardware calculated PEC.

Timeouts

This peripheral embeds hardware timers in order to be compliant with the three timeouts defined in SMBus specification version 2.0.

Symbol	Parameter	Lin	Unit	
Зушьог	raiailletei	Min.	Max.	Offic
t _{TIMEOUT}	Detect clock low timeout	25	35	ms
t _{LOW:SEXT} ⁽¹⁾	Cumulative clock low extend time (target device)		25	ms
t _{LOW:MEXT} ⁽²⁾	Cumulative clock low extend time (controller device)		10	ms

Table 53. SMBus timeout specifications

- 1. t_{LOW:SEXT} is the cumulative time a given target device is allowed to extend the clock cycles in one message from the initial START to the STOP. It is possible that, another target device or the controller also extends the clock causing the combined clock low extend time to be greater than t_{LOW:SEXT}. Therefore, this parameter is measured with the target device as the sole target of a full-speed controller.
- 2. t_{LOW:MEXT} is the cumulative time a controller device is allowed to extend its clock cycles within each byte of a message as defined from START-to-ACK, ACK-to-ACK, or ACK-to-STOP. It is possible that a target device or another controller also extends the clock causing the combined clock low time to be greater than t_{LOW:MEXT} on a given byte. Therefore, this parameter is measured with a full speed target device as the sole target of the controller.

RM0530 - Rev 3 page 374/660






Figure 105. Timeout intervals for tLOW:SEXT, tLOW:MEXT

Bus idle detection

A controller can assume that the bus is free if it detects that the clock and data signals have been high for t_{IDLE} greater than $t_{HIGH, MAX}$. (Refer to Table 51. I²C-SMBUS specification clock timings).

This timing parameter covers the condition where a controller has been dynamically added to the bus and may not have detected a state transition on the SMBCLK or SMBDAT lines. In this case, the controller must wait long enough to ensure that a transfer is not currently in progress. The peripheral supports a hardware bus idle detection.

19.4.11 SMBus initialization

This section is relevant only when SMBus feature is supported. Refer to Section 19.3: I2C implementation.

In addition to I²C initialization, some other specific initializations must be done in order to perform SMBus communication:

Received command and data acknowledge control (target mode)

An SMBus receiver must be able to NACK each received command or data. In order to allow ACK control in target mode, the target byte control mode must be enabled by setting the SBC bit in the I2C_CR1 register. Refer to Section 19.4.7: I2C target mode "target bite control mode" for more details.

Specific address (target mode)

The specific SMBus addresses should be enabled if needed.

- The SMBus Device Default address (0b1100 001) is enabled by setting the SMBDEN bit in the I2C_CR1 register
- The SMBus Host address (0b0001 000) is enabled by setting the SMBHEN bit in the I2C_CR1 register.
- The Alert Response Address (0b0001100) is enabled by setting the ALERTEN bit in the I2C_CR1 register.

Packet error checking

PEC calculation is enabled by setting the PECEN bit in the I2C_CR1 register. Then the PEC transfer is managed with the help of a hardware byte counter: NBYTES[7:0] in the I2C_CR2 register. The PECEN bit must be configured before enabling the I^2C .

The PEC transfer is managed with the hardware byte counter, so the SBC bit must be set when interfacing the SMBus in target mode. The PEC is transferred after NBYTES-1 data have been transferred when the PECBYTE bit is set and the RELOAD bit is cleared. If RELOAD is set, PECBYTE has no effect.

Caution: Changing the PECEN configuration is not allowed when the I²C is enabled.

RM0530 - Rev 3 page 375/660



Table 54.	SMBUS	with PEC	configuration
-----------	-------	----------	---------------

Mode	SBC bit	RELOAD bit	AUTOEND bit	PECBYTE bit
Controller Tx/Rx NBYTES + PEC+ STOP	х	0	1	1
Controller Tx/Rx NBYTES + PEC + ReSTART	х	0	0	1
Target Tx/Rx with PEC	1	0	х	1

Timeout detection

The timeout detection is enabled by setting the TIMOUTEN and TEXTEN bits in the I2C_TIMEOUTR register. The timers must be programmed in such a way that they detect a timeout before the maximum time given in the SMBus specification version 2.0.

t_{TIMEOUT}check

In order to enable the t_{TIMEOUT} check, the 12-bit TIMEOUTA[11:0] bits must be programmed with the timer reload value in order to check the t_{TIMEOUT} parameter. The TIDLE bit must be configured to '0' in order to detect the SCL low level timeout.

Then the timer is enabled by setting the TIMOUTEN in the I2C_TIMEOUTR register.

If SCL is tied low for a time greater than (TIMEOUTA+1) \times 2048 \times t_{I2CCLK}, the TIMEOUT flag is set in the I2C_ISR register.

Refer to Table 55. Examples of TIMEOUTA settings (max. $t_{TIMEOUT} = 25 \text{ ms}$).

Caution: Changing the TIMEOUTA[11:0] bits and TIDLE bit configuration is not allowed when the TIMEOUTEN bit is set.

t_{LOW:SEXT} and t_{LOW:MEXT} check

Depending on whether the peripheral is configured as a controller or as a target, the 12-bit TIMEOUTB timer must be configured in order to check $t_{LOW:SEXT}$ for a target and $t_{LOW:MEXT}$ for a controller. As the standard specifies only a maximum, you can choose the same value for both.

Then the timer is enabled by setting the TEXTEN bit in the I2C TIMEOUTR register.

If the SMBus peripheral performs a cumulative SCL stretch for a time greater than (TIMEOUTB+1) x 2048 x t_{I2CCLK} , the timeout interval, the TIMEOUT flag is set in the I2C ISR register.

Refer to Table 56. Example of TIMEOUTB settings.

Caution: Changing the TIMEOUTB configuration is not allowed when the TEXTEN bit is set.

Bus idle detection

In order to enable the t_{IDLE} check, the 12-bit TIMEOUTA[11:0] field must be programmed with the timer reload value in order to obtain the t_{IDLE} parameter. The TIDLE bit must be configured to '1' in order to detect both SCL and SDA high level timeout.

Then the timer is enabled by setting the TIMOUTEN bit in the I2C_TIMEOUTR register.

If both the SCL and SDA lines remain high for a time greater than (TIMEOUTA+1) \times 4 \times t_{I2CCLK}, the TIMEOUT flag is set in the I2C_ISR register.

Refer to Table 57. Examples of TIMEOUTA settings (max. t_{IDLE} = 50 μ s).

Caution: Changing the TIMEOUTA and TIDLE configuration is not allowed when the TIMEOUTEN is set.

19.4.12 SMBus: I2C TIMEOUTR register configuration examples

This section is relevant only when SMBus feature is supported. Refer to Section 19.3: I2C implementation.

Configuring the maximum duration of t_{TIMEOUT} to 25 ms:

Table 55. Examples of TIMEOUTA settings (max. t_{TIMEOUT} = 25 ms)

f _{I2CCLK}	TIMEOUTA[11:0]bits	TIDLE bit	TIMEOUTEN bit	t _{TIMEOUT}
16 MHz	0xC3	0	1	196 x 2048 x 62.5 ns = 25 ms

Configuring the maximum duration of t_{LOW:SEXT} and t_{LOW:MEXT} to 8 ms:

RM0530 - Rev 3 page 376/660



Table 56. Example of TIMEOUTB settings

f _{I2CCLK}	TIMEOUTB[11:0]bits	TEXTEN bit	t _{LOW:EXT}
16 MHz	0xC3	0	196 x 2048 x 62.5 ns = 8 ms

Configuring the maximum duration of t_{IDLE} to 50 μs:

Table 57. Examples of TIMEOUTA settings (max. t_{IDLE} = 50 μ s)

f _{I2CCLK}	TIMEOUTA[11:0]bits	TIDLE bit	TIMEOUTEN bit	t _{IDLE}
16 MHz	0xC7	0	1	200 x 4 x 62.5 ns = 50 μs

19.4.13 SMBus target mode

This section is relevant only when SMBus feature is supported. Refer to Section 19.3: I2C implementation.


In addition to I²C target transfer management (refer to Section 19.4.7: I2C target mode) some additional software flowcharts are provided to support SMBus.

SMBus target transmitter

When the IP is used in SMBus, SBC must be programmed to '1' in order to allow the PEC transmission at the end of the programmed number of data bytes. When the PECBYTE bit is set, the number of bytes programmed in NBYTES[7:0] includes the PEC transmission. In that case the total number of TXIS interrupts is NBYTES-1 and the content of the I2C_PECR register is automatically transmitted if the controller requests an extra byte after the NBYTES-1 data transfer.

Caution: The PECBYTE bit has no effect when the RELOAD bit is set.


Figure 106. Transfer sequence flowchart for SMBus target transmitter N bytes + PEC



RM0530 - Rev 3 page 377/660



Figure 107. Transfer bus diagrams for SMBus target transmitter (SBC=1)



SMBus target receiver

When the I²C is used in SMBus mode, SBC must be programmed to '1' in order to allow the PEC checking at the end of the programmed number of data bytes. In order to allow the ACK control of each byte, the reload mode must be selected (RELOAD=1).

Refer to Section 19.4.7: I2C target mode "target bite control mode" for more details.

In order to check the PEC byte, the RELOAD bit must be cleared and the PECBYTE bit must be set. In this case, after NBYTES-1 data have been received, the next received byte is compared with the internal I2C_PECR register content. A NACK is automatically generated if the comparison does not match, and an ACK is automatically generated if the comparison matches, whatever the ACK bit value. Once the PEC byte is received, it is copied into the I2C_RXDR register like any other data, and the RXNE flag is set.

In the case of a PEC mismatch, the PECERR flag is set and an interrupt is generated if the ERRIE bit is set in the I2C_CR1 register.


If no ACK software control is needed, you can program PECBYTE=1 and, in the same write operation, program NBYTES with the number of bytes to be received in a continuous flow. After NBYTES-1 are received, the next received byte is checked as being the PEC.

Caution: The PECBYTE bit has no effect when the RELOAD bit is set.

RM0530 - Rev 3 page 378/660




Figure 108. Transfer sequence flowchart for SMBus target receiver N bytes + PEC



RM0530 - Rev 3 page 379/660




Figure 109. Bus transfer diagrams for SMBus target receiver (SBC=1)



EV1: ADDR ISR: check ADDCODE and DIR, program NBYTES = 3, PECBYTE=1, RELOAD=0, set ADDRCF

EV2: RXNE ISR: rd data1 EV3: RXNE ISR: rd data2 EV4: RXNE ISR: rd PEC



EV1: ADDR ISR: check ADDCODE and DIR, programNBYTES = 1, PECBYTE=1, RELOAD=1, set ADDRCF

EV2: RXNE-TCR ISR: rd data1, program NACK=0 and NBYTES = 1

EV3: RXNE-TCR ISR: rd data2, program NACK=0, NBYTES = 1 and RELOAD=0

EV4: RXNE-TCR ISR: rd PEC

This section is relevant only when the SMSBus feature is supported. Refer to Section 19.3: I2C implementation.

In addition to I²C controller transfer management (refer to Section 19.4.8: I2C controller mode) some additional software flowcharts are provided to support SMBus.

SMBus controller transmitter

When the SMBus controller wants to transmit the PEC, the PECBYTE bit must be set and the number of bytes must be programmed in the NBYTES[7:0] field, before setting the START bit. In this case, the total number of TXIS interrupts is NBYTES-1. So, if the PECBYTE bit is set when NBYTES=0x1, the content of the I2C_PECR register is automatically transmitted.

If the SMBus controller wants to send a STOP condition after the PEC, the automatic end mode should be selected (AUTOEND=1). In this case, the STOP condition automatically follows the PEC transmission.

When the SMBus controller wants to send a RESTART condition after the PEC, software mode must be selected (AUTOEND=0). In this case, once NBYTES-1 have been transmitted, the I2C_PECR register content is transmitted and the TC flag is set after the PEC transmission, stretching the SCL line low. The RESTART condition must be programmed in the TC interrupt subroutine.


Caution: The PECBYTE bit has no effect when the RELOAD bit is set.

RM0530 - Rev 3 page 380/660




Figure 110. Bus transfer diagrams for SMBus controller transmitter

Example SMBus controller transmitter 2 bytes + PEC, automatic end mode (STOP)



Example SMBus controller transmitter 2 bytes + PEC, software end mode (RESTART)



SMBus controller receiver

When the SMBus controller wants to receive the PEC followed by a STOP at the end of the transfer, an automatic end mode can be selected (AUTOEND=1). The PECBYTE bit must be set and the target address must be programmed, before setting the START bit. In this case, after NBYTES-1 data have been received, the next received byte is automatically checked versus the I2C_PECR register content. A NACK response is given to the PEC byte, followed by a STOP condition.

When the SMBus controller receiver wants to receive the PEC byte followed by a RESTART condition at the end of the transfer, software mode must be selected (AUTOEND=0). The PECBYTE bit must be set and the target address must be programmed, before setting the START bit. In this case, after NBYTES-1 data have been received, the next received byte is automatically checked versus the I2C_PECR register content. The TC flag is set after the PEC byte reception, stretching the SCL line low. The RESTART condition can be programmed in the TC interrupt subroutine.


Caution: The PECBYTE bit has no effect when the RELOAD bit is set.

RM0530 - Rev 3 page 381/660




Figure 111. Bus transfer diagrams for SMBus controller receiver

Example SMBus controller receiver 2 bytes + PEC, automatic end mode (STOP)



Example SMBus controller receiver 2 bytes + PEC, software end mode (RESTART)



19.4.14 Error conditions

The following are error conditions which may cause communication to fail.

Bus error (BERR)

A bus error is detected when a START or a STOP condition is detected and is not located after a multiple of nine SCL clock pulses. A START or a STOP condition is detected when an SDA edge occurs while SCL is high.

The bus error flag is set only if the I^2C is involved in the transfer as controller or addressed target (i.e. not during the address phase in target mode).

In case of a misplaced START or RESTART detection in target mode, the I²C enters an address recognition state like for a correct START condition.

When a bus error is detected, the BERR flag is set in the I2C_ISR register, and an interrupt is generated if the ERRIE bit is set in the I2C_CR1 register.

Arbitration loss (ARLO)

An arbitration loss is detected when a high level is sent on the SDA line, but a low level is sampled on the SCL rising edge.

- In controller mode, arbitration loss is detected during the address phase, data phase and data
 acknowledge phase. In this case, the SDA and SCL lines are released. The START control bit is cleared by
 hardware and the controller switches automatically to target mode.
- In target mode, arbitration loss is detected during data phase and data acknowledge phase. In this case, the transfer is stopped, and the SCL and SDA lines are released.

When an arbitration loss is detected, the ARLO flag is set in the I2C_ISR register, and an interrupt is generated if the ERRIE bit is set in the I2C_CR1 register.

RM0530 - Rev 3 page 382/660



Overrun/underrun error (OVR)

An overrun or underrun error is detected in target mode when NOSTRETCH=1 and:

- In reception when a new byte is received and the RXDR register has not been read yet. The new received byte is lost, and a NACK is automatically sent as a response to the new byte.
- In transmission:
 - When STOPF=1 and the first data byte should be sent. The content of the I2C_TXDR register is sent
 if TXE=0, 0xFF if not.
 - When a new byte should be sent and the I2C_TXDR register has not been written yet, 0xFF is sent.

When an overrun or underrun error is detected, the OVR flag is set in the I2C_ISR register, and an interrupt is generated if the ERRIE bit is set in the I2C_CR1 register.

Packet Error Checking Error (PECERR)

This section is relevant only when the SMBus feature is supported. Refer to Section 19.3: I2C implementation.

A PEC error is detected when the received PEC byte does not match with the I2C_PECR register content. A NACK is automatically sent after the wrong PEC reception.

When a PEC error is detected, the PECERR flag is set in the I2C_ISR register, and an interrupt is generated if the ERRIE bit is set in the I2C_CR1 register.

Timeout Error (TIMEOUT)

This section is relevant only when the SMBus feature is supported. Refer to Section 19.3: I2C implementation. A timeout error occurs for any of these conditions:

- TIDLE=0 and SCL remained low for the time defined in the TIMEOUTA[11:0] bits: this is used to detect a SMBus timeout
- TIDLE=1 and both SDA and SCL remained high for the time defined in the TIMEOUTA [11:0] bits: this is
 used to detect a bus idle condition
- Controller cumulative clock low extend time reached the time defined in the TIMEOUTB[11:0] bits (SMBus tLOW:MEXTparameter)
- Target cumulative clock low extend time reached the time defined in TIMEOUTB[11:0] bits (SMBus tLOW:SEXTparameter).

When a timeout violation is detected in controller mode, a STOP condition is automatically sent.

When a timeout violation is detected in target mode, the SDA and SCL lines are automatically released.

When a timeout error is detected, the TIMEOUT flag is set in the I2C_ISR register, and an interrupt is generated if the ERRIE bit is set in the I2C_CR1 register.

Alert (ALERT)

This section is relevant only when the SMBus feature is supported. Refer to Section 19.3: I2C implementation.

The ALERT flag is set when the I²C interface is configured as a host (SMBHEN=1), the alert pin detection is enabled (ALERTEN=1) and a falling edge is detected on the SMBA pin. An interrupt is generated if the ERRIE bit is set in the I2C_CR1 register.

19.4.15 DMA requests

Transmission using DMA

DMA (Direct Memory Access) can be enabled for transmission by setting the TXDMAEN bit in the I2C_CR1 register. Data is loaded from an SRAM area configured using the DMA peripheral (see Section 10: DMA controller (DMA)) to the I2C_TXDR register whenever the TXIS bit is set.

Only the data are transferred with DMA.

- In controller mode: the initialization, the target address, direction, number of bytes and START bit are programmed by software (the transmitted target address cannot be transferred with DMA). When all data is transferred using DMA, the DMA must be initialized before setting the START bit. The end of transfer is managed with the NBYTES counter.
- In target mode:
 - With NOSTRETCH=0, when all data are transferred using DMA, the DMA must be initialized before the address match event, or in ADDR in the the terrupt subroutine, before clearing ADDR
 - With NOSTRETCH=1, the DMA must be initialized before the address match event.
- For instances supporting SMBus: the PEC transfer is managed with NBYTES counter.

RM0530 - Rev 3 page 383/660



Refer to Section 19.4.13: SMBus target mode "SMBus target transmitter" and "SMBus controller transmitter" for more details.

Note: If DMA is used for transmission, the TXIE bit does not need to be enabled.

Reception using DMA

DMA (direct memory access) can be enabled for reception by setting the RXDMAEN bit in the I2C_CR1 register. Data is loaded from the I2C_RXDR register to an SRAM area configured using the DMA peripheral (refer to Section 10: DMA controller (DMA)) whenever the RXNE bit is set. Only the data (including PEC) are transferred with DMA.

- In controller mode, the initialization, the target address, direction, number of bytes and START bit are
 programmed by software. When all data is transferred using DMA, the DMA must be initialized before
 setting the START bit. The end of transfer is managed with the NBYTES counter.
- In target mode with NOSTRETCH=0, when all data are transferred using DMA, the DMA must be initialized before the address match event, or in the ADDR interrupt subroutine, before clearing the ADDR flag.
- If SMBus is supported (see Section 19.3: I2C implementation): the PEC transfer is managed with the NBYTES counter.

Note: If DMA is used for reception, the RXIE bit does not need to be enabled.

19.5 I2C interrupts

The table below gives the list of I²C interrupt requests.

Interrupt event	Event flag	Event flag/interrupt clearing method	Interrupt enable control bit
Receive buffer not empty	RXNE	Read I2C_RXDR register	RXIE
Transmit buffer interrupt status	TXIS	Write I2C_TXDR register	TXIE
Stop detection interrupt flag	STOPF	Write STOPCF=1	STOPIE
Transfer complete reload	TCR	Write I2C_CR2 with NBYTES[7:0] 1 0	TCIE
Transfer complete	TC	Write START=1 or STOP=1	TOIL
Address matched	ADDR	Write ADDRCF=1	ADDRIE
NACK reception	NACKF	Write NACKCF=1	NACKIE
Bus error	BERR	Write BERRCF=1	
Arbitration loss	ARLO	Write ARLOCF=1	
Overrun/underrun	OVR	Write OVRCF=1	ERRIE
PEC error	PECERR	Write PECERRCF=1	ERRIE
Timeout/t _{LOW} error	TIMEOUT	Write TIMEOUTCF=1	
SMBus alert	ALERT	Write ALERTCF=1	

Table 58. I²C interrupt requests

Depending on the product implementation, all these interrupt events can either share the same interrupt vector (I^2C global interrupt), or be grouped into two interrupt vectors (I^2C event interrupt and I^2C error interrupt). In order to enable the I^2C interrupts, the following sequence is required:

- Configure and enable the I²C IRQ channel in the NVIC
- Configure the I²C to generate interrupts

RM0530 - Rev 3 page 384/660




Figure 112. I²C interrupt mapping diagram

RM0530 - Rev 3 page 385/660



19.6 I2C registers

Refer to Section 1.5: Acronyms for a list of abbreviations used in register descriptions. The peripheral registers are accessed by words (32-bit).

19.6.1 Control register 1 (I2C_CR1)

Address offset: 0x00 Reset value: 0x0000 0000

Access: no wait states, except if a write access occurs while a write access to this register is ongoing. In this case, wait states are inserted in the second write access until the previous one is completed. The latency of the second write access can be up to 2 x PCLK1 + 6 x I2CCLK.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	PECEN	ALERT EN	SMBD EN	SMBH EN	GCEN	Res.	NOSTR ETCH	SBC
								rw	rw	rw	rw	rw		rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RXDMA EN	TXDMA EN	Res.	ANF OFF		DNF		ERRIE	TCIE	STOP IE	NACK IE	ADDR IE	RXIE	TXIE	PE	
rw	rw		rw		rw		rw	rw	rw	rw	rw	rw	rw	rw	

Bits 31:24	Reserved, must be kept at reset value.
	PECEN: PEC enable.
	0: PEC calculation disabled
Bit 23	1: PEC calculation enabled
	Note: If the SMBus feature is not supported, this bit is reserved and forced by hardware to '0'.
	Refer to Section 19.3: I2C implementation.
	ALERTEN: SMBus alert enable.
	Device mode (SMBHEN=0):
	0: Releases SMBA pin high and alert response Address Header disabled: 0001100x followed by NACK
	1: Drives SMBA pin low and alert response address Header enables: 0001100x followed by ACK
Bit 22	Host mode (SMBHEN=1):
	0: SMBus alert pin (SMBA) not supported
	1: SMBus Alert pin (SMBA) supported
	Note: When ALERTEN=0, the SMBA pin can be used as a standard GPIO.
	If the SMBus feature is not supported, this bit is reserved and forced by hardware to '0'. Refer to Section 19.3: I2C implementation.
	SMBDEN: SMBus Device Default address enable.
	0: Device default address disabled. Address 0b1100001x is NACKed.
Bit 21	1: Device default address enabled. Address 0b1100001x is ACKed.
	Note: If the SMBus feature is not supported, this bit is reserved and forced by hardware to '0'.
	Refer to Section 19.3: I2C implementation.
	SMBHEN: SMBus Host address enable.
	0: Host address disabled. Address 0b0001000x is NACKed.
Bit 20	1: Host address enabled. Address 0b0001000x is ACKed.
	Note: If the SMBus feature is not supported, this bit is reserved and forced by hardware to '0'.
	Refer to Section 19.3: I2C implementation.

RM0530 - Rev 3 page 386/660



GCEN: General call enable.
0: General call disabled. Address 0b00000000 is NACKed.
1: General call disabled. Address 0b00000000 is NACKed. 1: General call enabled. Address 0b00000000 is ACKed.
Reserved, must be kept at reset value.
NOSTRETCH: Clock stretching disable. This bit is used to disable destablishing in toward used. It would be least along a fire and to be a fire of the stretching disable.
This bit is used to disable clock stretching in target mode. It must be kept cleared in controller mode.
0: Clock stretching enabled
1: Clock stretching disabled
Note: This bit can only be programmed when the I^2C is disabled (PE = 0).
SBC: Target byte control.
This bit is used to enable hardware byte control in target mode.
0: Target byte control disabled
1: Target byte control enabled
RXDMAEN: DMA reception requests enable
0: DMA mode disabled for reception
1: DMA mode enabled for reception
TXDMAEN : DMA transmission requests enable.
0: DMA mode disabled for transmission
1: DMA mode enabled for transmission
Reserved, must be kept at reset value.
ANFOFF: Analog noise filter OFF.
0: Analog noise filter enabled
1: Analog noise filter disabled
Note: This bit can only be programmed when the I^2C is disabled (PE = 0).
DNF[3:0]: Digital noise filter.
These bits are used to configure the digital noise filter on SDA and SCL input. The digital filter filters spikes with a length of up to DNF[3:0] * tl_{2CCLK} .
0000: Digital filter disabled
0001: Digital filter enabled and filtering capability up to 1 t _{I2CCLK}
1111: Digital filter enabled and filtering capability up to 15 t _{I2CCLK}
Note: If the analog filter is also enabled, the digital filter is added to the analog filter.
This filter can only be programmed when the I^2C is disabled (PE = 0).
ERRIE: Error interrupts enable.
0: Error detection interrupts disabled
1: Error detection interrupts enabled
Note: Any of these errors generate an interrupt: Arbitration Loss (ARLO).
Bus Error detection (BERR)
Overrun/Underrun (OVR)
Timeout detection (TIMEOUT)
PEC error detection (PECERR)
Alert pin event detection (ALERT)

RM0530 - Rev 3 page 387/660



	TCIE: Transfer complete interrupt enable.											
	0: Transfer complete interrupt disabled											
Bit 6	1: Transfer complete interrupt enabled											
	Note: Any of these events generate an interrupt: transfer complete (TC).											
	Transfer complete reload (TCR).											
	STOPIE: STOP detection Interrupt enable.											
Bit 5	0: Stop detection (STOPF) interrupt disabled											
	1: Stop detection (STOPF) interrupt enabled											
	NACKIE: Not acknowledge received interrupt enable.											
Bit 4	0: Not acknowledge (NACKF) received interrupts disabled											
	1: Not acknowledge (NACKF) received interrupts enabled											
	ADDRIE: Address match interrupt enable (target only).											
Bit 3	0: Address match (ADDR) interrupts disabled											
	1: Address match (ADDR) interrupts enabled											
	RXIE: RX Interrupt enable.											
Bit 2	0: Receive (RXNE) interrupt disabled											
	1: Receive (RXNE) interrupt enabled											
	TXIE: TX interrupt enable.											
Bit 1	0: Transmit (TXIS) interrupt disabled											
	1: Transmit (TXIS) interrupt enabled											
	PE: Peripheral enable.											
	0: Peripheral disable											
Bit 0	1: Peripheral enable											
	Note: When PE=0, the I^2 C SCL and SDA lines are released. Internal state machines and status bits are put back to their reset value. When cleared, PE must be kept low for at least 3 APB clock cycles.											

19.6.2 Control register 2 (I2C_CR2)

Address offset: 0x04 Reset value: 0x0000 0000

Access: no wait states, except if a write access occurs while a write access to this register is ongoing. In this case, wait states are inserted in the second write access until the previous one is completed. The latency of the second write access can be up to 2 x PCLK1 + 6 x I2CCLK.

31	30	29	28	27	26	25	23	22	21	20	19	18	17	16	
Res.	Res.	Res.	Res.	Res.	PEC BYTE	AUTO END	NBYTES[7:0]								
					rs	rw	rw	rw							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
NACK	STOP	START	HEAD 10R	ADD10	RD_W RN	SADD[9:0]									
rs	rs	rs	rw	rw	rw	rw									

Bits 31:27	Reserved, must be kept at reset value.
---------------	--

RM0530 - Rev 3 page 388/660



PECBYTE: Packet error checking byte. This bit is set by software, and cleared by hardware when the PEC is transferred, or when a STOP condition or an Address matched is received, also when PE=0. 0: No PEC transfer 1: PEC transmission/reception is requested Note: Writing '0' to this bit has no effect. This bit has no effect when RELOAD is set. This bit has no effect is target mode when SBC=0. If the SMBus feature is not supported, this bit is reserved and forced by hardware to '0'. Refer to Section 19.3: I2C implementation. AUTOEND: Automatic end mode (controller mode). This bit is set and cleared by software. 0: Software end mode: The TC flag is set when NBYTES data are transferred, stretching SCL low. 1: Automatic end mode: a STOP condition is automatically sent when NBYTES data are transferred. Note: This bit has no effect in target mode or when the RELOAD bit is set. RELOAD: NBYTES reload mode. This bit is set and cleared by software. 0: The transfer is completed after the NBYTES data transfer (NBYTES is reloaded). The TCR flag is set when NBYTES data are are transferred, stretching SCL low. NBYTES[7:0]: Number of bytes. NBYTES[7:0]: Number of bytes. Note: Changing these bits when the START bit is set is not allowed. NACK: NACK generation (target mode). The bit is set by software, cleared by hardware when the NACK is sent, or when a STOP condition or an Address matched is received, or when PE=0. 0: An ACK is sent after the current received byte. 1: A NACK is sent after the current received byte. Note: Writing '0' to this bit has no effect. This bit is set by software, cleared by hardware when the NACK is automatically generated whatever the NACK bit value. When hardware PEC checking is enabled (PECBYTE=1), the PEC acknowledge value does not depend on the NACK value. STOP: Stop generation (controller mode). The bit is set by software, cleared by hardware when a Stop condition is detected, or when PE=0. In controller Mode: 0: No stop generation after current byte transfer Note: Writing '0' to this bit												
Address matched is received, also when PE=0. O: No PEC transfer I: PEC transfersion/reception is requested Note: Writing '0' to this bit has no effect. This bit has no effect when RELOAD is set. This bit has no effect when RELOAD is set. This bit has no effect when RELOAD is set. This bit has no effect is target mode when SBC=0. If the SMBus feature is not supported, this bit is reserved and forced by hardware to '0'. Refer to Section 19.3: I2C implementation. AUTOEND: Automatic end mode (controller mode). This bit is set and cleared by software. O: Software end mode: a STOP condition is automatically sent when NBYTES data are transferred, stretching SCL low. 1: Automatic end mode: a STOP condition is automatically sent when NBYTES data are transferred. Note: This bit has no effect in target mode or when the RELOAD bit is set. RELOAD: NBYTES reload mode. This bit is set and cleared by software. 0: The transfer is completed after the NBYTES data transfer (NBYTES is reloaded). The TCR flag is set when NBYTES data are are transferred, stretching SCL low. NBYTES;7:0]: Number of bytes. NBYTES;7:0]: Number of bytes. Note: Changing these bits when the START bit is set is not allowed. NACK: NACK generation (target mode). The bit is set by software, cleared by hardware when the NACK is sent, or when a STOP condition or an Address matched is received, or when PE=0. O: An ACK is sent after the current received byte. NACK: NOW: Writing '0' to this bit has no effect. This bit is used in target mode only: in controller receiver mode, NACK is automatically generated after the last byte preceding the STOP or RESTART condition, whatever the NACK bit value. When an overrun occurs in target receiver NOSTRETCH mode, a NACK is automatically generated whatever the NACK bit value. When an overrun occurs in target receiver NOSTRETCH mode, a NACK is automatically generated whatever the NACK bit value. O: No stop generation (controller mode). The bit is set by software, cleared by hardware when a Stop condition is detect		PECBYTE: Packet error checking byte.										
1: PEC transmission/reception is requested Note: Writing '0' to this bit has no effect. This bit has no effect when RELOAD is set. This bit has no effect when RELOAD is set. This bit has no effect is target mode when SBC=0. If the SMBus feature is not supported, this bit is reserved and forced by hardware to '0'. Refer to Section 19.3: IZC implementation. AUTOEND: Automatic end mode (controller mode). This bit is set and cleared by software. 0: Software end mode: The TC flag is set when NBYTES data are transferred, stretching SCL low. 1: Automatic end mode: a STOP condition is automatically sent when NBYTES data are transferred. Note: This bit has no effect in target mode or when the RELOAD bit is set. RELOAD: NBYTES reload mode. This bit is set and cleared by software. 0: The transfer is completed after the NBYTES data transfer (STOP or RESTART follows) 1: The transfer is not completed after the NBYTES data transfer (NBYTES is reloaded). The TCR flag is set when NBYTES data are are transferred, stretching SCL low. NBYTES/T:0]: Number of bytes. The number of bytes to be transmitted/received is programmed there. This field is do not care in target mode with SEG=0. Note: Changing these bits when the START bit is set is not allowed. NACK: NACK generation (target mode). The bit is set by software, cleared by hardware when the NACK is sent, or when a STOP condition or an Address matched is received, or when PE=0. 0: An ACK is sent after the current received byte. 1: A NACK is sent after the current received byte. Note: Writing '0' to this bit has no effect. This bit is used in target mode only: in controller receiver mode, NACK is automatically generated after the last byte preceding the STOP or RESTART condition, whatever the NACK bit value. When an overrun occurs in target receiver NOSTRETCH mode, a NACK is automatically generated whatever the NACK bit value. When hardware PEC checking is enabled (PECBYTE=1), the PEC acknowledge value does not depend on the NACK value. STOP: Stop generation (controller m												
Note: Writing '0' to this bit has no effect. This bit has no effect when RELOAD is set. This bit has no effect is target mode when SBC=0. If the SMBus feature is not supported, this bit is reserved and forced by hardware to '0'. Refer to Section 19.3: I2C implementation. Bit 25 AUTOEND: Automatic end mode (controller mode). This bit is set and cleared by software. 0: Software end mode: The TC flag is set when NBYTES data are transferred, stretching SCL low. 1: Automatic end mode: a STOP condition is automatically sent when NBYTES data are transferred. Note: This bit has no effect in target mode or when the RELOAD bit is set. RELOAD: NBYTES reload mode. This bit is set and cleared by software. 0: The transfer is completed after the NBYTES data transfer (STOP or RESTART follows) 1: The transfer is not completed after the NBYTES data transfer (NBYTES is reloaded). The TCR flag is set when NBYTES data are are transferred, stretching SCL low. NBYTES data are are transferred, stretching SCL low. NBYTES[7:0]: Number of bytes. The number of bytes to be transmitted/received is programmed there. This field is do not care in target mode with SBC=0. Note: Changing these bits when the START bit is set is not allowed. NACK: NACK generation (target mode). The bit is set by software, cleared by hardware when the NACK is sent, or when a STOP condition or an Address matched is received, or when PE=0. 1: A NACK is sent after the current received byte. 1: A NACK is sent after the current received byte. Note: Writing '0' to this bit has no effect. This bit is used in target mode only: in controller receiver mode, NACK is automatically generated after the last byte preceding the STOP or RESTART condition, whatever the NACK bit value. When hardware PEC checking is enabled (PECBYTE=1), the PEC acknowledge value does not depend on the NACK value. STOP: Stop generation (controller mode). The bit is set by software, cleared by hardware when a Stop condition is detected, or when PE=0. In controller Mode: 0: No s		0: No PEC transfer										
Note: Writing 0' to this bit has no effect. This bit has no effect when RELOAD is set. This bit has no effect when RELOAD is set. This bit has no effect when RELOAD is set. This bit has no effect is target mode when SBC=0. If the SMBus feature is not supported, this bit is reserved and forced by hardware to '0'. Refer to Section 19.3: I2C implementation. AUTOEND: Automatic end mode (controller mode). This bit is set and cleared by software. 0: Software end mode: The TC flag is set when NBYTES data are transferred, stretching SCL low. 1: Automatic end mode: a STOP condition is automatically sent when NBYTES data are transferred. Note: This bit has no effect in target mode or when the RELOAD bit is set. RELOAD: NBYTES reload mode. This bit is set and cleared by software. 0: The transfer is completed after the NBYTES data transfer (STOP or RESTART follows) 1: The transfer is not completed after the NBYTES data transfer (NBYTES is reloaded). The TCR flag is set when NBYTES data are are transferred, stretching SCL low. NBYTES(7:0): Number of bytes. The number of bytes to be transmitted/received is programmed there. This field is do not care in target mode with SEG=0. Note: Changing these bits when the START bit is set is not allowed. NACK: NACK generation (target mode). The bit is set by software, cleared by hardware when the NACK is sent, or when a STOP condition or an Address matched is received, or when PE=0. 0: An ACK is sent after the current received byte. Note: Writing 0' to this bit has no effect. This bit is used in target mode only: in controller receiver mode, NACK is automatically generated after the last byte preceding the STOP or RESTART condition, whatever the NACK bit value. When an overrun occurs in target receiver NOSTRETCH mode, a NACK is automatically generated whatever the NACK value. STOP: Stop generation (controller mode). The bit is set by software, cleared by hardware when a Stop condition is detected, or when PE=0. In controller Mode: 0: No stop generation 1: Stop	Dit oc	1: PEC transmission/reception is requested										
This bit has no effect is target mode when SBC=0. If the SMBus feature is not supported, this bit is reserved and forced by hardware to '0'. Refer to Section 19.3: I2C implementation. AUTOEND: Automatic end mode (controller mode). This bit is set and cleared by software. 0: Software end mode: The TC flag is set when NBYTES data are transferred, stretching SCL low. 1: Automatic end mode: a STOP condition is automatically sent when NBYTES data are transferred. Note: This bit has no effect in target mode or when the RELOAD bit is set. RELOAD: NBYTES reload mode. This bit is set and cleared by software. 0: The transfer is completed after the NBYTES data transfer (STOP or RESTART follows) 1: The transfer is not completed after the NBYTES data transfer (NBYTES is reloaded). The TCR flag is set when NBYTES data are are transferred, stretching SCL low. NBYTES[7:0]: Number of bytes. The number of bytes to be transmitted/received is programmed there. This field is do not care in target mode with SBC=0. Nack: NaCk generation (target mode). The bit is set by software, cleared by hardware when the NACK is sent, or when a STOP condition or an Address matched is received, or when PE=0. 0: An ACk is sent after the current received byte. 1: A NACK is sent after the current received byte. Note: Writing '0' to this bit has no effect. This bit is used in target mode only: in controller receiver mode, NACK is automatically generated after the last byte preceding the STOP or RESTART condition, whatever the NACK bit value. When an overrun occurs in target receiver NOSTRETCH mode, a NACK is automatically generated whatever the NACK bit value. When hardware PEC checking is enabled (PECBYTE=1), the PEC acknowledge value does not depend on the NACK bit value. The bit is set by software, cleared by hardware when a Stop condition is detected, or when PE=0. In controller Mode: 0: No stop generation 1: Stop generation after current byte transfer	DIL 20	Note: Writing '0' to this bit has no effect.										
If the SMBus feature is not supported, this bit is reserved and forced by hardware to '0'. Refer to Section 19.3: I2C implementation. AUTORND: Automatic end mode (controller mode). This bit is set and cleared by software. 0: Software end mode: The TC flag is set when NBYTES data are transferred, stretching SCL low. 1: Automatic end mode: a STOP condition is automatically sent when NBYTES data are transferred. Note: This bit has no effect in target mode or when the RELOAD bit is set. RELOAD: NBYTES reload mode. This bit is set and cleared by software. 0: The transfer is completed after the NBYTES data transfer (STOP or RESTART follows) 1: The transfer is not completed after the NBYTES data transfer (NBYTES is reloaded). The TCR flag is set when NBYTES data are are transferred, stretching SCL low. NBYTES[7:0]: Number of bytes. The number of bytes to be transmitted/received is programmed there. This field is do not care in target mode with SBC=0. Note: Changing these bits when the START bit is set is not allowed. NACK: NACK generation (target mode). The bit is set by software, cleared by hardware when the NACK is sent, or when a STOP condition or an Address matched is received, or when PE=0. 0: An ACK is sent after the current received byte. Note: Writing '0' to this bit has no effect. This bit is used in target mode only: in controller receiver mode, NACK is automatically generated after the last byte preceding the STOP or RESTART condition, whatever the NACK bit value. When an overrun occurs in target receiver NOSTRETCH mode, a NACK is automatically generated whatever the NACK bit value. When hardware PEC checking is enabled (PECBYTE=1), the PEC acknowledge value does not depend on the NACK value. STOP: Stop generation (controller mode). The bit is set by software, cleared by hardware when a Stop condition is detected, or when PE=0. In controller Mode: 0: No stop generation after current byte transfer		This bit has no effect when RELOAD is set.										
Bit 25 Bit 26 Bit 27 Bit 27 Bit 28 Bit 29 Bit 29 Bit 29 Bit 29 Bit 29 Bit 29 Bit 20 Bi		This bit has no effect is target mode when SBC=0.										
Dit Software end mode: The TC flag is set when NBYTES data are transferred, stretching SCL low. 1: Automatic end mode: a STOP condition is automatically sent when NBYTES data are transferred. Note: This bit has no effect in target mode or when the RELOAD bit is set. RELOAD: NBYTES reload mode. This bit is set and cleared by software. 0: The transfer is completed after the NBYTES data transfer (STOP or RESTART follows) 1: The transfer is completed after the NBYTES data transfer (NBYTES is reloaded). The TCR flag is set when NBYTES data are are transferred, stretching SCL low. NBYTES[7:0]: Number of bytes. The number of bytes to be transmitted/received is programmed there. This field is do not care in target mode with SBC=0. Note: Changing these bits when the START bit is set is not allowed. NACK: NACK generation (target mode). The bit is set by software, cleared by hardware when the NACK is sent, or when a STOP condition or an Address matched is received, or when PE=0. 0: An ACK is sent after the current received byte. 1: A NACK is sent after the current received byte. Note: Writing '0' to this bit has no effect. This bit is used in target mode only: in controller receiver mode, NACK is automatically generated after the last byte preceding the STOP or RESTART condition, whatever the NACK bit value. When an overrun occurs in target receiver NOSTRETCH mode, a NACK is automatically generated whatever the NACK value. When hardware PEC checking is enabled (PECBYTE=1), the PEC acknowledge value does not depend on the NACK value. STOP: Stop generation (controller mode). The bit is set by software, cleared by hardware when a Stop condition is detected, or when PE=0. In controller Mode: 0: No stop generation after current byte transfer												
1: Automatic end mode: a STOP condition is automatically sent when NBYTES data are transferred. Note: This bit has no effect in target mode or when the RELOAD bit is set. RELOAD: NBYTES reload mode. This bit is set and cleared by software. 0: The transfer is completed after the NBYTES data transfer (STOP or RESTART follows) 1: The transfer is not completed after the NBYTES data transfer (NBYTES is reloaded). The TCR flag is set when NBYTES data are are transferred, stretching SCL low. NBYTES[7:0]: Number of bytes. The number of bytes to be transmitted/received is programmed there. This field is do not care in target mode with SBC=0. Note: Changing these bits when the START bit is set is not allowed. NACK: NACK generation (target mode). The bit is set by software, cleared by hardware when the NACK is sent, or when a STOP condition or an Address matched is received, or when PE=0. 1: A NACK is sent after the current received byte. 1: A NACK is sent after the current received byte. Note: Writing '0' to this bit has no effect. This bit is used in target mode only: in controller receiver mode, NACK is automatically generated after the last byte preceding the STOP or RESTART condition, whatever the NACK bit value. When an overrun occurs in target receiver NOSTRETCH mode, a NACK is automatically generated whatever the NACK bit value. When hardware PEC checking is enabled (PECBYTE=1), the PEC acknowledge value does not depend on the NACK value. STOP: Stop generation (controller mode). The bit is set by software, cleared by hardware when a Stop condition is detected, or when PE=0. In controller Mode: 0: No stop generation 1: Stop generation after current byte transfer		AUTOEND: Automatic end mode (controller mode). This bit is set and cleared by software.										
1: Automatic end mode: a STOP condition is automatically sent when NBYTES data are transferred. Note: This bit has no effect in target mode or when the RELOAD bit is set. RELOAD: NBYTES reload mode. This bit is set and cleared by software. 0: The transfer is completed after the NBYTES data transfer (STOP or RESTART follows) 1: The transfer is not completed after the NBYTES data transfer (NBYTES is reloaded). The TCR flag is set when NBYTES data are are transferred, stretching SCL low. NBYTES[7:0]: Number of bytes. Bits The number of bytes to be transmitted/received is programmed there. This field is do not care in target mode with SBC=0. Note: Changing these bits when the START bit is set is not allowed. NACK: NACK generation (target mode). The bit is set by software, cleared by hardware when the NACK is sent, or when a STOP condition or an Address matched is received, or when PE=0. 0: An ACK is sent after the current received byte. 1: A NACK is sent after the current received byte. Note: Writing '0' to this bit has no effect. This bit is used in target mode only: in controller receiver mode, NACK is automatically generated after the last byte preceding the STOP or RESTART condition, whatever the NACK bit value. When an overrun occurs in target receiver NOSTRETCH mode, a NACK is automatically generated whatever the NACK value. When hardware PEC checking is enabled (PECBYTE=1), the PEC acknowledge value does not depend on the NACK value. STOP: Stop generation (controller mode). The bit is set by software, cleared by hardware when a Stop condition is detected, or when PE=0. In controller Mode: 0: No stop generation after current byte transfer	Dit OF	0: Software end mode: The TC flag is set when NBYTES data are transferred, stretching SCL low.										
RELOAD: NBYTES reload mode. This bit is set and cleared by software. 0: The transfer is completed after the NBYTES data transfer (STOP or RESTART follows) 1: The transfer is not completed after the NBYTES data transfer (NBYTES is reloaded). The TCR flag is set when NBYTES data are are transferred, stretching SCL low. NBYTES[7:0]: Number of bytes. The number of bytes to be transmitted/received is programmed there. This field is do not care in target mode with SBC=0. Note: Changing these bits when the START bit is set is not allowed. NACK: NACK generation (target mode). The bit is set by software, cleared by hardware when the NACK is sent, or when a STOP condition or an Address matched is received, or when PE=0. 0: An ACK is sent after the current received byte. 1: A NACK is sent after the current received byte. Note: Writing '0' to this bit has no effect. This bit is used in target mode only: in controller receiver mode, NACK is automatically generated after the last byte preceding the STOP or RESTART condition, whatever the NACK bit value. When an overrun occurs in target receiver NOSTRETCH mode, a NACK is automatically generated whatever the NACK bit value. When hardware PEC checking is enabled (PECBYTE=1), the PEC acknowledge value does not depend on the NACK value. STOP: Stop generation (controller mode). The bit is set by software, cleared by hardware when a Stop condition is detected, or when PE=0. In controller Mode: 0: No stop generation 1: Stop generation after current byte transfer	BIT 25	1: Automatic end mode: a STOP condition is automatically sent when NBYTES data are transferred.										
This bit is set and cleared by software. 0: The transfer is completed after the NBYTES data transfer (STOP or RESTART follows) 1: The transfer is not completed after the NBYTES data transfer (NBYTES is reloaded). The TCR flag is set when NBYTES data are are transferred, stretching SCL low. NBYTES[7:0]: Number of bytes. Bits 23:16 Note: Changing these bits when the START bit is set is not allowed. NACK: NACK generation (target mode). The bit is set by software, cleared by hardware when the NACK is sent, or when a STOP condition or an Address matched is received, or when PE=0. 0: An ACK is sent after the current received byte. 1: A NACK is sent after the current received byte. Note: Writing '0' to this bit has no effect. This bit is used in target mode only: in controller receiver mode, NACK is automatically generated after the last byte preceding the STOP or RESTART condition, whatever the NACK bit value. When an overrun occurs in target receiver NOSTRETCH mode, a NACK is automatically generated whatever the NACK bit value. When hardware PEC checking is enabled (PECBYTE=1), the PEC acknowledge value does not depend on the NACK value. STOP: Stop generation (controller mode). The bit is set by software, cleared by hardware when a Stop condition is detected, or when PE=0. In controller Mode: 0: No stop generation 1: Stop generation after current byte transfer		Note: This bit has no effect in target mode or when the RELOAD bit is set.										
Bit 24 0: The transfer is completed after the NBYTES data transfer (STOP or RESTART follows) 1: The transfer is not completed after the NBYTES data transfer (NBYTES is reloaded). The TCR flag is set when NBYTES data are are transferred, stretching SCL low. NBYTES[7:0]: Number of bytes. Bits 23:16 Note: Changing these bits when the START bit is set is not allowed. NACK: NACK generation (target mode). The bit is set by software, cleared by hardware when the NACK is sent, or when a STOP condition or an Address matched is received, or when PE=0. 0: An ACK is sent after the current received byte. 1: A NACK is sent after the current received byte. Note: Writing '0' to this bit has no effect. This bit is used in target mode only: in controller receiver mode, NACK is automatically generated after the last byte preceding the STOP or RESTART condition, whatever the NACK bit value. When an overrun occurs in target receiver NOSTRETCH mode, a NACK is automatically generated whatever the NACK bit value. When hardware PEC checking is enabled (PECBYTE=1), the PEC acknowledge value does not depend on the NACK value. STOP: Stop generation (controller mode). The bit is set by software, cleared by hardware when a Stop condition is detected, or when PE=0. In controller Mode: 0: No stop generation 1: Stop generation after current byte transfer		RELOAD: NBYTES reload mode.										
1: The transfer is not completed after the NBYTES data transfer (NBYTES is reloaded). The TCR flag is set when NBYTES data are are transferred, stretching SCL low. NBYTES[7:0]: Number of bytes. The number of bytes to be transmitted/received is programmed there. This field is do not care in target mode with SBC=0. Note: Changing these bits when the START bit is set is not allowed. NACK: NACK generation (target mode). The bit is set by software, cleared by hardware when the NACK is sent, or when a STOP condition or an Address matched is received, or when PE=0. 0: An ACK is sent after the current received byte. Note: Writing '0' to this bit has no effect. This bit is used in target mode only: in controller receiver mode, NACK is automatically generated after the last byte preceding the STOP or RESTART condition, whatever the NACK bit value. When an overrun occurs in target receiver NOSTRETCH mode, a NACK is automatically generated whatever the NACK bit value. When hardware PEC checking is enabled (PECBYTE=1), the PEC acknowledge value does not depend on the NACK value. STOP: Stop generation (controller mode). The bit is set by software, cleared by hardware when a Stop condition is detected, or when PE=0. In controller Mode: 0: No stop generation 1: Stop generation after current byte transfer		This bit is set and cleared by software.										
NBYTES data are are transferred, stretching SCL low. NBYTES[7:0]: Number of bytes. The number of bytes to be transmitted/received is programmed there. This field is do not care in target mode with SBC=0. Note: Changing these bits when the START bit is set is not allowed. NACK: NACK generation (target mode). The bit is set by software, cleared by hardware when the NACK is sent, or when a STOP condition or an Address matched is received, or when PE=0. 0: An ACK is sent after the current received byte. 1: A NACK is sent after the current received byte. Note: Writing '0' to this bit has no effect. This bit is used in target mode only: in controller receiver mode, NACK is automatically generated after the last byte preceding the STOP or RESTART condition, whatever the NACK bit value. When an overrun occurs in target receiver NOSTRETCH mode, a NACK is automatically generated whatever the NACK bit value. When hardware PEC checking is enabled (PECBYTE=1), the PEC acknowledge value does not depend on the NACK value. STOP: Stop generation (controller mode). The bit is set by software, cleared by hardware when a Stop condition is detected, or when PE=0. In controller Mode: 0: No stop generation after current byte transfer	Bit 24	0: The transfer is completed after the NBYTES data transfer (STOP or RESTART follows)										
Bits 23:16 Bits 23:16 The number of bytes to be transmitted/received is programmed there. This field is do not care in target mode with SBC=0. Note: Changing these bits when the START bit is set is not allowed. NACK: NACK generation (target mode). The bit is set by software, cleared by hardware when the NACK is sent, or when a STOP condition or an Address matched is received, or when PE=0. 0: An ACK is sent after the current received byte. 1: A NACK is sent after the current received byte. Note: Writing '0' to this bit has no effect. This bit is used in target mode only: in controller receiver mode, NACK is automatically generated after the last byte preceding the STOP or RESTART condition, whatever the NACK bit value. When an overrun occurs in target receiver NOSTRETCH mode, a NACK is automatically generated whatever the NACK bit value. When hardware PEC checking is enabled (PECBYTE=1), the PEC acknowledge value does not depend on the NACK value. STOP: Stop generation (controller mode). The bit is set by software, cleared by hardware when a Stop condition is detected, or when PE=0. In controller Mode: 0: No stop generation 1: Stop generation after current byte transfer												
23:16 SBC=0. Note: Changing these bits when the START bit is set is not allowed. NACK: NACK generation (target mode). The bit is set by software, cleared by hardware when the NACK is sent, or when a STOP condition or an Address matched is received, or when PE=0. 0: An ACK is sent after the current received byte. 1: A NACK is sent after the current received byte. Note: Writing '0' to this bit has no effect. This bit is used in target mode only: in controller receiver mode, NACK is automatically generated after the last byte preceding the STOP or RESTART condition, whatever the NACK bit value. When an overrun occurs in target receiver NOSTRETCH mode, a NACK is automatically generated whatever the NACK bit value. When hardware PEC checking is enabled (PECBYTE=1), the PEC acknowledge value does not depend on the NACK value. STOP: Stop generation (controller mode). The bit is set by software, cleared by hardware when a Stop condition is detected, or when PE=0. In controller Mode: 0: No stop generation 1: Stop generation after current byte transfer		NBYTES[7:0]: Number of bytes.										
NACK: NACK generation (target mode). The bit is set by software, cleared by hardware when the NACK is sent, or when a STOP condition or an Address matched is received, or when PE=0. 0: An ACK is sent after the current received byte. 1: A NACK is sent after the current received byte. Note: Writing '0' to this bit has no effect. This bit is used in target mode only: in controller receiver mode, NACK is automatically generated after the last byte preceding the STOP or RESTART condition, whatever the NACK bit value. When an overrun occurs in target receiver NOSTRETCH mode, a NACK is automatically generated whatever the NACK bit value. When hardware PEC checking is enabled (PECBYTE=1), the PEC acknowledge value does not depend on the NACK value. STOP: Stop generation (controller mode). The bit is set by software, cleared by hardware when a Stop condition is detected, or when PE=0. In controller Mode: 0: No stop generation 1: Stop generation after current byte transfer												
The bit is set by software, cleared by hardware when the NACK is sent, or when a STOP condition or an Address matched is received, or when PE=0. 0: An ACK is sent after the current received byte. 1: A NACK is sent after the current received byte. Note: Writing '0' to this bit has no effect. This bit is used in target mode only: in controller receiver mode, NACK is automatically generated after the last byte preceding the STOP or RESTART condition, whatever the NACK bit value. When an overrun occurs in target receiver NOSTRETCH mode, a NACK is automatically generated whatever the NACK bit value. When hardware PEC checking is enabled (PECBYTE=1), the PEC acknowledge value does not depend on the NACK value. STOP: Stop generation (controller mode). The bit is set by software, cleared by hardware when a Stop condition is detected, or when PE=0. In controller Mode: 0: No stop generation 1: Stop generation after current byte transfer		Note: Changing these bits when the START bit is set is not allowed.										
matched is received, or when PE=0. 0: An ACK is sent after the current received byte. 1: A NACK is sent after the current received byte. Note: Writing '0' to this bit has no effect. This bit is used in target mode only: in controller receiver mode, NACK is automatically generated after the last byte preceding the STOP or RESTART condition, whatever the NACK bit value. When an overrun occurs in target receiver NOSTRETCH mode, a NACK is automatically generated whatever the NACK bit value. When hardware PEC checking is enabled (PECBYTE=1), the PEC acknowledge value does not depend on the NACK value. STOP: Stop generation (controller mode). The bit is set by software, cleared by hardware when a Stop condition is detected, or when PE=0. In controller Mode: 0: No stop generation 1: Stop generation after current byte transfer		NACK: NACK generation (target mode).										
1: A NACK is sent after the current received byte. Note: Writing '0' to this bit has no effect. This bit is used in target mode only: in controller receiver mode, NACK is automatically generated after the last byte preceding the STOP or RESTART condition, whatever the NACK bit value. When an overrun occurs in target receiver NOSTRETCH mode, a NACK is automatically generated whatever the NACK bit value. When hardware PEC checking is enabled (PECBYTE=1), the PEC acknowledge value does not depend on the NACK value. STOP: Stop generation (controller mode). The bit is set by software, cleared by hardware when a Stop condition is detected, or when PE=0. In controller Mode: 0: No stop generation 1: Stop generation after current byte transfer												
Bit 15 Note: Writing '0' to this bit has no effect. This bit is used in target mode only: in controller receiver mode, NACK is automatically generated after the last byte preceding the STOP or RESTART condition, whatever the NACK bit value. When an overrun occurs in target receiver NOSTRETCH mode, a NACK is automatically generated whatever the NACK bit value. When hardware PEC checking is enabled (PECBYTE=1), the PEC acknowledge value does not depend on the NACK value. STOP: Stop generation (controller mode). The bit is set by software, cleared by hardware when a Stop condition is detected, or when PE=0. In controller Mode: 0: No stop generation 1: Stop generation after current byte transfer		0: An ACK is sent after the current received byte.										
This bit is used in target mode only: in controller receiver mode, NACK is automatically generated after the last byte preceding the STOP or RESTART condition, whatever the NACK bit value. When an overrun occurs in target receiver NOSTRETCH mode, a NACK is automatically generated whatever the NACK bit value. When hardware PEC checking is enabled (PECBYTE=1), the PEC acknowledge value does not depend on the NACK value. STOP: Stop generation (controller mode). The bit is set by software, cleared by hardware when a Stop condition is detected, or when PE=0. In controller Mode: 0: No stop generation 1: Stop generation after current byte transfer		1: A NACK is sent after the current received byte.										
preceding the STOP or RESTART condition, whatever the NACK bit value. When an overrun occurs in target receiver NOSTRETCH mode, a NACK is automatically generated whatever the NACK bit value. When hardware PEC checking is enabled (PECBYTE=1), the PEC acknowledge value does not depend on the NACK value. STOP: Stop generation (controller mode). The bit is set by software, cleared by hardware when a Stop condition is detected, or when PE=0. In controller Mode: 0: No stop generation 1: Stop generation after current byte transfer	Bit 15	Note: Writing '0' to this bit has no effect.										
NACK bit value. When hardware PEC checking is enabled (PECBYTE=1), the PEC acknowledge value does not depend on the NACK value. STOP: Stop generation (controller mode). The bit is set by software, cleared by hardware when a Stop condition is detected, or when PE=0. In controller Mode: 0: No stop generation 1: Stop generation after current byte transfer												
NACK value. STOP: Stop generation (controller mode). The bit is set by software, cleared by hardware when a Stop condition is detected, or when PE=0. In controller Mode: 0: No stop generation 1: Stop generation after current byte transfer		When an overrun occurs in target receiver NOSTRETCH mode, a NACK is automatically generated whatever the NACK bit value.										
The bit is set by software, cleared by hardware when a Stop condition is detected, or when PE=0. In controller Mode: 0: No stop generation 1: Stop generation after current byte transfer												
Bit 14 In controller Mode: 0: No stop generation 1: Stop generation after current byte transfer		STOP: Stop generation (controller mode).										
Bit 14 0: No stop generation 1: Stop generation after current byte transfer		The bit is set by software, cleared by hardware when a Stop condition is detected, or when PE=0.										
No stop generation Stop generation after current byte transfer	Rit 11	In controller Mode:										
	DIL 14	0: No stop generation										
Note: Writing '0' to this bit has no effect.		1: Stop generation after current byte transfer										
		Note: Writing '0' to this bit has no effect.										

RM0530 - Rev 3 page 389/660



	START: Start generation.
	This bit is set by software, and cleared by hardware after the Start followed by the address sequence is sent, by an arbitration loss, by a timeout error detection, or when PE = 0. It can also be cleared by software by writing '1' to the ADDRCF bit in the I2C_ICR register.
	0: No start generation
Bit 13	1: Restart/start generation:
ы. 13	 If the I²C is already in controller mode with AUTOEND = 0, setting this bit generates a Repeated Start condition when RELOAD = 0, after the end of the NBYTES transfer. Otherwise, setting this bit generates a START condition once the bus is free.
	Note: Writing '0' to this bit has no effect.
	The START bit can be set even if the bus is BUSY or I ² C is in target mode. This bit has no effect when RELOAD is set.
	HEAD10R: 10-bit address header only read direction (controller receiver mode).
Bit 12	0: The controller sends the complete 10-bit target address read sequence: start + 2 bytes 10-bit address in write direction + restart + first 7 bits of the 10-bit address in read direction
	1: The controller only sends the first 7 bits of the 10-bit address, followed by Read direction
	Note: Changing this bit when the START bit is set is not allowed.
	ADD10: 10-bit addressing mode (controller mode).
D:t 44	0: The controller operates in 7-bit addressing mode
Bit 11	1: The controller operates in 10-bit addressing mode
	Note: Changing this bit when the START bit is set is not allowed.
	RD_WRN: Transfer direction (controller mode).
Dit 10	0: Controller requests a write transfer
Bit 10	1: Controller requests a read transfer
	Note: Changing this bit when the START bit is set is not allowed.
	SADD[9:8]: Target address bit 9:8 (controller mode).
	In 7-bit addressing mode (ADD10 = 0): These bits are do not care
Bits 9:8	In 10-bit addressing mode (ADD10 = 1):
	These bits should be written with bits 9:8 of the target address to be sent
	Note: Changing these bits when the START bit is set is not allowed.
	SADD[7:1]: Target address bit 7:1 (controller mode).
	In 7-bit addressing mode (ADD10 = 0):
Bits 7:1	These bits should be written with the 7-bit target address to be sent
DILS 1.1	In 10-bit addressing mode (ADD10 = 1):
	These bits should be written with bits 7:1 of the target address to be sent
	Note: Changing these bits when the START bit is set is not allowed.
	SADD0: Target address bit 0 (controller mode). In 7-bit addressing mode (ADD10 = 0): This bit is do not care
Rit ∩	In 10-bit addressing mode (ADD10 = 1):
Bit 0	This bit should be written with bit 0 of the target address to be sent
	This bit should be written with bit of the tanget address to be sent

RM0530 - Rev 3 page 390/660



19.6.3 Own address 1 register (I2C_OAR1)

Address offset: 0x08 Reset value: 0x0000 0000

Access: no wait states, except if a write access occurs while a write access to this register is ongoing. In this case, wait states are inserted in the second write access until the previous one is completed. The latency of the second write access can be up to 2 x PCLK1 + 6 x I2CCLK.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
OA1EN	Res.	Res.	Res.	Res.	OA1 MODE	OA1	OA1[9:8]		OA1[7:1]						OA1[0]
rw					rw	r	W				rw				rw

Bits 31:16	Reserved, must be kept at reset value.
	OA1EN: Own address 1 enable.
Bit 15	0: Own address 1 disabled. The received target address OA1 is NACKed.
	1: Own address 1 enabled. The received target address OA1 is ACKed.
Bits 14:11	Reserved, must be kept at reset value.
	OA1MODE Own address 1 10-bit mode.
Dit 10	0: Own address 1 is a 7-bit address
Bit 10	1: Own address 1 is a 10-bit address
	Note: This bit can be written only when OA1EN=0.
	OA1[9:8]: Interface address.
Bits 9:8	7-bit addressing mode: These bits have no effect.
DIIS 9.0	10-bit addressing mode: bits 9:8 of address
	Note: These bits can be written only when OA1EN=0.
Bits 7:1	OA1[7:1]: Interface address bits 7:1 of address.
DIIS 1.1	Note: These bits can be written only when OA1EN=0.
	OA1[0]: Interface address.
Bit 0	7-bit addressing mode: These bits have no effect.
DIL U	10-bit addressing mode: bit 0 of address
	Note: This bit can be written only when OA1EN=0.

RM0530 - Rev 3 page 391/660



19.6.4 Own address 2 register (I2C_OAR2)

Address offset: 0x0C Reset value: 0x0000 0000

Access: no wait states, except if a write access occurs while a write access to this register is ongoing. In this case, wait states are inserted in the second write access until the previous one is completed. The latency of the second write access can be up to 2 x PCLK1 + 6 x I2CCLK.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
OA2EN	Res.	Res.	Res.	Res.	OA	OA2MSK[2:0]			OA2[7:1]							
rw						rw		rw								

Bits 31:16	Reserved, must be kept at reset value.
	OA2EN: Own address 2 enable.
Bit 15	0: Own address 2 disabled. The received target address OA2 is NACKed.
	1: Own address 2 enabled. The received target address OA2 is ACKed.
Bits 14:11	Reserved, must be kept at reset value.
	OA2MSK[2:0]: Own Address 2 masks.
	000: No mask
	001: OA2[1] is masked and have no effect. Only OA2[7:2] are compared.
Bits 10:8	010: OA2[2:1] are masked and have no effect. Only OA2[7:3] are compared. 011: OA2[3:1] are masked and have no effect. Only OA2[7:4] are compared. 100: OA2[4:1] are masked and have no effect. Only OA2[7:5] are compared. 101: OA2[5:1] are masked and have no effect. Only OA2[7:6] are compared. 110: OA2[6:1] are masked and have no effect. Only OA2[7] is compared.
	111: OA2[7:1] are masked and have no effect. No comparison is done, and all (except reserved) 7-bit received addresses are acknowledged.
	Note: These bits can be written only when OA2EN=0.
	As soon as OA2MSK is not equal to 0, the reserved I^2C addresses (0b0000xxx and 0b1111xxx) are not acknowledged even if the comparison matches.
Bits 7:1	OA2[7:1]: Interface address bits 7:1 of address.
טונס 7.1	Note: These bits can be written only when OA2EN=0.
Bit 0	Reserved, must be kept at reset value.

RM0530 - Rev 3 page 392/660



19.6.5 Timing register (I2C_TIMINGR)

Address offset: 0x10 Reset value: 0x0000 0000 Access: no wait states

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
	PRESC[3:0] Res. Res. Res. Res.							SCLDEL[3:0] SDADEL[3:0]									
	r	w							r	w			rw				
15	14	13	12	11	10	9	8	7 6 5 4				3	2	1	0		
	SCLH[7:0]									SCLL[7:0]							
	rw									rw							

	PRESC[3:0]: Timing prescaler.
Bits 31:28	This field is used to prescale I2CCLK in order to generate the clock period t_{PRESC} used for data setup and hold counters and for SCL high and low level counters.
	t _{PRESC} = (PRESC+1) x tl2CCLK
Bits 27:24	Reserved, must be kept at reset value.
	SCLDEL[3:0]: Data setup time.
Dit- 00:00	This field is used to generate a delay t _{SCLDEL} between SDA edge and SCL rising edge in transmission mode.
Bits 23:20	$t_{SCLDEL} = (SCLDEL+1) \times t_{PRESC}$
	Note: t _{SCLDEL} is used to generate t _{SU:DAT} timing.
	SDADEL[3:0]: Data hold time.
B'' 40 40	This field is used to generate the delay t_{SDADEL} between SCL falling edge SDA edge in transmission mode.
Bits 19:16	t _{SDADEL} = SDADEL x t _{PRESC}
	Note: SDADEL is used to generate t _{HD:DAT} timing.
	SCLH[7:0]: SCL high period (controller mode).
Bits 15:8	This field is used to generate the SCL high period in controller mode. $t_{SCLH} = (SCLH+1) \times t_{PRESC}$.
	Note: SCLH is also used to generate $t_{\text{SU:STO}}$ and $t_{\text{HD:STA}}$ timing.
	SCLL[7:0]: SCL low period (controller mode).
Bits 7:0	This field is used to generate the SCL low period in controller mode. t_{SCLL} = (SCLL+1) x t_{PRESC} .
	Note: SCLL is also used to generate $t_{\mbox{\footnotesize BUF}}$ and $t_{\mbox{\footnotesize SU:STA}}$ timings.

Note: This register must be configured when the I^2C is disabled (PE = 0).

RM0530 - Rev 3 page 393/660



19.6.6 Timeout register (I2C_TIMEOUTR)

Address offset: 0x14 Reset value: 0x0000 0000

Access: no wait states, except if a write access occurs while a write access to this register is ongoing. In this case, wait states are inserted in the second write access until the previous one is completed. The latency of the second write access can be up to 2 x PCLK1 + 6 x I2CCLK.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
TEXTEN	Res.	Res.	Res.					TII	MEOU	TB [11	:0]				
rw				rw											
15	14	13	12	11 10 9 8 7 6 5 4 3 2 1 0											
TIMOUTEN	Res.	Res.	TIDLE	TIMEOUTA [11:0]											
rw			rw	rw											

	TEXTEN: Extended clock timeout enable.
Bit 31	0: Extended clock timeout detection is disabled
BIL 31	1: Extended clock timeout detection is enabled. When a cumulative SCL stretch for more than $t_{LOW:EXT}$ is done by the l^2C interface, a timeout error is detected (TIMEOUT=1).
Bits 30:28	Reserved, must be kept at reset value.
	TIMEOUTB[11:0]: Bus timeout B.
	This field is used to configure the cumulative clock extension timeout:
Bits 27:16	In controller mode, the controller cumulative clock low extend time ($t_{LOW:MEXT}$) is detected in target mode. The target cumulative clock low extend time ($t_{LOW:SEXT}$) is detected $t_{LOW:EXT}$ = (TIMEOUTB+1) x 2048 x t_{I2CCLK} .
	Note: These bits can be written only when TEXTEN=0.
	TIMOUTEN: Clock timeout enable.
Bit 15	0: SCL timeout detection is disabled
Dit 10	1: SCL timeout detection is enabled: when SCL is low for more than t_{TIMEOUT} (TIDLE=0) or high for more than t_{IDLE} (TIDLE=1), a timeout error is detected (TIMEOUT=1)
Bits 14:13	Reserved, must be kept at reset value.
	TIDLE: Idle clock timeout detection.
Bit 12	0: TIMEOUTA is used to detect SCL low timeout
DIL 12	1: TIMEOUTA is used to detect both SCL and SDA high timeout (bus idle condition)
	Note: This bit can be written only when TIMOUTEN=0.
	TIMEOUTA[11:0]: Bus timeout A. This field is used to configure:
Bits 11:0	• The SCL low timeout condition t _{TIMEOUT} when TIDLE=0 t _{TIMEOUT} = (TIMEOUTA+1) x 2048 xt _{I2CCLK}
	 The bus idle condition (both SCL and SDA high) when TIDLE=1 t_{IDLE}= (TIMEOUTA+1) x 4 xt_{I2CCLK} Note: These bits can be written only when TIMOUTEN=0.
	•

Note: If the SMBus feature is not supported, this register is reserved and forced by hardware to "0x00000000". Refer to Section 19.3: I2C implementation.

RM0530 - Rev 3 page 394/660



19.6.7 Interrupt and status register (I2C_ISR)

Address offset: 0x18 Reset value: 0x0000 0001 Access: no wait states

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.			A	DDCODE	[6:0]			DIR
											r				r
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
BUSY	Res.	ALERT	TIME OUT	PEC ERR	OVR	ARLO	BERR	TCR	TC	STOPF	NACKF	ADDR	RXNE	TXIS	TXE
r		r	r	r	r	r	r	r	r	r	r	r	r	rs	rs

detected. It is cleared by hardware when a stop condition is detected, or when PE=0. Bit 14 Reserved, must be kept at reset value. ALERT: SMBus alert. This flag is set by hardware when SMBHEN=1 (SMBus host configuration), ALERTEN=1 and an SMBALERT event (falling edge) is detected on SMBA pin. It is cleared by software by setting the ALERTCF bit. Note: This bit is cleared by hardware when PE=0. If the SMBus feature is not supported, this bit is reserved and forced by hardware to '0'. Refer to Section 19.3: implementation. TIMEOUT: Timeout or t _{LOW} detection flag. This flag is set by hardware when a timeout or extended clock timeout occurred. It is cleared by software by set the TIMEOUTCF bit. Note: This bit is cleared by hardware when PE=0. If the SMBus feature is not supported, this bit is reserved and forced by hardware to '0'. Refer to Section 19.3: implementation. PECERR: PEC error in reception. This flag is set by hardware when the received PEC does not match with the PEC register content. A NACK is automatically sent after the wrong PEC reception. It is cleared by software by setting the PECCF bit. Note: This bit is cleared by hardware when PE=0. If the SMBus feature is not supported, this bit is reserved and forced by hardware to '0'. Refer to Section 19.3: implementation.		
Bits 23:17 These bits are updated with the received address when an address match event occurs (ADDR = 1). In the case of a 10-bit address, ADDCODE provides the 10-bit header followed by the 2 MSBs of the address. DIR: Transfer direction (target mode). This flag is updated when an address match event occurs (ADDR=1). 0: Write transfer, target enters receiver mode 1: Read transfer, target enters transmitter mode BUSY: Bus busy. This flag indicates that a communication is in progress on the bus. It is set by hardware when a START condition detected. It is cleared by hardware when a stop condition is detected, or when PE=0. Bit 14 Reserved, must be kept at reset value. ALERT: SMBus alert. This flag is set by hardware when SMBHEN=1 (SMBus host configuration), ALERTEN=1 and an SMBALERT event (falling edge) is detected on SMBA pin. It is cleared by software by setting the ALERTCF bit. Note: This bit is cleared by hardware when PE=0. If the SMBus feature is not supported, this bit is reserved and forced by hardware to '0'. Refer to Section 19.3: implementation. TIMEOUT: Timeout or t _{LOW} detection flag. This flag is set by hardware when a timeout or extended clock timeout occurred. It is cleared by software by set the TIMEOUTCF bit. Note: This bit is cleared by hardware when PE=0. If the SMBus feature is not supported, this bit is reserved and forced by hardware to '0'. Refer to Section 19.3: implementation. PECERR: PEC error in reception. This flag is set by hardware when the received PEC does not match with the PEC register content. A NACK is automatically sent after the wrong PEC reception. It is cleared by software by setting the PECCF bit. Note: This bit is cleared by hardware when PE=0. If the SMBus feature is not supported, this bit is reserved and forced by hardware to '0'. Refer to Section 19.3: implementation.		Reserved, must be kept at reset value.
In the case of a 10-bit address, ADDCODE provides the 10-bit header followed by the 2 MSBs of the address. DIR: Transfer direction (target mode). This flag is updated when an address match event occurs (ADDR=1). 0: Write transfer, target enters receiver mode 1: Read transfer, target enters transmitter mode BUSY: Bus busy. This flag indicates that a communication is in progress on the bus. It is set by hardware when a START condition detected. It is cleared by hardware when a stop condition is detected, or when PE=0. Bit 14 Reserved, must be kept at reset value. ALERT: SMBus alert. This flag is set by hardware when SMBHEN=1 (SMBus host configuration), ALERTEN=1 and an SMBALERT event (falling edge) is detected on SMBA pin. It is cleared by software by setting the ALERTCF bit. Note: This bit is cleared by hardware when PE=0. If the SMBus feature is not supported, this bit is reserved and forced by hardware to '0'. Refer to Section 19.3: implementation. TIMEOUT: Timeout or t _{LOW} detection flag. This flag is set by hardware when a timeout or extended clock timeout occurred. It is cleared by software by set the TIMEOUTCF bit. Note: This bit is cleared by hardware when PE=0. If the SMBus feature is not supported, this bit is reserved and forced by hardware to '0'. Refer to Section 19.3: implementation. PECERR: PEC error in reception. This flag is set by hardware when the received PEC does not match with the PEC register content. A NACK is automatically sent after the wrong PEC reception. It is cleared by software by setting the PECCF bit. Note: This bit is cleared by hardware when PE=0. If the SMBus feature is not supported, this bit is reserved and forced by hardware to '0'. Refer to Section 19.3: implementation.		ADDCODE[6:0]: Address match code (target mode).
DIR: Transfer direction (target mode). This flag is updated when an address match event occurs (ADDR=1). 0: Write transfer, target enters receiver mode 1: Read transfer, target enters transmitter mode BUSY: Bus busy. Bit 15 Bit 15 Bit 16 BISY: Bus busy. This flag indicates that a communication is in progress on the bus. It is set by hardware when a START condition detected. It is cleared by hardware when a stop condition is detected, or when PE=0. Bit 14 Reserved, must be kept at reset value. ALERT: SMBus alert. This flag is set by hardware when SMBHEN=1 (SMBus host configuration), ALERTEN=1 and an SMBALERT event (falling edge) is detected on SMBA pin. It is cleared by software by setting the ALERTCF bit. Note: This bit is cleared by hardware when PE=0. If the SMBus feature is not supported, this bit is reserved and forced by hardware to '0'. Refer to Section 19.3: implementation. TIMEOUT: Timeout or t _{LOW} detection flag. This flag is set by hardware when a timeout or extended clock timeout occurred. It is cleared by software by set the TIMEOUTCF bit. Note: This bit is cleared by hardware when PE=0. If the SMBus feature is not supported, this bit is reserved and forced by hardware to '0'. Refer to Section 19.3: implementation. PECERR: PEC error in reception. This flag is set by hardware when the received PEC does not match with the PEC register content. A NACK is automatically sent after the wrong PEC reception. It is cleared by software by setting the PECCF bit. Note: This bit is cleared by hardware when PE=0. If the SMBus feature is not supported, this bit is reserved and forced by hardware to '0'. Refer to Section 19.3: implementation.		These bits are updated with the received address when an address match event occurs (ADDR = 1).
This flag is updated when an address match event occurs (ADDR=1). 0: Write transfer, target enters receiver mode 1: Read transfer, target enters transmitter mode BUSY: Bus busy. This flag indicates that a communication is in progress on the bus. It is set by hardware when a START condition detected. It is cleared by hardware when a stop condition is detected, or when PE=0. Bit 14 Reserved, must be kept at reset value. ALERT: SMBus alert. This flag is set by hardware when SMBHEN=1 (SMBus host configuration), ALERTEN=1 and an SMBALERT event (falling edge) is detected on SMBA pin. It is cleared by software by setting the ALERTCF bit. Note: This bit is cleared by hardware when PE=0. If the SMBus feature is not supported, this bit is reserved and forced by hardware to '0'. Refer to Section 19.3: implementation. TIMEOUT: Timeout or t _{LOW} detection flag. This flag is set by hardware when a timeout or extended clock timeout occurred. It is cleared by software by set the TIMEOUTCF bit. Note: This bit is cleared by hardware when PE=0. If the SMBus feature is not supported, this bit is reserved and forced by hardware to '0'. Refer to Section 19.3: implementation. PECERR: PEC error in reception. This flag is set by hardware when the received PEC does not match with the PEC register content. A NACK is automatically sent after the wrong PEC reception. It is cleared by software by setting the PECCF bit. Note: This bit is cleared by hardware when PE=0. If the SMBus feature is not supported, this bit is reserved and forced by hardware to '0'. Refer to Section 19.3: implementation.		In the case of a 10-bit address, ADDCODE provides the 10-bit header followed by the 2 MSBs of the address.
Bit 16 0: Write transfer, target enters receiver mode 1: Read transfer, target enters transmitter mode BUSY: Bus busy. This flag indicates that a communication is in progress on the bus. It is set by hardware when a START condition detected. It is cleared by hardware when a stop condition is detected, or when PE=0. Bit 14 Reserved, must be kept at reset value. ALERT: SMBus alert. This flag is set by hardware when SMBHEN=1 (SMBus host configuration), ALERTEN=1 and an SMBALERT event (falling edge) is detected on SMBA pin. It is cleared by software by setting the ALERTCF bit. Note: This bit is cleared by hardware when PE=0. If the SMBus feature is not supported, this bit is reserved and forced by hardware to '0'. Refer to Section 19.3: implementation. TIMEOUT: Timeout or t _{LOW} detection flag. This flag is set by hardware when a timeout or extended clock timeout occurred. It is cleared by software by set the TIMEOUTCF bit. Note: This bit is cleared by hardware when PE=0. If the SMBus feature is not supported, this bit is reserved and forced by hardware to '0'. Refer to Section 19.3: implementation. PECERR: PEC error in reception. This flag is set by hardware when the received PEC does not match with the PEC register content. A NACK is automatically sent after the wrong PEC reception. It is cleared by software by setting the PECCF bit. Note: This bit is cleared by hardware when PE=0. If the SMBus feature is not supported, this bit is reserved and forced by hardware to '0'. Refer to Section 19.3: implementation.		DIR: Transfer direction (target mode).
Dit 15 Bit 15 Bit 16 Bit 17 Bit 17 Bit 18 Bit 18 Bit 18 Bit 19 Bit 19	Dit 16	This flag is updated when an address match event occurs (ADDR=1).
Busy: Bus busy. This flag indicates that a communication is in progress on the bus. It is set by hardware when a START condition detected. It is cleared by hardware when a stop condition is detected, or when PE=0. Bit 14 Reserved, must be kept at reset value. ALERT: SMBus alert. This flag is set by hardware when SMBHEN=1 (SMBus host configuration), ALERTEN=1 and an SMBALERT event (falling edge) is detected on SMBA pin. It is cleared by software by setting the ALERTCF bit. Note: This bit is cleared by hardware when PE=0. If the SMBus feature is not supported, this bit is reserved and forced by hardware to '0'. Refer to Section 19.3: implementation. TIMEOUT: Timeout or t _{LOW} detection flag. This flag is set by hardware when a timeout or extended clock timeout occurred. It is cleared by software by set the TIMEOUTCF bit. Note: This bit is cleared by hardware when PE=0. If the SMBus feature is not supported, this bit is reserved and forced by hardware to '0'. Refer to Section 19.3: implementation. PECERR: PEC error in reception. This flag is set by hardware when the received PEC does not match with the PEC register content. A NACK is automatically sent after the wrong PEC reception. It is cleared by software by setting the PECCF bit. Note: This bit is cleared by hardware when PE=0. If the SMBus feature is not supported, this bit is reserved and forced by hardware to '0'. Refer to Section 19.3: implementation.	DIL 10	0: Write transfer, target enters receiver mode
Bit 15 This flag indicates that a communication is in progress on the bus. It is set by hardware when a START condition detected. It is cleared by hardware when a stop condition is detected, or when PE=0. Bit 14 Reserved, must be kept at reset value. ALERT: SMBus alert. This flag is set by hardware when SMBHEN=1 (SMBus host configuration), ALERTEN=1 and an SMBALERT event (falling edge) is detected on SMBA pin. It is cleared by software by setting the ALERTCF bit. Note: This bit is cleared by hardware when PE=0. If the SMBus feature is not supported, this bit is reserved and forced by hardware to '0'. Refer to Section 19.3: implementation. TimeOut: Timeout or t _{LOW} detection flag. This flag is set by hardware when a timeout or extended clock timeout occurred. It is cleared by software by set the TIMEOUTCF bit. Note: This bit is cleared by hardware when PE=0. If the SMBus feature is not supported, this bit is reserved and forced by hardware to '0'. Refer to Section 19.3: implementation. PECERR: PEC error in reception. This flag is set by hardware when the received PEC does not match with the PEC register content. A NACK is automatically sent after the wrong PEC reception. It is cleared by software by setting the PECCF bit. Note: This bit is cleared by hardware when PE=0. If the SMBus feature is not supported, this bit is reserved and forced by hardware to '0'. Refer to Section 19.3: implementation.		1: Read transfer, target enters transmitter mode
Bit 14 Reserved, must be kept at reset value. ALERT: SMBus alert. This flag is set by hardware when SMBHEN=1 (SMBus host configuration), ALERTEN=1 and an SMBALERT event (falling edge) is detected on SMBA pin. It is cleared by software by setting the ALERTCF bit. Note: This bit is cleared by hardware when PE=0. If the SMBus feature is not supported, this bit is reserved and forced by hardware to '0'. Refer to Section 19.3: implementation. TIMEOUT: Timeout or t _{LOW} detection flag. This flag is set by hardware when a timeout or extended clock timeout occurred. It is cleared by software by set the TIMEOUTCF bit. Note: This bit is cleared by hardware when PE=0. If the SMBus feature is not supported, this bit is reserved and forced by hardware to '0'. Refer to Section 19.3: implementation. PECERR: PEC error in reception. This flag is set by hardware when the received PEC does not match with the PEC register content. A NACK is automatically sent after the wrong PEC reception. It is cleared by hardware to '0'. Refer to Section 19.3: implementation.		BUSY: Bus busy.
ALERT: SMBus alert. This flag is set by hardware when SMBHEN=1 (SMBus host configuration), ALERTEN=1 and an SMBALERT event (falling edge) is detected on SMBA pin. It is cleared by software by setting the ALERTCF bit. Note: This bit is cleared by hardware when PE=0. If the SMBus feature is not supported, this bit is reserved and forced by hardware to '0'. Refer to Section 19.3: implementation. TIMEOUT: Timeout or t _{LOW} detection flag. This flag is set by hardware when a timeout or extended clock timeout occurred. It is cleared by software by set the TIMEOUTCF bit. Note: This bit is cleared by hardware when PE=0. If the SMBus feature is not supported, this bit is reserved and forced by hardware to '0'. Refer to Section 19.3: implementation. PECERR: PEC error in reception. This flag is set by hardware when the received PEC does not match with the PEC register content. A NACK is automatically sent after the wrong PEC reception. It is cleared by software by setting the PECCF bit. Note: This bit is cleared by hardware when PE=0. If the SMBus feature is not supported, this bit is reserved and forced by hardware to '0'. Refer to Section 19.3: implementation.	Bit 15	This flag indicates that a communication is in progress on the bus. It is set by hardware when a START condition is detected. It is cleared by hardware when a stop condition is detected, or when PE=0.
This flag is set by hardware when SMBHEN=1 (SMBus host configuration), ALERTEN=1 and an SMBALERT event (falling edge) is detected on SMBA pin. It is cleared by software by setting the ALERTCF bit. Note: This bit is cleared by hardware when PE=0. If the SMBus feature is not supported, this bit is reserved and forced by hardware to '0'. Refer to Section 19.3: implementation. TIMEOUT: Timeout or t _{LOW} detection flag. This flag is set by hardware when a timeout or extended clock timeout occurred. It is cleared by software by set the TIMEOUTCF bit. Note: This bit is cleared by hardware when PE=0. If the SMBus feature is not supported, this bit is reserved and forced by hardware to '0'. Refer to Section 19.3: implementation. PECERR: PEC error in reception. This flag is set by hardware when the received PEC does not match with the PEC register content. A NACK is automatically sent after the wrong PEC reception. It is cleared by software by setting the PECCF bit. Note: This bit is cleared by hardware when PE=0. If the SMBus feature is not supported, this bit is reserved and forced by hardware to '0'. Refer to Section 19.3: implementation.	Bit 14	Reserved, must be kept at reset value.
event (falling edge) is detected on SMBA pin. It is cleared by software by setting the ALERTCF bit. Note: This bit is cleared by hardware when PE=0. If the SMBus feature is not supported, this bit is reserved and forced by hardware to '0'. Refer to Section 19.3: implementation. TIMEOUT: Timeout or t _{LOW} detection flag. This flag is set by hardware when a timeout or extended clock timeout occurred. It is cleared by software by set the TIMEOUTCF bit. Note: This bit is cleared by hardware when PE=0. If the SMBus feature is not supported, this bit is reserved and forced by hardware to '0'. Refer to Section 19.3: implementation. PECERR: PEC error in reception. This flag is set by hardware when the received PEC does not match with the PEC register content. A NACK is automatically sent after the wrong PEC reception. It is cleared by software by setting the PECCF bit. Note: This bit is cleared by hardware when PE=0. If the SMBus feature is not supported, this bit is reserved and forced by hardware to '0'. Refer to Section 19.3: implementation.		ALERT: SMBus alert.
Note: This bit is cleared by hardware when PE=0. If the SMBus feature is not supported, this bit is reserved and forced by hardware to '0'. Refer to Section 19.3: implementation. TIMEOUT: Timeout or t _{LOW} detection flag. This flag is set by hardware when a timeout or extended clock timeout occurred. It is cleared by software by set the TIMEOUTCF bit. Note: This bit is cleared by hardware when PE=0. If the SMBus feature is not supported, this bit is reserved and forced by hardware to '0'. Refer to Section 19.3: implementation. PECERR: PEC error in reception. This flag is set by hardware when the received PEC does not match with the PEC register content. A NACK is automatically sent after the wrong PEC reception. It is cleared by software by setting the PECCF bit. Note: This bit is cleared by hardware when PE=0. If the SMBus feature is not supported, this bit is reserved and forced by hardware to '0'. Refer to Section 19.3: implementation.	D# 40	1 0 7
TIMEOUT: Timeout or t _{LOW} detection flag. This flag is set by hardware when a timeout or extended clock timeout occurred. It is cleared by software by set the TIMEOUTCF bit. Note: This bit is cleared by hardware when PE=0. If the SMBus feature is not supported, this bit is reserved and forced by hardware to '0'. Refer to Section 19.3: implementation. PECERR: PEC error in reception. This flag is set by hardware when the received PEC does not match with the PEC register content. A NACK is automatically sent after the wrong PEC reception. It is cleared by software by setting the PECCF bit. Note: This bit is cleared by hardware when PE=0. If the SMBus feature is not supported, this bit is reserved and forced by hardware to '0'. Refer to Section 19.3: implementation.	BIT 13	Note: This bit is cleared by hardware when PE=0.
This flag is set by hardware when a timeout or extended clock timeout occurred. It is cleared by software by set the TIMEOUTCF bit. Note: This bit is cleared by hardware when PE=0. If the SMBus feature is not supported, this bit is reserved and forced by hardware to '0'. Refer to Section 19.3: implementation. PECERR: PEC error in reception. This flag is set by hardware when the received PEC does not match with the PEC register content. A NACK is automatically sent after the wrong PEC reception. It is cleared by software by setting the PECCF bit. Note: This bit is cleared by hardware when PE=0. If the SMBus feature is not supported, this bit is reserved and forced by hardware to '0'. Refer to Section 19.3: implementation.		If the SMBus feature is not supported, this bit is reserved and forced by hardware to '0'. Refer to Section 19.3: I2C implementation.
the TIMEOUTCF bit. Note: This bit is cleared by hardware when PE=0. If the SMBus feature is not supported, this bit is reserved and forced by hardware to '0'. Refer to Section 19.3: implementation. PECERR: PEC error in reception. This flag is set by hardware when the received PEC does not match with the PEC register content. A NACK is automatically sent after the wrong PEC reception. It is cleared by software by setting the PECCF bit. Note: This bit is cleared by hardware when PE=0. If the SMBus feature is not supported, this bit is reserved and forced by hardware to '0'. Refer to Section 19.3: implementation.		TIMEOUT: Timeout or t _{LOW} detection flag.
Note: This bit is cleared by hardware when PE=0. If the SMBus feature is not supported, this bit is reserved and forced by hardware to '0'. Refer to Section 19.3: implementation. PECERR: PEC error in reception. This flag is set by hardware when the received PEC does not match with the PEC register content. A NACK is automatically sent after the wrong PEC reception. It is cleared by software by setting the PECCF bit. Note: This bit is cleared by hardware when PE=0. If the SMBus feature is not supported, this bit is reserved and forced by hardware to '0'. Refer to Section 19.3: implementation.	D# 10	This flag is set by hardware when a timeout or extended clock timeout occurred. It is cleared by software by setting the TIMEOUTCF bit.
Bit 11 PECERR: PEC error in reception. This flag is set by hardware when the received PEC does not match with the PEC register content. A NACK is automatically sent after the wrong PEC reception. It is cleared by software by setting the PECCF bit. Note: This bit is cleared by hardware when PE=0. If the SMBus feature is not supported, this bit is reserved and forced by hardware to '0'. Refer to Section 19.3: implementation.	DIL 12	Note: This bit is cleared by hardware when PE=0.
This flag is set by hardware when the received PEC does not match with the PEC register content. A NACK is automatically sent after the wrong PEC reception. It is cleared by software by setting the PECCF bit. Note: This bit is cleared by hardware when PE=0. If the SMBus feature is not supported, this bit is reserved and forced by hardware to '0'. Refer to Section 19.3: implementation.		If the SMBus feature is not supported, this bit is reserved and forced by hardware to '0'. Refer to Section 19.3: I2C implementation.
automatically sent after the wrong PEC reception. It is cleared by software by setting the PECCF bit. Note: This bit is cleared by hardware when PE=0. If the SMBus feature is not supported, this bit is reserved and forced by hardware to '0'. Refer to Section 19.3: implementation.		PECERR: PEC error in reception.
Note: This bit is cleared by hardware when PE=0. If the SMBus feature is not supported, this bit is reserved and forced by hardware to '0'. Refer to Section 19.3: implementation.	D:: 44	
implementation.	DIL II	Note: This bit is cleared by hardware when PE=0.
OVP: Overrup/underrup /target mode)		If the SMBus feature is not supported, this bit is reserved and forced by hardware to '0'. Refer to Section 19.3: I2C implementation.
OVA. Overfull/underfull (target mode).		OVR: Overrun/underrun (target mode).
Bit 10 This flag is set by hardware in target mode with NOSTRETCH=1, when an overrun/underrun error occurs. It is cleared by software by setting the OVRCF bit.	Bit 10	
Note: This bit is cleared by hardware when PE=0.		Note: This bit is cleared by hardware when PE=0.

RM0530 - Rev 3 page 395/660



	ARLO: Arbitration loss.
Bit 9	This flag is set by hardware in case of arbitration loss. It is cleared by software by setting the ARLOCF bit.
	Note: This bit is cleared by hardware when PE=0.
	BERR: Bus error.
Bit 8	This flag is set by hardware when a misplaced Start or Stop condition is detected whereas the peripheral is involved in the transfer. The flag is not set during the address phase in target mode. It is cleared by software by setting BERRCF bit.
	Note: This bit is cleared by hardware when PE=0.
	TCR: Transfer complete reload.
Bit 7	This flag is set by hardware when RELOAD=1 and NBYTES data have been transferred. It is cleared by software when NBYTES is written to a nonzero value.
	Note: This bit is cleared by hardware when PE=0.
	This flag is only for controller mode, or for target mode when the SBC bit is set.
	TC: Transfer complete (controller mode).
Bit 6	This flag is set by hardware when RELOAD=0, AUTOEND=0 and NBYTES data have been transferred. It is cleared by software when the START bit or STOP bit is set.
	Note: This bit is cleared by hardware when PE=0.
	STOPF: Stop detection flag.
	This flag is set by hardware when a stop condition is detected on the bus and the peripheral is involved in this transfer:
Bit 5	 either as a controller, provided that the STOP condition is generated by the peripheral. or as a target, provided that the peripheral has been addressed previously during this transfer.
	It is cleared by software by setting the STOPCF bit.
	Note: This bit is cleared by hardware when PE=0.
	NACKF: Not acknowledge received flag.
Bit 4	This flag is set by hardware when a NACK is received after a byte transmission. It is cleared by software by setting the NACKCF bit.
	Note: This bit is cleared by hardware when PE=0.
	ADDR: Address matched (target mode).
Bit 3	This bit is set by hardware as soon as the received target address matched with one of the enabled target addresses. It is cleared by software by setting ADDRCF bit.
	Note: This bit is cleared by hardware when PE=0.
	RXNE: Receive data register not empty (receivers).
Bit 2	This bit is set by hardware when the received data is copied into the I2C_RXDR register, and is ready to be read. It is cleared when I2C_RXDR is read.
	Note: This bit is cleared by hardware when PE=0.
	TXIS: Transmit interrupt status (transmitters).
Dit 1	This bit is set by hardware when the I2C_TXDR register is empty and the data to be transmitted must be written in the I2C_TXDR register. It is cleared when the next data to be sent is written in the I2C_TXDR register.
Bit 1	This bit can be written to '1' by software when NOSTRETCH=1 only, in order to generate a TXIS event (interrupt if TXIE=1 or DMA request if TXDMAEN=1).
	Note: This bit is cleared by hardware when PE=0.
	TXE: Transmit data register empty (transmitters).
Bit 0	This bit is set by hardware when the I2C_TXDR register is empty. It is cleared when the next data to be sent is written in the I2C_TXDR register.
	This bit can be written to '1' by software in order to flush the transmit data register I2C_TXDR.
	Note: This bit is set by hardware when PE=0.

RM0530 - Rev 3 page 396/660



19.6.8 Interrupt clear register (I2C_ICR)

Address offset: 0x1C Reset value: 0x0000 0000 Access: no wait states

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	Res.	ALERT CF	TIM OUTCF	PECCF	OVRCF	ARLO CF	BERR CF	Res.	Res.	STOP CF	NACK CF	ADDR CF	Res.	Res.	Res.
		W	W	w	w	W	w			W	w	w			

Bits 31:14	Reserved, must be kept at reset value.
	ALERTCF: Alert flag clear.
	Writing 1 to this bit clears the ALERT flag in the I2C_ISR register.
Bit 13	Note: If the SMBus feature is not supported, this bit is reserved and forced by hardware to '0'.
	Refer to Section 19.3: I2C implementation.
	TIMOUTCF: Timeout detection flag clear.
Bit 12	Writing 1 to this bit clears the TIMEOUT flag in the I2C_ISR register.
DIL 12	Note: If the SMBus feature is not supported, this bit is reserved and forced by hardware to '0'.
	Refer to Section 19.3: I2C implementation.
	PECCF: PEC Error flag clear.
Bit 11	Writing 1 to this bit clears the PECERR flag in the I2C_ISR register.
DIC 11	Note: If the SMBus feature is not supported, this bit is reserved and forced by hardware to '0'.
	Refer to Section 19.3: I2C implementation.
Bit 10	OVRCF: Overrun/underrun flag clear.
DIL 10	Writing 1 to this bit clears the OVR flag in the I2C_ISR register.
Bit 9	ARLOCF: Arbitration loss flag clear.
ысэ	Writing 1 to this bit clears the ARLO flag in the I2C_ISR register.
Bit 8	BERRCF: Bus error flag clear.
Dit 0	Writing 1 to this bit clears the BERRF flag in the I2C_ISR register.
Bits 7:6	Reserved, must be kept at reset value.
D# 5	STOPCF: Stop detection flag clear.
Bit 5	Writing 1 to this bit clears the STOPF flag in the I2C_ISR register.
Dit 4	NACKCF: Not acknowledge flag clear.
Bit 4	Writing 1 to this bit clears the ACKF flag in the I2C_ISR register.
	ADDRCF: Address matched the flag clear.
Bit 3	Writing 1 to this bit clears the ADDR flag in the I2C_ISR register. Writing 1 to this bit also clears the START bit in the I2C_CR2 register.
Bits 2:0	Reserved, must be kept at reset value.

RM0530 - Rev 3 page 397/660



19.6.9 PEC register (I2C_PECR)

Address offset: 0x20 Reset value: 0x0000 0000 Access: no wait states

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.										
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Res.	. PEC[7:0]																
								r									

	Bits 31:8	Reserved, must be kept at reset value.	
	Bits 7:0	PEC[7:0] Packet error checking register.	
		This field contains the internal PEC when PECEN=1. The PEC is cleared by hardware when PE=0.	

Note: If the SMBus feature is not supported, this register is reserved and forced by hardware to "0x00000000". Refer to Section 19.3: I2C implementation.

RM0530 - Rev 3 page 398/660



19.6.10 Receive data register (I2C_RXDR)

Address offset: 0x24 Reset value: 0x0000 0000 Access: no wait states

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.										
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Res.	s. RXDATA[7:0]																
								r									

Bits 31:8	Reserved, must be kept at reset value.
Bits 7:0	RXDATA[7:0] 8-bit receive data.
Bits 7.0	Data byte received from the I ² C bus.

RM0530 - Rev 3 page 399/660



19.6.11 Transmit data register (I2C_TXDR)

Address offset: 0x28 Reset value: 0x0000 0000 Access: no wait states

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.										
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Res.	s. TXDATA[7:0]																
								rw									

Bits 31:8	Reserved, must be kept at reset value.
	TXDATA[7:0] 8-bit transmit data.
Bits 7:0	Data byte to be transmitted to the I ² C bus.
	Note: These bits can be written only when TXE=1.

RM0530 - Rev 3 page 400/660

19.6.12 I2C register map

The table below provides the I²C register map and reset values.

Table 59. I²C register map

															•	,	IIIa																
Offset	Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x0	I2C_CR1	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	PECEN	ALERTEN	SMBDEN	SMBHEN	GCEN	Res.	NOSTRETCH	SBC	RXDMAEN	TXDMAEN	Res.	ANFOFF		DNF[3:0]			ERRIE	TCIE	STOPIE	NACKIE	ADDRIE	RXIE	TXIE	ЬЕ
	Reset value									0	0	0	0	0		0	0	0	0		0	0	0	0	0	0	0	0	0	0	0	0	0
0x4	I2C_CR2	Res.	Res.	Res.	Res.	Res.	PECBYTE	AUTOEND	RELOAD				NBVTES[7:0]					NACK	STOP	START	HEAD10R	ADD10	RD_WRN						SADD[9:0]				
	Reset value						0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x8	I2C_OAR1	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	OA1EN	Res.	Res.	Res.	Res.	OA1MODE					,	OA1[9:0]		'	'	
	Reset value																	0					0	0	0	0	0	0	0	0	0	0	0
0xC	I2C_OAR2	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	OA2EN	Res.	Res.	Res.	Res.		OA2MS K[2:0]				,	OA2[7:1]		'		Res.
	Reset value																	0					0	0	0	0	0	0	0	0	0	0	
0x10	I2C_TIMINGR		2000	[0.5]0.0]		Res.	Res.	Res.	Res.		10.00 10.00	30-FD-FF[3:0]			2.5	SUADEL[3.0]					SCLH[7:0]									SCLL[7:0]			
	Reset value	0	0	0	0					0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0





Offset	Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x14	I2C_TIMEOUTR	TEXTEN	Res.	Res.	Res.						C. Frank							TIMOUTEN		Kes.	TIDLE							IIMEOUIA[11:0]					
	Reset value	0				0	0	0	0	0	0	0	0	0	0	0	0	0			0	0	0	0	0	0	0	0	0	0	0	0	0
0x18	I2C_ISR	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.				ADDCODE[6:0]				DIR	BUSY	Res.	ALERT	TIMEOUT	PECERR	OVR	ARLO	BERR	TCR	TC	STOPF	NACKF	ADDR	RXNE	TXIS	TXE
	Reset value									0	0	0	0	0	0	0	0	0		0	0	0	0	0	0	0	0	0	0	0	0	0	1
0x1C	I2C_ICR	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	ALERTCF	TIMOUTCF	PECCF	OVRCF	ARLOCF	BERRCF	Res.	Res.	STOPCF	NACKCF	ADDRCF	Res.	Res.	Res.
	Reset value																			0	0	0	0	0	0			0	0	0			
0x20	I2C_PECR	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.					PEC[7:0]			
	Reset value																									0	0	0	0	0	0	0	0
0x24	I2C_RXDR	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.					RXDATA[7:0]			
	Reset value																									0	0	0	0	0	0	0	0
0x28	I2C_TXDR	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.					TXDATA[7:0]		'	
	Reset value																									0	0	0	0	0	0	0	0



Refer to Table 3. STM32WB07xC and STM32WB06xC memory map and peripheral register boundary addresses for the register boundary addresses.



20 Universal synchronous asynchronous receiver transmitter (USART)

20.1 USART introduction

The universal synchronous asynchronous receiver transmitter (USART) offers a flexible means of full-duplex data exchange with external equipment requiring an industry standard NRZ asynchronous serial data format. The USART offers a very wide range of baud rates using a fractional baud rate generator.

It supports synchronous one-way communication and half-duplex single-wire communication. It also supports the LIN (local interconnection network), smartcard protocol and IrDA (infrared data association) SIR ENDEC specifications, and modem operations (CTS/RTS). It also supports multiprocessor communications.

High speed data communication is possible by using the DMA (direct memory access) for multi-buffer configuration.

20.2 USART main features

- Full-duplex asynchronous communication
- NRZ standard format (mark/space)
- · Configurable oversampling method by 16 or 8 to give flexibility between speed and clock tolerance
- Baud rate generator systems
- Two internal FIFOs for transmit and receive data, that can be enabled/disabledby software. FIFOs come with status flags for FIFOs states
- A common programmable transmit and receive baud rate of up to 2 Mbit/s with the clock frequency at 16 MHz and oversampling is by 8
- Dual clock domain with a dedicated kernel clock allowing baud rate programming independent from the PCLK reprogramming
- Auto baud rate detection
- Programmable data word length (7 or 8 or 9 bits)
- Programmable data order with MSB-first or LSB-first shifting
- Configurable stop bits (1 or 2 stop bits)
- Synchronous master/slave mode and clock output/input for synchronous communications
- SPI slave transmission underrun error flag
- Single-wire half-duplex communications
- Continuous communications using DMA
- Received/transmitted bytes are buffered in reserved SRAM using centralized DMA
- Separate enable bits for transmitter and receiver
- Separate signal polarity control for transmission and reception
- Swappable Tx/Rx pin configuration
- Hardware flow control for modem and RS-485 transceiver
- Communication control/error detection flags
- Parity control:
 - Transmits parity bit
 - Checks parity of received data byte
- Interrupt sources with flags
- Multi processor communications
- Wakeup from mute mode (by idle line detection or address mark detection)

RM0530 - Rev 3 page 404/660



20.3 USART extended features

- LIN master synchronous break send capability and LIN slave break detection capability
 - 13-bit break generation and 10/11 bit break detection when USART is hardware configured for LIN
- IrDA SIR encoder decoder supporting 3/16 bit duration for normal mode
- Smartcard mode
 - Supports the T=0 and T=1 asynchronous protocols for smartcards as defined in the ISO/IEC 7816-3 standard
 - 0.5 and 1.5 stop bits for smartcard operation
- Support for Modbus communication
 - Timeout feature
 - CR/LF character recognition

20.4 USART implementation

Table 60. USART/LPUART features describes the USART and LPUART implementation on the STM32WB07xC and STM32WB06xC devices.

Table 60. USART/LPUART features

USART modes/features ⁽¹⁾	USART	LPUART
Hardware flow control for modem	X	X
Continuous communication using DMA	X	X
Multiprocessor communication	X	X
Synchronous mode (master/slave)	X	-
Smartcard mode	X	-
Single-wire half-duplex communication	X	X
IrDA SIR ENDEC block	X	-
LIN mode	X	-
Dual clock domain	X	X
Receiver timeout interrupt	Х	-
Modbus communication	Х	-
Auto baud rate detection	Х	-
Driver enable	Х	X
USART data length	7, 8 a	and 9 bits
Tx/Rx FIFO	Х	X
Tx/Rx FIFO size		8

1. X=supported.

RM0530 - Rev 3 page 405/660



20.5 USART functional description

Any USART bidirectional communication requires a minimum of two pins: receive data in (RX) and transmit data out (TX):

RX: receive data input

This is the serial data input. Oversampling techniques are used for data recovery by discriminating between valid incoming data and noise.

TX: Transmit data output

When the transmitter is disabled, the output pin returns to its I/O port configuration. When the transmitter is enabled and nothing is to be transmitted, the TX pin is at high level. In single-wire and smartcard modes, this I/O is used to transmit and receive the data.

Serial data are transmitted and received through these pins in normal USART mode. The frames are comprised of:

- An Idle Line prior to transmission or reception
- A start bit
- A data word (7, 8 or 9 bits) least significant bit first
- 0.5, 1, 1.5, 2 stop bits indicating that the frame is complete
- The USART interface uses a baud rate generator
- A status register(USART_ISR)
- Receive and transmit data registers (USART_RDR, USART_TDR). When FIFO mode is enabled, writing
 into USART_TDR adds one data to the transmit FIFO; and reading from USART_RDR removes one data
 from the receive FIFO
- A baud rate register(USART_BRR)
- A guardtime register (USART_GTPR) in case of smartcard mode.

Refer to Section 20.7: USART registers for the definitions of each bit.

The following pin is required to interface in synchronous mode and smartcard mode:

• SCLK: This pin acts as clock output in synchronous master and smartcard modes. It acts as clock input is synchronous slave mode. In synchronous master mode, this pin outputs the transmitter data clock for synchronous transmission corresponding to SPI master mode (no clock pulses on start bit and stop bit, and a software option to send a clock pulse on the last data bit). In parallel, data can be received synchronously on RX. This can be used to control peripherals that have shift registers (e.g. LCD drivers). The clock phase and polarity are software programmable.

In smartcard mode, SCLK output can provide the clock to the smartcard.

NSS: This pin acts as slave select input in synronous slave mode.

The following pins are required in RS232 hardware flow control mode:

- nCTS: Clear to send blocks the data transmission at the end of the current transfer when high
- nRTS: Request to send indicates that the USART is ready to receive data (when low).

The following pin is required in RS485 hardware control mode:

• **DE**: driver enable activates the transmission mode of the external transceiver.

Note: DE and nRTS share the same pin.

Note: NSS and nCTS share the same pin.

RM0530 - Rev 3 page 406/660




Figure 113. USART block diagram

Note: For details on coding USARTDIV in the USARTx_BRR register, refer to Section 20.5.5: Baud rate generation.

Note: f_{CK} is 16 MHz.

20.5.1 USART character description

The word length can be selected as being either 7 or 8 or 9 bits by programming the M bits (M0: bit 12 and M1: bit 28) in the USART_CR1 register (see Figure 114. Word length programming).

7-bit character length: M[1:0] = 10
8-bit character length: M[1:0] = 00
9-bit character length: M[1:0] = 01

Note:

In 7-bits data length mode, the smartcard mode, LIN master mode and auto baud rate (0x7F and 0x55 frames detection) are not supported.

In default configuration, the signal (TX or RX) is in low state during the start bit. It is in high state during the stop bit.

These values can be inverted, separately for each signal, through polarity configuration control.

An *Idle character* is interpreted as an entire frame of "1"s. (The number of "1"s includes the number of stop bits).

A **Break character** is interpreted on receiving "0"s for a frame period. At the end of the break frame, the transmitter inserts 2 stop bits.

Transmission and reception are driven by a common baud rate generator, the clock for each is generated when the enable bit is set respectively for the transmitter and receiver.

The details of each block is given below.

RM0530 - Rev 3 page 407/660






Figure 114. Word length programming

20.5.2 FIFOs and thresholds

The USART can operate in FIFO mode, with the FIFO buffers having a depth of 16 bytes (8 bytes TX, 8 bytes RX).

Idle frame Break frame Start

** LBCL bit controls last data clock pulse

The USART comes with a transmit FIFO (TXFIFO) and a receive FIFO (RXFIFO). The FIFO mode is enabled by setting the bit 29 FIFOEN in the USARTx_CR1 register.

The FIFO mode is supported only on UART, SPI and smartcard modes.

Clock

Being 9 bits the maximum data word length, the TXFIFO is 9-bits wide. However the RXFIFO is by default 12-bits wide. This is due to the fact that the receiver does not only put the data in the FIFO, but also the error flags associated to each character (Parity error, Noise error and Framing error flags).

Note: The received data is stored in the RXFIFO with its flags. But If you read RDR, you read just the data. The status flags are available in the USART_ISR register.

It is possible to define the TXFIFO and RXFIFO levels at which the Tx and RX interrupt are triggered. These thresholds are programmed through bit fields RXFTCFG and TXFTCFG in USARTx_CR3 control register. In this case:

- The receive interrupt in generated when the number of received data in the RXFIFO reaches the threshold programmed in the RXFTCFG bits fields
- The transmit interrupt is generated when the number of empty locations in the TXFIFO reaches the threshold programmed in the TXFTCFG bit fields.

RM0530 - Rev 3 page 408/660



RXFIFO threshold

The RXFIFO threshold is configured using the RXFTCFG bits fields in the USARTx_CR3 register.

When the number of received data is equal to the programmed RXFTCFG, the flag RXFT in the USART_ISR register is set.

Having RXFT flag set means that there are RXFTCFG data received: 1 data in USARTx_RDR and (RXFTCFG - 1) data in the RXFIFO. So, when the RXFTCFG is programmed to «101», the RXFT flag is set when 8 data are received: 7 data in the RXFIFO and 1 data in the USARTx_RDR. Consequently, the 9th received data do not set the overrun flag.

20.5.3 Transmitter

The transmitter can send data words of either 7 or 8 or 9 bits depending on the M bit status. The transmit enable bit (TE) must be set in order to activate the transmitter function. The data in the transmit shift register is output on the TX pin and the corresponding clock pulses are output on the SCLK pin.

Character transmission

During an USART transmission, data shifts out least significant bit first (default configuration) on the TX pin. In this mode, the USARTx_TDR register consists of a buffer (TDR) between the internal bus and the transmit shift register.

When FIFO mode is enabled, data written to the transmit data register USART_TDR, is queued in the TXFIFO. Every character is preceded by a start bit which is a logic level low for one bit period. The character is terminated by a configurable number of stop bits.

The following stop bits are supported by USART: 0.5, 1, 1.5 and 2 stop bits.

Note:

The TE bit must be set before writing the data to be transmitted to the USART_TDR. The TE bit should not be reset during transmission of data. Resetting the TE bit during the transmission corrupts the data on the TX pin as the baud rate counters get frozen. The current data being transmitted are lost. An idle frame is sent after the TE bit is enabled.

Configurable stop bits

The number of stop bits to be transmitted with every character can be programmed in control register 2, bits 13,12.

- 1 stop bit: this is the default value of number of stop bits
- 2 stop bits: this is supported by normal USART, single-wire and modem modes
- 1.5 stop bits: to be used in smartcard mode.

An idle frame transmission includes the stop bits.

A break transmission is 10 low bits (when M[1:0] = 00) or 11 low bits (when M[1:0] = 01) or 9 low bits (when M[1:0] = 10) followed by 2 stop bits (see Figure 115. Configurable stop bits). It is not possible to transmit long breaks (break of length greater than 9/10/11 low bits).

Figure 115. Configurable stop bits

8-bit Word length (M[1:0]=00 bit is reset)

a) 1 Stop bit Possible Data frame Next Next data frame parity bit start Bit0 Bit1 Bit2 Bit4 Bit5 Bit6 Bit7 Stop Bit3 bit CLOCK ** LBCL bit controls last data clock pulse b) 2 Stop bits Possible Data frame Next Next data frame parity bit start Bit5 Bit6 Bit7 Bit0 Bit1 Bit2 Bit3 Bit4 bit Stop

Character transmission procedure

RM0530 - Rev 3 page 409/660



- 1. Program the M bits in USART_CR1 to define the word length.
- Select the desired baud rate using the USART BRR register.
- Program the number of stop bits in USART_CR2.
- 4. Enable the USART by writing the UE bit in USART_CR1 register to 1.
- 5. Select DMA enable (DMAT) in USART_CR3 if multi-buffer communication is to take place. Configure the DMA register as explained in multi-buffer communication.
- 6. Set the TE bit in USART CR1 to send an idle frame as first transmission.
- 7. Write the data to send in the USART_TDR register. Repeat this for each data to be transmitted in case of single buffer.
 - a. When FIFO mode is disabled, writing a data in the USART_TDR clears the TXE flag.
 - b. When FIFO mode is enabled, writing a data in the USART_TDR adds one data to the TXFIFO and write operations in the USART_TDR are made when TXFNF flag is set. This flag remains set until the TXFIFO is full.
- 8. After writing the last data into the USART TDR register, wait until TC=1.
 - When FIFO mode is disabled, this indicates that the transmission of the last frame is complete.
 - When FIFO mode is enabled, this indicates that both TXFIFO and shift register are empty.

Single byte communication

When FIFO mode is disabled:

clearing the TXE flag is always performed by a write to the transmit data register. The TXE flag is set by hardware and it indicates:

- the data has been moved from the USARTx_TDR register to the shift register and the data transmission has started
- the USARTx TDR register is empty
- the next data can be written in the USARTx TDR register without overwriting the previous data.

This flag generates an interrupt if the TXEIE bit is set.

When a transmission is taking place, a write instruction to the USARTx_TDR register stores the data in the TDR register and which is copied in the shift register at the end of the current transmission.

When no transmission is taking place, a write instruction to the USARTx_TDR register places the data in the shift register, the data transmission starts, and the TXE bit is set.

- When FIFO mode is enabled, the TXFNF (TXFIFO not full) flag is set by hardware and it indicates:
 - the TXFIFO is not full
 - the USART TDR register is empty
 - the next data can be written in the USART_TDR register without overwriting the previous data. When
 a transmission is taking place, a write operation to the USART_TDR register stores the data in the
 TXFIFO. Data are copied from the TXFIFO into the shift register at the end of the current
 transmission.

When the TXFIFO is not full, the TXFNF flag stays at 1 even after a write in USART_TDR . It is cleared when the TXFIFO is full.

This flag generates an interrupt if the TXFNFIE bit is set.

Alternatively, interrupts can be generated and data can be written into FIFO when the TXFIFO threshold is reached. In this case, the CPU can write a block of data defined by the programmed trigger level. If a frame is transmitted (after the stop bit) and the TXE flag (TXFE in case of FIFO mode) is set, the TC flag goes high. An interrupt is generated if the TCIE bit is set in the USART_CR1 register. After writing the last data in the USART_TDR register, it is mandatory to wait for TC=1 before disabling the USART or causing the microcontroller to enter the low-power mode (see Figure 116. TC/TXE behavior when transmitting).

RM0530 - Rev 3 page 410/660




Figure 116. TC/TXE behavior when transmitting

Note:

When FIFO management is enabled, the TXFNF flag is used for data transmission.

Break characters

Setting the SBKRQ bit transmits a break character. The break frame length depends on the M bit (see Figure 114. Word length programming).

If a '1' is written to the SBKRQ bit, a break character is sent on the TX line after completing the current character transmission. The SBKF bit is set by the write operation and it is reset by hardware when the break character is completed (during the stop bits after the break character). The USART inserts a logic 1 signal (STOP) for the duration of 2 bits at the end of the break frame to guarantee the recognition of the start bit of the next frame.

When the SBKRQ bit is set, the break character is sent at the end of the current transmission.

When FIFO mode is enabled, sending the break character has priority on sending data even if the TXFIFO is full.

Idle characters

Setting the TE bit drives the USART to send an idle frame before the first data frame.

20.5.4 Receiver

The USART can receive data words of either 7 or 8 or 9 bits depending on the M bits in the USART_CR1 register.

Start bit detection

RM0530 - Rev 3 page 411/660




Figure 117. Start bit detection when oversampling by 16 or 8

Note:

If the sequence is not complete, the start bit detection aborts and the receiver returns to the idle state (no flag is set), where it waits for a falling edge.

The start bit is confirmed (RXNE flag set, interrupt generated if RXNEIE=1 (RXFNE flag set, interrupt generated if RXFNEIE=1 if FIFO mode is enabled) if the 3 sampled bits are at 0 (first sampling on the 3rd, 5th and 7th bits finds the 3 bits at 0 and second sampling on the 8th, 9th and 10th bits also finds the 3 bits at 0).

The start bit is validated but the NF noise flag is set if,

- for both samplings, 2 out of the 3 sampled bits are at 0 (sampling on the 3rd, 5th and 7th bits and sampling on the 8th, 9th and 10th bits)
 or
- 2. for one of the samplings (sampling on the 3rd, 5th and 7th bits or sampling on the 8th, 9th and 10th bits), 2 out of the 3 bits are found at 0.

If neither conditions, 1 or 2, are met, the start detection aborts and the receiver returns to the idle state (no flag is set).

Character reception

During a USART reception, data shifts in least significant bit first (default configuration) through the RX pin.

Character reception procedure

- 1. Program the M bits in USART_CR1 to define the word length
- 2. Select the desired baud rate using the baud rate register USART BRR
- 3. Program the number of stop bits in USART CR2
- 4. Enable the USART by writing the UE bit in USART_CR1 register to 1
- Select DMA enable (DMAR) in USART_CR3 if multi-buffer communication is to take place. Configure the DMA register as explained in multi-buffer communication
- 6. Set the RE bit USART_CR1. This enables the receiver which begins searching for a start bit.

When a character is received

• When FIFO mode is disabled, the RXNE bit is set indicating that the content of the shift register is transferred to the RDR. In other words, data has been received and can be read (as well as its associated error flags)

RM0530 - Rev 3 page 412/660



- When FIFO is enabled, the RXFNE bit is set indicating that the RXFIFO is not empty. A read of the USART_RDR gets the oldest entry in the RXFIFO. When a data in received, it is stored in the RXFIFO, with error bits associated with that data
- An interrupt is generated if the RXNEIE (RXFNEIE in case of FIFO mode) bit is set
- The error flags can be set if a frame error, noise, parity or an overrun error has been detected during reception
- In multi-buffer communication:
 - When FIFO mode is disabled, the RXNE is set after every byte received and is cleared by the DMA read of the receive data register.
 - When FIFO mode is enabled, the RXFNE is set when the RXFIFO is not empty. After every DMA request, a data is retrieved from the RXFIFO. DMA request is triggered by RXFIFO if not empty, i.e. there is data in the RXFIFO to be read.
- In single buffer mode,
 - When FIFO mode is disabled: clearing the RXNE flag is performed by a software read to the USARTx_RDR register. The RXNE flag can also be cleared by writing 1 to the RXFRQ in the USARTx_RQR register. The RXNE flag must be cleared before the end of the reception of the next character to avoid an overrun error.
 - When FIFO mode is enabled, the RXFNE is set when the RXFIFO is not empty. After every read of the USART_RDR, a data is retrieved from the RXFIFO. When the RXFIFO is empty, the RXFNE flag is cleared. The RXFNE flag can also be cleared by writing 1 to the RXFRQ in the USART_RQR register. When the RXFIFO is full, the first entry in the RXFIFO must be read before the end of the reception of the next character to avoid an overrun error. The RXFNE flag generates an interrupt if the RXFNEIE bit is set. Alternatively, interrupts can be generated and data can be read from RXFIFO when the RXFIFO threshold is reached. In this case, the CPU can read a block of data defined by the programmed threshold.

Break character

When a break character is received, the USART handles it as a framing error.

Idle character

When an idle frame is detected, there is the same procedure as for a received data character plus an interrupt if the IDLEIE bit is set.

Overrun error

FIFO mode disabled:

An overrun error occurs when a character is received when RXNE has not been reset. Data cannot be transferred from the shift register to the RDR register until the RXNE bit is cleared. The RXN E flag is set after every byte received. An overrun error occurs if RXNE flag is set when the next data is received or the previous DMA request has not been serviced. When an overrun error occurs:

- 1. The ORE bit is set.
- 2. The RDR content is not lost. The previous data is available when a read to USARTx_RDR is performed.
- 3. The shift register is overwritten. After that point, any data received during overrun is lost.
- 4. An interrupt is generated if either the RXNEIE bit is set or EIE bit is set.
- FIFO mode enabled
 - An overrun error occurs when the shift register is ready to be transferred when the receive FIFO is full. Data can not be transferred from the shift register to the USARTx_RDR register until there is one free location in the RXFIFO. The RXFNE flag is set when the RXFIFO is not empty. An overrun error occurs if the RXFIFO is full and the shift register is ready to be transferred. When an overrun error occurs:
- 1. The ORE bit is set.
- 2. The first entry in the RXFIFO is not lost. It is available when a read to USART_RDR is performed.
- 3. The shift register is overwritten. After that point, any data received during overrun is lost.
- 4. An interrupt is generated if either the RXFNEIE bit is set or EIE bit is set.

The ORE bit is reset by setting the ORECF bit in the USARTx ICR register.

RM0530 - Rev 3 page 413/660



Note:

The ORE bit, when set, indicates that at least 1 data has been lost. When the FIFO mode is disabled, there are two possibilities


- if RXNE=1, then the last valid data is stored in the receive register RDR and can be read
- if RXNE=0, then it means that the last valid data has already been read and thus there is nothing to be read in the RDR. This case can occur when the last valid data is read in the RDR at the same time as the new (and lost) data is received.

Selecting the clock source and the proper oversampling method

The clock source frequency is f_{CK} (16 MHz).

The f_{CK} can be divided by a programmable factor in the USARTx_PRESC register.

Figure 118. usart_ker_ck clock divider block diagram



MSv40855V1

The communication speed range (specially the maximum communication speed) is also determined by the clock source.

The receiver implements different user-configurable oversampling techniques (except in synchronous mode) for data recovery by discriminating between valid incoming data and noise. This allows a trade off between the maximum communication speed and noise/clock inaccuracy immunity.

The oversampling method can be selected by programming the OVER8 bit in the USART_CR1 register and can be either 16 or 8 times the baud rate clock (Figure 119. Data sampling when oversampling by 16 and Figure 120. Data sampling when oversampling by 8).

Depending on the application:

- Select oversampling by 8 (OVER8=1) to achieve higher speed (up to f_{CKPRES}/8). In this case the maximum
 receiver tolerance to clock deviation is reduced (refer to Section 20.5.6: Tolerance of the USART receiver
 to clock deviation.
- Select oversampling by 16 (OVER8=0) to increase the tolerance of the receiver to clock deviations. In this
 case, the maximum speed is limited to maximum f_{CKPRES}/16.

where $f_{\mbox{\scriptsize CKPRES}}$ is the USART input clock divided by a prescaler.

Programming the ONEBIT bit in the USART_CR3 register selects the method used to evaluate the logic level. There are two options:

- The majority vote of the three samples in the center of the received bit. In this case, when the 3 samples
 used for the majority vote are not equal, the NF bit is set
- A single sample in the center of the received bit Depending on the application:
 - select the three samples' majority vote method (ONEBIT=0) when operating in a noisy environment and reject the data when a noise is detected (refer to Figure 68. Deadtime waveforms with delay greater than the negative pulse because this indicates that a glitch occurred during the sampling).
 - select the single sample method (ONEBIT=1) when the line is noise-free to increase the receiver's tolerance to clock deviations (see Section 20.5.6: Tolerance of the USART receiver to clock deviation). In this case the NF bit is never set.

When noise is detected in a frame:

- The NF bit is set at the rising edge of the RXNE bit (RXFNE in case of FIFO mode enabled)
- The invalid data is transferred from the Shift register to the USART_RDR register

RM0530 - Rev 3 page 414/660



No interrupt is generated in case of single byte communication. However this bit rises at the same time as
the RXNE bit (RXFNE in case of FIFO mode enabled) which itself generates an interrupt. In case of multibuffer communication an interrupt is issued if the EIE bit is set in the USART CR3 register.

The NF bit is reset by setting NFCF bit in the ICR register.

Note: Noise error is not supported in SPI mode.

Note: Oversampling by 8 is not available in the smartcard, IrDA and LIN modes. In those modes, the OVER8 bit is forced to '0' by hardware.

Sample clock 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 7/16

One bit time

Figure 119. Data sampling when oversampling by 16






Table 61. Noise detection from sampled data

Sampled value	NE status	Received bit value
000	0	0
001	1	0
010	1	0
011	1	1
100	1	0
101	1	1
110	1	1
111	0	1

Framing error

A framing error is detected when the stop bit is not recognized on reception at the expected time, following either a de-synchronization or excessive noise.

When the framing error is detected:

- The FE bit is set byhardware
- The invalid data is transferred from the shift register to the USART_RDR register (RXFIFO in case FIFO mode is enabled)

RM0530 - Rev 3 page 415/660



No interrupt is generated in case of single byte communication. However this bit rises at the same time as
the RXNE bit (RXFNE in case FIFO mode is enabled) which itself generates an interrupt. In case of multibuffer communication an interrupt is issued if the EIE bit is set in the USART CR3 register.

The FE bit is reset by writing 1 to the FECF in the USART_ICR register.

Note: Framing error is not supported in SPI mode.

Configurable stop bits during reception

The number of stop bits to be received can be configured through the control bits of control register 2 - it can be either 1 or 2 in normal mode and 0.5 or 1.5 in smartcard mode.

- **0.5 stop bit (reception in smartcard mode)**: No sampling is done for 0.5 stop bit. As a consequence, no framing error and no break frame can be detected when 0.5 stop bit is selected.
- 1 stop bit: Sampling for 1 stop bit is done on the 8th, 9th and 10th samples.
- 1.5 stop bits (smartcard mode): When transmitting in smartcard mode, the device must check that the data is correctly sent. Thus the receiver block must be enabled (RE=1 in the USART_CR1 register) and the stop bit is checked to test if the smartcard has detected a parity error. In the event of a parity error, the smartcard forces the data signal low during the sampling NACK signal -, which is flagged as a framing error. Then, the FE flag is set with the RXNE (RXFNE in case FIFO mode is enabled) at the end of the 1.5 stop bit. Sampling for 1.5 stop bits is done on the 16th, 17th and 18th samples (1 baud clock period after the beginning of the stop bit). The 1.5 stop bit can be decomposed into 2 parts: one 0.5 baud clock period during which nothing happens, followed by 1 normal stop bit period during which sampling occurs halfway through. Refer to Section 20.5.14: Receiver timeout for more details.
- 2 stop bits: Sampling for 2 stop bits is done on the 8th, 9th and 10th samples of the first stop bit. If a framing error is detected during the first stop bit the framing error flag is set. The second stop bit is not checked for framing error. The RXNE (RXFNE in case FIFO mode is enabled) flag is set at the end of the first stop bit.

20.5.5 Baud rate generation

The baud rate for the receiver and transmitter (Rx and Tx) are both set to the same value as programmed in the USART_BRR register.

The equation below is baud rate for standard USART (SPI mode included) (OVER8= 0 or 1).

In case of oversampling by 16, the equation is:

$$Tx/Rxbaud = \frac{f_{CKPRES}}{USARTDIV} \tag{4}$$

In case of oversampling by 8, the equation is:

$$Tx/Rxbaud = \frac{2 \times f_{CKPRES}}{USARTDIV} \tag{5}$$

The equation below is baud rate in Smartcard, LIN and IrDA modes (OVER8= 0):

$$Tx/Rxbaud = \frac{f_{CKPRES}}{USARTDIV} \tag{6}$$

f_{ckpres} is the USART clock which is the USART input clock divided by a prescaler configured in the USART_PRES regsiter.

USARTDIV is an unsigned fixed point number that is coded on the USART BRR register.

- When OVER8 = 0, BRR = USARTDIV
- When OVER8 = 1

Note:

- BRR[2:0] = USARTDIV[3:0] shifted 1 bit to the right
- BRR[3] must be kept cleared
- BRR[15:4] = USARTDIV[15:4]

The baud counters are updated to the new value in the baud registers after a write operation to USART_BRR. Hence the baud rate register value should not be changed during communication. In case of oversampling by 16 and 8, USARTDIV must be greater than or equal to 16d.

How to derive USARTDIV from USART BRR register values

RM0530 - Rev 3 page 416/660



Example 1

To obtain 9600 baud with $f_{CKPRES} = 8 \text{ MHz}$.

- In case of oversampling by 16: USARTDIV = 8 000 000/9600 BRR = USARTDIV = 833d = 0341h
- In case of oversampling by 8: USARTDIV = 2 * 8 000 000/9600 USARTDIV = 1666,66 (1667d = 683h) BRR[3:0] = 3h >>1 = 1h BRR = 0x681

20.5.6 Tolerance of the USART receiver to clock deviation

The asynchronous receiver of the USART works correctly only if the total clock system deviation is less than the tolerance of the USART receiver. The causes which contribute to the total deviation are:

- DTRA: Deviation due to the transmitter error (which also includes the deviation of the transmitter's local oscillator)
- DQUANT: Error due to the baud rate quantization of the receiver
- DREC: Deviation of the receiver local oscillator
- DTCL: Deviation due to the transmission line (generally due to the transceivers which can introduce an asymmetry between the low-to-high transition timing and the high-to-low transition timing)
 DTRA + DQUANT + DREC + DTCL < USART receiver tolerance.

The USART receiver can receive data correctly at up to the maximum tolerated deviation specified in Table 62. Tolerance of the USART receiver when BRR [3:0] = 0000 (high-density devices) and Table 63. Tolerance of the USART receiver when BRR[3:0] is different from 0000 (high-density devices), depending on the following choices:

- 9-,10- or 11-bit character length defined by the M bits in the USART CR1 register
- Oversampling by 8 or 16 defined by the OVER8 bit in the USART CR1 register
- Bits BRR[3:0] of USART_BRR register are equal to or different from 0000
- Use of 1 bit or 3 bits to sample the data, depending on the value of the ONEBIT bit in the USART_CR3
 register.

Table 62. Tolerance of the USART receiver when BRR [3:0] = 0000 (high-density devices)

M bits	OVER8 bit = 0		OVER8 bit = 1	
	ONEBIT=0	ONEBIT=1	ONEBIT=0	ONEBIT=1
00	3.75%	4.375%	2.50%	3.75%
01	3.41%	3.97%	2.27%	3.41%
10	4.16	4.86	2.77	4.16

Table 63. Tolerance of the USART receiver when BRR[3:0] is different from 0000 (high-density devices)

M bits	OVER8 bit = 0		OVER8 bit = 1	
	ONEBIT=0	ONEBIT=1	ONEBIT=0	ONEBIT=1
00	3.33%	3.88%	2%	3%
01	3.03%	3.53%	1.82%	2.73%
10	3.7	4.31	2.22	3.33

Note:

The data specified in Table 62. Tolerance of the USART receiver when BRR [3:0] = 0000 (high-density devices) and Table 63. Tolerance of the USART receiver when BRR[3:0] is different from 0000 (high-density devices) may slightly differ in the special case when the received frames contain some Idle frames of exactly 10-bit times when M bits = 00 (11-bit times when M = 01 or 9-bit times when M = 10).

RM0530 - Rev 3 page 417/660



20.5.7 Auto baud rate detection

The USART is able to detect and automatically set the USART_BRR register value based on the reception of one character. Automatic baud rate detection is useful under two circumstances:

- The communication speed of the system is not known in advance
- The system is using a relatively low accuracy clock source and this mechanism allows the correct baud rate to be obtained without measuring the clock deviation.

The clock source frequency must be compatible with the expected communication speed (when oversampling by 16, the baud rate is between $f_{CK}/65535$ and $f_{CK}/16$. When oversampling by 8, the baud rate is between $f_{CK}/65535$ and $f_{CK}/8$.

Before activating the auto baud rate detection, the auto baud rate detection mode must be chosen. There are four modes based on different character patterns.

The modes can be chosen through the ABRMOD[1:0] field in the USART_CR2 register. In these auto baud rate modes, the baud rate is measured several times during the synchronization data reception and each measurement is compared to the previous one.

These modes are:

- Mode 0: Any character starting with a bit at 1.
 In this case the USART measures the duration of the start bit (falling edge to rising edge).
- Mode 1: Any character starting with a 10xx bit pattern.
 In this case, the USART measures the duration of the start and of the 1st data bit.
 The measurement is done falling edge to falling edge, ensuring better accuracy in the case of slow signal slopes.
- Mode 2: A 0x7F character frame (it may be a 0x7F character in LSB first mode or a 0xFE in MSB first mode).
 In this case, the baud rate is updated first at the end of the start bit (BRs), then at the end of bit 6 (based on the measurement done from falling edge to falling edge: BR6). Bit0 to Bit6 are sampled at BRs while further bits of the character are sampled at BR6.
- Mode 3: A 0x55 character frame.
 - In this case, the baud rate is updated first at the end of the start bit (BRs), then at the end of bit0 (based on the measurement done from falling edge to falling edge: BR0), and finally at the end of bit6 (BR6). Bit0 is sampled at BRs, Bit1 to Bit6 are sampled at BR0, and further bits of the character are sampled at BR6. In parallel, another check is performed for each intermediate transition of RX line. An error is generated if the transitions on RX are not sufficiently synchronized with the receiver (the receiver being based on the baud rate calculated on bit 0).

Prior to activating auto baud rate detection, the USART_BRR register must be initialized by writing a non-zero baud rate value.

The automatic baud rate detection is activated by setting the ABREN bit in the USART_CR2 register. The USART then waits for the first character on the RX line. The auto baud rate operation completion is indicated by the setting of the ABRF flag in the USART_ISR register. If the line is noisy, the correct baud rate detection cannot be guaranteed. In this case the BRR value may be corrupted and the ABRE error flag is set. This also happens if the communication speed is not compatible with the automatic baud rate detection range (bit duration not between 16 and 65536 clock periods (oversampling by 16) and not between 8 and 65536 clock periods (oversampling by 8)).

The auto baud rate detection can be re-launched later by resetting the ABRF flag (by writing a 0).

When FIFO management is disabled, in case of auto baud rate error, the ABRE flag is set with RXNE and FE. When FIFO management is enabled, in case of auto baud rate error, the ABRE flag is set with RXFNE and FE. In case FIFO mode is enabled, the auto baud rate detection should be made using the data on the first RXFIFO location. So, prior to launching the auto baud rate detection, the user should make sure that the RXFIFO is empty using the RXFNE flag in the USARTx ISR register.

Note: The BRR value may be corrupted if the USART is disabled (UE=0) during an auto baud rate operation.

20.5.8 Multiprocessor communication

It is possible to perform multiprocessor communication with the USART (with several USARTs connected in a network). For instance one of the USARTs can be the master, its TX output connected to the RX inputs of the other USARTs. The others are slaves, their respective TX outputs are logically ANDed together and connected to the RX input of the master.

RM0530 - Rev 3 page 418/660



In multiprocessor configurations it is often desirable that only the intended message recipients should actively receive the full message contents, thus reducing redundant USART service overhead for all non addressed receivers.

The non addressed devices may be placed in mute mode by means of the muting function. In order to use the mute mode feature, the MME bit must be set in the USARTx_CR1 register.

Note:

Note:

When FIFO management is enabled and MME is already set, MME bit must not be cleared and then set again quickly (within two UCLK cycles) otherwise mute mode might remain active.

In mute mode:

- None of the reception status bits can be set
- · All the receive interrupts are inhibited
- The RWU bit in USART_ISR register is set to 1. RWU can be controlled automatically by hardware or by software, through the MMRQ bit in the USART_RQR register, under certain conditions.


The USART can enter or exit from mute mode using one of two methods, depending on the WAKE bit in the USART_CR1 register:

- Idle Line detection if the WAKE bit is reset
- Address Mark detection if the WAKE bit is set.

Idle line detection (WAKE=0)

The USART enters mute mode when the MMRQ bit is written to 1 and the RWU is automatically set. It wakes up when an idle frame is detected. Then the RWU bit is cleared by hardware but the IDLE bit is not set in the USART_ISR register. An example of mute mode behavior using Idle line detection is given in Figure 121. Mute mode using Idle line detection.

Figure 121. Mute mode using Idle line detection



Note: If the MMRQ is set while the IDLE character has already elapsed, mute mode is not entered (RWU is not set).

Note: If the USART is activated while the line is IDLE, the idle state is detected after the duration of one IDLE frame (not only after the reception of one character frame).

4-bit/7-bit address mark detection (WAKE=1)

In this mode, bytes are recognized as addresses if their MSB is a '1' otherwise they are considered as data. In an address byte, the address of the targeted receiver is put in the 4 or 7 LSBs. The choice of 7 or 4 bit address detection is done using the ADDM7 bit. This 4-bit/7-bit word is compared by the receiver with its own address which is programmed in the ADD bits in the USART_CR2 register.

In 7-bit and 9-bit data modes, address detection is done on 6-bit and 8-bit addresses (ADD[5:0] and ADD[7:0]) respectively.

The USART enters mute mode when an address character is received which does not match its programmed address. In this case, the RWU bit is set by hardware. The RXNE flag is not set for this address byte and no interrupt or DMA request is issued when the USART enters mute mode. When FIFO management is enabled, the software should ensure that there is at least one empty location in the RXFIFO before entering mute mode.

RM0530 - Rev 3 page 419/660




The USART also enters mute mode when the MMRQ bit is written to 1. The RWU bit is also automatically set in this case. The USART exits from mute mode when an address character is received which matches the programmed address. Then the RWU bit is cleared and subsequent bytes are received normally. The RXNE/RXFNE bit is set for the address character since the RWU bit has been cleared.

Note:

When FIFO management is enabled, when MMRQ is set while the receiver is sampling the last bit of data, these data maybe be received before entering mute mode.

An example of mute mode behavior using address mark detection is given in Figure 122. Mute mode using address mark detection.

Figure 122. Mute mode using address mark detection



20.5.9 Modbus communication

The USART offers basic support for the implementation of Modbus/RTU and Modbus/ASCII protocols. Modbus/RTU is a half-duplex, block transfer protocol. The control part of the protocol (address recognition, block integrity control and command interpretation) must be implemented in software.

The USART offers basic support for the end of the block detection, without software overhead or other resources.

Modbus/RTU

In this mode, the end of one block is recognized by a "silence" (idle line) for more than 2 character times. This function is implemented through the programmable timeout function.

The timeout function and interrupt must be activated, through the RTOEN bit in the USART_CR2 register and the RTOIE in the USART_CR1 register. The value corresponding to a timeout of 2 character times (for example 22 x bit time) must be programmed in the RTO register. When the receive line is idle for this duration, after the last stop bit is received, an interrupt is generated, informing the software that the current block reception is completed.

Modbus/ASCII

In this mode, the end of a block is recognized by a specific (CR/LF) character sequence. The USART manages this mechanism using the character match function. By programming the LF ASCII code in the ADD[7:0] field and by activating the character match interrupt (CMIE=1), the software is informed when an LF has been received and can check the CR/LF in the DMA buffer.

20.5.10 Parity control

Parity control (generation of parity bit in transmission and parity checking in reception) can be enabled by setting the PCE bit in the USART_CR1 register. Depending on the frame length defined by the M bits, the possible USART frame formats are as listed in Table 64. Frame formats.

Table 64. Frame formats

M bits	PCE bit	USART frame ⁽¹⁾
00	0	SB 8-bit data STB
00	1	SB 7-bit data PB STB
01	0	SB 9-bit data STB

RM0530 - Rev 3 page 420/660



M bits	PCE bit	USART frame ⁽¹⁾
01	1	SB 8-bit data PB STB
10	0	SB 7-bit data STB
10	1	SB 6-bit data PB STB

Legends: SB: start bit, STB: stop bit, PB: parity bit. In the data register, the PB is always taking the MSB position (8th or 7th, depending on the M bit value).

Even parity

The parity bit is calculated to obtain an even number of "1s" inside the frame of the 6, 7 or 8 LSB bits (depending on M bit values) and the parity bit.

As an example, if data=00110101, and 4 bits are set, then the parity bit is 0 if even parity is selected (PS bit in USART_CR1 = 0).

Odd parity

The parity bit is calculated to obtain an odd number of "1s" inside the frame made of the 6, 7 or 8 LSB bits (depending on M bit values) and the parity bit.

As an example, if data=00110101 and 4 bits set, then the parity bit is 1 if odd parity is selected (PS bit in USART_CR1 = 1).

Parity checking in reception

If the parity check fails, the PE flag is set in the USART_ISR register and an interrupt is generated if PEIE is set in the USART_CR1 register. The PE flag is cleared by software writing 1 to the PECF in the USART_ICR register.

Parity generation in transmission

If the PCE bit is set in USART_CR1, then the MSB bit of the data written in the data register is transmitted but is changed by the parity bit (even number of "1"s if even parity is selected (PS=0) or an odd number of "1"s if odd parity is selected (PS=1)).

20.5.11 LIN (local interconnection network) mode

This section is relevant only when LIN mode is supported. Refer to Section 20.4: USART implementation.

The LIN mode is selected by setting the LINEN bit in the USART_CR2 register. In LIN mode, the following bits must be kept cleared:

- CLKEN in the USART CR2 register
- STOP[1:0], SCEN, HDSEL and IREN in the USART_CR3 register.

LIN transmission

The procedure explained in Section 20.5.2: FIFOs and thresholds has to be applied for LIN Master transmission. It must be the same as for normal USART transmission with the following differences:

- Clear the M bit to configure 8-bit word length
- Set the LINEN bit to enter LIN mode. In this case, setting the SBKRQ bit sends 13'0 bits as a break character. Then 2 bits of value '1' are sent to allow the next start detection.

LIN reception

When LIN mode is enabled, the break detection circuit is activated. The detection is totally independent from the normal USART receiver. A break can be detected whenever it occurs, during idle state or during a frame.

When the receiver is enabled (RE=1 in USART_CR1), the circuit looks at the RX input for a start signal. The method to detect start bits is the same when searching break characters or data. After a start bit has been detected, the circuit samples the next bits exactly like for the data (on the 8th, 9th and 10th samples). If 10 (when the LBDL = 0 in USART_CR2) or 11 (when LBDL=1 in USART_CR2) consecutive bits are detected as '0, and are followed by a delimiter character, the LBDF flag is set in USART_ISR. If the LBDIE bit=1, an interrupt is generated. Before validating the break, the delimiter is checked for as it signifies that the RX line has returned to a high level.

If a '1' is sampled before the 10 or 11 have occurred, the break detection circuit cancels the current detection and searches for a start bit again.

If the LIN mode is disabled (LINEN=0), the receiver continues working as normal USART, without taking into account the break detection.

RM0530 - Rev 3 page 421/660




If the LIN mode is enabled (LINEN=1), as soon as a framing error occurs (i.e. stop bit detected at '0', which is the case for any break frame), the receiver stops until the break detection circuit receives either a '1', if the break word was not complete, or a delimiter character if a break has been detected.

The behavior of the break detector state machine and the break flag is shown in Figure 123. Break detection in LIN mode (11-bit break length - LBDL bit is set).

Examples of break frames are given:

Figure 123. Break detection in LIN mode (11-bit break length - LBDL bit is set)




RM0530 - Rev 3 page 422/660




Figure 124. Break detection in LIN mode vs. framing error detection

Case 1: break occurring after an Idle



Case 2: break occurring while data is being received



20.5.12 USART synchronous mode

Master mode

The synchronous master mode is selected by writing the CLKEN bit in the USART_CR2 register to 1. In synchronous mode, the following bits must be kept cleared:

- LINEN bit in the USART CR2 register
- SCEN, HDSEL and IREN bits in the USART_CR3 register.

In this mode, the USART can be used to control bidirectional synchronous serial communications in master mode. The SCLK pin is the output of the USART transmitter clock. No clock pulses are sent to the SCLK pin during start bit and stop bit. Depending on the state of the LBCL bit in the USART_CR2 register, clock pulses are, or are not, generated during the last valid data bit (address mark). The CPOL bit in the USART_CR2 register is used to select the clock polarity, and the CPHA bit in the USART_CR2 register is used to select the phase of the external clock (see Figure 125. USART example of synchronous master transmission and Figure 126. USART data clock timing diagram M=0).

During the idle state, preamble and send break, the external SCLK clock is not activated.

In synchronous master mode the USART transmitter works exactly like in asynchronous mode. But as SCLK is synchronized with TX (according to CPOL and CPHA), the data on TX is synchronous.

In this mode the USART receiver works in a different manner compared to the asynchronous mode. If RE=1, the data is sampled on SCLK (rising or falling edge, depending on CPOL and CPHA), without any oversampling. A setup and a hold time must be respected (which depends on the baud rate: 1/16 bit time).

Note:

In master mode, the SCLK pin works in conjunction with the TX pin. Thus, the clock is provided only if the transmitter is enabled (TE=1) and data is being transmitted (the data register USART_DR written). This means that it is not possible to receive synchronous data without transmitting data.

RM0530 - Rev 3 page 423/660



Figure 125. USART example of synchronous master transmission





Figure 126. USART data clock timing diagram M=0



RM0530 - Rev 3 page 424/660





Figure 127. USART data clock timing diagram (M bits = 01)

Figure 128. RX data setup/hold time



 $t_{\text{SETUP}} = t_{\text{HOLD}} \ 1/16 \ \text{bit time}$

Slave mode

The synchronous slave mode is selected by writing the SLVEN bit in the USART_CR2 register to 1. In synchronous slave mode, the following bits must be kept cleared:

- LINEN and CLKEN bits in the USART CR2 register,
- SCEN, HDSEL and IREN bits in the USART CR3 register.

In this mode, the USART can be used to control bidirectional synchronous serial communications in slave mode. The SCLK pin is the input of the USART in slave mode.

Note:

When the peripheral is used in SPI slave mode, the peripheral clock source (fck_pres) must be greater than 3xSCLK input clock.

The CPOL bit in the USART_CR2 register is used to select the clock polarity, and the CPHA bit in the USART_CR2 register is used to select the phase of the external clock (see Figure 125. USART example of synchronous master transmission, Figure 126. USART data clock timing diagram M=0 and Figure 127. USART data clock timing diagram (M bits = 01)).

In slave transmission mode, an underun error flag is available. This flag is set when the first clock for data transmission appears while the software has not yet loaded any value into USARTx_TDR.

The slave supports the hardware and software NSS management.

RM0530 - Rev 3 page 425/660



Note:

Note:

Note:

Slave select (NSS) pin management

Hardware or software slave select management can be set using the DIS_NSS bit in the USART_CR2 register.

- Software NSS management (DIS_NSS =1)
 SPI slave is always selected and NSS input pin is ignored. The external NSS pin remains free for other application uses.
- Hardware NSS management (DIS_NSS =0)
 The SPI slave selection depends on NSS input pin. The slave is selected when NSS is low and deselected when NSS high.

Note: The LBCL (used only on SPI master mode), CPOL and CPHA bits have to be selected when the USART is disabled (UE=0) to ensure that the clock pulses function correctly.

When in SPI slave mode, the USART must be enabled before the master starts communication (or between frames while the clock is stable). Otherwise, if the USART slave is enabled while the master is in the middle of a frame, it becomes desynchronized with the master. The data register of the slave needs to be ready before the first edge of the communication clock or before the end of the on-going communication, otherwise SPI slave transmits zeros.

SPI slave underrun error

When an underrun error occurs, the SPI slave sends the last data until the underrrun error flag is cleared in software.

The underrun flag is set at the beginning of the frame.

The underrun error flag is cleared by setting bit UDRCF in the USART ICR register.

In underrun condition, it is allowed to write the TDR register. Clearing the underrun error would allow sending the new data

If an underrun error occurred and there is no new data written in TDR, then the TC flag is set at the end of the frame.

An underrun error may occur if the data is written in the USARTx_TDR too close to the first SCLK transmision edge. To avoid this underrun error, the USART_TDR should be written 3 UCLK cycles before the first first SCLK edge.

20.5.13 Single-wire half-duplex communication

Single-wire half-duplex mode is selected by setting the HDSEL bit in the USART_CR3 register. In this mode, the following bits must be kept cleared:

- LINEN and CLKEN bits in the USART_CR2 register
- SCEN and IREN bits in the USART CR3 register.

The USART can be configured to follow a single-wire half-duplex protocol where the TX and RX lines are internally connected. The selection between half- and full-duplex communication is made with a control bit HDSEL in USART CR3.

As soon as HDSEL is written to 1:

- The TX and RX lines are internally connected
- The RX pin is no longer used
- The TX pin is always released when no data is transmitted. Thus, it acts as a standard I/O in idle or in reception. It means that the I/O must be configured so that TX is configured as alternate function opendrain with an external pull-up.

Apart from this, the communication protocol is similar to normal USART mode. Any conflicts on the line must be managed by software (by the use of a centralized arbiter, for instance). In particular, the transmission is never blocked by hardware and continues as soon as data are written in the data register while the TE bit is set.

As the TX line and the RX lines are connected together, all the transmitted data are stored in the RX FIFO as the data received from an external device. The software has to take care to discard its "own" information after a transmit phase. In half-duplex mode, it is always wise to read back the transmitted data to check if they are correct as there is no hardware protection against possible collision between nodes. If the software does not want to have the RX FIFO storing the transmitted value then it has to disable the receiver part while transmitting (by clearing the RE bit in USART_CR1 register).

20.5.14 Receiver timeout

The receiver timeout feature is enabled by setting the RTOEN bit in the USART_CR2 control register.

RM0530 - Rev 3 page 426/660

during stop in case of parity error



The timeout duration is programmed using the RTO bit fields in the USARTx_RTOR register.

The receiver timeout counter starts counting

- From the end of the stop bit in case STOP = 00 and STOP = 11
- From the end of the second stop bit in case STOP = 10
- From the beginning of the stop bit in case STOP = 01.

When the timeout duration has elapsed, the RTOF flag in the USARTx_ISR register is set and a timeout is generated if RTOIE bit in USARTx_CR1 register is set.

20.5.15 Smartcard mode

This section is relevant only when smartcard mode is supported. Refer to Section 20.4: USART implementation. Smartcard mode is selected by setting the SCEN bit in the USART_CR3 register. In Smartcard mode, the following bits must be kept cleared:

- LINEN bit in the USART_CR2 register
- HDSEL and IREN bits in the USART CR3 register.

The CLKEN bit may be set in order to provide a clock to the Smartcard.

The Smartcard interface is designed to support asynchronous protocol Smartcards as defined in the ISO 7816-3 standard. Both T=0 (character mode) and T=1 (block mode) are supported.

The USART should be configured as:

- 8-bit plus parity: where M=1 and PCE=1 in the USART_CR1 register
- 1.5 stop bits when transmitting and receiving data: where STOP=11 in the USART_CR2 register. It is also
 possible to choose the 0.5 stop bit for receiving.

InT=0 (character) mode, the parity error is indicated at the end of each character during the Guard Time period. Figure 129. ISO 7816-3 asynchronous protocol shows examples of what can be seen on the data line with and without parity error.

Without Parity error Guard time S 0 1 2 3 4 5 6 7 p Start bit WithParity error Guard time 2 0 3 4 5 6 7 р 1 Start bit Line pulled low by receiver

Figure 129. ISO 7816-3 asynchronous protocol

When connected to a Smartcard, the TX output of the USART drives a bidirectional line that is also driven by the Smartcard. The TX pin must be configured as open drain.

Smartcard mode implements a single-wire half-duplex communication protocol.

- Transmission of data from the transmit shift register is guaranteed to be delayed by a minimum of 1/2 baud clock. In a normal operation a full transmit shift register starts shifting on the next baud clock edge. In Smartcard mode this transmission is further delayed by a guaranteed 1/2 baud clock.
- In transmission, if the Smartcard detects a parity error, it signals this condition to the USART by driving the line low (NACK). This NACK signal (pulling transmit line low for 1 baud clock) causes a framing error on the transmitter side (configured with 1.5 stop bits). The USART can handle automatic re-sending of data according to the protocol. The number of retries is programmed in the SCARCNT bit field. If the USART continues receiving the NACK after the programmed number of retries, it stops transmitting and signals the error as a framing error. The TXE bit (TXFNF bit in case FIFO mode is enabled) may be set using the TXFRQ bit in the USART_RQR register.

RM0530 - Rev 3 page 427/660



Note:

- Smartcard auto-retry in transmission: a delay of 2.5 baud periods is inserted between the NACK detection by the USART and the start bit of the repeated character. The TC bit is set immediately at the end of reception of the last repeated character (no Guard Time). If the software wants to repeat it again, it must ensure the minimum 2 baud periods required by the standard.
- If a parity error is detected during reception of a frame programmed with a 1.5 stop bit period, the transmit line is pulled low for a baud clock period after the completion of the receive frame. This is to indicate to the Smartcard that the data transmitted to the USART has not been correctly received. A parity error is NACKed by the receiver if the NACK control bit is set, otherwise a NACK is not transmitted (to be used in T=1 mode). If the received character is erroneous, the RXNE (RXFNE in case FIFO mode is enabled)/ receive DMA request is not activated. According to the protocol specification, the Smartcard must resend the same character. If the received character is still erroneous after the maximum number of retries specified in the SCARCNT bit field, the USART stops transmitting the NACK and signals the error as a parity error.
- Smartcard auto-retry in reception: the BUSY flag remains set if the USART NACKs the card but the card does not repeat the character.
- In transmission, the USART inserts the Guard Time (as programmed in the Guard Time register) between two successive characters. As the Guard Time is measured after the stop bit of the previous character, the GT[7:0] register must be programmed to the desired CGT (Character Guard Time, as defined by the 7816-3 specification) minus 12 (the duration of one character).
- The assertion of the TC flag can be delayed by programming the Guard Time register. In normal operation, TC is asserted when the transmit shift register is empty and no further transmit requests are outstanding. In Smartcard mode an empty transmit shift register triggers the Guard Time counter to count up to the programmed value in the Guard Time register. TC is forced low during this time. When the Guard Time counter reaches the programmed value TC is asserted high. The TCBGT flag can be used to detect the end of data transfer without waiting for Guard Time completion. This flag is set just after the end of frame transmission and if no NACK has been received from the card.
- The de-assertion of TC flag is unaffected by Smart card mode.
- If a framing error is detected on the transmitter end (due to a NACK from the receiver), the NACK is not detected as a start bit by the receive block of the transmitter. According to the ISO protocol, the duration of the received NACK can be 1 or 2 baud clock periods.
- On the receiver side, if a parity error is detected and a NACK is transmitted the receiver does not detect the NACK as a start bit.

Note: A break character is not significant in smartcard mode. A 0x00 data with a framing error is treated as data and not as a break

No Idle frame is transmitted when toggling the TE bit. The Idle frame (as defined for the other configurations) is not defined by the ISO protocol.

Figure 130. Parity error detection using 1.5 stop bits details how the NACK signal is sampled by the USART. In this example the USART is transmitting data and is configured with 1.5 stop bits. The receiver part of the USART is enabled in order to check the integrity of the data and the NACK signal.

RM0530 - Rev 3 page 428/660




Figure 130. Parity error detection using 1.5 stop bits

The USART can provide a clock to the Smartcard through the SCLK output. In Smartcard mode, SCLK is not associated to the communication but is simply derived from the internal peripheral input clock through a 5-bit prescaler. The division ratio is configured in the prescaler register USART_. SCLK frequency can be programmed from $f_{\text{CKPRES}}/2$ to $f_{\text{CKPRES}}/62$, where f_{CKPRES} is the peripheral input clock divided by a programmed prescaler.

Block mode (T=1)

In T=1 (block) mode, the parity error transmission can be deactivated by clearing the NACK bit in the UART_CR3 register.

When requesting a read from the Smartcard, in block mode, the software must program the RTOR register to the BWT (block wait time) - 11 value. If no answer is received from the card before the expiration of this period, a timeout interrupt is generated. If the first character is received before the expiration of the period, it is signaled by the RXNE/RXFNE interrupt.

Note:

The RXNE/RXFNE interrupt must be enabled even when using the USART in DMA mode to read from the Smartcard in block mode. In parallel, the DMA must be enabled only after the first received byte.

After the reception of the first character (RXNE/RXFNE interrupt), the RTO register must be programmed to the CWT (character wait time) - 11 value, in order to allow the automatic check of the maximum wait time between two consecutive characters. This time is expressed in baudtime units. If the Smartcard does not send a new character in less than the CWT period after the end of the previous character, the USART signals this to the software through the RTOF flag and interrupt (when RTOIE bit is set).

Note:

As in the Smartcard protocol definition, the BWT/CWT values should be defined from the beginning (start bit) of the last character. The RTO register must be programmed to BWT - 11 or CWT - 11, respectively, taking into account the length of the last character itself.

A block length counter is used to count all the characters received by the USART. This counter is reset when the USART is transmitting. The length of the block is communicated by the Smartcard in the third byte of the block (prologue field). This value must be programmed to the BLEN field in the USART_RTOR register. When using DMA mode, before the start of the block, this register field must be programmed to the minimum value (0x0). With this value, an interrupt is generated after the 4th received character. The software must read the LEN field (third byte), its value must be read from the receive buffer.

In interrupt driven receive mode, the length of the block may be checked by software or by programming the BLEN value. However, before the start of the block, the maximum value of BLEN (0xFF) may be programmed. The real value is programmed after the reception of the third character.

RM0530 - Rev 3 page 429/660



If the block is using the LRC longitudinal redundancy check (1 epilogue byte), the BLEN=LEN. If the block is using the CRC mechanism (2 epilog bytes), BLEN=LEN+1 must be programmed. The total block length (including prologue, epilogue and information fields) equals BLEN+4. The end of the block is signaled to the software through the EOBF flag and interrupt (when EOBIE bit is set). In case of an error in the block length, the end of the block is signaled by the RTO interrupt (character wait time overflow).

Note:

The error checking code (LRC/CRC) must be computed/verified by software.

Direct and inverse convention

The Smartcard protocol defines two conventions: direct and inverse.

The direct convention is defined as: LSB first, logical bit value of 1 corresponds to a H state of the line and parity is even. In order to use this convention, the following control bits must be programmed: MSBFIRST=0, DATAINV=0 (default values).

The inverse convention is defined as: MSB first, logical bit value 1 corresponds to an L state on the signal line and parity is even. In order to use this convention, the following control bits must be programmed: MSBFIRST=1, DATAINV=1.

Note:

When logical data values are inverted (0=H, 1=L), the parity bit is also inverted in the same way.

In order to recognize the card convention, the card sends the initial character, TS, as the first character of the ATR (answer to reset) frame. The two possible patterns for the TS are: LHHL LLL LLH and LHHL HHH LLH.

- (H) LHHL LLL LLH sets up the inverse convention: state L encodes value 1 and moment 2 conveys the most significant bit (MSB first). When decoded by inverse convention, the conveyed byte is equal to '3F'.
- (H)LHHL HHH LLH sets up the direct convention: state H encodes value 1 and moment 2 conveys the least significant bit (LSB first). When decoded by direct convention, the conveyed byte is equal to '3B'.

Character parity is correct when there is an even number of bits set to 1 in the nine moments 2 to 10.

As the USART does not know which convention is used by the card, it needs to be able to recognize either pattern and act accordingly. The pattern recognition is not done in hardware, but through a software sequence. Moreover, supposing that the USART is configured in direct convention (default) and the card answers with the inverse convention, TS = LHHL LLL LLH => the USART received character is '03' and the parity is odd.

Therefore, two methods are available for TS pattern recognition:

Method 1

The USART is programmed in standard Smartcard mode/direct convention. In this case, the TS pattern reception generates a parity error interrupt and error signal to the card.

- The parity error interrupt informs the software that the card did not answer correctly in direct convention.
 Software then reprograms the USART for inverse convention
- In response to the error signal, the card retries the same TS character, and it is correctly received this time, by the reprogrammed USART.

Alternatively, in answer to the parity error interrupt, the software may decide to reprogram the USART and also to generate a new reset command to the card, then wait again for the TS.

Method 2

The USART is programmed in 9-bit/no-parity mode, no bit inversion. In this mode it receives either of the two TS patterns as:

- (H) LHHL LLL LLH = 0x103 -> inverse convention to be chosen
- (H) LHHL HHH LLH = 0x13B -> direct convention to be chosen.

The software checks the received character against these two patterns and, if either of them match, then programs the USART accordingly for the next character reception.

If neither of the two are recognized, a card reset may be generated in order to restart the negotiation.

20.5.16 IrDA SIR ENDEC block

This section is relevant only when IrDA mode is supported. Refer to Section 20.4: USART implementation. IrDA mode is selected by setting the IREN bit in the USART_CR3 register. In IrDA mode, the following bits must be kept cleared:

- LINEN, STOP and CLKEN bits in the USART_CR2 register
- SCEN and HDSEL bits in the USART_CR3 register.

The IrDA SIR physical layer specifies use of a return to zero, inverted (RZI) modulation scheme that represents logic 0 as an infrared light pulse (see Figure 131. IrDA SIR ENDEC - block diagram).

RM0530 - Rev 3 page 430/660



The SIR transmit encoder modulates the non-return-to-zero (NRZ) transmit bit stream output from USART. The output pulse stream is transmitted to an external output driver and infrared LED. USART supports only the bit rates up to 115.2 Kbps for the SIR ENDEC. In normal mode the transmitted pulse width is specified as 3/16 of a bit period.

The SIR receive decoder demodulates the return-to-zero bit stream from the infrared detector and outputs the received NRZ serial bit stream to the USART. The decoder input is normally high (marking state) in the idle state. The transmit encoder output has the opposite polarity to the decoder input. A start bit is detected when the decoder input is low.

- IrDA is a half-duplex communication protocol. If the transmitter is busy (when the USART is sending data to
 the IrDA encoder), any data on the IrDA receive line is ignored by the IrDA decoder and if the receiver is
 busy (when the USART is receiving decoded data from the USART), data on the TX from the USART to
 IrDA is not encoded. While receiving data, transmission should be avoided as the data to be transmitted
 could be corrupted.
- A 0 is transmitted as a high pulse and a 1 is transmitted as a 0. The width of the pulse is specified as 3/16th of the selected bit period in normal mode (see Figure 132. IrDA data modulation (3/16) - normal mode).
- The SIR decoder converts the IrDA compliant receive signal into a bit stream for USART.
- The SIR receive logic interprets a high state as a logic one and low pulses as logic zeros.
- The transmit encoder output has the opposite polarity to the decoder input. The SIR output is in low state
 when Idle.
- The IrDA specification requires the acceptance of pulses greater than 1.41 µs. The acceptable pulse width is programmable. Glitch detection logic on the receiver end filters out pulses of width less than 2 PSC periods (PSC is the prescaler value programmed in the USART_GTPR). Pulses of width less than 1 PSC period are always rejected, but those of width greater than one and less than two periods may be accepted or rejected, those greater than 2 periods are accepted as a pulse. The IrDA encoder/decoder does not work when PSC=0.
- The receiver can communicate with a low-power transmitter.
- In IrDA mode, the STOP bits in the USART_CR2 register must be configured to "1 stop bit".

IrDA low-power mode

Transmitter

In low-power mode the pulse width is not maintained at 3/16 of the bit period. Instead, the width of the pulse is 3 times the low-power baud rate which can be a minimum of 1.42 MHz. Generally, this value is 1.8432 MHz (1.42 MHz < PSC< 2.12 MHz). A low-power mode programmable divisor divides the system clock to achieve this value.

Receiver:

Receiving in low-power mode is similar to receiving in normal mode. For glitch detection the USART should discard pulses of duration shorter than 1/PSC. A valid low is accepted only if its duration is greater than 2 periods of the IrDA low-power baud clock (PSC value in the USART GTPR).

Note: A pulse of width less than two and greater than one PSC period(s) may or may not be rejected.

Note: The receiver set-up time should be managed by software. The IrDA physical layer specification specifies a minimum of 10 ms delay between transmission and reception (IrDA is a half-duplex protocol).

RM0530 - Rev 3 page 431/660

SIREN

SIREN

SIR

Transmit
Encoder

SIR

RX

SIR

Transmit
Encoder


IrDA_OUT

USART_RX

USART_RX

Figure 131. IrDA SIR ENDEC - block diagram

Figure 132. IrDA data modulation (3/16) - normal mode



20.5.17 Continuous communication using DMA

The USART is capable of performing continuous communication using the DMA. The DMA requests for Rx buffer and Tx buffer are generated independently.

Note:

Refer to Section 20.4: USART implementation to determine if the DMA mode is supported. If DMA is not supported, use the USART as explained in Section 20.5.4: Receiver. To perform continuous communication, when FIFO is disabled, you can clear the TXE/ RXNE flags in the USART_ISR register.

Transmission using DMA

DMA mode can be enabled for transmission by setting DMAT bit in the USART_CR3 register. Data are loaded from an SRAM area configured using the DMA peripheral (refer to Section 10: DMA controller (DMA) to the USART_TDR register whenever the TXE flag (TXFNF flag if FIFO mode is enabled) is set. To map a DMA channel for USART transmission, use the following procedure (x denotes the channel number):

- 1. Write the USART_TDR register address in the DMA control register to configure it as the destination of the transfer. The data are moved to this address from memory after each TXE (or TXFNF if FIFO mode is enabled) event.
- Write the memory address in the DMA control register to configure it as the source of the transfer. The data is loaded into the USART_TDR register from this memory area after each TXE (or TXFNF if FIFO mode is enabled) event.
- 3. Configure the total number of bytes to be transferred to the DMA control register.

RM0530 - Rev 3 page 432/660



- 4. Configure the channel priority in the DMA register.
- 5. Configure DMA interrupt generation after half/ full transfer as required by the application.
- 6. Clear the TC flag in the USART ISR register by setting the TCCF bit in the USART ICR register.
- 7. Activate the channel in the DMA register.

When the number of data transfers programmed in the DMA controller is reached, the DMA controller generates an interrupt on the DMA channel interrupt vector.

In transmission mode, once the DMA has written all the data to be transmitted (the TCIF flag is set in the DMA_ISR register), the TC flag can be monitored to make sure that the USART communication is complete. This is required to avoid corrupting the last transmission before disabling the USART or entering Deepstop mode. Software must wait until TC=1. The TC flag remains cleared during all data transfers and it is set by hardware at the end of transmission of the last frame.




Figure 133. Transmission using DMA

Note: When FIFO management is enabled, the DMA request is triggered by transmit FIFO not full (i.e. TXFNF = 1).

Reception using DMA

DMA mode can be enabled for reception by setting the DMAR bit in USART_CR3 register. Data is loaded from the USART_RDR register to an SRAM area configured using the DMA peripheral (refer to Section 10: DMA controller (DMA)) whenever a data byte is received. To map a DMA channel for USART reception, use the following procedure:

- Write the USART_RDR register address in the DMA control register to configure it as the source of the transfer. The data is moved from this address to the memory after each RXNE (RXFNE in case FIFO mode is enabled) event.
- 2. Write the memory address in the DMA control register to configure it as the destination of the transfer. The data is loaded from USART_RDR to this memory area after each RXNE (RXFNE in case FIFO mode is enabled) event.
- Configure the total number of bytes to be transferred to the DMA control register.
- 4. Configure the channel priority in the DMA control register.
- 5. Configure interrupt generation after half/ full transfer as required by the application.
- 6. Activate the channel in the DMA control register.

When the number of data transfers programmed in the DMA controller is reached, the DMA controller generates an interrupt on the DMA channel interrupt vector.

RM0530 - Rev 3 page 433/660




Figure 134. Reception using DMA

Note:

When FIFO management is enabled, the DMA request is triggered by ReceiveFIFO not empty (i.e. RXFNE = 1).


Error flagging and interrupt generation in multi-buffer communication

In multi-buffer communication if any error occurs during the transaction the error flag is asserted after the current byte. An interrupt is generated if the interrupt enable flag is set. For framing error, overrun error and noise flag which are asserted with RXNE (RXFNE in case FIFO mode is enabled) in single byte reception, there is a separate error flag interrupt enable bit (EIE bit in the USART_CR3 register), which, if set, enables an interrupt after the current byte if any of these errors occur.

20.5.18 RS232 hardware flow control and RS485 driver enable

It is possible to control the serial data flow between 2 devices by using the nCTS input and the nRTS output. Figure 135. Hardware flow control between 2 USARTs shows how to connect 2 devices in this mode.

Figure 135. Hardware flow control between 2 USARTs



RS232 RTS and CTS flow control can be enabled independently by writing the RTSE and CTSE bits respectively to 1 (in the USART_CR3 register).

RS232 RTS flow control

RM0530 - Rev 3 page 434/660



If the RTS flow control is enabled (RTSE=1), then nRTS is asserted (tied low) as long as the USART receiver is ready to receive new data. When the receive register is full, nRTS is deasserted, indicating that the transmission is expected to stop at the end of the current frame. Figure 136. RS232 RTS flow control shows an example of communication with RTS flow control enabled.

Stop Start Star Stop Idle RX Data 1 Data 2 bit bit bit nRTS **RXNE** RXNE A Data 1 read Data 2 can now be transmitted

Figure 136. RS232 RTS flow control

Note:

When FIFO mode is enabled, nRTS is de-asserted only when RXFIFO is full.

RS232 CTS flow control

If the CTS flow control is enabled (CTSE=1), then the transmitter checks the nCTS input before transmitting the next frame. If nCTS is asserted (tied low), then the next data is transmitted (assuming that data is to be transmitted, in other words, if TXE/TXFE=0), otherwise the transmission does not occur. When nCTS is deasserted during a transmission, the current transmission is completed before the transmitter stops.

When CTSE=1, the CTSIF status bit is automatically set by hardware as soon as the CTS input toggles. It indicates when the receiver becomes ready or not ready for communication. An interrupt is generated if the CTSIE bit in the USART_CR3 register is set. Figure 137. RS232 CTS flow control shows an example of communication with CTS flow control enabled.




Figure 137. RS232 CTS flow control

Note:

For correct behavior, nCTS must be asserted at least 3 USART clock source periods before the end of the current character. In addition it should be noted that the CTSCF flag may not be set for pulses shorter than $2 \times PCLK$ periods.

RS485 driver enable

RM0530 - Rev 3 page 435/660



The driver enable feature is enabled by setting bit DEM in the USART_CR3 control register. This allows the user to activate the external transceiver control, through the DE (driver enable) signal. The assertion time is the time between the activation of the DE signal and the beginning of the START bit. It is programmed using the DEAT [4:0] bit fields in the USART_CR1 control register. The de-assertion time is the time between the end of the last stop bit, in a transmitted message, and the de-activation of the DE signal. It is programmed using the DEDT [4:0] bit fields in the USART_CR1 control register. The polarity of the DE signal can be configured using the DEP bit in the USART_CR3 control register.

In USART, the DEAT and DEDT are expressed in sample time units (1/8 or 1/16 bit time, depending on the oversampling rate).

20.6 USART interrupts

Table 65. USART interrupt requests

Interrupt event	Event flag	Enable control bit
Transmit data register empty	TXE	TXEIE
Transmit FIFO not full	TXFNF	TXFNFIE
Transmit FIFO empty	TXFE	TXFEIE
CTS interrupt	CTSIF	CTSIE
Transmission complete	TC	TCIE
Transmission complete before Guard Time	TCBGT	TCBGTIE
Receive data register not empty (data ready to be read)	RXNE	RXNEIE
Receive FIFO not empty	RXFNE	RXFNEIE
Receive FIFO full	RXFF	RXFFIE
Overrun error detected	ORE	RXNEIE/RXF- NEIE
Idle line detected	IDLE	IDLEIE
Parity error	PE	PEIE
LIN break	LBDF	LBDIE
Noise flag, overrun error and framing error in multi-buffer communication	NF or ORE or FE	EIE
Character match	CMF	CMIE
Receiver timeout error	RTOF	RTOIE
End of block	EOBF	EOBIE
SPI slave underrun error	UDR	EIE

These events generate an interrupt if the corresponding enable control bit is set.

RM0530 - Rev 3 page 436/660



20.7 USART registers

Refer to Section 1.5: Acronyms for a list of abbreviations used in register descriptions.

20.7.1 Control register 1 (USARTx_CR1)

Address offset: 0x00 Reset value: 0x0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
RXFFI E	TXFEIE	FIFOE N	M1	EOBIE	RTOIE	RTOIE DEAT[4:0]						DE	DT[4:0]					
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
OVER8	CMIE	MME	МО	WAKE	PCE	PS	PEIE	TXEIE/ TXFNFI E	TCIE	RXNEIE /RXFNEIE	IDLEIE	TE	RE	Res.	UE			
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw		rw			

	RXFFIE : RXFIFO full interrupt enable. This bit is set and cleared by software.
D# 04	0: Interrupt is inhibited
Bit 31	1: A USART interrupt is generated when RXFF=1 in the USART_ISR register
	Note: When FIFO mode is disabled, this bit is reserved and must be kept at reset value.
	TXFEIE: TXFIFO empty interrupt enable. This bit is set and cleared by software.
Bit 30	0: Interrupt is inhibited
BIL 30	1: A USART interrupt is generated when TXFE=1 in the USART_ISR register
	Note: When FIFO mode is disabled, this bit is reserved and must be kept at reset value.
	FIFOEN: FIFO mode enable.
	This bit is set and cleared by software.
	0: FIFO mode is disabled
Bit 29	1: FIFO mode is enabled
	This bit field can only be written when the USART is disabled (UE=0).
	Note: FIFO mode can be used on standard UART communication, in SPI master/slave mode and in smartcard modes only. It must not be enabled in IrDA and LIN modes.
	M1: Word length.
	This bit, with bit 12 (M0) determines the word length. It is set or cleared by software.
	M[1:0] = 00: 1 Start bit, 8 data bits, n Stop bit
Bit 28	M[1:0] = 01: 1 Start bit, 9 data bits, n Stop bit
	M[1:0] = 10: 1 Start bit, 7 Data bits, n Stop bit
	This bit can only be written when the USART is disabled (UE=0).
	Note: In 7-bits data length mode, the smartcard mode, LIN master mode and auto baud rate (0x7F and 0x55 frames detection) are not supported.
	EOBIE : End of block interrupt enable. This bit is set and cleared by software.
	0: Interrupt is inhibited
Bit 27	1: A USART interrupt is generated when the EOBF flag is set in the USART_ISR register
	Note: If the USART does not support Smartcard mode, this bit is reserved and forced by hardware to '0'. Refer to Section 20.4: USART implementation .

RM0530 - Rev 3 page 437/660



	RTOIE: Receiver timeout interrupt enable. This bit is set and cleared by software.
	0: Interrupt is inhibited
Bit 26	1: A USART interrupt is generated when the RTOF bit is set in the USART_ISR register
	Note: If the USART does not support the Receiver timeout feature, this bit is reserved and forced by hardware to '0'. Section 20.4: USART implementation.
	DEAT[4:0]: Driver enable assertion time.
	This 5-bit value defines the time between the activation of the DE (driver enable) signal and the beginning of the
Bits	start bit. It is expressed in sample time units (1/8 or 1/16 bit time, depending on the oversampling rate).
25:21	This bit field can only be written when the USART is disabled (UE=0).
	Note: If the driver enable feature is not supported, this bit is reserved and must be kept cleared.
	Refer to Section 20.4: USART implementation.
	DEDT[4:0]: Driver enable deassertion time.
	This 5-bit value defines the time between the end of the last stop bit, in a transmitted message, and the deactivation of the DE (driver enable) signal. It is expressed in sample time units (1/8 or 1/16 bit time, depending on the oversampling rate).
Bits 20:16	If the USART_TDR register is written during the DEDT time, the new data is transmitted only when the DEDT and DEAT times have both elapsed.
	This bit field can only be written when the USART is disabled (UE=0).
	Note: If the driver enable feature is not supported, this bit is reserved and must be kept cleared. Refer to Section 20.4: USART implementation.
	OVER8: Oversampling mode.
	0: Oversampling by 16
Bit 15	1: Oversampling by 8
	This bit can only be written when the USART is disabled (UE=0).
	Note: In LIN, IrDA and Smartcard modes, this bit must be kept cleared.
	CMIE : Character match interrupt enable. This bit is set and cleared by software.
Bit 14	0: Interrupt is inhibited
	1: A USART interrupt is generated when the CMF bit is set in the USART_ISR register
	MME: Mute mode enable.
Bit 13	This bit activates the mute mode function of the USART. When set, the USART can switch between the active and mute modes, as defined by the WAKE bit. It is set and cleared by software.
	0: Receiver in active mode permanently
	1: Receiver can switch between mute mode and active mode
	M0: Word length.
Bit 12	This bit, with bit 28 (M1) determines the word length. It is set or cleared by software.
	See bit 28 (M1) description.
	This bit can only be written when the USART is disabled (UE=0).
	WAKE: Receiver wakeup method.
	This bit determines the USART wakeup method from mute mode. It is set or cleared by software.
Bit 11	0: Idle line
	1: Address mark
	This bit field can only be written when the USART is disabled (UE=0).

RM0530 - Rev 3 page 438/660



	PCE: Parity control enable.
Bit 10	This bit selects the hardware parity control (generation and detection). When the parity control is enabled, the computed parity is inserted at the MSB position (9 th bit if M=1; 8 th bit if M=0) and parity is checked on the received data. This bit is set and cleared by software. Once it is set, PCE is active after the current byte (in reception and in transmission).
	0: Parity control disabled
	1: Parity control enabled
	This bit field can only be written when the USART is disabled (UE=0).
	PS: Parity selection.
D:+ 0	This bit selects the odd or even parity when the parity generation/detection is enabled (PCE bit set). It is set and cleared by software. The parity is selected after the current byte.
Bit 9	0: Even parity
	1: Odd parity
	This bit field can only be written when the USART is disabled (UE=0).
	PEIE: PE interrupt enable.
Bit 8	This bit is set and cleared by software.
Dit 0	0: Interrupt is inhibited
	1: A USART interrupt is generated whenever PE=1 in the USART_ISR register
	TXEIE/TXFNFIE: Transmit data register empty/TXFIFO not full interrupt enable.
Bit 7	This bit is set and cleared by software.
DIC 7	0: Interrupt is inhibited
	1: A USART interrupt is generated whenever TXE/TXFNF=1 in the USART_ISR register
	TCIE: Transmission complete interrupt enable. This bit is set and cleared by software.
Bit 6	0: Interrupt is inhibited
	1: A USART interrupt is generated whenever TC=1 in the USART_ISR register
	RXNEIE/RXFNEIE : Receive data register not empty/RXFIFO not empty interrupt enable.
Bit 5	This bit is set and cleared by software.
Bito	0: Interrupt is inhibited
	1: A USART interrupt is generated whenever ORE=1 or RXNE/RXFNE=1 in the USART_ISR register
	IDLEIE: IDLE interrupt enable.
Bit 4	This bit is set and cleared by software.
ысч	0: Interrupt is inhibited
	1: A USART interrupt is generated whenever IDLE=1 in the USART_ISR register
	TE: Transmitter enable.
	This bit enables the transmitter. It is set and cleared by software.
	0: Transmitter is disabled
Bit 3	1: Transmitter is enabled
2., 0	Note: During transmission, a "0" pulse on the TE bit ("0" followed by "1") sends a preamble (idleline) after the current word, except in Smartcard mode. In order to generate an idle character, the TE must not be immediately written to 1. In order to ensure the required duration, the software can poll the TEACK bit in the USART_ISR register.
	In Smartcard mode, when TE is set there is a 1 bit-time delay before the transmission starts.
	RE: Receiver enable.
Bit 2	This bit enables the receiver. It is set and cleared by software.
טונ ב	0: Receiver is disabled
	1: Receiver is enabled and begins searching for a start bit
Bit 1	Reserved, must be kept at reset value.

RM0530 - Rev 3 page 439/660



UE: USART enable.

When this bit is cleared, the USART prescalers and outputs are stopped immediately, and current operations are discarded. The configuration of the USART is kept, but all the status flags in the USART_ISR are reset. This bit is set and cleared by software.

Bit 0

0: USART prescaler and outputs disabled, low-power mode 1: USART enabled

Note: In order to go into low-power mode without generating errors on the line, the TE bit must be reset before and the software must wait for the TC bit in the USART_ISR to be set before resetting the UE bit.

The DMA requests are also reset when UE = 0 so the DMA channel must be disabled before resetting the UE bit.

Note: In Smartcard mode, (SCEN = 1), the SCLK is always available when CLKEN = 1, regardless of the UE bit value.

RM0530 - Rev 3 page 440/660



20.7.2 Control register 2 (USARTx_CR2)

Address offset: 0x04 Reset value: 0x0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
ADD[7:4] ADD[3:0]					RTOEN	ABRMO	DD[1:0]	ABREN	MSBFI RST	DATAINV	TXINV	RXINV			
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SWAP	LINEN	STOP[1:0]		CLKEN	CPOL	СРНА	LBCL	Res.	LBDIE	LBDL	ADDM7	DIS_N SS.	Res.	Res.	SLVEN.
rw	rw	rw	rw	rw	rw	rw	rw		rw	rw	rw	rw			rw

	ADD[7:4]: Address of the USART node.
	This bit-field gives the address of the USART node or a character code to be recognized.
Bits 31:28	This is used in multiprocessor communication during Mute mode for wakeup with 7-bit address mark detection. The MSB of the character sent by the transmitter should be equal to 1. It may also be used for character detection during normal reception, Mute mode inactive (for example, end of block detection in ModBus protocol). In this case, the whole received character (8-bit) is compared to the ADD[7:0] value and CMF flag is set on match.
	This bit field can only be written when reception is disabled (RE=0) or the USART is disabled (UE=0).
	ADD[3:0]: Address of the USART node.
Bits	This bit-field gives the address of the USART node or a character code to be recognized.
27:24	This is used in multiprocessor communication during Mute mode, for wakeup with address mark detection.
	This bit field can only be written when reception is disabled (RE=0) or the USART is disabled (UE=0).
	RTOEN: Receiver timeout enable.
	This bit is set and cleared by software. 0: Receiver timeout feature disabled 1: Receiver timeout feature enabled
Bit 23	When this feature is enabled, the RTOF flag in the USART_ISR register is set if the RX line is idle (no reception) for the duration programmed in the RTOR (receiver timeout register).
	Note: If the USART does not support the Receiver timeout feature, this bit is reserved and forced by hardware to '0'. Refer to Section 20.4: USART implementation.
	ABRMOD[1:0]: Auto baud rate mode.
	These bits are set and cleared by software.
	00: Measurement of the start bit is used to detect the baud rate
	01: Falling edge to falling edge measurement (the received frame must start with a single bit = 1 -> Frame = Start10xxxxxx)
Bit	10: 0x7F frame detection
22:21	11: 0x55 frame detection
	This bit field can only be written when ABREN=0 or the USART is disabled (UE=0).
	Note: If DATAINV=1 and/or MSBFIRST=1 the patterns must be the same on the line, for example 0xAA for MSBFIRST).
	If the USART does not support the auto baud rate feature, this bit is reserved and forced by hardware to '0'. Refer to Section 20.4: USART implementation.
	ABREN: Auto baud rate enable.
Bit 20	This bit is set and cleared by software. 0: Auto baud rate detection is disabled 1: Auto baud rate detection is enabled
	Note: If the USART does not support the auto baud rate feature, this bit is reserved and forced by hardware to '0'.

RM0530 - Rev 3 page 441/660



	MSBFIRST: Most significant bit first.
	This bit is set and cleared by software.
Bit 19	0: Data is transmitted/received with data bit 0 first, following the start bit
	1: Data is transmitted/received with the MSB (bit 7/8) first, following the start bit. This bit field can only be written when the USART is disabled (UE=0).
	DATAINV: Binary data inversion.
	This bit is set and cleared by software.
Bit 18	0: Logical data from the data register are sent/received in positive/direct logic. (1=H, 0=L)
	1: Logical data from the data register are sent/received in negative/inverse logic. (1=L, 0=H). The parity bit is also inverted.
	This bit field can only be written when the USART is disabled (UE=0).
	TXINV: TX pin active level inversion. This bit is set and cleared by software.
	0: TX pin signal works using the standard logic levels (VDD=1/idle, Gnd=0/mark)
Bit 17	1: TX pin signal values are inverted. (VDD=0/mark, Gnd=1/idle). This allows the use of an external inverter on the TX line.
	This bit field can only be written when the USART is disabled (UE=0).
	RXINV: RX pin active level inversion. This bit is set and cleared by software.
	0: RX pin signal works using the standard logic levels (VDD=1/idle, Gnd=0/mark)
Bit 16	1: RX pin signal values are inverted. (VDD=0/mark, Gnd=1/idle). This allows the use of an external inverter on the RX line.
	This bit field can only be written when the USART is disabled (UE=0).
	SWAP: Swap TX/RX pins.
	This bit is set and cleared by software.
Bit 15	0: TX/RX pins are used as defined in standard pinout
	1: The TX and RX pins functions are swapped. This helps to work in the case of a cross-wired connection to another UART.
	This bit field can only be written when the USART is disabled (UE=0).
	LINEN: LIN mode enable.
	This bit is set and cleared by software.
	0: LIN mode disabled
	1: LIN mode enabled
Bit 14	The LIN mode enables the capability to send LIN Synch Breaks (13 low bits) using the SBKRQ bit in the USART_CR1 register, and to detect LIN Sync breaks.
	This bit field can only be written when the USART is disabled (UE=0).
	Note: If the USART does not support LIN mode, this bit is reserved and forced by hardware to '0'. Refer to Section 20.4: USART implementation.
	STOP[1:0]: STOP bits.
	These bits are used for programming the stop bits.
	00: 1 stop bit
Bits 13:12	01: 0.5 stop bit
	10: 2 stop bits
	11: 1.5 stop bits
	This bit field can only be written when the USART is disabled (UE=0).

RM0530 - Rev 3 page 442/660



CLKEN: Clock enable.

This bit allows the user to enable the SCLK pin.

0: SCLK pin disabled

1: SCLK pin enabled

This bit can only be written when the USART is disabled (UE=0).

Bit 11

Note: If neither synchronous mode nor Smartcard mode is supported, this bit is reserved and forced by hardware to '0'. Refer to Section 20.4: USART implementation.

Note: In Smartcard mode, in order to provide correctly the SCLK clock to the smartcard, the steps below must be respected:

- UE=0
- SCEN=1
- · GTPR configuration
- CLKEN=1
- UE=1

CPOL: Clock polarity.

This bit allows the user to select the polarity of the clock output on the SCLK pin in synchronous mode. It works in conjunction with the CPHA bit to produce the desired clock/data relationship.

Bit 10

0: Steady low value on SCLK pin outside transmission window

1: Steady high value on SCLK pin outside transmission window

This bit can only be written when the USART is disabled (UE=0).

Note: If synchronous mode is not supported, this bit is reserved and forced by hardware to '0'.

Refer to Section 20.4: USART implementation.

CPHA: Clock phase.

This bit is used to select the phase of the clock output on the SCLK pin in synchronous mode. It works in conjunction with the CPOL bit to produce the desired clock/data relationship (see Figure 119. Data sampling when oversampling by 16 and Figure 120. Data sampling when oversampling by 8).

Bit 9

- 0: The first clock transition is the first data capture edge
- 1: The second clock transition is the first data capture edge

This bit can only be written when the USART is disabled (UE=0).

Note: If synchronous mode is not supported, this bit is reserved and forced by hardware to '0'.

Refer to Section 20.4: USART implementation.

LBCL: Last bit clock pulse.

This bit is used to select whether the clock pulse associated with the last data bit transmitted (MSB) has to be output on the SCLK pin in synchronous mode.

0: The clock pulse of the last data bit is not output to the SCLK pin

Bit 8

1: The clock pulse of the last data bit is output to the SCLK pin

Caution: The last bit is the 7th or 8th or 9th data bit transmitted depending on the 7 or 8 or 9 bit format selected by the M bit in the USART_CR1 register.

This bit can only be written when the USART is disabled (UE=0).

Note: If synchronous mode is not supported, this bit is reserved and forced by hardware to '0'.

Refer to Section 20.4: USART implementation.

Bit 7

Reserved, must be kept at reset value. **LBDIE**: LIN break detection interrupt enable.

Break interrupt mask (break detection using break delimiter).

Bit 6

0: Interrupt is inhibited

1: An interrupt is generated whenever LBDF=1 in the USART_ISR register

Note: If LIN mode is not supported, this bit is reserved and forced by hardware to '0'. Refer to Section 20.4: USART implementation.

RM0530 - Rev 3 page 443/660



	LBDL: LIN break detection length.
	This bit is for selection between 11 bit or 10 bit break detection.
	0: 10-bit break detection
Bit 5	1: 11-bit break detection
	This bit can only be written when the USART is disabled (UE=0).
	Note: If LIN mode is not supported, this bit is reserved and forced by hardware to '0'. Refer to Section 20.4: USART implementation.
	ADDM7:7-bit address detection/4-bit address detection.
	This bit is for selection between 4-bit address detection or 7-bit address detection. 0: 4-bit address detection.
Bit 4	1: 7-bit address detection (in 8-bit data mode)
	This bit can only be written when the USART is disabled (UE=0).
	Note: In 7-bit and 9-bit data modes, the address detection is done on 6-bit and 8-bit address (ADD[5:0] and ADD[7:0]) respectively.
	DIS_NSS
	When the DSI_NSS bit is set, the NSS pin input is ignored.
Bit 3	0: SPI slave selection depends on NSS input pin
	1: SPI slave is always selected and NSS input pin is ignored
	Note: When SPI slave mode is not supported, this bit is reserved and must be kept at reset value.
Bit 2	Reserved, must be kept at reset value.
Bit 1	Reserved, must be kept at reset value.
	SLVEN: Synchronous slave mode enable.
	When the SLVEN bit is set, the synchronous slave mode is enabled.
Bit 0	0: Slave mode disabled
	1: Slave mode enabled
	Note: When SPI slave mode is not supported, this bit is reserved and must be kept at reset value.

Note: The CPOL, CPHA and LBCL bits should not be written while the transmitter is enabled.

RM0530 - Rev 3 page 444/660



20.7.3 Control register 3 (USARTx_CR3)

Address offset: 0x08 Reset value: 0x0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
-	TXFTCI	=G	RXFTI E.	R	RXFTCFG		TCBGT IE	TXFTIE	Res.	Res.		SCARCNT2:0]			Res.
	rw		rw		rw		rw	rw				rw	rw	rw	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DEP	DEM	DDRE	OVR DIS	ONE BIT	CTSIE	CTSE	RTSE	DMAT	DMAR	SCEN	NACK	HD SEL	IRLP	IREN	EIE
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

	TXFTCFG: TXFIFO threshold configuration.
	000: TXFIFO reaches 1/8 of its depth
	001: TXFIFO reaches 1/4 of its depth
Bits 31:29	010: TXFIFO reaches 1/2 of its depth
	011: TXFIFO reaches 3/4 of its depth. 100:TXFIFO reaches 7/8 of its depth.
	101: TXFIFO becomes empty
	Remaining combinations: Reserved.
	RXFTIE : RXFIFO threshold interrupt enable. This bit is set and cleared by software.
Bit28	0: Interrupt is inhibited
	1: A USART interrupt is generated when Receive FIFO reaches the threshold programmed in RXFTCFG
	RXFTCFG: Receive FIFO threshold configuration.
	000: Receive FIFO reaches 1/8 of its depth
	001: Receive FIFO reaches 1/4 of its depth
Bits	010: Receive FIFO reaches 1/2 of its depth
27:25	011: Receive FIFO reaches 3/4 of its depth
	100: Receive FIFO reaches 7/8 of its depth
	101: Receive FIFO becomes full
	Remaining combinations: Reserved.
	TCBGTIE: Transmission complete before Guard Time, interrupt enable.
	This bit is set and cleared by software.
Bit 24	0: Interrupt is inhibited
	1: A USART interrupt is generated whenever TCBGT=1 in the USARTx_ISR register
	Note: If the USART does not support the Smartcard mode, this bit is reserved and forced by hardware to '0'.
	TXFTIE: TXFIFO threshold interrupt enable.
Bit 23	This bit is set and cleared by software.
Dit 25	0: Interrupt is inhibited
	1: A USART interrupt is generated when TXFIFO reaches the threshold programmed in TXFTCFG
Bits 22:20	Reserved, must be kept at reset value.

RM0530 - Rev 3 page 445/660



	SCARCNT[2:0]: Smartcard auto-retry count.
	This bit-field specifies the number of retries in transmit and receive, in Smartcard mode. In transmission mode, it specifies the number of automatic retransmission retries, before generating a transmission error (FE bit set).
	In reception mode, it specifies the number or erroneous reception trials, before generating a reception error (RXNE/RXFNE and PE bits set).
Bit	This bit field must be programmed only when the USART is disabled (UE=0).
19:17	When the USART is enabled (UE=1), this bit field may only be written to 0x0, in order to stop retransmission.
	0x0: Retransmission disabled - No automatic retransmission in transmit mode
	0x1 to 0x7: Number of automatic retransmission attempts (before signaling error)
	Note: If Smartcard mode is not supported, this bit is reserved and forced by hardware to '0'.
	Refer to Section 20.4: USART implementation.
Bit 16	Reserved, must be kept at reset value.
	DEP : Driver enable polarity selection.
	0: DE signal is active high
Bit 15	1: DE signal is active low
Dit 10	This bit can only be written when the USART is disabled (UE=0).
	Note: If the driver enable feature is not supported, this bit is reserved and must be kept cleared. Refer to Section 20.4: USART implementation.
	DEM : Driver enable mode.
	This bit allows the user to activate the external transceiver control, through the DE signal.
	0: DE function is disabled
Bit 14	1: DE function is enabled. The DE signal is output on the RTS pin.
	This bit can only be written when the USART is disabled (UE=0).
	Note: If the driver enable feature is not supported, this bit is reserved and must be kept cleared. Section 20.4: USART implementation.
	DDRE: DMA disable on reception error.
	0: DMA is not disabled in case of reception error. The corresponding error flag is set but RXNE is kept 0 preventing from overrun. As a consequence, the DMA request is not asserted, so the erroneous data is not transferred (no DMA request), but next correct received data are transferred (used for Smartcard mode).
Bit 13	1: DMA is disabled following a reception error. The corresponding error flag is set, as well as RXNE. The DMA request is masked until the error flag is cleared. This means that the software must first disable the DMA request (DMAR=0) or clear RXNE (RXFNE in case FIFO mode is enabled) before clearing the error flag.
	This bit can only be written when the USART is disabled (UE=0).
	Note: The reception errors are: parity error, framing error or noise error.
	OVRDIS: Overrun disable.
	This bit is used to disable the receive overrun detection.
	0: Overrun error flag, ORE, is set when received data is not read before receiving new data
Bit 12	1: Overrun functionality is disabled. If new data is received while the RXNE flag is still set the ORE flag is not set and the new received data overwrites the previous content of the USART_RDR register. When FIFO mode is enabled, the RXFIFO is bypassed and data are written directly in USARTx_RDR register. Even when FIFO management is enabled, the RXNE flag is to be used.
	This bit can only be written when the USART is disabled (UE=0).
	Note: This control bit allows checking the communication flow w/o reading the data.
	ONEBIT: One sample bit method enable.
	This bit allows the user to select the sample method. When the one sample bit method is selected the noise detection flag (NF) is disabled.
	detection mag (TT) to decapted.
Bit 11	0: Three sample bit method
Bit 11	

RM0530 - Rev 3 page 446/660



	CTSIE: CTS interrupt enable.
	0: Interrupt is inhibited
Bit 10	The Hupt is infinited 1: An interrupt is generated whenever CTSIF=1 in the USART_ISR register
	Note: If the hardware flow control feature is not supported, this bit is reserved and forced by hardware to '0'. Refer to Section 20.4: USART implementation.
	CTSE: CTS enable.
	0: CTS hardware flow control disabled
Bit 9	1: CTS mode enabled, data are only transmitted when the nCTS input is asserted (tied to 0). If the nCTS input is deasserted while data is being transmitted, then the transmission is completed before stopping. If data are written into the data register while nCTS is asserted, the transmission is postponed until nCTS is asserted.
	This bit can only be written when the USART is disabled (UE=0).
	Note: If the hardware flow control feature is not supported, this bit is reserved and forced by hardware to '0'. Refer to Section 20.4: USART implementation.
	RTSE: RTS enable.
	0: RTS hardware flow control disabled
Bit 8	1: RTS output enabled, data are only requested when there is space in the receive buffer. The transmission of data is expected to cease after the current character has been transmitted. The nRTS output is asserted (pulled to 0) when data can be received.
	This bit can only be written when the USART is disabled (UE=0).
	Note: If the hardware flow control feature is not supported, this bit is reserved and forced by hardware to '0'. Refer to Section 20.4: USART implementation.
	DMAT : DMA enable transmitter. This bit is set/reset by software.
Bit 7	1: DMA mode is enabled for transmission
	0: DMA mode is disabled for transmission
	DMAR: DMA enable receiver. This bit is set/reset by software.
Bit 6	1: DMA mode is enabled for reception
	0: DMA mode is disabled for reception
	SCEN: Smartcard mode enable.
	This bit is used for enabling Smartcard mode.
	0: Smartcard mode disabled
Bit 5	1: Smartcard mode enabled
	This bit field can only be written when the USART is disabled (UE=0).
	Note: If the USART does not support Smartcard mode, this bit is reserved and forced by hardware to '0'.
	Refer to Section 20.4: USART implementation.
	NACK: Smartcard NACK enable.
	0: NACK transmission in case of parity error is disabled
Bit 4	1: NACK transmission during parity error is enabled
	This bit field can only be written when the USART is disabled (UE=0).
	Note: If the USART does not support Smartcard mode, this bit is reserved and forced by hardware to '0'. Refer to Section 20.4: USART implementation.
	HDSEL: Half-duplex selection.
	Selection of single-wire half-duplex mode.
Bit 3	0: Half-duplex mode is not selected
	1: Half-duplex mode is selected
	This bit can only be written when the USART is disabled (UE=0).

RM0530 - Rev 3 page 447/660



	IRLP: IrDA low-power.
	This bit is used for selecting between normal and low-power IrDA modes.
	0: Normal mode
Bit 2	1: Low-power mode
	This bit can only be written when the USART is disabled (UE=0).
	Note: If IrDA mode is not supported, this bit is reserved and forced by hardware to '0'. Refer to Section 20.4: USART implementation
	IREN: IrDA mode enable.
	This bit is set and cleared by software.
	0: IrDA disabled
Bit 1	1: IrDA enabled
	This bit can only be written when the USART is disabled (UE=0).
	Note: If IrDA mode is not supported, this bit is reserved and forced by hardware to '0'. Refer to Section 20.4: USART implementation.
	EIE: Error interrupt enable.
Bit 0	Error interrupt enable bit is required to enable interrupt generation in case of a framing error, overrun error noise flag or SPI slave underrun error (FE=1 or ORE=1 or NF=1 or UDR = 1 in the USART_ISR register).
DIL U	0: Interrupt is inhibited
	1: An interrupt is generated when FE=1 or ORE=1 or NF=1 or UDR = 1 (in SPI slave mode) in the USART_ISR register

RM0530 - Rev 3 page 448/660



20.7.4 Baud rate register (USARTx_BRR)

This register can only be written when the USART is disabled (UE=0). It may be automatically updated by hardware in auto baud rate detection mode.

Address offset: 0x0C Reset value: 0x0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.								
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							BRR	[15:0]							
rw	rw	rw	rw	rw	rw	rw	rw								

Bits 31:16	Reserved, must be kept at reset value.
Bits 15:4	BRR[15:4]
DIIS 13.4	BRR[15:4] = USARTDIV[15:4]
	BRR[3:0]
	When OVER8 = 0, BRR[3:0] = USARTDIV[3:0].
Bits 3:0	When OVER8 = 1:
	BRR[2:0] = USARTDIV[3:0] shifted 1 bit to the right.
	BRR[3] must be kept cleared.

RM0530 - Rev 3 page 449/660



20.7.5 Guard Time and prescaler register (USARTx_GTPR)

Address offset: 0x10 Reset value: 0x0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
GT[7:0] PSC[7:0]															
			n	w			rw								

Bits 31:16	Reserved, must be kept at reset value.							
	GT[7:0]: Guard Time value.							
	This bit-field is used to program the Guard Time value in terms of number of baud clock periods.							
Bits	This is used in smartcard mode. The transmission complete flag is set after this Guard Time value.							
15:8	This bit field can only be written when the USART is disabled (UE=0).							
	Note: If smartcard mode is not supported, this bit is reserved and forced by hardware to '0'.							
	Refer to Section 20.4: USART implementation.							
	PSC[7:0]: Prescaler value.							
	In IrDA Low-power and normal IrDA mode:							
	PSC[7:0] = IrDA Normal and Low-Power Baud Rate							
	Used for programming the prescaler for dividing the USART source clock to achieve the low-power frequency:							
	The source clock is divided by the value given in the register (8 significant bits):							
	00000000: Reserved - do not program this value							
	00000001: Divides the source clock by 1							
	00000010: Divides the source clock by 2							
	In Smartcard mode:							
D 0	PSC[4:0]: Prescaler value							
Bits 7:0	Used for programming the prescaler for dividing the USART source clock to provide the Smartcard clock.							
	The value given in the register (5 significant bits) is multiplied by 2 to give the division factor of the source clock frequency:							
	00000: Reserved - do not program this value							
	00001: Divides the source clock by 2							
	00010: Divides the source clock by 4							
	00011: Divides the source clock by 6							
	This bit field can only be written when the USART is disabled (UE=0).							
	Note: Bits [7:5] must be kept cleared if Smartcard mode is used.							
	This bit field is reserved and forced by hardware to '0' when the Smartcard and IrDA modes are not supported. Refer to Section 20.4: USART implementation.							

RM0530 - Rev 3 page 450/660



20.7.6 Receiver timeout register (USARTx_RTOR)

Address offset: 0x14 Reset value: 0x0000

BLEN[7:0]									RTO[23:16]							
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
			,				RTO[15:0]								
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	

BLEN[7:0]: Block length.

This bit-field gives the block length in Smartcard T=1 Reception. Its value equals the number of information characters + the length of the epilogue field (1-LEC/2-CRC) - 1.

Examples:

BLEN = 0 -> 0 information characters + LEC

Bits 31:24

BLEN = 1 -> 0 information characters + CRC

BLEN = 255 -> 254 information characters + CRC (total 256 characters)

In Smartcard mode, the Block length counter is reset when TXE=0 (TXFE=0 in case FIFO mode is enabled).

This bit-field can be used also in other modes. In this case, the Block length counter is reset when RE=0 (receiver disabled) and/or when the EOBCF bit is written to 1.

Note: This value can be programmed after the start of the block reception (using the data from the LEN character in the prologue field). It must be programmed only once per received block.

RTO[23:0]: Receiver timeout value.

This bit-field gives the Receiver timeout value in terms of number of baud clocks.

Bits 23:0 In standard mode, the RTOF flag is set if, after the last received character, no new start bit is detected for more than the RTO value.

In Smartcard mode, this value is used to implement the CWT and BWT. See Smartcard section for more details. In the standard, the CWT/BWT measurement is done starting from the start bit of the last received character.

Note: This value must only be programmed once per received character.

Note: RTOR can be written on the fly. If the new value is lower than or equal to the counter, the RTOF flag is set.

This register is reserved and forced by hardware to "0x00000000" when the receiver timeout feature is not supported. Refer to Section 20.4: USART implementation.

RM0530 - Rev 3 page 451/660



20.7.7 Request register (USARTx_RQR)

Address offset: 0x18 Reset value: 0x0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.											
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	
Res.	TXFRQ	RXFRQ	MMRQ	SBKRQ	ABRRQ										
											w_r0	w_r0	w_r0	w_r0	w_r0

Bits 31:5	Reserved, must be kept at reset value.
	TXFRQ: Transmit data flush request.
	When FIFO mode is disabled, writing 1 to this bit sets the TXE flag.
Bit 4	This allows the transmit data to be discarded. This bit must be used only in Smartcard mode, when data has not been sent due to errors (NACK) and the FE flag is active in the USART_ISR register. If the USART does not support Smartcard mode, this bit is reserved and forced by hardware to '0'.
	When FIFO is enabled, TXFRQ bit is set to flush the whole FIFO. This sets the flag TXFE (transmit FIFO empty, bit 23 in the USART_ISR register). Flushing the transmit FIFO is supported in both UART and Smartcard modes.
	Note: In FIFO mode, the TXFNF flag is reset during the flush request until TxFIFO is empty in order to ensure that no data is written in the data register.
	RXFRQ: Receive data flush request.
Bit 3	Writing 1 to this bit empties the entire receive FIFO, i.e. clears the bit RXFNE.
	This allows the received data to be discarded without reading them, and avoid an overrun condition.
Bit 2	MMRQ: Mute mode request.
DIL 2	Writing 1 to this bit puts the USART in mute mode and resets the RWU flag.
	SBKRQ: Send break request.
Bit 1	Writing 1 to this bit sets the SBKF flag and requests to send a BREAK on the line, as soon as the transmit machine is available.
	Note: In the case the application needs to send the break character following all previously inserted data, including the ones not yet transmitted, the software should wait for the TXE flag assertion before setting the SBKRQ bit.
	ABRRQ: Auto baud rate request.
Bit 0	Writing 1 to this bit resets the ABRF flag in the USART_ISR and requests an automatic baud rate measurement on the next received data frame.
	Note: If the USART does not support the auto baud rate feature, this bit is reserved and forced by hardware to '0'. Refer to Section 20.4: USART implementation.

RM0530 - Rev 3 page 452/660



20.7.8 Interrupt and status register (USARTx _ISR)

Address offset: 0x1C

Reset value: 0x00C0 (in case FIFO disabled).

Reset value: 0x28000C0 (in case FIFO/Smartcard mode enabled).

Reset value: 0x08000C0 (in case FIFO enabled/Smartcard mode disabled).

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	TXFT	RXFT	TCBGT	RXFF	TXFE	RE ACK	TE ACK	Res.	RWU	SBKF	CMF	BUSY
				r	r	r	r	r	r	r		r	r	r	r
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ABRF	ABRE	UDR	EOBF	RTOF	CTS	CTSIF	LBDF	TXE/TX FNF	TC	RXNE/ RXFNE	IDLE	ORE	NF	FE	PE
r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r

Bits 31:28	Reserved, must be kept at reset value.
	TXFT: TXFIFO threshold flag.
Bit 27	This bit is set by hardware when the TXFIFO reaches the programmed threshold in TXFTCFG in USARTx_CR3 register i.e. the TXFIFO contains TXFTCFG empty locations. An interrupt is generated if the TXFTIE bit = 1 (bit 31) in the USART_CR3 register.
	0: TXFIFO doesn't reach the programmed threshold
	1: TXFIFO reached the programmed threshold
	RXFT: RXFIFO threshold flag.
	This bit is set by hardware when the programmed threshold in RXFTCFG in USARTx_CR3 register is reached. This means that there are (RXFTCFG - 1) data in the Receive FIFO and one data in the USART_RDR register. An interrupt is generated if the RXFTIE bit = 1 (bit 27) in the USART_CR3 register.
Bit 26	0: Receive FIFO does not reach the programmed threshold
	1: Receive FIFO reached the programmed threshold
	Note: When the RXFTCFG threshold is configured to «101», RXFT flag is set if 16 data are available, i.e. 15 data in the RXFIFO and 1 data in the USARTx_RDR. Consequently, the 17 th received data do not cause an overrun error. The overrun error occurs after receiving the 18 th data.
	TCBGT: Transmission complete before Guard Time flag.
	This bit indicates when the last data written in the USART_TDR has been transmitted correctly out of the shift register .
Bit 25	It is set by hardware in Smartcard mode, if the transmission of a frame containing data is complete and if there is no NACK from the smartcard. An interrupt is generated if TCBGTIE=1 in the USART_CR3 register. It is cleared by software, writing 1 to the TCBGTCF in the USART_ICR register or by a write to the USART_TDR register.
	0: Transmission is not complete or transmission is complete unsuccessfully (i.e. a NACK is received from the card)
	1: Transmission is complete successfully (before Guard Time completion and there is no NACK from the smart card).
	Note: If the USART does not support the Smartcard mode, this bit is reserved and forced by hardware to '0'. If the USART supports the Smartcard mode and the Smartcard mode is enabled, the TCBGT reset value is "1".
	RXFF: RXFIFO full.
	This bit is set by hardware when RXFIFO is full.
Bit 24	An interrupt is generated if the RXFFIE bit = 1 in the USART_CR1 register.
	0: RXFIFO is not full
	1: RXFIFO is full

RM0530 - Rev 3 page 453/660



	TXFE: TXFIFO empty.
D# 22	This bit is set by hardware when TXFIFO is Empty. When the TXFIFO contains at least one data, this flag is cleared. The TXFE flag can also be set by writing 1 to the bit TXFRQ (bit 4) in the USART_RQR register.
Bit 23	An interrupt is generated if the TXFEIE bit = 1 (bit 30) in the USART_CR1 register.
	0: TXFIFO is not empty
	1: TXFIFO is empty
	REACK: Receive enable acknowledge flag.
	This bit is set/reset by hardware, when the receive enable value is taken into account by the USART.
Bit 22	It can be used to verify that the USART is ready for reception before entering Deepstop mode.
	Note: If the USART does not support the wakeup from Deepstop feature, this bit is reserved and forced by hardware to '0'.
	TEACK: transmit enable acknowledge flag.
D# 04	This bit is set/reset by hardware, when the transmit enable value is taken into account by the USART.
Bit 21	It can be used when an idle frame request is generated by writing TE=0, followed by TE=1 in the USART_CR1
	register, in order to respect the TE=0 minimum period.
Bit 20	Reserved, must be kept at reset value.
	RWU: Receiver wakeup from Mute mode.
	This bit indicates if the USART is in mute mode. It is cleared/set by hardware when a wakeup/mute sequence is recognized. The mute mode control sequence (address or IDLE) is selected by the WAKE bit in the USART_CR1 register.
Bit 19	When wakeup on IDLE mode is selected, this bit can only be set by software, writing 1 to the MMRQ bit in the USART_RQR register.
	0: Receiver in active mode
	1: Receiver in mute mode
	Note: If the USART does not support the wakeup from Deepstop feature, this bit is reserved and forced by hardware to '0'.
	SBKF: Send break flag.
Bit 18	This bit indicates that a send break character was requested. It is set by software, by writing 1 to the SBKRQ bit in the USART_CR3 register. It is automatically reset by hardware during the stop bit of break transmission.
	0: No break character is transmitted
	1: Break character is transmitted
	CMF: Character match flag.
	This bit is set by hardware, when the character defined by ADD[7:0] is received. It is cleared by software, writing 1 to the CMCF in the USART_ICR register.
Bit 17	An interrupt is generated if CMIE=1 in the USART_CR1 register.
	0: No character match detected
	1: Character match detected
	BUSY: Busy flag.
Bit 16	This bit is set and reset by hardware. It is active when a communication is on-going on the RX line (successful start bit detected). It is reset at the end of the reception (successful or not).
21.10	0: USART is idle (no reception)
	1: Reception on-going
	ABRF: Auto baud rate flag.
	This bit is set by hardware when the automatic baud rate has been set (RXNE is also set, generating an interrupt if
Bit 15	RXNEIE=1) or when the auto baud rate operation was completed without success (ABRE=1) (ABRE, RXNE and FE are also set in this case).
	It is cleared by software, in order to request a new auto baud rate detection, by writing 1 to the ABRRQ in the USART_RQR register.
	Note: If the USART does not support the auto baud rate feature, this bit is reserved and forced by hardware to '0'.

RM0530 - Rev 3 page 454/660



	ABRE: Auto baud rate error.
Bit 14	This bit is set by hardware if the baud rate measurement failed (baud rate out of range or character comparison failed).
	It is cleared by software, by writing 1 to the ABRRQ bit in the USART_CR3 register.
	Note: If the USART does not support the auto baud rate feature, this bit is reserved and forced by hardware to '0'.
	UDR: SPI slave underrun error flag.
Bit 13	In slave transmission mode, this flag is set when the first clock for data transmission appears while the software has not yet loaded any value into USARTx_DR.
	0: No underrun error 1: underrun error
	Note: If the USART does not support the SPI slave mode, this bit is reserved and forced by hardware to '0.
	EOBF: End of block flag.
	This bit is set by hardware when a complete block has been received (for example T=1 Smartcard mode). The detection is done when the number of received bytes (from the start of the block, including the prologue) is equal or greater than BLEN + 4.
	An interrupt is generated if the EOBIE=1 in the USART_CR2 register.
Bit 12	It is cleared by software, writing 1 to the EOBCF in the USART_ICR register.
	0: End of block not reached
	1: End of block (number of characters) reached
	Note: If Smartcard mode is not supported, this bit is reserved and forced by hardware to '0'.
	Refer to Section 20.4: USART implementation.
	RTOF: Receiver timeout.
	This bit is set by hardware when the timeout value programmed in the RTOR register has lapsed, without any communication. It is cleared by software, writing 1 to the RTOCF bit in the USART_ICR register.
	An interrupt is generated if RTOIE=1 in the USART_CR2 register.
	In Smartcard mode, the timeout corresponds to the CWT or BWT timings.
Bit 11	0: Timeout value not reached
	1: Timeout value reached without any data reception
	Note: If a time equal to the value programmed in RTOR register separates 2 characters, RTOF is not set. If this time exceeds this value + 2 sample times (2/16 or 2/8, depending on the oversampling method), the RTOF flag is set.
	The counter counts even if RE=0 but RTOF is set only when RE=1. If the timeout has already elapsed when RE is set, then RTOF is set.
	If the USART does not support the receiver timeout feature, this bit is reserved and forced by hardware to '0'.
	CTS: CTS flag.
	This bit is set/reset by hardware. It is an inverted copy of the status of the nCTS input pin.
Bit 10	0: nCTS line set
	1: nCTS line reset
	Note: If the hardware flow control feature is not supported, this bit is reserved and forced by hardware to '0'.
	CTSIF: CTS interrupt flag.
	This bit is set by hardware when the nCTS input toggles, if the CTSE bit is set. It is cleared by software, by writing 1 to the CTSCF bit in the USART_ICR register.
Bit 9	An interrupt is generated if CTSIE=1 in the USART_CR3 register.
	0: No change occurred on the nCTS status line
	1: A change occurred on the nCTS status line
	Note: If the hardware flow control feature is not supported, this bit is reserved and forced by hardware to '0'.

RM0530 - Rev 3 page 455/660



LBDF: LIN break detection flag.

This bit is set by hardware when the LIN break is detected. It is cleared by software, by writing 1 to the LBDCF in the USART_ICR.

Bit 8

An interrupt is generated if LBDIE=1 in the USART_CR2 register.

0. LIN Break not detected

1: LIN break detected

Note: If the USART does not support LIN mode, this bit is reserved and forced by hardware to '0'. Refer to Section 20.4: USART implementation.

TXE/TXFNF: Transmit data register empty/TXFIFO not full.

When FIFO mode is disabled, TXE is set by hardware when the content of the USARTx_TDR register has been transferred into the shift register. It is cleared by a write to the USARTx_TDR register. The TXE flag can also be set by writing 1 to the TXFRQ in the USART_RQR register, in order to discard the data (only in Smartcard T=0 mode, in case of transmission failure).

When FIFO mode is enabled, TXFNF is set by hardware when TXFIFO is not full, and so data can be written in the USART_TDR. Every write in the USART_TDR places the data in the TXFIFO. This flag remains set until the TXFIFO is full. When the TXFIFO is full, this flag is cleared indicating that data cannot be written into the USART_TDR.

Bit 7

Note: The TXFNF is kept reset during the flush request until TXFIFO is empty . After sending the flush request (by setting TXFRQ bit), the flag TXFNF should be checked prior to writing in TXFIFO. (TXFNF and TXFE are set at the same time).

An interrupt is generated if the TXEIE/TXFNFIE bit = 1 in the USART_CR1 register.

- 0: Data register is full/transmit FIFO is full
- 1: Data register/transmit FIFO is not full

Note: This bit is used during single buffer transmission.

TC: Transmission complete

This bit indicates when the last data written in the USART_TDR has been transmitted out of the shift register.

It is set by hardware if the transmission of a frame containing data is complete and if TXE/TXFE is set. An interrupt is generated if TCIE=1 in the USART_CR1 register. It is cleared by software, writing 1 to the TCCF in the USART_ICR register or by a write to the USART_TDR register.

Bit 6

An interrupt is generated if TCIE=1 in the USART_CR1 register.

- 0: Transmission is not complete
- 1: Transmission is complete

Note: If TE bit is reset and no transmission is on-going, the TC bit is set immediately.

RXNE/RXFNE: Read data register not empty/RXFIFO not empty.

RXNE bit is set by hardware when the content of the USARTx_RDR shift register has been transferred to the USARTx_RDR register. It is cleared by a read to the USARTx_RDR register. The RXNE flag can also be cleared by writing 1 to the RXFRQ in the USARTx_RQR register. RXFNE bit is set by hardware when the RXFIFO is not empty, and so data can be read from the USART_RDR register. Every read of the USART_RDR frees a location in the RXFIFO. It is cleared when the RXFIFO is empty.

Bit 5

The RXNE/RXFNE flag can also be cleared by writing 1 to the RXFRQ in the USART_RQR register.

An interrupt is generated if RXNEIE/RXFNEIE=1 in the USART_CR1 register.

- 0: Data is not received
- 1: Received data is ready to be read

IDLE: Idle line detected.

This bit is set by hardware when an idle line is detected. An interrupt is generated if IDLEIE=1 in the USART_CR1 register. It is cleared by software, writing 1 to the IDLECF in the USART_ICR register.

Bit 4

0: No idle line is detected

1: Idle line is detected

Note: The IDLE bit is not set again until the RXNE bit has been set (i.e. a new idle line occurs).

If mute mode is enabled (MME=1), IDLE is set if the USART is not mute (RWU=0), whatever the mute mode selected by the WAKE bit. If RWU=1, IDLE is not set.

RM0530 - Rev 3 page 456/660



This bit is set by hardware when the data currently being received in the shift register is ready to be transferred into the USARTx_RDR register while RXNE=1 (RXFF=1 in case FIFO mode is enabled). It is cleared by a software, writing 1 to the ORECF, in the USARTx_CR register. An interrupt is generated if RXNEIE/ RXFNEIE=1 or EIE=1 in the USARTx_CR1 register. O: No overrun error 1: Overrun error is detected Note: When this bit is set, the USART_RDR register content is not lost but the shift register is overwritten. An interrupt is generated if the ORE flag is set during multi-buffer communication if the EIE bit is set. This bit is permanently forced to 0 (no overrun detection) when the bit OVRDIS is set in the USART_CR3 register. NF: START bit noise detection flag. This bit is set by hardware when noise is detected on a received frame. It is cleared by software, writing 1 to the NFCF bit in the USART_ICR register. O: No noise is detected 1: Noise is detected Note: This bit does not generate an interrupt as it appears at the same time as the RXNE/RXFNE bit which itself generates an interrupt. An interrupt is generated when the NF flag is set during multi-buffer communication if the EIE bit is set. Note: When the line is noise-free, the NF flag can be disabled by programming the ONEBIT bit to 1 to increase the USART tolerance to deviations (refer to Section 20.5.6: Tolerance of the USART_receiver to clock deviation). Note: In FIFO mode, this error is associated with the character in the USARTx_RDR. FE: Framing error. This bit is set by hardware when a de-synchronization, excessive noise or a break character is detected. It is cleared by software, writing 1 to the FECF bit in the USART_ICR register. In Smartcard mode, in transmission, this bit is set when the maximum number of transmit attempts is reached without success (the card NACKs the data frame). An interrupt is generated if EIE=1 in the USART_CR1 register. This bit is set by hardware when a parity error occurs in receiver mode. It is cleared		ORE: Overrun error.
Dit 3 O: No overrun error 1: Overrun error is detected Note: When this bit is set, the USART_RDR register content is not lost but the shift register is overwritten. An interrupt is generated if the ORE flag is set during multi-buffer communication if the EIE bit is set. This bit is permanently forced to 0 (no overrun detection) when the bit OVRDIS is set in the USART_CR3 register. NF: START bit noise detection flag. This bit is set by hardware when noise is detected on a received frame. It is cleared by software, writing 1 to the NFCF bit in the USART_ICR register. O: No noise is detected 1: Noise is detected Note: This bit does not generate an interrupt as it appears at the same time as the RXNE/RXFNE bit which itself generates an interrupt. An interrupt is generated when the NF flag is set during multi-buffer communication if the EIE bit is set. Note: When the line is noise-free, the NF flag can be disabled by programming the ONEBIT bit to 1 to increase the USART tolerance to deviations (refer to Section 20.5.6: Tolerance of the USART receiver to clock deviation). Note: In FIFO mode, this error is associated with the character in the USART_RDR. FE: Framing error. This bit is set by hardware when a de-synchronization, excessive noise or a break character is detected. It is cleared by software, writing 1 to the FECF bit in the USART_ICR register. O: No framing error or break character is detected Note: In FIFO mode, this error is associated with the character in the USARTx_RDR. PE: Parity error. This bit is set by hardware when a parity error occurs in receiver mode. It is cleared by software, writing 1 to the PECF in the USART_ICR register. O: No parity error.		the USARTx_RDR register while RXNE=1 (RXFF=1 in case FIFO mode is enabled). It is cleared by a software,
1: Overrun error is detected Note: When this bit is set, the USART_RDR register content is not lost but the shift register is overwritten. An interrupt is generated if the ORE flag is set during multi-buffer communication if the EIE bit is set. This bit is permanently forced to 0 (no overrun detection) when the bit OVRDIS is set in the USART_CR3 register. NF: START bit noise detection flag. This bit is set by hardware when noise is detected on a received frame. It is cleared by software, writing 1 to the NFCF bit in the USART_ICR register. 0: No noise is detected 1: Noise is detected Note: This bit does not generate an interrupt as it appears at the same time as the RXNE/RXFNE bit which itself generates an interrupt. An interrupt is generated when the NF flag is set during multi-buffer communication if the EIE bit is set. Note: When the line is noise-free, the NF flag can be disabled by programming the ONEBIT bit to 1 to increase the USART tolerance to deviations (refer to Section 20.5.6: Tolerance of the USART receiver to clock deviation). Note: In FIFO mode, this error is associated with the character in the USART_RDR. FE: Framing error. This bit is set by hardware when a de-synchronization, excessive noise or a break character is detected. It is cleared by software, writing 1 to the FECF bit in the USART_ICR register. In Smartcard mode, in transmission, this bit is set when the maximum number of transmit attempts is reached without success (the card NACKs the data frame). Bit 1 An interrupt is generated if EIE=1 in the USART_CR1 register. 0: No framing error or break character is detected Note: In FIFO mode, this error is associated with the character in the USART_RDR. PE: Parity error. This bit is set by hardware when a parity error occurs in receiver mode. It is cleared by software, writing 1 to the PECF in the USART_ICR register. O: No parity error		An interrupt is generated if RXNEIE/ RXFNEIE=1 or EIE=1 in the USARTx_CR1 register.
Note: When this bit is set, the USART_RDR register content is not lost but the shift register is overwritten. An interrupt is generated if the ORE flag is set during multi-buffer communication if the EIE bit is set. This bit is permanently forced to 0 (no overrun detection) when the bit OVRDIS is set in the USART_CR3 register. NF: START bit noise detection flag. This bit is set by hardware when noise is detected on a received frame. It is cleared by software, writing 1 to the NFCF bit in the USART_ICR register. 0: No noise is detected 1: Noise is detected Note: This bit does not generate an interrupt as it appears at the same time as the RXNE/RXFNE bit which itself generates an interrupt. An interrupt is generated when the NF flag is set during multi-buffer communication if the EIE bit is set. Note: When the line is noise-free, the NF flag can be disabled by programming the ONEBIT bit to 1 to increase the USART tolerance to deviations (refer to Section 20.5.6: Tolerance of the USART receiver to clock deviation). Note: In FIFO mode, this error is associated with the character in the USARTx_RDR. FE: Framing error. This bit is set by hardware when a de-synchronization, excessive noise or a break character is detected. It is cleared by software, writing 1 to the FECF bit in the USART_ICR register. In Smartcard mode, in transmission, this bit is set when the maximum number of transmit attempts is reached without success (the card NACKs the data frame). An interrupt is generated if EIE=1 in the USART_CR1 register. 0: No framing error or break character is detected Note: In FIFO mode, this error is associated with the character in the USARTx_RDR. PE: Parity error. This bit is set by hardware when a parity error occurs in receiver mode. It is cleared by software, writing 1 to the PECF in the USART_ICR register. O: No parity error	Bit 3	0: No overrun error
interrupt is generated if the ORE flag is set during multi-buffer communication if the EIE bit is set. This bit is permanently forced to 0 (no overrun detection) when the bit OVRDIS is set in the USART_CR3 register. NF: START bit noise detection flag. This bit is set by hardware when noise is detected on a received frame. It is cleared by software, writing 1 to the NFCF bit in the USART_CR register. 0: No noise is detected 1: Noise is detected Note: This bit does not generate an interrupt as it appears at the same time as the RXNE/RXFNE bit which itself generates an interrupt. An interrupt is generated when the NF flag is set during multi-buffer communication if the EIE bit is set. Note: When the line is noise-free, the NF flag can be disabled by programming the ONEBIT bit to 1 to increase the USART tolerance to deviations (refer to Section 20.5.6: Tolerance of the USART receiver to clock deviation). Note: In FIFO mode, this error is associated with the character in the USARTx_RDR. FE: Framing error. This bit is set by hardware when a de-synchronization, excessive noise or a break character is detected. It is cleared by software, writing 1 to the FECF bit in the USART_ICR register. In Smartcard mode, in transmission, this bit is set when the maximum number of transmit attempts is reached without success (the card NACKs the data frame). An interrupt is generated if EIE=1 in the USART_CR1 register. O: No framing error or break character is detected Note: In FIFO mode, this error is associated with the character in the USARTx_RDR. PE: Parity error. This bit is set by hardware when a parity error occurs in receiver mode. It is cleared by software, writing 1 to the PECF in the USART_ICR register. O: No parity error		1: Overrun error is detected
NF: START bit noise detection flag. This bit is set by hardware when noise is detected on a received frame. It is cleared by software, writing 1 to the NFCF bit in the USART_ICR register. 0: No noise is detected 1: Noise is detected Note: This bit does not generate an interrupt as it appears at the same time as the RXNE/RXFNE bit which itself generates an interrupt. An interrupt is generated when the NF flag is set during multi-buffer communication if the EIE bit is set. Note: When the line is noise-free, the NF flag can be disabled by programming the ONEBIT bit to 1 to increase the USART tolerance to deviations (refer to Section 20.5.6: Tolerance of the USART receiver to clock deviation). Note: In FIFO mode, this error is associated with the character in the USARTx_RDR. FE: Framing error. This bit is set by hardware when a de-synchronization, excessive noise or a break character is detected. It is cleared by software, writing 1 to the FECF bit in the USART_ICR register. In Smartcard mode, in transmission, this bit is set when the maximum number of transmit attempts is reached without success (the card NACKs the data frame). Bit 1 An interrupt is generated if EIE=1 in the USART_CR1 register. 0: No framing error or break character is detected Note: In FIFO mode, this error is associated with the character in the USARTx_RDR. PE: Parity error. This bit is set by hardware when a parity error occurs in receiver mode. It is cleared by software, writing 1 to the PECF in the USART_ICR register. An interrupt is generated if PEIE=1 in the USART_CR1 register. 0: No parity error		
This bit is set by hardware when noise is detected on a received frame. It is cleared by software, writing 1 to the NFCF bit in the USART_ICR register. 0: No noise is detected 1: Noise is detected Note: This bit does not generate an interrupt as it appears at the same time as the RXNE/RXFNE bit which itself generates an interrupt. An interrupt is generated when the NF flag is set during multi-buffer communication if the EIE bit is set. Note: When the line is noise-free, the NF flag can be disabled by programming the ONEBIT bit to 1 to increase the USART tolerance to deviations (refer to Section 20.5.6: Tolerance of the USART receiver to clock deviation). Note: In FIFO mode, this error is associated with the character in the USARTx_RDR. FE: Framing error. This bit is set by hardware when a de-synchronization, excessive noise or a break character is detected. It is cleared by software, writing 1 to the FECF bit in the USART_ICR register. In Smartcard mode, in transmission, this bit is set when the maximum number of transmit attempts is reached without success (the card NACKs the data frame). An interrupt is generated if EIE=1 in the USART_CR1 register. 0: No framing error is detected 1: Framing error or break character is detected Note: In FIFO mode, this error is associated with the character in the USARTx_RDR. PE: Parity error. This bit is set by hardware when a parity error occurs in receiver mode. It is cleared by software, writing 1 to the PECF in the USART_ICR register. 0: No parity error		This bit is permanently forced to 0 (no overrun detection) when the bit OVRDIS is set in the USART_CR3 register.
NFCF bit in the USART_ICR register. 0: No noise is detected 1: Noise is detected 1: Noise is detected Note: This bit does not generate an interrupt as it appears at the same time as the RXNE/RXFNE bit which itself generates an interrupt. An interrupt is generated when the NF flag is set during multi-buffer communication if the EIE bit is set. Note: When the line is noise-free, the NF flag can be disabled by programming the ONEBIT bit to 1 to increase the USART tolerance to deviations (refer to Section 20.5.6: Tolerance of the USART receiver to clock deviation). Note: In FIFO mode, this error is associated with the character in the USARTx_RDR. FE: Framing error. This bit is set by hardware when a de-synchronization, excessive noise or a break character is detected. It is cleared by software, writing 1 to the FECF bit in the USART_ICR register. In Smartcard mode, in transmission, this bit is set when the maximum number of transmit attempts is reached without success (the card NACKs the data frame). An interrupt is generated if EIE=1 in the USART_CR1 register. 0: No framing error is detected 1: Framing error or break character is detected Note: In FIFO mode, this error is associated with the character in the USARTx_RDR. PE: Parity error. This bit is set by hardware when a parity error occurs in receiver mode. It is cleared by software, writing 1 to the PECF in the USART_ICR register. O: No parity error		NF: START bit noise detection flag.
1: Noise is detected Note: This bit does not generate an interrupt as it appears at the same time as the RXNE/RXFNE bit which itself generates an interrupt. An interrupt is generated when the NF flag is set during multi-buffer communication if the EIE bit is set. Note: When the line is noise-free, the NF flag can be disabled by programming the ONEBIT bit to 1 to increase the USART tolerance to deviations (refer to Section 20.5.6: Tolerance of the USART receiver to clock deviation). Note: In FIFO mode, this error is associated with the character in the USARTx_RDR. FE: Framing error. This bit is set by hardware when a de-synchronization, excessive noise or a break character is detected. It is cleared by software, writing 1 to the FECF bit in the USART_ICR register. In Smartcard mode, in transmission, this bit is set when the maximum number of transmit attempts is reached without success (the card NACKs the data frame). An interrupt is generated if EIE=1 in the USART_CR1 register. 0: No framing error is detected 1: Framing error or break character is detected Note: In FIFO mode, this error is associated with the character in the USARTx_RDR. PE: Parity error. This bit is set by hardware when a parity error occurs in receiver mode. It is cleared by software, writing 1 to the PECF in the USART_ICR register. O: No parity error		
Bit 2 Note: This bit does not generate an interrupt as it appears at the same time as the RXNE/RXFNE bit which itself generates an interrupt. An interrupt is generated when the NF flag is set during multi-buffer communication if the EIE bit is set. Note: When the line is noise-free, the NF flag can be disabled by programming the ONEBIT bit to 1 to increase the USART tolerance to deviations (refer to Section 20.5.6: Tolerance of the USART receiver to clock deviation). Note: In FIFO mode, this error is associated with the character in the USARTx_RDR. FE: Framing error. This bit is set by hardware when a de-synchronization, excessive noise or a break character is detected. It is cleared by software, writing 1 to the FECF bit in the USART_ICR register. In Smartcard mode, in transmission, this bit is set when the maximum number of transmit attempts is reached without success (the card NACKs the data frame). Bit 1 An interrupt is generated if EIE=1 in the USART_CR1 register. 0: No framing error is detected Note: In FIFO mode, this error is associated with the character in the USARTx_RDR. PE: Parity error. This bit is set by hardware when a parity error occurs in receiver mode. It is cleared by software, writing 1 to the PECF in the USART_ICR register. An interrupt is generated if PEIE=1 in the USART_CR1 register. 0: No parity error		0: No noise is detected
Note: Ihis bit does not generate an interrupt as it appears at the same time as the RXNE/RXFNE bit which itself generates an interrupt. An interrupt is generated when the NF flag is set during multi-buffer communication if the EIE bit is set. Note: When the line is noise-free, the NF flag can be disabled by programming the ONEBIT bit to 1 to increase the USART tolerance to deviations (refer to Section 20.5.6: Tolerance of the USART receiver to clock deviation). Note: In FIFO mode, this error is associated with the character in the USARTx_RDR. FE: Framing error. This bit is set by hardware when a de-synchronization, excessive noise or a break character is detected. It is cleared by software, writing 1 to the FECF bit in the USART_ICR register. In Smartcard mode, in transmission, this bit is set when the maximum number of transmit attempts is reached without success (the card NACKs the data frame). Bit 1 An interrupt is generated if EIE=1 in the USART_CR1 register. 0: No framing error is detected Note: In FIFO mode, this error is associated with the character in the USARTx_RDR. PE: Parity error. This bit is set by hardware when a parity error occurs in receiver mode. It is cleared by software, writing 1 to the PECF in the USART_ICR register. O: No parity error		1: Noise is detected
USART tolerance to deviations (refer to Section 20.5.6: Tolerance of the USART receiver to clock deviation). Note: In FIFO mode, this error is associated with the character in the USARTx_RDR. FE: Framing error. This bit is set by hardware when a de-synchronization, excessive noise or a break character is detected. It is cleared by software, writing 1 to the FECF bit in the USART_ICR register. In Smartcard mode, in transmission, this bit is set when the maximum number of transmit attempts is reached without success (the card NACKs the data frame). An interrupt is generated if EIE=1 in the USART_CR1 register. 0: No framing error is detected 1: Framing error or break character is detected Note: In FIFO mode, this error is associated with the character in the USARTx_RDR. PE: Parity error. This bit is set by hardware when a parity error occurs in receiver mode. It is cleared by software, writing 1 to the PECF in the USART_ICR register. An interrupt is generated if PEIE=1 in the USART_CR1 register. 0: No parity error	Bit 2	generates an interrupt. An interrupt is generated when the NF flag is set during multi-buffer communication if the EIE
FE: Framing error. This bit is set by hardware when a de-synchronization, excessive noise or a break character is detected. It is cleared by software, writing 1 to the FECF bit in the USART_ICR register. In Smartcard mode, in transmission, this bit is set when the maximum number of transmit attempts is reached without success (the card NACKs the data frame). Bit 1 An interrupt is generated if EIE=1 in the USART_CR1 register. 0: No framing error is detected 1: Framing error or break character is detected Note: In FIFO mode, this error is associated with the character in the USARTx_RDR. PE: Parity error. This bit is set by hardware when a parity error occurs in receiver mode. It is cleared by software, writing 1 to the PECF in the USART_ICR register. An interrupt is generated if PEIE=1 in the USART_CR1 register. 0: No parity error		
This bit is set by hardware when a de-synchronization, excessive noise or a break character is detected. It is cleared by software, writing 1 to the FECF bit in the USART_ICR register. In Smartcard mode, in transmission, this bit is set when the maximum number of transmit attempts is reached without success (the card NACKs the data frame). Bit 1 An interrupt is generated if EIE=1 in the USART_CR1 register. 0: No framing error is detected 1: Framing error or break character is detected Note: In FIFO mode, this error is associated with the character in the USARTx_RDR. PE: Parity error. This bit is set by hardware when a parity error occurs in receiver mode. It is cleared by software, writing 1 to the PECF in the USART_ICR register. An interrupt is generated if PEIE=1 in the USART_CR1 register. 0: No parity error		Note: In FIFO mode, this error is associated with the character in the USARTx_RDR.
by software, writing 1 to the FECF bit in the USART_ICR register. In Smartcard mode, in transmission, this bit is set when the maximum number of transmit attempts is reached without success (the card NACKs the data frame). Bit 1 An interrupt is generated if EIE=1 in the USART_CR1 register. 0: No framing error is detected 1: Framing error or break character is detected Note: In FIFO mode, this error is associated with the character in the USARTx_RDR. PE: Parity error. This bit is set by hardware when a parity error occurs in receiver mode. It is cleared by software, writing 1 to the PECF in the USART_ICR register. An interrupt is generated if PEIE=1 in the USART_CR1 register. 0: No parity error		FE: Framing error.
0: No framing error is detected 1: Framing error or break character is detected Note: In FIFO mode, this error is associated with the character in the USARTx_RDR. PE: Parity error. This bit is set by hardware when a parity error occurs in receiver mode. It is cleared by software, writing 1 to the PECF in the USART_ICR register. Bit 0 An interrupt is generated if PEIE=1 in the USART_CR1 register. 0: No parity error		by software, writing 1 to the FECF bit in the USART_ICR register. In Smartcard mode, in transmission, this bit is set
1: Framing error or break character is detected Note: In FIFO mode, this error is associated with the character in the USARTx_RDR. PE: Parity error. This bit is set by hardware when a parity error occurs in receiver mode. It is cleared by software, writing 1 to the PECF in the USART_ICR register. An interrupt is generated if PEIE=1 in the USART_CR1 register. 0: No parity error	Bit 1	An interrupt is generated if EIE=1 in the USART_CR1 register.
Note: In FIFO mode, this error is associated with the character in the USARTx_RDR. PE: Parity error. This bit is set by hardware when a parity error occurs in receiver mode. It is cleared by software, writing 1 to the PECF in the USART_ICR register. An interrupt is generated if PEIE=1 in the USART_CR1 register. 0: No parity error		0: No framing error is detected
PE: Parity error. This bit is set by hardware when a parity error occurs in receiver mode. It is cleared by software, writing 1 to the PECF in the USART_ICR register. Bit 0 Bit 0 No parity error		1: Framing error or break character is detected
This bit is set by hardware when a parity error occurs in receiver mode. It is cleared by software, writing 1 to the PECF in the USART_ICR register. Bit 0 An interrupt is generated if PEIE=1 in the USART_CR1 register. 0: No parity error		Note: In FIFO mode, this error is associated with the character in the USARTx_RDR.
Bit 0 PECF in the USART_ICR register. An interrupt is generated if PEIE=1 in the USART_CR1 register. 0: No parity error		PE: Parity error.
O: No parity error		
	Bit 0	An interrupt is generated if PEIE=1 in the USART_CR1 register.
1: Parity error		0: No parity error
		1: Parity error

Note: In FIFO mode, this error is associated with the character in the USARTx_RDR.

RM0530 - Rev 3 page 457/660



20.7.9 Interrupt flag clear register (USART_ICR)

Address offset: 0x20 Reset value: 0x0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	CMCF	Res.
														w	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	Res.	UDRCF	EOBCF	RTOCF	Res.	CTSCF	LBDCF	TCBGT CF	TCCF	TXFEC F	IDLECF	ORECF	NECF	FECF	PECF
		w	W	w		w	W	W	w	w	W	w	w	w	w

Bits 31:20	Reserved, must be kept at reset value.
Bit 19:18	Reserved, must be kept at reset value.
Bit 17	CMCF: Character match clear flag.
DIL 17	Writing 1 to this bit clears the CMF flag in the USART_ISR register.
Bit 16:14	Reserved, must be kept at reset value.
	UDRCF: SPI slave underrun clear flag.
Bit 13	Writing 1 to this bit clears the UDRF flag in the USART_ISR register.
	Note: If the USART does not support SPI slave mode, this bit is reserved and forced by hardware to '0'. Refer to Section 20.4: USART implementation.
	EOBCF: End of block clear flag.
Bit 12	Writing 1 to this bit clears the EOBF flag in the USART_ISR register.
	Note: If the USART does not support Smartcard mode, this bit is reserved and forced by hardware to '0'. Refer to Section 20.4: USART implementation.
	RTOCF: Receiver timeout clear flag.
Bit 11	Writing 1 to this bit clears the RTOF flag in the USART_ISR register.
	Note: If the USART does not support the receiver timeout feature, this bit is reserved and forced by hardware to '0'. Refer to Section 20.4: USART implementation.
Bit 10	Reserved, must be kept at reset value.
	CTSCF: CTS clear flag.
Bit 9	Writing 1 to this bit clears the CTSIF flag in the USART_ISR register.
	Note: If the hardware flow control feature is not supported, this bit is reserved and forced by hardware to '0'. Refer to Section 20.4: USART implementation.
	LBDCF: LIN break detection clear flag.
Bit 8	Writing 1 to this bit clears the LBDF flag in the USART_ISR register.
	Note: If LIN mode is not supported, this bit is reserved and forced by hardware to '0'. Refer to Section 20.4: USART implementation.
Bit 7	TCBGTCF : Transmission complete before Guard Time clear flag writing 1 to this bit clears the TCBGT flag in the USART_ISR register.
Bit 6	TCCF: Transmission complete clear flag writing 1 to this bit clears the TC flag in the USART_ISR register.
Bit 5	TXFECF: TXFIFO empty clear flag.
Dit 3	Writing 1 to this bit clears the TXFE flag in the USART_ISR register.
Bit 4	IDLECF: Idle line detected clear flag.
Di(7	Writing 1 to this bit clears the IDLE flag in the USART_ISR register.
Bit 3	ORECF: Overrun error clear flag.
Dit 0	Writing 1 to this bit clears the ORE flag in the USART_ISR register.

RM0530 - Rev 3 page 458/660



Dit 2	NECF: Noise detected clear flag.
Bit 1 FECF: F	Writing 1 to this bit clears the NF flag in the USART_ISR register.
Dit 1	FECF: Framing error clear flag.
Bit 1 Writin	Writing 1 to this bit clears the FE flag in the USART_ISR register.
D:t 0	PECF: Parity error clear flag.
Bit 0	Writing 1 to this bit clears the PE flag in the USART_ISR register.

RM0530 - Rev 3 page 459/660



20.7.10 Receive data register (USART_RDR)

Address offset: 0x24 Reset value: undefined

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.											
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.				F	RDR[8:0]									
							r	r	r	r	r	r	r	r	r

Bits 31:9	Reserved, must be kept at reset value.
	RDR[8:0]: Receive data value. Contains the received data character.
Bits 8:0	The RDR register provides the parallel interface between the input shift register and the
DIIS 0.0	internal bus (see Figure 113. USART block diagram).
	When receiving with the parity enabled, the value read in the MSB bit is the received parity bit.

RM0530 - Rev 3 page 460/660



20.7.11 Transmit data register (USART_TDR)

Address offset: 0x28 Reset value: undefined

31	30	29	28	27	26	25	24 23		22	21	20	19	18	17	16
Res. Res.		Res.	Res.	Res.	Res.	Res.	Res.	Res.							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.				•	TDR[8:0]									
							rw	rw	rw	rw	rw	rw	rw	rw	rw

Bits 31:9	Reserved, must be kept at reset value.
	TDR[8:0]: Transmit data value.
	Contains the data character to be transmitted.
Bits 8:0	The USARTx_TDR register provides the parallel interface between the internal bus and the output shift register (see Figure 113. USART block diagram).
	When transmitting with the parity enabled (PCE bit set to 1 in the USART_CR1 register), the value written in the MSB (bit 7 or bit 8 depending on the data length) has no effect because it is replaced by the parity.
	Note: This register must be written only when TXE/TXFNF=1.

RM0530 - Rev 3 page 461/660



20.7.12 Prescaler register (USARTx_PRESC)

This register can only be written when the USART is disabled (UE=0).

Address offset: 0x2C Reset value: 0x0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.													
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	F	PRESCA	LER[3:0)]											
												rw	rw	rw	rw

Bits 31:4	Reserved, must be kept at reset value.
	PRESCALER[3:0]: Clock prescaler.
	The USART input clock can be divided by a prescaler:
	0000: Input clock not divided
	0001: Input clock divided by 2
	0010: Input clock divided by 4
	0011: Input clock divided by 6
	0100: Input clock divided by 8
Bits	0101: Input clock divided by 10
3:0	0110: Input clock divided by 12
	0111: Input clock divided by 16
	1000: Input clock divided by 32
	1001: Input clock divided by 64
	1010: Input clock divided by 128
	1011: Input clock divided by 256
	Remaing combinations: Reserved.
	Note: When PRESCALER is programmed with a value different to the allowed ones, programmed prescaler value is «1011», i.e. input clock divided by 256.

RM0530 - Rev 3 page 462/660

20.7.13 USART register map

Table 66. USART register map

Officet Beginter 24 20 20 29 27 26 25 24 22 22 24 20 40 49 47 46 45 44 42 42 44 40 0 8 7 6 5 4 2 2 4																																	
Offset	Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x00	USART_CR1	RXFFIE	RXFEIE	FIFOEN	M	EOBIE	RTOIE			DEAT[4:0]					DEDT[4:0]			OVER8	CMIE	MME	MO	WAKE	PCE	PS	PEIE	TXEIE	TCIE	RXNEIE	IDLEIE	T	RE	Res.	NE
	Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		0
0x04	ž		ADD[7:4]					ADD[3:0]		RTOEN	O NO	מייון שטאואסא	ABREN	MSBFIRST	DATAINV	TXINV	RXINV	SWAP	LINEN		S10P[1:0]	CLKEN	CPOL	СРНА	LBCL	Res.	LBDIE	LBDL	ADDM7	DIS_NSS	Res.	Res.	SLVEN
	Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		0	0	0	0			0
0x08	USART_CR3	USART_CR3 TXFTCF G[2:0]		RXFTIE	RXFTCF G[2:0]			TCBGTIE	TXFTIE	Res.	Res.	Res.		SCAR CNT2:0]		Res.	DEP	DEM	DDRE	OVRDIS	ONEBIT	CTSIE	CTSE	RTSE	DMAT	DMAR	SCEN	NACK	HDSEL	IRLP	IREN	EE	
	Reset value	0	0	0	0	0	0	0	0	0				0	0	0		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x0C	USART_BRR	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.								BRR[15:0]								
	Reset value																	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x10	USART_GTPR	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.		•		GT[7:0]								10.71.01	[0: /]DoL			
	Reset value																	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0





Offset	Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x14	USART_RTOR	BLEN[7:0]									RTO[23:0]																						
	Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x18	USART_RQR	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	TXFRQ	RXFRQ	MMRQ	SBKRQ	ABRRQ
	Reset value																												0	0	0	0	0
0x1C	USART_ISR	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	REACK	TEACK	Res.	RWU	SBKF	CMF	BUSY	ABRF	ABRE	Res.	EOBF	RTOF	CTS	CTSIF	LBDF	TXE	TC	RXNE	IDLE	ORE	Ä	표	H
	Reset value										0	0		0	0	0	0	0	0		0	0	0	0	0	1	0	0	0	0	0	0	0
0x20	USART_ICR	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	CMCF	Res.	Res.	Res.	Res.	EOBCF	RTOCF	Res.	CTSCF	LBDCF	Res.	TCCF	Res.	IDLECF	ORECF	NECF	FECF	PECF
	Reset value															0					0	0		0	0		0		0	0	0	0	0
0x24	USART_RDR	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.			,		RDR[8:0]				
	Reset value																								0	0	0	0	0	0	0	0	0
0x28	USART_TDR	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.					TDR[8:0]				
	Reset value																								0	0	0	0	0	0	0	0	0

Universa	
al synchror	
nous asy	
/nchronou	
s receiver	
Universal synchronous asynchronous receiver transmitter (US)	7
Sn)	

Offset	Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x2C	USART_PRES C	Res.		PRESCALER[3:0]																													
	Reset value																													0	0	0	0

Refer to Table 3. STM32WB07xC and STM32WB06xC memory map and peripheral register boundary addresses for the register boundary addresses.



21 Universal Asynchronous Receiver Transmitter (LPUART)

21.1 LPUART introduction

The universal asynchronous receiver transmitted (LPUART) is a UART which allows bidirectional UART communications.

Note:

In the STM32WB07xC and STM32WB06xC, the LPUART kernel clock is a fixed 16 MHz clock.

The LPUART includes all necessary hardware support to make asynchronous serial communications possible with minimum power consumption.

It supports half-duplex single-wire communications and modem operations (CTS/RTS). It also supports multiprocessor communications. DMA (direct memory access) can be used for data transmission/reception.

21.2 LPUART main features

- · Full-duplex asynchronous communications
- NRZ standard format (mark/space)
- Programmable baud rate
- Two internal FIFOs for transmit and receive data
- Each FIFO can be enabled/disabled by software and comes with status flags for FIFO states
- Dual clock domain with a dedicated kernel clock allowing baud rate programming independent from the PCLK reprogramming
- Programmable data word length (7 or 8 or 9 bits)
- Programmable data order with MSB-first or LSB-first shifting
- Configurable stop bits (1 or 2 stop bits)
- Single-wire half-duplex communications
- Continuous communications using DMA
- Received/transmitted bytes are buffered in reserved SRAM using centralized DMA
- Separate enable bits for transmitter and receiver
- Separate signal polarity control for transmission and reception
- Swappable Tx/Rx pin configuration
- Hardware flow control for modem and RS-485 transceiver
- Transfer detection flags:
 - Receive buffer full
 - Transmit buffer empty
 - Busy and end of transmission flags
- Parity control:
 - Transmits parity bit
 - Checks parity of received data byte
- Four error detection flags:
 - Overrun error
 - Noise detection
 - Frame error
 - Parity error
- Interrupt sources with flags
- Multiprocessor communications
 The LPUART enters mute mode if the address does not match
- Wakeup from mute mode (by idle line detection or address mark detection).

21.3 LPUART functional description

Any LPUART bidirectional communication requires a minimum of two pins: Receive Data In (RX) and Transmit Data Out (TX):

RM0530 - Rev 3 page 466/660



- RX: Receive Data Input. This is the serial data input
- TX: Transmit Data Output

When the transmitter is disabled, the output pin returns to its I/O port configuration. When the transmitter is enabled and nothing is to be transmitted, the TX pin is at high level. In single-wire mode, this I/O is used to transmit and receive the data.

Through these pins, serial data are transmitted and received in normal LPUART mode as frames comprising:

- An Idle Line prior to transmission or reception
- A start bit
- A data word (7 or 8 or 9 bits) least significant bit first
- 1, 2 Stop bits indicating that the frame is complete
- The LPUART interface uses a baud rate generator
- A status register (LPUART_ISR)
- Receive and transmit data registers (LPUART_RDR,LPUART_TDR)
- A baud rate register(LPUART_BRR).

Refer to Section 21.5: LPUART registers for the definitions of each bit. The following pins are required in RS232 hardware flow control mode:


- nCTS: Clear To Send blocks the data transmission at the end of the current transfer when high
- nRTS: Request to send indicates that the LPUART is ready to receive data (when low).

The following pin is required in RS485 hardware control mode:

DE: Driver enable activates the transmission mode of the external transceiver.

Note: **DE** and **nRTS** share the same pin.

Figure 138. LPUART Block diagram



RM0530 - Rev 3 page 467/660



21.3.1 LPUART character description

Word length may be selected as being either 7 or 8 or 9 bits by programming the M bits (M0: bit 12 and M1: bit 28) in the LPUART_CR1 register (see Figure 114. Word length programming).

7-bit character length: M[1:0] =10
8-bit character length: M[1:0] =00
9-bit character length: M[1:0] =01

In default configuration, the signal (TX or RX) is in low state during the start bit. It is in high state during the stop bit.

These values can be inverted, separately for each signal, through polarity configuration control.

An Idle character is interpreted as an entire frame of "1"s. (The number of "1"s includes the number of stop bits).

A break character is interpreted on receiving "0"s for a frame period. At the end of the break frame, the transmitter inserts 2 stop bits.

Transmission and reception are driven by a common baud rate generator, the clock for each is generated when the enable bit is set respectively for the transmitter and receiver.


The details of each block is given below.

RM0530 - Rev 3 page 468/660

** LBCL bit controls last data clock pulse



Figure 139. LPUART word length programming



21.3.2 FIFOs and thresholds

The LPUART can operate in FIFO mode, with the FIFO buffers having a depth of 8 bytes. The LPUART comes with a transmit FIFO (TXFIFO) and a receive FIFO (RXFIFO). The FIFO mode is enabled by setting the bit 29 FIFOEN in USARTx_CR1 register.

Being 9 bits the maximum data word length, the TXFIFO is 9-bits wide. However the RXFIFO is by default 12-bits wide. This is due to the fact that the receiver does not only put the data in the FIFO, but also the error flags associated to each character (Parity error, Noise error and Framing error flags).

Note: The received data is stored in the RXFIFO with its flags. But If you read RDR, you read just the data. The status flags are available in the LPUART_ISR register.

RM0530 - Rev 3 page 469/660



It is possible to define the TXFIFO and RXFIFO levels at which the Tx and RX interrupt are triggered. These thresholds are programmed through bit fields RXFTCFG and TXFTCFG in LPUART_CR3 control register. In this case:

- The receive interrupt in generated when the number of received data in the RXFIFO reaches the threshold programmed in the RXFTCFG bits fields.
- The transmit interrupt is generated when the number of empty locations in the TXFIFO reaches the threshold programmed in the TXFTCFG bits fields.

RXFIFO threshold

The RXFIFO threshold is configured using the RXFTCFG bits fields in the LPUART CR3 register.

When the number of received data is equal to the programmed RXFTCFG, the flag RXFT in the LPUART_ISR register is set.

Having RXFT flag set means that there are RXFTCFG data received: 1 data in LPUART_RDR and (RXFTCFG - 1) data in the RXFIFO. So, when the RXFTCFG is programmed to «101», the RXFT flag is set when 8 data are received: 7 data in the RXFIFO and 1 data in the LPUARTx_RDR. Consequently, the 9th received data does not set the overrun flag.

21.3.3 Transmitter

The transmitter can send data words of either 7 or 8 or 9 bits depending on the M bit status. The transmit enable bit (TE) must be set in order to activate the transmitter function. The data in the transmit shift register is output on the TX pin.

Character transmission

During an LPUART transmission, data shifts out least significant bit first (default configuration) on the TX pin. In this mode, the LPUART_TDR register consists of a buffer (TDR) between the internal bus and the transmit shift register (see Figure 106. Transfer sequence flowchart for SMBus target transmitter N bytes + PEC).

When FIFO mode is enabled, data written to the LPUART TDR register is queued in the TXFIFO.

Every character is preceded by a start bit which is a logic level low for one bit period. The character is terminated by a configurable number of stop bits.

The following stop bits are supported by LPUART: 1 and 2 stop bits.

Note: The TE bit must be set before writing the data to be transmitted to the LPUART TDR.

Note: The TE bit should not be reset during transmission of data. Resetting the TE bit during the transmission corrupts the data on the TX pin as the baud rate counters get frozen. The current data being transmitted is lost. An idle frame is sent after the TE bit is enabled.

Configurable stop bits

The number of stop bits to be transmitted with every character can be programmed in control register 2, bits 13.12.

- 1 stop bit: This is the default value of the number of stop bits.
- 2 Stop bits: This is supported by normal LPUART, single-wire and modem modes. An idle frame transmission includes the stop bits.


A break transmission is 10 low bits (when M[1:0] = 00) or 11 low bits (when M[1:0] = 01) or 9 low bits (when M[1:0] = 10) followed by 2 stop bits. It is not possible to transmit long breaks (break of length greater than 9/10/11 low bits).

RM0530 - Rev 3 page 470/660



Figure 140. Configurable stop bits

8-bit Word length (M[1:0]=00 bit is reset)



Character transmission procedure

- 1. Program the M bits in LPUART_CR1 to define the word length.
- 2. Select the desired baud rate using the LPUART_BRR register.
- 3. Program the number of stop bits in LPUART CR2.
- 4. Enable the LPUART by writing the UE bit in LPUART CR1 register to 1.
- 5. Select DMA enable (DMAT) in LPUART_CR3 if Multi buffer Communication is to take place. Configure the DMA register as explained in Section 21.3.6: Multiprocessor communication.
- 6. Set the TE bit in LPUART CR1 to send an idle frame as first transmission.
- 7. Write the data to send in the LPUART_TDR register. Repeat this for each data to be transmitted in case of single buffer.
 - When FIFO mode is disabled, writing a data in the LPUART_TDR clears the TXE flag.
 - When FIFO mode is enabled, writing a data in the LPUART_TDR adds one data to the TXFIFO and write operations in the LPUART_TDR are made when TXFNF flag is set. This flag remains set until the TXFIFO is full.
- 8. After writing the last data into the LPUART_TDR register, wait until TC=1. This indicates that the transmission of the last frame is complete. This is required for instance when the LPUART is disabled or enters the Halt mode to avoid corrupting the last transmission.
 - When FIFO mode is disabled, this indicates that the transmission of the last frame is complete.
 - When FIFO mode is enabled, this indicates that both TXFIFO and shift register are empty.

Single byte communication

When FIFO mode is disabled:

Writing to the transmit data register always clears the TXE bit. The TXE flag is set by hardware and it indicates:

- The data has been moved from the LPUART_TDR register to the shift register and the data transmission has started.
- The LPUART_TDR register is empty.
- The next data can be written in the LPUART_TDR register without overwriting the previous data.

This flag generates an interrupt if the TXEIE bit is set.

When a transmission is taking place, a write instruction to the LPUART_TDR register stores the data in the TDR register and which is copied in the shift register at the end of the current transmission.

When no transmission is taking place, a write instruction to the LPUART_TDR register places the data in the shift register, the data transmission starts, and the TXE bit is set.

RM0530 - Rev 3 page 471/660



- WhenFIFO mode is enabled, the TXFNF (TXFIFO Not Full) flag is set by hardware and it indicates:
 - The TXFIFO is not full.
 - The LPUART TDR register is empty.
 - The next data can be written in the LPUART_TDR register without overwriting the previous data.
 When a transmission is taking place, a write operation to the LPUART_TDR register stores the data in the TXFIFO. Data are copied from the TXFIFO into the shift register at the end of the current transmission.

When the TXFIFO is not full, the TXFNF flag stays at 1 even after a write in LPUART_TDR. It is cleared when the TXFIFO is full. This flag generates an interrupt if TXFNEIE bit is set.

Alternatively, interrupts can be generated and data can be written into TXFIFO when the TXFIFO threshold is reached. In this case, the CPU can write a block of data defined by the programmed threshold.

If a frame is transmitted (after the stop bit) and the TXE flag (TXFE is case of FIFO mode) is set, the TC bit goes high. An interrupt is generated if the TCIE bit is set in the LPUART_CR1 register.

After writing the last data in the LPUART_TDR register, it is mandatory to wait for TC=1 before disabling the LPUART or causing the microcontroller to enter the low-power mode (See Figure 141. TC/TXE behavior when transmitting).




Figure 141. TC/TXE behavior when transmitting

Note:

When FIFO management is enabled, the TXFNF flag is used for data transmission.

Break characters

Setting the SBKRQ bit transmits a break character. The break frame length depends on the M bits (see Figure 109. Bus transfer diagrams for SMBus target receiver (SBC=1)).

If a '1' is written to the SBKRQ bit, a break character is sent on the TX line after completing the current character transmission. The SBKF bit is set by the write operation and it is reset by hardware when the break character is completed (during the stop bits after the break character). The LPUART inserts a logic 1 signal (STOP) for the duration of 2 bits at the end of the break frame to guarantee the recognition of the start bit of the next frame.

When the SBKRQ bit is set, the break character is sent at the end of the current transmission.

When FIFO mode is enabled, sending the break character has priority on sending data even if the TXFIFO is full.

Idle characters

Setting the TE bit drives the LPUART to send an idle frame before the first data frame.

21.3.4 Receiver

The LPUART can receive data words of either 7 or 8 or 9 bits depending on the M bits in the LPUART_CR1 register.

Start bit detection

In LPUART, for START bit detection, a falling edge should be detected first on the Rx line, then a sample is taken in the middle of the start bit to confirm that it is still '0'. If the start sample is at '1', then the noise error flag (NF) is set, then the START bit is discarded and the receiver waits for a new START bit. Otherwise, the receiver continues to sample all incoming bits normally.

RM0530 - Rev 3 page 472/660



Character reception

During an LPUART reception, data shifts in least significant bit first (default configuration) through the RX pin. In this mode, the LPUART_RDR register consists of a buffer (RDR) between the internal bus and the received shift register.

Character reception procedure

- 1. Program the M bits in LPUART CR1 to define the word length.
- 2. Select the desired baud rate using the baud rate register LPUART BRR.
- 3. Program the number of stop bits in LPUART CR2.
- 4. Enable the LPUART by writing the UE bit in LPUART_CR1 register to 1.
- 5. Select DMA enable (DMAR) in LPUART_CR3 if multi-buffer communication is to take place. Configure the DMA register as explained in Section 21.3.6: Multiprocessor communication.
- 6. Set the RE bit LPUART CR1. This enables the receiver which begins searching for a start bit.

When a character is received:

- When FIFO mode is disabled, the RXNE bit is set. It indicates that the content of the shiftregister is transferred to the RDR. In other words, data has been received and can be read (as well as its associated error flags).
- When FIFO mode is enabled, the RXFNE bit is set indicating that the RXFIFO is not empty. A read of LPUART_RDR gets the oldest entry in the RXFIFO. When a data is received, it is stored in the RXFIFO, with error bits associated with that data.
- An interrupt is generated if the RXNEIE (RXFNEIE in case of FIFO mode) bit is set.
- The error flags can be set if a frame error, noise or an overrun error has been detected during reception.
- In multi buffer communication:
 - When FIFO mode is disabled, the RXNE flag is set after every byte received and is cleared by the DMA read of the Receive Data Register.
 - When FIFO mode is enabled, the RXFNE flag is set when the RXFIFO is not empty. After every DMA request, a data is retrieved from the RXFIFO. DMA request is triggered by RXFIFO if not empty i.e. there is a data in the RXFIFO to be read.
- In single buffer mode:
 - When FIFO mode is disabled, clearing the RXNE bit is performed by a software read to the LPUART_RDR register. The RXNE flag can also be cleared by writing 1 to the RXFRQ in the LPUART_RQR register. The RXNE bit must be cleared before the end of the reception of the next character to avoid an overrun error.
 - When FIFO mode is enabled, the RXFNE flag is set when the RXFIFO is not empty. After every read of LPUART_RDR register, a data is retrieved from the RXFIFO. When the RXFIFO is empty, the RXFNE flag is cleared. The RXFNE flag can also be cleared by writing 1 to the RXFRQ bit in the LPUART_RQR register. When the RXFIFO is full, the first entry in the RXFIFO must be read before the end of the reception of the next character to avoid an overrun error. The RXFNE flag generates an interrupt if the RXFNEIE bit is set. Alternatively, interrupts can be generated and data can be read from RXFIFO when the RXFIFO threshold is reached. In this case, the CPU can read a block of data defined by the programmed threshold.

Break character

When a break character is received, the LPUART handles it as a framing error.

Idle character

When an idle frame is detected, there is the same procedure as for a received data character plus an interrupt if the IDLEIE bit is set.

Overrun error

FIFO mode disabled

An overrun error occurs when a character is received when RXNE has not been reset. Data can not be transferred from the shift register to the RDR register until the RXNE bit is cleared. The RXNE flag is set after every byte received. An overrun error occurs if RXNE flag is set when the next data is received or the previous DMA request has not been serviced. When an overrun error occurs:

- The ORE bit is set.
- The RDR content is not lost. The previous data is available when a read to LPUART_RDR is performed.
- The shift register is overwritten. After that point, any data received during overrun is lost.

RM0530 - Rev 3 page 473/660



- An interrupt is generated if either the RXNEIE bit is set or EIE bit is set.
- FIFO mode enabled.

An overrun error occurs when the shift register is ready to be transferred when the receive FIFO is full. Data cannot be transferred from the shift register to the LPUART_RDR register until there is one free location in the RXFIFO. The RXFNE flag is set when the RXFIFO is not empty. An overrun error occurs if the RXFIFO is full and the shift register is ready to be transferred. When an overrun error occurs:

- The ORE bit is set.
- The first entry in the RXFIFO is not lost. It is available when a read to LPUART_RDR is performed.
- The shift register is overwritten. After that point, any data received during overrun is lost.
- An interrupt is generated if either the RXFNEIE bit is set or EIE bit is set.

The ORE bit is reset by setting the ORECF bit in the ICR register.

Note: The ORE bit, when set, indicates that at least 1 data has been lost.

Note: When the FIFO mode is disabled, there are two possibilities.


- if RXNE=1, then the last valid data is stored in the receive register RDR and can be read
- if RXNE=0, then it means that the last valid data has already been read and thus there is nothing to be read in the RDR. This can occur when the last valid data is read in the RDR at the same time as the new (and lost) data is received.

Selecting the clock source

The clock source frequency is f_{CK} (16 MHz).

The f_{CK} can be divided by a programmable factor in the LPUARTx_PRESC register.

Figure 142. lpuart_ker_ck clock divider block diagram



The communication speed range (specially the maximum communication speed) is also determined by the clock source.

The receiver samples each incoming baud as close as possible to the middle of the baud-period. Only a single sample is taken of each of the incoming bauds.

Note: There is no noise detection for data.

Framing error

A framing error is detected when the stop bit is not recognized on reception at the expected time, following either a de-synchronization or excessive noise.

When the framing error is detected:

- The FE bit is set by hardware
- The invalid data is transferred from the Shift register to the LPUART RDR register
- No interrupt is generated in case of single byte communication. However this bit rises at the same time as
 the RXNE bit which itself generates an interrupt. In case of multi-buffer communication an interrupt is
 issued if the EIE bit is set in the LPUART_CR3 register.

The FE bit is reset by writing 1 to the FECF in the LPUART_ICR register.

Configurable stop bits during reception

The number of stop bits to be received can be configured through the LPUART_CR2 register control bits: it can be either 1 or 2 in normal mode.

• 1 stop bit: Sampling for 1 stop Bit is done on the 8th, 9th and 10th samples.

RM0530 - Rev 3 page 474/660



• 2 stop bits: Sampling for the 2 stop bits is done in the middle of the second stop bit. The RXNE and FE flags are set just after this sample, i.e. during the second stop bit. The first stop bit is not checked for framing error.

21.3.5 Baud rate generation

The baud rate for the receiver and transmitter (Rx and Tx) are both set to the same value as programmed in the LPUART_BRR register.

$$Tx/Rxbaud = \frac{256xf_{CKPRES}}{LPUARTDIV} \tag{7}$$

LPUARTDIV is coded on the LPUART BRR register.

Note:

The baud counters are updated to the new value in the baud registers after a write operation to LPUART_BRR. Hence the baud rate register value should not be changed during communication. It is forbidden to write values less than 0x300 in the LPUART_BRR register. f_{CK} must be in the range (3 x baud rate) to (4096 x baud rate).

21.3.6 Multiprocessor communication

It is possible to perform multiprocessor communication with the LPUART (with several LPUARTs connected in a network). For instance one of the LPUARTs can be the master, its TX output connected to the RX inputs of the other LPUARTs. The others are slaves, their respective TX outputs are logically ANDed together and connected to the RX input of the master.

In multiprocessor configurations it is often desirable that only the intended message recipient should actively receive the full message contents, thus reducing redundant LPUART service overhead for all non addressed receivers.

The non addressed devices may be placed in mute mode by means of the muting function. In order to use the mute mode feature, the MME bit must be set in the LPUART_CR1 register.

Note:

When FIFO management is enabled and MME is already set, MME bit must not be cleared and then set again quickly (within two UCLK cycles) otherwise mute mode might remain active.

In mute mode:

- None of the reception status bits can be set
- All the receive interrupts are inhibited
- The RWU bit in LPUART_ISR register is set to 1. RWU can be controlled automatically by hardware or by software, through the MMRQ bit in the LPUART_RQR register, under certain conditions.

The LPUART can enter or exit from mute mode using one of two methods, depending on the WAKE bit in the LPUART CR1 register:

- Idle line detection if the WAKE bit is reset
- Address mark detection if the WAKE bit is set

Idle line detection (WAKE=0)


The LPUART enters mute mode when the MMRQ bit is written to 1 and the RWU is automatically set.

It wakes up when an Idle frame is detected. Then the RWU bit is cleared by hardware but the IDLE bit is not set in the LPUART_ISR register. An example of mute mode behavior using Idle line detection is given in Figure 121. Mute mode using Idle line detection.

RM0530 - Rev 3 page 475/660



Figure 143. Mute mode using idle line detection



Note:

If the MMRQ is set while the IDLE character has already elapsed, mute mode is not entered (RWU is not set). If the LPUART is activated while the line is IDLE, the idle state is detected after the duration of one IDLE frame (not only after the reception of one character frame).

4-bit/7-bit address mark detection (WAKE=1)

In this mode, bytes are recognized as addresses if their MSB is a '1', otherwise they are considered as data. In an address byte, the address of the targeted receiver is put in the 4 or 7 LSBs. The choice of 7 or 4 bit address detection is done using the ADDM7 bit. This 4- bit/7-bit word is compared by the receiver with its own address which is programmed in the ADD bits in the LPUART CR2 register.

Note:

In 7-bit and 9-bit data modes, address detection is done on 6-bit and 8-bit addresses (ADD[5:0] and ADD[7:0]) respectively.

The LPUART enters mute mode when an address character is received which does not match its programmed address. In this case, the RWU bit is set by hardware. The RXNE flag is not set for this address byte and no interrupt or DMA request is issued when the LPUART enters mute mode.

The LPUART also enters mute mode when the MMRQ bit is written to 1. The RWU bit is also automatically set in this case.


The LPUART exits from mute mode when an address character is received which matches the programmed address. Then the RWU bit is cleared and subsequent bytes are received normally. The RXNE/RXFNE bit is set for the address character since the RWU bit has been cleared.

Note:

When FIFO management is enabled, when MMRQ bit is set while the receiver is sampling the last bit of a data; this data may be received before effectively entering in mute mode.

An example of mute mode behavior using address mark detection is given in Figure 122. Mute mode using address mark detection.

Figure 144. Mute mode using address mark detection



RM0530 - Rev 3 page 476/660



21.3.7 Parity control

Parity control (generation of parity bit in transmission and parity checking in reception) can be enabled by setting the PCE bit in the LPUART_CR1 register. Depending on the frame length defined by the M bits, the possible LPUART frame formats are as listed in Table 67. Frame formats.

M bits **PCE** bit LPUART frame⁽¹⁾ 00 0 | SB | 8-bit data | STB | 00 1 | SB | 7-bit data | PB | STB | 01 n | SB | 9-bit data | STB | 01 1 | SB | 8-bit data PB | STB | 10 0 | SB | 7-bit data | STB | | SB | 6-bit data | PB | STB | 10

Table 67. Frame formats

Even parity

The parity bit is calculated to obtain an even number of "1"s inside the frame which is made of the 6, 7 or 8 LSB bits (depending on M bit values) and the parity bit.

As an example, if data=00110101, and 4 bits are set, then the parity bit is 0 if even parity is selected (PS bit in LPUART CR1 = 0).

Odd parity

The parity bit is calculated to obtain an odd number of "1"s inside the frame made of the 6, 7 or 8 LSB bits (depending on M bit values) and the parity bit.

As an example, if data=00110101 and 4 bits set, then the parity bit is 1 if odd parity is selected (PS bit in LPUART CR1 = 1).

Parity checking in reception

If the parity check fails, the PE flag is set in the LPUART_ISR register and an interrupt is generated if PEIE is set in the LPUART_CR1 register. The PE flag is cleared by software writing 1 to the PECF in the LPUART_ICR register.

Parity generation in transmission

If the PCE bit is set in LPUART_CR1, then the MSB bit of the data written in the data register is transmitted but is changed by the parity bit (even number of "1"s if even parity is selected (PS=0) or an odd number of "1"s if odd parity is selected (PS=1)).

21.3.8 Single-wire half-duplex communication

Single-wire half-duplex mode is selected by setting the HDSEL bit in the LPUART_CR3 register.

The LPUART can be configured to follow a single-wire half-duplex protocol where the TX and RX lines are internally connected. The selection between half- and full-duplex communication is made with a control bit HDSEL in LPUART_CR3.

As soon as HDSEL is written to 1:

- The TX and RX lines are internally connected
- The RX pin is no longer used
- The TX pin is always released when no data is transmitted. Thus, it acts as a standard I/O in idle or in reception. It means that the I/O must be configured so that TX is configured as alternate function opendrain with an external pull-up.

Apart from this, the communication protocol is similar to normal LPUART mode. Any conflicts on the line must be managed by software (by the use of a centralized arbiter, for instance). In particular, the transmission is never blocked by hardware and continues as soon as data is written in the data register while the TE bit is set.

RM0530 - Rev 3 page 477/660

Legends: SB: start bit, STB: stop bit, PB: parity bit. In the data register the PB is always taking the MSB position (8th or 7th, depending on the M bit value).



Note:

As the TX line and the RX lines are connected together, all the transmitted data are stored in the RX FIFO as the data received from an external device. The software has to take care to discard its "own" information after a transmit phase. In half-duplex mode, it is always wise to read back the transmitted data to check if they are correct as there is no hardware protection against possible collision between nodes. If the software does not want to have the RX FIFO storing the transmitted value then it has to disable the receiver part while transmitting (by clearing the RE bit in USART_CR1 register).

Note:

In LPUART, in the case of 1-STOP bit configuration, the RXNE flag is set in the middle of the STOP bit.

21.3.9 Continuous communication using DMA

The LPUART is capable of performing continuous communication using the DMA. The DMA requests for Rx buffer and Tx buffer are generated independently.

Note:

Refer to Section 20.4: USART implementation to determine if the DMA mode is supported. If DMA is not supported, use the LPUSRT to perform continuous communication. When FIFO is disabled, you can clear the TXE/RXNE flags in the LPUART_ISR register.

Transmission using DMA

DMA mode can be enabled for transmission by setting DMAT bit in the LPUART_CR3 register. Data is loaded from an SRAM area configured using the DMA peripheral to the LPUART_TDR register whenever the TXE flag (TXFNF flag if FIFO mode is enabled) is set. To map a DMA channel for LPUART transmission, use the following procedure (x denotes the channel number):

- Write the LPUART_TDR register address in the DMA control register to configure it as the destination of the transfer. The data is moved to this address from memory after each TXE (or TXFNF if FIFO mode is enabled) event.
- Write the memory address in the DMA control register to configure it as the source of the transfer. The data is loaded into the LPUART_TDR register from this memory area after each TXE (or TXFNF if FIFO mode is enabled) event.
- 3. Configure the total number of bytes to be transferred to the DMA control register.
- 4. Configure the channel priority in the DMA register.
- 5. Configure DMA interrupt generation after half/full transfer as required by the application.
- 6. Clear the TC flag in the LPUART ISR register by setting the TCCF bit in the LPUART ICR register.
- 7. Activate the channel in the DMA register.

When the number of data transfers programmed in the DMA controller is reached, the DMA controller generates an interrupt on the DMA channel interrupt vector.

In transmission mode, once the DMA has written all the data to be transmitted (the TCIF flag is set in the DMA_ISR register), the TC flag can be monitored to make sure that the LPUART communication is complete. This is required to avoid corrupting the last transmission before disabling the LPUART or entering Deepstop mode. Software must wait until TC=1. The TC flag remains cleared during all data transfers and it is set by hardware at the end of transmission of the last frame.

RM0530 - Rev 3 page 478/660




Figure 145. Transmission using DMA

Note: When FIFO management is enabled, the DMA request is triggered by transmit FIFO not full (i.e. TXFNF = 1).

Reception using DMA

DMA mode can be enabled for reception by setting the DMAR bit in LPUART_CR3 register. Data is loaded from the LPUART_RDR register to an SRAM area configured using the DMA peripheral whenever a data byte is received. To map a DMA channel for LPUART reception, use the following procedure:

- Write the LPUART_RDR register address in the DMA control register to configure it as the source of the transfer. The data is moved from this address to the memory after each RXNE (RXFNE in case FIFO mode is enabled) event.
- Write the memory address in the DMA control register to configure it as the destination of the transfer. The data is loaded from LPUART_RDR to this memory area after each RXNE (RXFNE in case FIFO mode is enabled) event.
- 3. Configure the total number of bytes to be transferred to the DMA control register.
- 4. Configure the channel priority in the DMA control register.
- 5. Configure interrupt generation after half/full transfer as required by the application.
- 6. Activate the channel in the DMA control register.

When the number of data transfers programmed in the DMA controller is reached, the DMA controller generates an interrupt on the DMA channel interrupt vector.

RM0530 - Rev 3 page 479/660




Figure 146. Reception using DMA

Note:

When FIFO management is enabled, the DMA request is triggered by receive FIFO not empty (i.e. RXFNE = 1).

Error flagging and interrupt generation in multibuffer communication

In multibuffer communication if any error occurs during the transaction the error flag is asserted after the current byte. An interrupt is generated if the interrupt enable flag is set. For framing error, overrun error and noise flag which are asserted with RXNE (RXFNE in case FIFO mode is enabled) in single-byte reception, there is a separate error flag interrupt enable bit (EIE bit in the LPUART_CR3 register), which, if set, enables an interrupt after the current byte if any of these errors occur.

21.3.10 RS232 Hardware flow control and RS485 Driver Enable

It is possible to control the serial data flow between 2 devices by using the nCTS input and the nRTS output. Figure 135. Hardware flow control between 2 USARTs shows how to connect 2 devices in this mode:

LPUART 1

TX

RX

RX circuit

RX circuit

RX circuit

RX circuit

RX TX

RX TX

RX TX

RX TX

RX TX TX circuit

RX TX CIRCUIT

Figure 147. Hardware flow control between 2 LPUARTs

RS232 RTS and CTS flow control can be enabled independently by writing the RTSE and CTSE bits respectively to 1 (in the LPUART_CR3 register).

RS232 RTS flow control

If the RTS flow control is enabled (RTSE=1), then nRTS is asserted (tied low) as long as the LPUART receiver is ready to receive a new data. When the receive register is full, nRTS is deasserted, indicating that the transmission is expected to stop at the end of the current frame. Figure 136. RS232 RTS flow control shows an example of communication with RTS flow control enabled.

RM0530 - Rev 3 page 480/660




Figure 148. RS232 RTS flow control

Note: When FIFO mode is enabled, nRTS is deasserted only when RXFIFO is full.

RS232 CTS flow control

If the CTS flow control is enabled (CTSE=1), then the transmitter checks the nCTS input before transmitting the next frame. If nCTS is asserted (tied low), then the next data is transmitted (assuming that data is to be transmitted, in other words, if TXE/TXFE=0), otherwise the transmission does not occur. When nCTS is deasserted during a transmission, the current transmission is completed before the transmitter stops.

When CTSE=1, the CTSIF status bit is automatically set by hardware as soon as then CTS input toggles. It indicates when the receiver becomes ready or not ready for communication.

An interrupt is generated if the CTSIE bit in the LPUART_CR3 register is set. shows an example of communication with CTS flow control enabled.




Figure 149. RS232 RTS flow control

Note:

For a correct behavior, nCTS must be asserted at least 3 LPUART clock source periods before the end of the current character. In addition it should be noted that the CTSCF flag may not be set for pulses shorter than 2 x PCLK periods.

RS485 driver enable

The driver enable feature is enabled by setting bit DEM in the LPUART_CR3 control register. This allows the user to activate the external transceiver control through the DE (DriverEnable) signal. The assertion time is the time between the activation of the DE signal and the beginning of the START bit. It is programmed using the DEAT [4:0] bit fields in the LPUART_CR1 control register. The de-assertion time is the time between the end of the last stop bit, in a transmitted message, and the de-activation of the DE signal. It is programmed using the DEDT [4:0] bit fields in the LPUART_CR1 control register. The polarity of the DE signal can be configured using the DEP bit in the LPUART_CR3 control register.

In LPUART, the DEAT and DEDT are expressed in LPUART clock source (f_{CK}) cycles:

RM0530 - Rev 3 page 481/660



- The driver enable assertion time=
 - (1 + (DEAT x P)) x f_{CK} , if P /=0
 - (1 + DEAT) x f_{CK} , if P =0
- The driver enable de-assertion time=
 - (1 + (DEDT x P)) x f_{CK}, if P /=0
 - (1 + DEDT) x f_{CK} , if P =0

with P = BRR[20:11]

21.4 LPUART interrupts

Table 68. LPUART interrupt requests

Interrupt event	Event flag	Enable control bit		
Transmit data register empty	TXE	TXEIE		
Transmit FIFO not full	TXFNF	TXFNFIE		
Transmit FIFO empty	TXFE	TXFEIE		
CTS interrupt	CTSIF	CTSIE		
Transmission complete	TC	TCIE		
Receive data register not empty (data ready to be read)	RXNE	RXNEIE		
Receive FIFO not empty	RXFNE	RXFNEIE		
Receive FIFO full	RXFF	RXFFIE		
Overrun error detected	ORE	RXNEIE/RXF- NEIE		
Idle line detected	IDLE	IDLEIE		
Parity error	PE	PEIE		
Noise Flag, Overrun error and Framing Error in multi-buffer communication	NF or ORE or FE	EIE		
Character match	CMF	CMIE		

These events generate an interrupt if the corresponding enable control bit is set.

RM0530 - Rev 3 page 482/660



21.5 LPUART registers

Refer to Section 1.5: Acronyms for a list of abbreviations used in register descriptions.

21.5.1 Control register 1 (LPUART_CR1)

Address offset: 0x00 Reset value: 0x0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RXFFI E	TXFEIE	FIFOE N	M1	Res.	Res.			DEAT[4		DEDT[4:0]					
rw	rw	rw	rw			rw	rw rw		rw	rw	rw	rw	rw	rw	rw
15	14	13	12	11	10	9	8	8 7		5	4	3	2	1	0
Res.	CMIE	MME	MO	WAKE	PCE	PS	PEIE	TXEIE TXFNFI E	TCIE	RXNEIE RXFNEI E	IDLEIE	TE	RE	Res.	UE
	rw	rw	rw	rw	rw	rw	rw	w rw		rw	rw	rw	rw		rw

	RXFFIE : RXFIFO full interrupt enable. This bit is set and cleared by software.
Bit 31	0: Interrupt is inhibited
DILST	1: An LPUART interrupt is generated when RXFF=1 in the LPUART_ISR register
	Note: When FIFO mode is disabled, this bit is reserved and must be kept at reset value.
	TXFEIE: TXFIFO empty interrupt enable. This bit is set and cleared bysoftware.
D# 20	0: Interrupt is inhibited
Bit 30	1: An LPUART interrupt is generated when TXFE=1 in the LPUART_ISR register.
	Note: When FIFO mode is disabled, this bit is reserved and must be kept at reset value.
	FIFOEN: FIFO mode enable.
D:# 00	This bit is set and cleared by software.
Bit 29	0: FIFO mode is disabled
	1: FIFO mode is enabled
	M1: Word length.
	This bit, with bit 12 (M0) determines the word length. It is set or cleared by software.
	M[1:0] = 00: 1 start bit, 8 data bits, n stop bit
Bit 28	M[1:0] = 01: 1 start bit, 9 data bits, n stop bit
2.020	M[1:0] = 10: 1 start bit, 7 data bits, n Stop bit
	This bit can only be written when the LPUART is disabled (UE=0).
	Note: in 7-bits data length mode, the Smartcard mode, LIN master mode and auto baud rate (0x7F and 0x55 frames detection) are not supported.
Bit 27	Reserved, must be kept at reset value.
Bit 26	Reserved, must be kept at reset value.
	DEAT[4:0]: Driver enable assertion time.
Bits	This 5-bit value defines the time between the activation of the DE (driver enable) signal and the beginning of the start bit. It is expressed in UCLK (LPUART clock) clock cycles.
25:21	For more details, refer to RS485 driver enable section.
	This bit field can only be written when the LPUART is disabled (UE=0).

RM0530 - Rev 3 page 483/660



	DEDT[4:0]: Driver enable de-assertion time.
Bits 20:16	This 5-bit value defines the time between the end of the last stop bit, in a transmitted message, and the deactivation of the DE (Driver Enable) signal. It is expressed in UCLK (LPUART clock) clock cycles. For more details, refer to RS485 driver enable section. If the LPUART_TDR register is written during the DEDT time, the new data is transmitted only when the DEDT and DEAT times have both elapsed.
	This bit field can only be written when the LPUART is disabled (UE=0).
Bit 15	Reserved, must be kept at reset value.
	CMIE: Character match interrupt enable. This bit is set and cleared bysoftware.
Bit 14	0: Interrupt is inhibited
	1: An LPUART interrupt is generated when the CMF bit is set in the LPUART_ISR register
	MME: Mute mode enable.
Bit 13	This bit activates the mute mode function of the LPUART. When set, the LPUART can switch between the active and mute modes, as defined by the WAKE bit. It is set and cleared by software.
	0: Receiver in active mode permanently
	1: Receiver can switch between mute mode and active mode
	M0: Word length.
Bit 12	This bit, with bit 28 (M1) determines the word length. It is set or cleared by software. See Bit 28 (M1)description.
	This bit can only be written when the LPUART is disabled (UE=0).
	WAKE: Receiver wakeup method.
	This bit determines the LPUART wakeup method from mute mode. It is set or cleared by software.
Bit 11	0: Idle line
	1: Address mark
	This bit field can only be written when the LPUART is disabled (UE=0).
	PCE: Parity control enable.
Bit 10	This bit selects the hardware parity control (generation and detection). When the parity control is enabled, the computed parity is inserted at the MSB position (9th bit if M=1; 8th bit if M=0) and parity is checked on the received data. This bit is set and cleared by software. Once it is set, PCE is active after the current byte (in reception and in transmission).
	0: Parity control disabled
	1: Parity control enabled
	This bit field can only be written when the LPUART is disabled (UE=0).
	PS: Parity selection.
D:# 0	This bit selects the odd or even parity when the parity generation/detection is enabled (PCE bit set). It is set and cleared by software. The parity is selected after the current byte.
Bit 9	0: Even parity
	1: Odd parity
	This bit field can only be written when the LPUART is disabled (UE=0).
	PEIE: PE interrupt enable.
Bit 8	This bit is set and cleared by software.
Dito	0: Interrupt is inhibited
	1: An LPUART interrupt is generated whenever PE=1 in the LPUART_ISR register
Dit 7	TXEIE/TXFNFIE : Transmit data register empty/TXFIFO not full interrupt enable. This bit is set and cleared by software.
Bit 7	0: Interrupt is inhibited
	1: An LPUART interrupt is generated whenever TXE/TXFNF=1 in the LPUART_ISR register
	TCIE: Transmission complete interrupt enable. This bit is set and cleared by software.
Bit 6	0: Interrupt is inhibited
	1: An LPUART interrupt is generated whenever TC=1 in the LPUART_ISR register

RM0530 - Rev 3 page 484/660



	RXNEIE/RXFNEIE : Receive data register not empty/RXFIFO not empty interrupt enable. This bit is set and cleared by software.
Bit 5	0: Interrupt is inhibited
	1: An LPUART interrupt is generated whenever ORE=1 or RXNE/RXFNE=1 in the LPUART_ISR register
	IDLEIE: IDLE interrupt enable.
Bit 4	This bit is set and cleared by software.
DIL 4	0: Interrupt is inhibited
	1: An LPUART interrupt is generated whenever IDLE=1 in the LPUART_ISR register
	TE: Transmitter enable.
	This bit enables the transmitter. It is set and cleared by software.
	0: Transmitter is disabled
Bit 3	1: Transmitter is enabled
	Note: During transmission, a "0" pulse on the TE bit ("0" followed by "1") sends a preamble (idle line) after the current word. In order to generate an idle character, the TE must not be immediately written to 1. In order to ensure the required duration, the software can poll the TEACK bit in the LPUART_ISR register.
	When TE is set there is a 1 bit-time delay before the transmission starts.
	RE: Receiver enable.
Bit 2	This bit enables the receiver. It is set and cleared by software.
DIL Z	0: Receiver is disabled
	1: Receiver is enabled and begins searching for a start bit
Bit 1	Reserved, must be kept at reset value.
	UE: LPUART enable.
	When this bit is cleared, the LPUART prescalers and outputs are stopped immediately, and current operations are discarded. The configuration of the LPUART is kept, but all the status flags, in the LPUART_ISR are reset. This bit is set and cleared by software.
Bit 0	0: LPUART prescaler and outputs disabled, low-power mode
	1: LPUART enabled
	Note: In order to go into low-power mode without generating errors on the line, the TE bit must be reset before and the software must wait for the TC bit in the LPUART_ISR to be set before resetting the UE bit.
	The DMA requests are also reset when UE = 0 so the DMA channel must be disabled before resetting the UE bit.

RM0530 - Rev 3 page 485/660



21.5.2 Control register 2 (LPUART_CR2)

Address offset: 0x04 Reset value: 0x0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
ADD[7:4]					ADD	[3:0]		Res.	Res.	Res.	Res.	MSBFI RST	DATAINV	TXINV	RXINV
rw	rw	rw	rw	rw	rw	rw	rw					rw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SWAP	Res.	STOP[1:0]		Res.	Res.	Res.	Res.	Res.	Res.	Res.	ADDM7	Res.	Res.	Res.	Res.
rw		rw	rw								rw				

	ADD[7:4]: Address of the LPUART node.
	This bit-field gives the address of the LPUART node or a character code to be recognized.
Bits 31:28	This is used in multiprocessor communication during mute mode or Deepstop mode, for wakeup with 7- bit address mark detection. The MSB of the character sent by the transmitter should be equal to 1. It may also be used for character detection during normal reception, mute mode inactive (for example, end of block detection in ModBus protocol). In this case, the whole received character (8-bit) is compared to the ADD[7:0] value and CMF flag is set on match.
	This bit field can only be written when reception is disabled (RE=0) or the LPUART is disabled (UE=0).
	ADD[3:0]: Address of the LPUART node.
Bits	This bit-field gives the address of the LPUART node or a character code to be recognized.
27:24	This is used in multiprocessor communication during Mute mode or Deepstop mode, for wakeup with address mark detection.
	This bit field can only be written when reception is disabled (RE=0) or the LPUART is disabled (UE=0)
Bit 23:20	Reserved, must be kept at reset value.
	MSBFIRST: Most significant bit first.
	This bit is set and cleared by software.
Bit 19	0: Data is transmitted/received with data bit 0 first, following the start bit
	1: Data is transmitted/received with the MSB (bit 7/8) first, following the start bit. This bit field can only be written when the LPUART is disabled (UE=0).
	DATAINV: Binary data inversion.
	This bit is set and cleared by software.
Bit 18	0: Logical data from the data register are sent/received in positive/direct logic. (1=H, 0=L)
	1: Logical data from the data register are sent/received in negative/inverse logic. (1=L, 0=H). The parity bit is also inverted.
	This bit field can only be written when the LPUART is disabled (UE=0).
	TXINV: TX pin active level inversion. This bit is set and cleared by software.
	0: TX pin signal works using the standard logic levels (VDD =1/idle, Gnd=0/mark)
Bit 17	1: TX pin signal values are inverted. (VDD=0/mark, Gnd=1/idle). This allows the use of an external inverter on the TX line.
	This bit field can only be written when the LPUART is disabled (UE=0).
	RXINV: RX pin active level inversion. This bit is set and cleared bysoftware.
	0: RX pin signal works using the standard logic levels (VDD =1/idle, Gnd=0/mark)
Bit 16	1: RX pin signal values are inverted. (VDD =0/mark, Gnd=1/idle). This allows the use of an external inverter on the RX line.
	This bit field can only be written when the LPUART is disabled (UE=0).

RM0530 - Rev 3 page 486/660



	SWAP: Swap TX/RX pins.
	This bit is set and cleared by software.
Bit 15	0: TX/RX pins are used as defined in standard pinout
Dit 10	1: The TX and RX pins functions are swapped. This allows to work in the case of a cross-wired connection to another UART.
	This bit field can only be written when the LPUART is disabled (UE=0).
Bit 14	Reserved, must be kept at reset value.
	STOP[1:0]: STOP bits.
	These bits are used for programming the stop bits.
	00: 1 stop bit
Bits 13:12	01: Reserved
.0	10: 2 stop bits
	11: Reserved
	This bit field can only be written when the LPUART is disabled (UE=0).
Bit 11:5	Reserved, must be kept at reset value.
	ADDM7: 7-bit Address Detection/4-bit Address Detection.
	This bit is for selection between 4-bit address detection or 7-bit address detection.
	0: 4-bit address detection
Bit 4	1: 7-bit address detection (in 8-bit data mode)
	This bit can only be written when the LPUART is disabled (UE=0).
	Note: In 7-bit and 9-bit data modes, the address detection is done on 6-bit and 8-bit address (ADD[5:0] and ADD[7:0]) respectively.
Bits 3:0	Reserved, must be kept at reset value.

RM0530 - Rev 3 page 487/660



21.5.3 Control register 3 (LPUART_CR3)

Address offset: 0x08 Reset value: 0x0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
-	TXFTCFG RXFTI E. RXFTCFG				Res.	TXFTIE	Res.	Re	es.	Res.	Res.	Res.	Res.		
rw			rw		rw			rw							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DEP	DEM	DDRE	OVRDIS	Res.	CTSIE	CTSE	RTSE	DMAT	DMAR	Res.	Res.	HD SEL	Res.	Res.	EIE
rw	rw	rw	rw		rw	rw	rw	rw	rw			rw			rw

	TXFTCFG: TXFIFO threshold configuration.									
	000: TXFIFO reaches 1/8 of its depth									
	001: TXFIFO reaches 1/4 of its depth									
Bits 31:29	110: TXFIFO reaches 1/2 of its depth									
DIIS 31.29	011: TXFIFO reaches 3/4 of its depth									
	100: TXFIFO reaches 7/8 of its depth									
	101: TXFIFO becomes empty									
	Remaining combinations: Reserved.									
	RXFTIE: RXFIFO threshold interrupt enable. This bit is set and cleared by software.									
Bit28	0: Interrupt is inhibited									
	1: An LPUART interrupt is generated when Receive FIFO reaches the threshold programmed in RXFTCFG									
	RXFTCFG: Receive FIFO threshold configuration.									
	000: Receive FIFO reaches 1/8 of its depth									
	001: Receive FIFO reaches 1/4 of its depth									
Dit- 07:05	110: Receive FIFO reaches 1/2 of its depth									
Bits 27:25	011: Receive FIFO reaches 3/4 of its depth									
	100: Receive FIFO reaches 7/8 of its depth									
	101: Receive FIFO becomes full									
	Remaining combinations: Reserved.									
Bit 24	Reserved, must be kept at reset value.									
	TXFTIE : TXFIFO threshold interrupt enable. This bit is set and cleared by software.									
Bit 23	0: Interrupt is inhibited									
	1: An LPUART interrupt is generated when TXFIFO reaches the threshold programmed in TXFTCFG									
Bits 22:16	Reserved, must be kept at reset value.									
	DEP : Driver enable polarity selection.									
Dit 15	0: DE signal is active high									
Bit 15	1: DE signal is active low									
	This bit can only be written when the LPUART is disabled (UE=0).									
	DEM : Driver enable mode.									
	This bit allows the user to activate the external transceiver control through the DE signal.									
Bit 14	0: DE function is disabled									
	1: DE function is enabled. The DE signal is output on the RTS pin.									
	This bit can only be written when the LPUART is disabled (UE=0).									

RM0530 - Rev 3 page 488/660



	DDRE: DMA disable on reception error.
	0: DMA is not disabled in case of reception error. The corresponding error flag is set but RXNE is kept 0 preventing from overrun. As a consequence, the DMA request is not asserted, so the erroneous data is not transferred (no DMA request), but next correct received data is transferred.
Bit 13	1: DMA is disabled following a reception error. The corresponding error flag is set, as well as RXNE. The DMA request is masked until the error flag is cleared. This means that the software must first disable the DMA request (DMAR = 0) or clear RXNE before clearing the error flag.
	This bit can only be written when the LPUART is disabled (UE=0).
	Note: The reception errors are: parity error, framing error or noise error.
	OVRDIS: Overrun disable.
	This bit is used to disable the receive overrun detection.
	0: Overrun Error Flag, ORE, is set when received data is not read before receiving new data
Bit 12	1: Overrun functionality is disabled. If new data is received while the RXNE flag is still set the ORE flag is not set and the new received data overwrites the previous content of the LPUART_RDR register.
	This bit can only be written when the LPUART is disabled (UE=0).
	Note: This control bit allows checking the communication flow w/o reading the data.
Bit 11	Reserved, must be kept at reset value.
	CTSIE: CTS interrupt enable.
Bit 10	0: Interrupt is inhibited
	1: An interrupt is generated whenever CTSIF=1 in the LPUART_ISR register
	CTSE: CTS enable.
	0: CTS hardware flow control disabled
Bit 9	1: CTS mode enabled, data is only transmitted when the nCTS input is asserted (tied to 0). If the nCTS input is deasserted while data is being transmitted, then the transmission is completed before stopping. If data is written into the data register while nCTS is asserted, the transmission is postponed until nCTS is asserted.
	This bit can only be written when the LPUART is disabled (UE=0).
	RTSE: RTS enable.
	0: RTS hardware flow control disabled
Bit 8	1: RTS output enabled, data is only requested when there is space in the receive buffer. The transmission of data is expected to cease after the current character has been transmitted. The nRTS output is asserted (pulled to 0) when data can be received.
	This bit can only be written when the LPUART is disabled (UE=0).
	DMAT: DMA enable transmitter. This bit is set/reset by software.
Bit 7	1: DMA mode is enabled for transmission
	0: DMA mode is disabled for transmission
	DMAR: DMA enable receiver. This bit is set/reset by software.
Bit 6	1: DMA mode is enabled for reception
	0: DMA mode is disabled for reception
Bit 5:4	Reserved, must be kept at reset value.
	HDSEL: Half-duplex selection.
	Selection of single-wire half-duplex mode.
	O. Half dualsy made is not calcuted
Bit 3	0: Half-duplex mode is not selected
Bit 3	1: Half-duplex mode is selected
Bit 3	

RM0530 - Rev 3 page 489/660



EIE: Error interrupt enable.

Bit 0

Error interrupt enable bit is required to enable interrupt generation in case of a framing error, overrun error or noise flag (FE=1 or ORE=1 or NF=1 in the LPUART_ISR register).

0: Interrupt is inhibited

1: An interrupt is generated when FE=1 or ORE=1 or NF=1 in the LPUART_ISR register

RM0530 - Rev 3 page 490/660



21.5.4 Baud rate register (LPUART_BRR)

This register can only be written when the LPUART is disabled (UE=0). It may be automatically updated by hardware in auto baud rate detection mode.

Address offset: 0x0C Reset value: 0x0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	BRR[19:16]				
												rw	rw	rw	rw	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	BRR[15:0]															
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	

Bits 31:20	Reserved, must be kept at reset value.
Bits 19:0	BRR[19:0]

Note:

It is forbidden to write values less than 0x300 in the LPUART_BRR register. Provided that LPUART_BRR must be > = 0x300 and LPUART_BRR is 20 bits, care should be taken when generating high baud rates using high fck values. f_{ck} must be in the range [3 x baud rate ..4096 x baud rate].

RM0530 - Rev 3 page 491/660



21.5.5 Request register (LPUART_RQR)

Address offset: 0x18 Reset value: 0x0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.											
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	
Res.	TXFRQ	RXFRQ	MMRQ	SBKRQ	Res.										
											w	w	W	W	

Bits 31:5	Reserved, must be kept at reset value.
	TXFRQ: Transmit data flush request.
Bit 4	This bit is used when FIFO mode is enabled. TXFRQ bit is set to flush the whole FIFO. This sets the flag TXFE (TXFIFO empty, bit 23 in the LPUART_ISR register).
	Note: In FIFO mode, the TXFNF flag is reset during the flush request until TxFIFO is empty in order to ensure that no data is written in the data register.
	RXFRQ: Receive data flush request.
Bit 3	Writing 1 to this bit clears the RXNE flag.
	This allows the received data to be discarded without reading it, and avoid an overrun condition.
Bit 2	MMRQ: Mute mode request.
Dit 2	Writing 1 to this bit puts the LPUART in mute mode and resets the RWU flag.
	SBKRQ: Send break request.
Bit 1	Writing 1 to this bit sets the SBKF flag and request to send a BREAK on the line, as soon as the transmit machine is available.
	Note: In the case the application needs to send the break character following all previously inserted data, including the ones not yet transmitted, the software should wait for the TXE flag assertion before setting the SBKRQ bit.
Bit 0	Reserved, must be kept at reset value.

RM0530 - Rev 3 page 492/660



21.5.6 Interrupt and status register (LPUART_ISR)

Address offset: 0x1C

Reset value: 0x00C0 (in case FIFO disabled)
Reset value: 0x08000C0 (in case FIFO enabled)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	TXFT	RXFT	Res.	RXFF	TXFE	RE ACK	TE ACK	Res.	RWU	SBKF	CMF	BUSY
				r	r		r	r	r	r		r	r	r	r
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	Res.	Res.	Res.	Res.	CTS	CTSIF	Res.	TXE	TC	RXNE	IDLE	ORE	NF	FE	PE
					r	r		r	r	r	r	r	r	r	r

Bits 31:28	Reserved, must be kept at reset value.
	TXFT: TXFIFO threshold flag.
Bit 27	This bit is set by hardware when the TXFIFO reaches the programmed threshold in TXFTCFG in LPUARTx_CR3 register, i.e. the TXFIFO contains TXFTCFG empty locations. An interrupt is generated if the TXFTIE bit = 1 (bit 31) in the LPUART_CR3 register.
	0: TXFIFO does not reach the programmed threshold
	1: TXFIFO reached the programmed threshold
	RXFT: RXFIFO threshold flag.
Bit 26	This bit is set by hardware when the RXFIFO reaches the programmed threshold in RXFTCFG in LPUARTx_CR3 register, i.e. the Receive FIFO contains RXFTCFG data. An interrupt is generated if the RXFTIE bit = 1 (bit 27) in the LPUART_CR3 register.
	0: Receive FIFO does not reach the programmed threshold
	1: Receive FIFO reached the programmed threshold
Bit 25	Reserved, must be kept at reset value.
	RXFF: RXFIFO Full.
	This bit is set by hardware when RXFIFO is Full.
Bit 24	An interrupt is generated if the RXFFIE bit = 1 in the LPUART_CR1 register.
	0: RXFIFO is not full
	1: RXFIFO is full
	TXFE: TXFIFO empty.
	This bit is set by hardware when TXFIFO is empty. When the TXFIFO contains at least one data, this flag is cleared. The TXFE flag can also be set by writing 1 to the bit TXFRQ (bit 4) in the LPUART_RQR register.
Bit 23	An interrupt is generated if the TXFEIE bit = 1 (bit 30) in the LPUART_CR1 register.
	0: TXFIFO is not empty
	1: TXFIFO is empty
	REACK: Receive enable acknowledge flag.
	This bit is set/reset by hardware when the Receive Enable value is taken into account by the LPUART.
Bit 22	It can be used to verify that the LPUART is ready for reception before entering Deepstop mode.
	Note: If the LPUART does not support the wakeup from Deepstop feature, this bit is reserved and forced by hardware to '0'.
	TEACK: Transmit enable acknowledge flag.
Bit 21	This bit is set/reset by hardware, when the Transmit Enable value is taken into account by the LPUART.
. – .	It can be used when an idle frame request is generated by writing TE=0, followed by TE=1 in the LPUART_CR1 register, in order to respect the TE=0 minimum period.
Bit 20	Reserved, must be kept at reset value.

RM0530 - Rev 3 page 493/660



	RWU: Receiver wakeup from mute mode.
	This bit indicates if the LPUART is in mute mode. It is cleared/set by hardware when a wakeup/mute sequence is recognized. The mute mode control sequence (address or IDLE) is selected by the WAKE bit in the LPUART_CR1 register.
Bit 19	When wakeup on IDLE mode is selected, this bit can only be set by software, writing 1 to the MMRQ bit in the LPUART_RQR register.
	0: Receiver in active mode
	1: Receiver in mute mode
	Note: If the LPUART does not support the wakeup from Deepstop feature, this bit is reserved and forced by hardware to '0'.
	SBKF: Send break flag.
Bit 18	This bit indicates that a send break character was requested. It is set by software, by writing 1 to the SBKRQ bit in the LPUART_CR3 register. It is automatically reset by hardware during the stop bit of break transmission.
	0: No break character is transmitted
	1: Break character is transmitted
	CMF: Character match flag.
	This bit is set by hardware, when a the character defined by ADD[7:0] is received. It is cleared by software, writing 1 to the CMCF in the LPUART_ICR register.
Bit 17	An interrupt is generated if CMIE=1in the LPUART_CR1 register.
	0: No character match detected
	1: Character match detected
	BUSY: Busy flag.
Bit 16	This bit is set and reset by hardware. It is active when a communication is on-going on the RX line (successful start bit detected). It is reset at the end of the reception (successful or not).
	0: LPUART is idle (no reception)
	1: Reception on-going
Bit 15:11	Reserved, must be kept at reset value.
	CTS: CTS flag.
	This bit is set/reset by hardware. It is an inverted copy of the status of the nCTS input pin.
Bit 10	0: nCTS line set
	1: nCTS line reset
	Note: If the hardware flow control feature is not supported, this bit is reserved and forced by hardware to '0'.
	CTSIF: CTS interrupt flag.
	This bit is set by hardware when the nCTS input toggles, if the CTSE bit is set. It is cleared by software, by writing 1 to the CTSCF bit in the LPUART_ICR register.
Bit 9	An interrupt is generated if CTSIE=1 in the LPUART_CR3 register.
	0: No change occurred on the nCTS status line
	1: A change occurred on the nCTS status line
	Note: If the hardware flow control feature is not supported, this bit is reserved and forced by hardware to '0'.
	The state of the s
Bit 8	Reserved, must be kept at reset value.

RM0530 - Rev 3 page 494/660



TXE/TXFNF: Transmit data register empty/TXFIFO not full.

When FIFO mode is disabled, TXE is set by hardware when the content of the LPUARTx_TDR register has been transferred into the shift register. It is cleared by a write to the LPUARTx_TDR register.

When FIFO mode is enabled, TXFNF is set by hardware when TXFIFO is not full, and so data can be written in the LPUART_TDR. Every write in the LPUART_TDR places the data in the TXFIFO. This flag remains set until the TXFIFO is full. When the TXFIFO is full, this flag is cleared indicating that data can not be written into the LPUART_TDR.

Bit 7

Note: The TXFNF is kept reset during the flush request until TXFIFO is empty. After sending the flush request (by setting TXFRQ bit), the flag TXFNF should be checked prior to writing in TXFIFO. (TXFNF and TXFE is set at the same time).

An interrupt is generated if the TXEIE/TXFNFIE bit = 1 in the LPUART_CR1 register.

- 0: Data register is full/Transmit FIFO is full
- 1: Data register/Transmit FIFO is not full

Note: This bit is used during single buffer transmission.

TC: Transmission complete.

This bit is set by hardware if the transmission of a frame containing data is complete and if TXE/TXFF is set. An interrupt is generated if TCIE=1 in the LPUART_CR1 register. It is cleared by software, writing 1 to the TCCF in the LPUART_ICR register or by a write to the LPUART_TDR register.

Bit 6 An interrupt is generated if TCIE=1 in the LPUART_CR1 register.

- 0: Transmission is not complete
- 1: Transmission is complete

Note: If TE bit is reset and no transmission is on-going, the TC bit is set immediately.

RXNE/RXFNE: Read data register not empty/RXFIFO not empty.

RXNE bit is set by hardware when the content of the LPUARTx_RDR shift register has been transferred to the LPUARTx_RDR register. It is cleared by a read to the LPUARTx_RDR register. The RXNE flag can also be cleared by writing 1 to the RXFRQ in the LPUARTx_RQR register. RXFNE bit is set by hardware when the RXFIFO is not empty, and so data can be read from the LPUART_RDR register. Every read of the LPUART_RDR frees a location in the RXFIFO. It is cleared when the RXFIFO is empty.

Bit 5

The RXNE/RXFNE flag can also be cleared by writing 1 to the RXFRQ in the LPUART_RQR register.

An interrupt is generated if RXNEIE/RXFNEIE=1 in the LPUART_CR1 register.

- 0: Data is not received
- 1: Received data is ready to be read

IDLE: Idle line detected.

This bit is set by hardware when an idle line is detected. An interrupt is generated if IDLEIE=1 in the LPUART_CR1 register. It is cleared by software, writing 1 to the IDLECF in the LPUART_ICR register.

Bit 4

0: No Idle line is detected

1: Idle line is detected

Note: The IDLE bit is not set again until the RXNE bit has been set (i.e. a new idle line occurs).

If mute mode is enabled (MME=1), IDLE is set if the LPUART is not mute (RWU=0), whatever the mute mode selected by the WAKE bit. If RWU=1, IDLE is not set.

ORE: Overrun error.

This bit is set by hardware when the data currently being received in the shift register is ready to be transferred into the LPUARTx_RDR register while RXNE=1 (RXFF=1 in case FIFO mode is enabled). It is cleared by a software, writing 1 to the ORECF, in the LPUARTx_ICR register.

An interrupt is generated if RXNEIE/ RXFNEIE=1 or EIE=1 in the LPUARTx_CR1 register.

Bit 3

0: No overrun error

1: Overrun error is detected

Note: When this bit is set, the LPUART_RDR register content is not lost but the shift register is overwritten. An interrupt is generated if the ORE flag is set during multi-buffer communication if the EIE bit is set.

This bit is permanently forced to 0 (no overrun detection) when the bit OVRDIS is set in the LPUART_CR3 register.

RM0530 - Rev 3 page 495/660



	NF: START bit noise detection flag.
	This bit is set by hardware when noise is detected on the START bit of a received frame. It is cleared by software, writing 1 to the NFCF bit in the LPUART_ICR register.
	0: No noise is detected
Bit 2	1: Noise is detected
	Note: This bit does not generate an interrupt as it appears at the same time as the RXNE/RXFNE bit which itself generates an interrupt. An interrupt is generated when the NF flag is set during multi buffer communication if the EIE bit is set.
	Note: In FIFO mode, this error is associated with the character in the LPUART_RDR.
	FE: Framing error.
Bit 1	This bit is set by hardware when a de-synchronization, excessive noise or a break character is detected. It is cleared by software, writing 1 to the FECF bit in the LPUART_ICR register. In Smartcard mode, in transmission, this bit is set when the maximum number of transmit attempts is reached without success (the card NACKs the data frame).
DIL I	An interrupt is generated if EIE=1 in the LPUART_CR1 register.
	0: No framing error is detected
	1: Framing error or break character is detected
	Note: In FIFO mode, this error is associated with the character in the LPUART_RDR.
	PE: Parity error.
	This bit is set by hardware when a parity error occurs in receiver mode. It is cleared by software, writing 1 to the PECF in the LPUART_ICR register.
Bit 0	An interrupt is generated if PEIE=1 in the LPUART_CR1 register.
	0: No parity error
	1: Parity error

Note: In FIFO mode, this error is associated with the character in the LPUART_RDR.

RM0530 - Rev 3 page 496/660



21.5.7 Interrupt flag clear register (LPUART_ICR)

Address offset: 0x20 Reset value: 0x0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	WUCF	Res.	Res.	CMCF	Res.						
											w_r0			w_r0	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	Res.	Res.	Res.	Res.	Res.	CTSCF	Res.	Res.	TCCF	Res.	IDLECF	ORECF	NECF	FECF	PECF

Bits 31:21 Reserved, must be kept at reset value. WUCF: Wakeup from Deepstop mode clear flag. Writing 1 to this bit clears the WUF flag in the LPUART_ISR register. Note: If the LPUART does not support the wakeup from Deepstop feature, this bit is reserved and forced by hardware to '0'. Bit 19:18 Reserved, must be kept at reset value. CMCF: Character match clear flag. Writing 1 to this bit clears the CMF flag in the LPUART_ISR register. Bit 16:10 Reserved, must be kept at reset value. CTSCF: CTS clear flag. Writing 1 to this bit clears the CTSIF flag in the LPUART_ISR register. Bit 8:7 Reserved, must be kept at reset value. Bit 7 Reserved, must be kept at reset value. Bit 8 Reserved, must be kept at reset value. Bit 6 TCCF: Transmission complete clear flag. Writing 1 to this bit clears the TC flag in the LPUART_ISR register. Bit 5 Reserved, must be kept at reset value. Bit 4 IDLECF: Idle line detected clear flag. Writing 1 to this bit clears the IDLE flag in the LPUART_ISR register. Bit 3 ORECF: Overrun error clear flag. Writing 1 to this bit clears the NF flag in the LPUART_ISR register. Bit 2 NECF: Noise detected clear flag. Writing 1 to this bit clears the NF flag in the LPUART_ISR register. Bit 1 FECF: Framing error clear flag. Writing 1 to this bit clears the FE flag in the LPUART_ISR register. Bit 0 PECF: Parity error clear flag. Writing 1 to this bit clears the PE flag in the LPUART_ISR register.		
register. Note: If the LPUART does not support the wakeup from Deepstop feature, this bit is reserved and forced by hardware to '0'. Bit 19:18 Reserved, must be kept at reset value. CMCF: Character match clear flag. Writing 1 to this bit clears the CMF flag in the LPUART_ISR register. Bit 16:10 Reserved, must be kept at reset value. CTSCF: CTS clear flag. Writing 1 to this bit clears the CTSIF flag in the LPUART_ISR register. Bit 8:7 Reserved, must be kept at reset value. Bit 7 Reserved, must be kept at reset value. Bit 6 TCCF: Transmission complete clear flag. Writing 1 to this bit clears the TC flag in the LPUART_ISR register. Bit 5 Reserved, must be kept at reset value. Bit 4 IDLECF: Idle line detected clear flag. Writing 1 to this bit clears the IDLE flag in the LPUART_ISR register. Bit 3 ORECF: Overrun error clear flag. Writing 1 to this bit clears the ORE flag in the LPUART_ISR register. Bit 2 NECF: Roise detected clear flag. Writing 1 to this bit clears the NF flag in the LPUART_ISR register. FECF: Framing error clear flag. Writing 1 to this bit clears the FE flag in the LPUART_ISR register.	Bits 31:21	Reserved, must be kept at reset value.
Note: If the LPUART does not support the wakeup from Deepstop feature, this bit is reserved and forced by hardware to '0'. Bit 19:18 Reserved, must be kept at reset value. CMCF: Character match clear flag. Writing 1 to this bit clears the CMF flag in the LPUART_ISR register. Bit 16:10 Reserved, must be kept at reset value. CTSCF: CTS clear flag. Writing 1 to this bit clears the CTSIF flag in the LPUART_ISR register. Bit 8:7 Reserved, must be kept at reset value. Bit 7 Reserved, must be kept at reset value. Bit 6 TCCF: Transmission complete clear flag. Writing 1 to this bit clears the TC flag in the LPUART_ISR register. Bit 5 Reserved, must be kept at reset value. Bit 4 IDLECF: Idle line detected clear flag. Writing 1 to this bit clears the IDLE flag in the LPUART_ISR register. Bit 3 ORECF: Overrun error clear flag. Writing 1 to this bit clears the ORE flag in the LPUART_ISR register. Bit 2 NECF: Noise detected clear flag. Writing 1 to this bit clears the NF flag in the LPUART_ISR register. FECF: Framing error clear flag. Writing 1 to this bit clears the FE flag in the LPUART_ISR register.	Dit 20	
Bit 17 CMCF: Character match clear flag. Writing 1 to this bit clears the CMF flag in the LPUART_ISR register. Bit 16:10 Reserved, must be kept at reset value. CTSCF: CTS clear flag. Writing 1 to this bit clears the CTSIF flag in the LPUART_ISR register. Bit 8:7 Reserved, must be kept at reset value. Bit 7 Reserved, must be kept at reset value. Bit 6 TCCF: Transmission complete clear flag. Writing 1 to this bit clears the TC flag in the LPUART_ISR register. Bit 5 Reserved, must be kept at reset value. Bit 4 IDLECF: Idle line detected clear flag. Writing 1 to this bit clears the IDLE flag in the LPUART_ISR register. Bit 3 ORECF: Overrun error clear flag. Writing 1 to this bit clears the ORE flag in the LPUART_ISR register. Bit 2 NECF: Noise detected clear flag. Writing 1 to this bit clears the FE flag in the LPUART_ISR register. Bit 1 FECF: Framing error clear flag. Writing 1 to this bit clears the FE flag in the LPUART_ISR register.	Bit 20	
Bit 16:10 Reserved, must be kept at reset value. Bit 9 CTSCF: CTS clear flag. Writing 1 to this bit clears the CTSIF flag in the LPUART_ISR register. Bit 8:7 Reserved, must be kept at reset value. Bit 7 Reserved, must be kept at reset value. Bit 6 TCCF: Transmission complete clear flag. Writing 1 to this bit clears the TC flag in the LPUART_ISR register. Bit 5 Reserved, must be kept at reset value. Bit 4 IDLECF: Idle line detected clear flag. Writing 1 to this bit clears the IDLE flag in the LPUART_ISR register. Bit 3 ORECF: Overrun error clear flag. Writing 1 to this bit clears the ORE flag in the LPUART_ISR register. Bit 2 NECF: Noise detected clear flag. Writing 1 to this bit clears the FE flag in the LPUART_ISR register. Bit 1 FECF: Framing error clear flag. Writing 1 to this bit clears the FE flag in the LPUART_ISR register.	Bit 19:18	Reserved, must be kept at reset value.
Writing 1 to this bit clears the CMF flag in the LPUART_ISR register. Bit 16:10 Reserved, must be kept at reset value. CTSCF: CTS clear flag. Writing 1 to this bit clears the CTSIF flag in the LPUART_ISR register. Bit 8:7 Reserved, must be kept at reset value. Bit 7 Reserved, must be kept at reset value. Bit 6 TCCF: Transmission complete clear flag. Writing 1 to this bit clears the TC flag in the LPUART_ISR register. Bit 5 Reserved, must be kept at reset value. Bit 4 IDLECF: Idle line detected clear flag. Writing 1 to this bit clears the IDLE flag in the LPUART_ISR register. Bit 3 ORECF: Overrun error clear flag. Writing 1 to this bit clears the ORE flag in the LPUART_ISR register. Bit 2 NECF: Noise detected clear flag. Writing 1 to this bit clears the FE flag in the LPUART_ISR register. Bit 1 FECF: Framing error clear flag. Writing 1 to this bit clears the FE flag in the LPUART_ISR register.	Dit 17	CMCF: Character match clear flag.
Bit 9 CTSCF: CTS clear flag. Writing 1 to this bit clears the CTSIF flag in the LPUART_ISR register. Bit 8:7 Reserved, must be kept at reset value. Bit 7 Reserved, must be kept at reset value. Bit 6 TCCF: Transmission complete clear flag. Writing 1 to this bit clears the TC flag in the LPUART_ISR register. Bit 5 Reserved, must be kept at reset value. Bit 4 IDLECF: Idle line detected clear flag. Writing 1 to this bit clears the IDLE flag in the LPUART_ISR register. Bit 3 ORECF: Overrun error clear flag. Writing 1 to this bit clears the ORE flag in the LPUART_ISR register. Bit 2 NECF: Noise detected clear flag. Writing 1 to this bit clears the FE flag in the LPUART_ISR register. Bit 1 FECF: Framing error clear flag. Writing 1 to this bit clears the FE flag in the LPUART_ISR register.	DIL 17	Writing 1 to this bit clears the CMF flag in the LPUART_ISR register.
Bit 9 Writing 1 to this bit clears the CTSIF flag in the LPUART_ISR register. Bit 8:7 Reserved, must be kept at reset value. Bit 7 Reserved, must be kept at reset value. Bit 6 TCCF: Transmission complete clear flag. Writing 1 to this bit clears the TC flag in the LPUART_ISR register. Bit 5 Reserved, must be kept at reset value. Bit 4 IDLECF: Idle line detected clear flag. Writing 1 to this bit clears the IDLE flag in the LPUART_ISR register. Bit 3 ORECF: Overrun error clear flag. Writing 1 to this bit clears the ORE flag in the LPUART_ISR register. Bit 2 NECF: Noise detected clear flag. Writing 1 to this bit clears the NF flag in the LPUART_ISR register. Bit 1 FECF: Framing error clear flag. Writing 1 to this bit clears the FE flag in the LPUART_ISR register.	Bit 16:10	Reserved, must be kept at reset value.
Writing 1 to this bit clears the CTSIF flag in the LPUART_ISR register. Bit 8:7 Reserved, must be kept at reset value. Bit 7 Reserved, must be kept at reset value. Bit 6 TCCF: Transmission complete clear flag. Writing 1 to this bit clears the TC flag in the LPUART_ISR register. Bit 5 Reserved, must be kept at reset value. Bit 4 IDLECF: Idle line detected clear flag. Writing 1 to this bit clears the IDLE flag in the LPUART_ISR register. Bit 3 ORECF: Overrun error clear flag. Writing 1 to this bit clears the ORE flag in the LPUART_ISR register. Bit 2 NECF: Noise detected clear flag. Writing 1 to this bit clears the FE flag in the LPUART_ISR register. Bit 1 FECF: Framing error clear flag. Writing 1 to this bit clears the FE flag in the LPUART_ISR register.	Dit O	CTSCF: CTS clear flag.
Bit 7 Reserved, must be kept at reset value. Bit 6 TCCF: Transmission complete clear flag. Writing 1 to this bit clears the TC flag in the LPUART_ISR register. Bit 5 Reserved, must be kept at reset value. Bit 4 IDLECF: Idle line detected clear flag. Writing 1 to this bit clears the IDLE flag in the LPUART_ISR register. Bit 3 ORECF: Overrun error clear flag. Writing 1 to this bit clears the ORE flag in the LPUART_ISR register. Bit 2 NECF: Noise detected clear flag. Writing 1 to this bit clears the NF flag in the LPUART_ISR register. Bit 1 FECF: Framing error clear flag. Writing 1 to this bit clears the FE flag in the LPUART_ISR register.	Dit 9	Writing 1 to this bit clears the CTSIF flag in the LPUART_ISR register.
Bit 6 TCCF: Transmission complete clear flag. Writing 1 to this bit clears the TC flag in the LPUART_ISR register. Bit 5 Reserved, must be kept at reset value. Bit 4 IDLECF: Idle line detected clear flag. Writing 1 to this bit clears the IDLE flag in the LPUART_ISR register. Bit 3 ORECF: Overrun error clear flag. Writing 1 to this bit clears the ORE flag in the LPUART_ISR register. Bit 2 NECF: Noise detected clear flag. Writing 1 to this bit clears the NF flag in the LPUART_ISR register. Bit 1 FECF: Framing error clear flag. Writing 1 to this bit clears the FE flag in the LPUART_ISR register.	Bit 8:7	Reserved, must be kept at reset value.
Bit 5 Reserved, must be kept at reset value. Bit 4 IDLECF: Idle line detected clear flag. Writing 1 to this bit clears the IDLE flag in the LPUART_ISR register. Bit 3 ORECF: Overrun error clear flag. Writing 1 to this bit clears the ORE flag in the LPUART_ISR register. Bit 2 NECF: Noise detected clear flag. Writing 1 to this bit clears the NF flag in the LPUART_ISR register. Bit 1 FECF: Framing error clear flag. Writing 1 to this bit clears the FE flag in the LPUART_ISR register.	Bit 7	Reserved, must be kept at reset value.
Bit 4 IDLECF: Idle line detected clear flag. Writing 1 to this bit clears the IDLE flag in the LPUART_ISR register. Bit 3 ORECF: Overrun error clear flag. Writing 1 to this bit clears the ORE flag in the LPUART_ISR register. Bit 2 NECF: Noise detected clear flag. Writing 1 to this bit clears the NF flag in the LPUART_ISR register. Bit 1 FECF: Framing error clear flag. Writing 1 to this bit clears the FE flag in the LPUART_ISR register.	Bit 6	TCCF: Transmission complete clear flag. Writing 1 to this bit clears the TC flag in the LPUART_ISR register.
Bit 3 ORECF: Overrun error clear flag. Writing 1 to this bit clears the ORE flag in the LPUART_ISR register. Bit 2 NECF: Noise detected clear flag. Writing 1 to this bit clears the NF flag in the LPUART_ISR register. Bit 1 FECF: Framing error clear flag. Writing 1 to this bit clears the FE flag in the LPUART_ISR register.	Bit 5	Reserved, must be kept at reset value.
Bit 2 NECF: Noise detected clear flag. Writing 1 to this bit clears the NF flag in the LPUART_ISR register. Bit 1 FECF: Framing error clear flag. Writing 1 to this bit clears the FE flag in the LPUART_ISR register.	Bit 4	IDLECF: Idle line detected clear flag. Writing 1 to this bit clears the IDLE flag in the LPUART_ISR register.
Bit 1 FECF: Framing error clear flag. Writing 1 to this bit clears the FE flag in the LPUART_ISR register.	Bit 3	ORECF: Overrun error clear flag. Writing 1 to this bit clears the ORE flag in the LPUART_ISR register.
	Bit 2	NECF: Noise detected clear flag. Writing 1 to this bit clears the NF flag in the LPUART_ISR register.
Bit 0 PECF: Parity error clear flag. Writing 1 to this bit clears the PE flag in the LPUART_ISR register.	Bit 1	FECF: Framing error clear flag. Writing 1 to this bit clears the FE flag in the LPUART_ISR register.
	Bit 0	PECF: Parity error clear flag. Writing 1 to this bit clears the PE flag in the LPUART_ISR register.

RM0530 - Rev 3 page 497/660



21.5.8 Receive data register (LPUART_RDR)

Address offset: 0x24 Reset value: undefined

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.											
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.				F	RDR[8:0]									
							r	r	r	r	r	r	r	r	r

Bits 31:9	Reserved, must be kept at reset value.
	RDR[8:0]: Receive data value Contains the received data character.
Bits 8:0	The RDR register provides the parallel interface between the input shift register and the internal bus (see Figure 113. USART block diagram).
	When receiving with the parity enabled, the value read in the MSB bit is the received parity bit.

RM0530 - Rev 3 page 498/660



21.5.9 Transmit data register (LPUART_TDR)

Address offset: 0x28 Reset value: undefined

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.									
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Res.	TDR[8:0]																
							rw	rw	rw	rw	rw	rw	rw	rw	rw		

Bits 31:9	Reserved, must be kept at reset value.
	TDR[8:0]: Transmit data value contains the data character to be transmitted.
Bits 8:0	The TDR register provides the parallel interface between the internal bus and the output shift register (see Figure 113. USART block diagram).
BILS 6.0	When transmitting with the parity enabled (PCE bit set to 1 in the LPUART_CR1 register), the value written in the MSB (bit 7 or bit 8 depending on the data length) has no effect because it is replaced by the parity.
	Note: This register must be written only when TXE/TXFNF=1.

RM0530 - Rev 3 page 499/660



21.5.10 Prescaler register (LPUART_PRESC)

This register can only be written when the USART is disabled (UE=0).

Address offset: 0x2C Reset value: 0x0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.													
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	F	RESCA	LER[3:0)]											
												rw	rw	rw	rw

Bits 31:4	Reserved, must be kept at reset value.													
	PRESCALER[3:0]: Clock prescaler.													
	The USART input clock can be divided by a prescaler:													
	0000: Input clock not divided													
	0001: Input clock divided by 2													
	0010: Input clock divided by 4													
	0011: Input clock divided by 6													
	0100: Input clock divided by 8													
Bits	0101: Input clock divided by 10													
3:0	0440 1 1 1 1 1 1 1 1 40													
	0111: Input clock divided by 16													
	1000: Input clock divided by 32													
	1001: Input clock divided by 64													
	1010: Input clock divided by 128													
	1011: Input clock divided by 256.													
	Remaining combinations: Reserved.													
	Note: When PRESCALER is programmed with a value different of the allowed ones, programmed prescaler value is «1011», i.e. input clock divided by 256.													

RM0530 - Rev 3 page 500/660

21.5.11 LPUART register map

The table below gives the LPUART register map and reset values.

Table 69. LPUART register map and reset values

Offset	Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5 4	4 3	2	1_	0												
0x00 LPUART_CR1		RXFFIE	TXFEIE	FIFOEN	Σ	Res.	Res.			DEAT[4:0]					DEDT[4:0]			Res.	CMIE	MME	MO	WAKE	PCE	PS					TELE			Эn												
	Reset value	0	0	0	0			0	0	0	0	0	0	0	0	0	0		0	0	0	0	0	0	0	0	0	0 (0 0	0		0												
0x04 LPUART_CR2	LPUART_CR2	4:													5.00		5.50					Res.	Res.	Res.	Res.	MSBFIRST	DATAINV	VNIXT	RXINV	SWAP	Res.	10. F3	[0.1] PO I S	Res.	ADDIM/ Res.	Res.	Res.	Res.						
	Reset value	0	0	0	0	0	0	0	0					0	0	0	0	0		0	0							-	0															
0x08	LPUART_CR3		TXFTCF G[2:0]		RXFTIE		RXFTCF G[2:0]		Res.	TXFTIE	Res.	Res.	Res.	Res.	Res.	Res.	Res.	DEP	DEM	DDRE	OVRDIS	Res.	CTSIE	CTSE	RTSE	DMAT	DMAR	Res.	Res. HDSEL	Res.	Res.	H												
	Reset value	0	0	0	0	0	0	0		0								0	0	0	0		0	0	0	0	0		0			0												
0x0C	LPUART_BRR	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.		BRR[19:0]																													
	Reset value																		0	0	0	0	0	0	0	0	0	0	0 0	0	0	0												
0x10- 0x14													Re	served																														
0x18	LPUART_RQR	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	RXFRO	MMRQ	SBKRQ	Res.												
	Reset value																												0 0	0	0													
0x1C	LPUART_ISR	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	REACK	TEACK	WUF	RWU	SBKF	CMF	BUSY	Res.	Res.	Res.	Res.	Res.	CTS	CTSIF.	Res.	TXE	TC I	RXNE	ORE	본	믭	밆												
	Reset value										0	0	0	0	0	0	0						0	0		1	0	0 (0 0	0	0	0												
0x20	LPUART_ICR	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	WUCF	Res.	Res.	CMCF	Res.	Res.	Res.	Res.	Res.	Res.	Res.	CTSCF	Res.	Res.	TCCF	Res.	ORECF	NECF	FECF	PECF												
	Reset value												0			0								0			0		0 0	0	0	0												





RM0530
Universal Asynchronous Receiver Transmitter (LPUART)

Offset	Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5 4	3	2 1	0			
0x24	LPUART_RDR	Res.			RDR[8:0]																													
	Reset value																									0	0	0 0	0	0 0	0			
0x28	LPUART_TDR	Res.	TDR[8:0]				ו טאן אינו																											
	Reset value																									0	0	0 0	0	0 0	0			
0x2C	LPUART_PRESC	Res.	Res.	Res.		PRESCALER[3:0]																												
																													0	0 0	0			

Refer to Table 3. STM32WB07xC and STM32WB06xC memory map and peripheral register boundary addresses.



Serial peripheral interface / inter-IC sound (SPI/I2S)

In the STM32WB07xC and STM32WB06xC devices, only SPI2 and SPI3 supports I²S protocol in addition to SPI features. SPI1 does not support I²S.

22.1 Introduction

The SPI/I²S interface can be used to communicate with external devices using the SPI protocol or the I²S audio protocol. SPI or I²S mode is selectable by software. SPI Motorola mode is selected by default after a device reset. The serial peripheral interface (SPI) protocol supports half-duplex, full-duplex and simplex synchronous, serial communication with external devices. The interface can be configured as master and in this case it provides the communication clock (SCK) to the external slave device. The interface is also capable of operating in multimaster configuration.

The inter-IC sound (I²S) protocol is also a synchronous serial communication interface. It can operate in slave or master mode with half-duplex communication. It can address four different audio standards including the Philips I²S standard, the MSB- and LSB-justified standards and the PCM standard.

22.2 SPI main features

- Master or slave operation
- Full-duplex synchronous transfers on three lines
- Half-duplex synchronous transfer on two lines (with bidirectional dataline)
- Simplex synchronous transfers on two lines (with unidirectional dataline)
- 4-bit to 16-bit data size selection
- Multimaster mode capability
- 8 master mode baud rate prescalers up to f_{PCLK/2}
- Slave mode frequency up to f_{PCLK/2}
- NSS management by hardware or software for both master and slave: dynamic change of master/slave operations
- Programmable clock polarity and phase
- Programmable data order with MSB-first or LSB-first shifting
- Dedicated transmission and reception flags with interrupt capability
- SPI bus busy status flag
- SPI Motorola support
- Hardware CRC feature for reliable communication:
 - CRC value can be transmitted as last byte in Tx mode
 - Automatic CRC error checking for last received byte
- Master mode fault, overrun flags with interrupt capability
- CRC error flag
- Two 32-bit embedded Rx and Tx FIFOs with DMA capability
- SPI TI mode support.

22.3 I2S main features

- Half-duplex communication (only transmitter orreceiver)
- Master or slave operations
- 8-bit programmable linear prescaler to reach accurate audio sample frequencies (from 8 kHz to 96 kHz)
- Data format may be 16-bit, 24-bit or 32-bit
- Packet frame is fixed to 16-bit (16-bit data frame) or 32-bit (16-bit, 24-bit, 32-bit data frame) by audio channel
- Programmable clock polarity (steady-state)
- Underrun flag in slave transmission mode, overrun flag in reception mode (master and slave) and frame error flag in reception and transmitter mode (slave only)

RM0530 - Rev 3 page 503/660



- 16-bit register for transmission and reception with one data register for both channel sides
- Supported I²S protocols:
 - I²S Philips standard
 - MSB-Justified standard (Left-Justified)
 - LSB-Justified standard (Right-Justified)
 - PCM standard (with short and long frame synchronization on 16-bit channel frame or 16-bit data frame extended to 32-bit channel frame)
- Data direction is always MSB first
- DMA capability for transmission and reception (16-bit wide)
- Master clock can be output to drive an external audio component. Ratio is fixed at 256 × FS (where F_S is the audio sampling frequency).

22.4 SPI/I2S implementation

This manual describes the full set of features implemented in SPI1, SPI2 and SPI3.

Table 70. STM32WB07xC and STM32WB06xC SPI implementation describes the SPI/I²S implementation in the STM32WB07xC and STM32WB06xC devices.

Table 70. STM32WB07xC and STM32WB06xC SPI implementation

SPI features	SPI1	SPI2	SPI3
Hardware CRC calculation	X	Х	Х
Rx/Tx FIFO	Х	Х	Х
NSS pulse mode	X	X	X
I ² S mode	-	X	Х
TI mode	Х	X	Х

Note: X = supported.

22.5 SPI functional description

22.5.1 General description

The SPI allows synchronous, serial communication between the MCU and external devices. The application software can manage the communication by polling the status flag or using dedicated SPI interrupt. The main elements of SPI and their interactions are shown in the following block diagram.

RM0530 - Rev 3 page 504/660




Figure 150. SPI block diagram

Four I/O pins are dedicated to SPI communication with external devices.

- MISO: Master In / Slave Out data. In the general case, this pin is used to transmit data in slave mode and receive data in master mode.
- MOSI: Master Out / Slave In data. In the general case, this pin is used to transmit data in master mode and receive data in slave mode.
- SCK: Serial Clock output pin for SPI masters and input pin for SPI slaves.

Note: If the SPI is in master mode and the internal pull-up/-down of the pad is used, the software must take care to activate the pull polarity (up or down) of the I/O to be coherent with the CPOL programming (pull-down if CPOL=0 and pull-up if CPOL=1).

- NSS:Slave select pin. Depending on the SPI and NSS settings, this pin can be used to either:
 - select an individual slave device for communication
 - synchronize the data frame or
 - detect a conflict between multiple masters

See Section 22.5.4: Slave select (NSS) pin management for details.

The SPI bus allows the communication between one master device and one or more slave devices. The bus consists of at least two wires - one for the clock signal and the other for synchronous data transfer. Other signals can be added depending on the data exchange between SPI nodes and their slave select signal management.

22.5.2 Communications between one master and one slave

The SPI allows the MCU to communicate using different configurations, depending on the device targeted and the application requirements. These configurations use 2 or 3 wires (with software NSS management) or 3 or 4 wires (with hardware NSS management). Communication is always initiated by the master.

Full-duplex communication

By default, the SPI is configured for full-duplex communication. In this configuration, the shift registers of the master and slave are linked using two unidirectional lines between the MOSI and the MISO pins. During SPI communication, data is shifted synchronously on the SCK clock edges provided by the master. The master transmits the data to be sent to the slave via the MOSI line and receives data from the slave via the MISO line. When the data frame transfer is complete (all the bits are shifted) the information between the master and slave is exchanged.

RM0530 - Rev 3 page 505/660




Figure 151. Full-duplex single master/single slave application

- 1. The NSS pin is configured as an input in this case.
- 1) The NSS pin is configured as an input in this case.

Half-duplex communication

The SPI can communicate in half-duplex mode by setting the BIDIMODE bit in the SPIx_CR1 register. In this configuration, one single cross connection line is used to link the shift registers of the master and slave together. During this communication, the data is synchronously shifted between the shift registers on the SCK clock edge in the transfer direction selected reciprocally by both master and slave with the BDIOE bit in their SPIx_CR1 registers. In this configuration, the master's MISO pin and the slave's MOSI pin are free for other application uses and act as GPIOs.




Figure 152. Half-duplex single master/single slave application

2 in this configuration, the master's MICO air and the clave

 $2.\mbox{In this configuration, the master's MISO pin and the slave's MOSI pin can be used as GPIOs.$

Simplex communications

The SPI can communicate in simplex mode by setting the SPI in transmit-only or in receive-only using the RXONLY bit in the SPIx_CR2 register. In this configuration, only one line is used for the transfer between the shift registers of the master and slave. The remaining MISO and MOSI pins pair is not used for communication and can be used as standard GPIOs.


Transmit-only mode (RXONLY=0): The configuration settings are the same as for full-duplex. The
application has to ignore the information captured on the unused input pin. This pin can be used as a
standard GPIO.

RM0530 - Rev 3 page 506/660



• Receive-only mode (RXONLY=1): The application can disable the SPI output function by setting the RXONLY bit. In slave configuration, the MISO output is disabled and the pin can be used as a GPIO. The slave continues to receive data from the MOSI pin while its slave select signal is active (see Section 22.5.4: Slave select (NSS) pin management). Received data events appear depending on the data buffer configuration. In the master configuration, the MOSI output is disabled and the pin can be used as a GPIO. The clock signal is generated continuously as long as the SPI is enabled. The only way to stop the clock is to clear the RXONLY bit or the SPE bit and wait until the incoming pattern from the MISO pin is finished and fills the data buffer structure, depending on its configuration.

Figure 153. Simplex single master/single slave application (master in transmit-only/slave in receive-only mode)



- 1. The NSS pin is configured as an input in this case.
- The input information is captured in the shift register and must be ignored in standard transmit only mode (for example, OVF flag)
- 3. In this configuration, both the MISO pins can be used as GPIOs.

Note: Any simplex communication can be alternatively replaced by a variant of the half-duplex communication with a constant setting of the transaction direction (bidirectional mode is enabled while BDIO bit is not changed).

22.5.3 Standard multi-slave communication

In a configuration with two or more independent slaves, the master uses GPIO pins to manage the chip select lines for each slave (see Figure 154. Master and three independent slaves). The master must select one of the slaves individually by pulling low the GPIO connected to the slave NSS input. When this is done, a standard master and dedicated slave communication is established.

RM0530 - Rev 3 page 507/660






Figure 154. Master and three independent slaves

1. As MISO pins of the slaves are connected together, all slaves must have the GPIO configuration of their MISO pin set as alternate function open-drain (see Table 8. GPIO alternate options AF3 - AF4).

22.5.4 Slave select (NSS) pin management

In slave mode, the NSS works as a standard "chip select" input and lets the slave communicate with the master. In master mode, NSS can be used either as output or input. As an input it can prevent multimaster bus collision, and as an output it can drive a slave select signal of a single slave.

Hardware or software slave select management can be set using the SSM bit in the SPIx CR1 register:

SoftwareNSS management (SSM = 1): in this configuration, slave select information is driven internally by the SSI bit value in register SPIx_CR1. The external NSS pin is free for other application uses.

RM0530 - Rev 3 page 508/660



- Hardware NSS management (SSM = 0): in this case, there are two possible configurations. The
 configuration used depends on the NSS output configuration (SSOE bit in register SPIx CR1).
 - NSS output enable (SSM=0,SSOE = 1): this configuration is only used when the MCU is set as master. The NSS pin is managed by the hardware. The NSS signal is driven low as soon as the SPI is enabled in master mode (SPE=1), and is kept low until the SPI is disabled (SPE =0). A pulse can be generated between continuous communications if NSS pulse mode is activated (NSSP=1). The SPI cannot work in multimaster configuration with this NSS setting.
 - NSS output disable (SSM=0, SSOE = 0): if the microcontroller is acting as the master on the bus, this configuration allows multimaster capability. If the NSS pin is pulled low in this mode, the SPI enters master mode fault state and the device is automatically reconfigured in slave mode. In slave mode, the NSS pin works as a standard "chip select" input and the slave is selected while NSS line is at low level.




Figure 155. Hardware/software slave select management

22.5.5 Communication formats

During SPI communication, receive and transmit operations are performed simultaneously. The serial clock (SCK) synchronizes the shifting and sampling of the information on the data lines. The communication format depends on the clock phase, the clock polarity and the data frame format. To be able to communicate together, the master and slaves devices must follow the same communication format.

Clock phase and polarity controls

Four possible timing relationships may be chosen by software, using the CPOL and CPHA bits in the SPIx_CR1 register. The CPOL (clock polarity) bit controls the idle state value of the clock when no data is being transferred. This bit affects both master and slave modes. If CPOL is reset, the SCK pin has a low-level idle state. If CPOL is set, the SCK pin has a high-level idle state.

If the CPHA bit is set, the second edge on the SCK pin captures the first data bit transacted (falling edge if the CPOL bit is reset, rising edge if the CPOL bit is set). Data are latched on each occurrence of this clock transition type. If the CPHA bit is reset, the first edge on the SCK pin captures the first data bit transacted (falling edge if the CPOL bit is set, rising edge if the CPOL bit is reset). Data are latched on each occurrence of this clock transition type.

The combination of CPOL (clock polarity) and CPHA (clock phase) bits selects the data capture clock edge.

RM0530 - Rev 3 page 509/660



Figure 156. Data clock timing diagram shows an SPI full-duplex transfer with the four combinations of the CPHA and CPOL bits.

Note:

Prior to changing the CPOL/CPHA bits the SPI must be disabled by resetting the SPE bit. The idle state of SCK must correspond to the polarity selected in the SPIx_CR1 register (by pulling up SCK if CPOL=1 or pulling down SCK if CPOL=0).

CPHA =1 CPOL = LSBit MOSI LSBit MISO NSS (to slave) Capture strobe CPOL = 1CPOL = 0 MOSI MISO MSBi NSS (to slave) Capture strobe

Figure 156. Data clock timing diagram

The order of data bits depends on LSBFIRST bit setting.

Data frame format

The SPI shift register can be set up to shift out MSB-first or LSB-first, depending on the value of the LSBFIRST bit. The data frame size is chosen by using the DS bits. It can be set from 4-bit up to 16-bit length and the setting applies for both transmission and reception.


Whatever the selected data frame size, read access to the FIFO must be aligned with the FRXTH level. When the SPIx_DR register is accessed, data frames are always right-aligned into either a byte (if the data fits into a byte) or a half-word (see Figure 157. Data alignment when data length is not equal to 8-bit or 16-bit). During communication, only bits within the data frame are clocked and transferred.

RM0530 - Rev 3 page 510/660




Figure 157. Data alignment when data length is not equal to 8-bit or 16-bit

DS <= 8 bits: data is right-aligned on byte Example: DS = 5 bit



DS > 8 bits: data is right-aligned on 16 bit Example: DS = 14 bit



Note:

The minimum data length is 4 bits. If a data length of less than 4 bits is selected, it is forced to an 8-bit data frame size.

22.5.6 Configuration of SPI

The configuration procedure is almost the same for master and slave. For specific mode setups, follow the dedicated sections. When a standard communication is to be initialized, perform these steps:

- 1. Write proper GPIO registers: configure GPIO for MOSI, MISO and SCK pins.
- 2. Write to the SPI CR1 register:
 - a. Configure the serial clock baud rate using the BR[2:0] bits (1).
 - b. Configure the CPOL and CPHA bits combination to define one of the four relationships between the data transfer and the serial clock (CPHA must be cleared in NSSP mode)⁽²⁾.
 - c. Select simplex or half-duplex mode by configuring RXONLY or BIDIMODE and BIDIOE (RXONLY and BIDIMODE cannot be set at the same time).
 - d. Configure the LSBFIRST bit to define the frame format⁽²⁾.
 - e. Configure the CRCL and CRCEN bits if CRC is needed (while SCK clock signal is at idle state).
 - f. Configure SSM and SSI(2)(3).
 - g. Configure the MSTR bit (in multimaster NSS configuration, avoid conflict state on NSS if master is configured to prevent MODF error).
- 3. Write to SPI_CR2 register:
 - a. Configure the DS[3:0] bits to select the data length for the transfer.
 - b. Configure SSOE (4)(2)(3).
 - c. Set the FRF bit if the TI protocol is required (keep NSSP bit cleared in TImode).
 - d. Set the NSSP bit if the NSS pulse mode between two data units is required (keep CHPA and TI bits cleared in NSSP mode).
 - e. Configure the FRXTH bit. The RXFIFO threshold must be aligned to the read access size for the SPIx_DR register.
 - f. Initialize LDMA_TX and LDMA_RX bits if DMA is used in packed mode.
- 4. Write to SPI CRCPR register: Configure the CRC polynomial if needed.
- Write proper DMA registers: Configure DMA streams dedicated for SPI Tx and Rx in DMA registers if the DMA streams are used.

Note:

- 1. The step is not required in slave mode except slave working at TI mode.
- 2. Step is not required in TI mode.
- 3. Step is not required in NSSP mode.
- 4. Step is not required in slave mode.

RM0530 - Rev 3 page 511/660



22.5.7 Procedure to enable SPI

It is recommended to enable the SPI slave before the master sends the clock. If not, undesired data transmission might occur. The data register of the slave must already contain data to be sent before starting communication with the master (either on the first edge of the communication clock, or before the end of the on-going communication if the clock signal is continuous). The SCK signal must be settled at an idle state level corresponding to the selected polarity before the SPI slave is enabled.

The master at full-duplex (or in any transmit-only mode) starts to communicate when the SPI is enabled and TXFIFO is not empty, or with the next write to TXFIFO.

In any master receive-only mode (RXONLY=1 or BIDIMODE=1 & BIDIOE=0), the master starts to communicate and the clock starts running immediately after SPI is enabled.

To deal with DMA, follow the dedicated section.

22.5.8 Data transmission and reception procedures

RXFIFO and TXFIFO

All SPI data transactions pass through the 32-bit embedded FIFOs. This enables the SPI to work in a continuous flow, and prevents overruns when the data frame size is short. Each direction has its own FIFO called TXFIFO and RXFIFO. These FIFOs are used in all SPI modes except for receiver-only mode (slave or master) with CRC calculation enabled (see Section 22.5.13: CRC calculation).

The handling of FIFOs depends on the data exchange mode (duplex, simplex), data frame format (number of bits in the frame), access size performed on the FIFO data registers (8-bit or 16-bit), and whether or not data packing is used when accessing the FIFOs (see Section 22.5.12: TI mode).

A read access to the SPIx_DR register returns the oldest value stored in RXFIFO that has not been read yet. A write access to the SPIx_DR stores the written data in the TXFIFO at the end of a send queue. The read access must be always aligned with the RXFIFO threshold configured by the FRXTH bit in SPIx_CR2 register. FTLVL[1:0] and FRLVL[1:0] bits indicate the current occupancy level of both FIFOs.

A read access to the SPIx_DR register must be managed by the RXNE event. This event is triggered when data is stored in RXFIFO and the threshold (defined by FRXTH bit) is reached. When RXNE is cleared, RXFIFO is considered to be empty. In a similar way, write access of a data frame to be transmitted is managed by the TXE event. This event is triggered when the TXFIFO level is less than or equal to half of its capacity. Otherwise TXE is cleared and the TXFIFO is considered as full. In this way, RXFIFO can store up to four data frames, whereas TXFIFO can only store up to three when the data frame format is not greater than 8 bits. This difference prevents possible corruption of 3x 8-bit data frames already stored in the TXFIFO when software tries to write more data in 16-bit mode into TXFIFO. Both TXE and RXNE events can be polled or handled by interrupts. See

Figure 159. Master full-duplex communication through Figure 162. Master full-duplex communication in packed mode.

Another way to manage the data exchange is to use DMA (see Section 10: DMA controller (DMA)).

If the next data is received when the RXFIFO is full, an overrun event occurs (see description of OVR flag in Section 22.5.9: SPI status flags). An overrun event can be polled or handled by an interrupt.

The BSY bit being set indicates on-going transaction of a current data frame. When the clock signal runs continuously, the BSY flag stays set between data frames at master but becomes low for a minimum duration of one SPI clock at slave between each data frame transfer.

Sequence handling

A few data frames can be passed at single sequence to complete a message. When transmission is enabled, a sequence begins and continues while any data is present in the TXFIFO of the master. The clock signal is provided continuously by the master until TXFIFO becomes empty, then it stops waiting for additional data.

In receive-only modes, half-duplex (BIDIMODE=1, BIDIOE=0) or simplex (BIDIMODE=0, RXONLY=1) the master starts the sequence immediately when both SPI is enabled and receive-only mode is activated. The clock signal is provided by the master and it does not stop until either SPI or receive-only mode is disabled by the master. The master receives data frames continuously up to this moment.

While the master can provide all the transactions in continuous mode (SCK signal is continuous) it has to respect slave capability to handle data flow and its content at anytime. When necessary, the master must slow down the communication and provide either a slower clock or separate frames or data sessions with sufficient delays. Be aware there is no underflow error signal for master or slave in SPI mode, and data from the slave is always transacted and processed by the master even if the slave could not prepare it correctly in time. It is preferable for the slave to use DMA, especially when data frames are shorter and bus rate is high.

RM0530 - Rev 3 page 512/660



Each sequence must be encased by the NSS pulse in parallel with the multi-slave system to select just one of the slaves for communication. In a single slave system it is not necessary to control the slave with NSS, but it is often better to provide the pulse here too, to synchronize the slave with the beginning of each data sequence. NSS can be managed by both software and hardware (see Section 22.5.4: Slave select (NSS) pin management).

When the BSY bit is set it signifies an on-going data frame transaction. When the dedicated frame transaction is finished, the RXNE flag is raised. The last bit is just sampled and the complete data frame is stored in the RXFIFO.

Procedure to disable the SPI

When SPI is disabled, it is mandatory to follow the disable procedures described in this paragraph. It is important to do this before the system enters a low-power mode when the peripheral clock is stopped. On-going transactions can be corrupted in this case. In some modes the disable procedure is the only way to stop continuous communication running.

Master in full-duplex or transmit only mode can finish any transaction when it stops providing data for transmission. In this case, the clock stops after the last data transaction. Special care must be taken in packing mode when an odd number of data frames are transacted to prevent some dummy byte exchange (refer to Data packing section). Before the SPI is disabled in these modes, the user must follow the standard disable procedure. When the SPI is disabled at the master transmitter while a frame transaction is on-going or next data frame is stored in TXFIFO, the SPI behavior is not guaranteed.

When the master is in any receive-only mode, the only way to stop the continuous clock is to disable the peripheral by SPE=0. This must occur in specific time window within last data frame transaction just between the sampling time of its first bit and before its last bit transfer starts (in order to receive a complete number of expected data frames and to prevent any additional "dummy" data reading after the last valid data frame). A specific procedure must be followed when disabling SPI in this mode.

Data received but not read remains stored in RXFIFO when the SPI is disabled, and must be processed the next time the SPI is enabled, before starting a new sequence. To prevent having unread data, ensure that RXFIFO is empty when disabling the SPI, by using the correct disabling procedure, or by initializing all the SPI registers with a software reset via the control of a specific register dedicated to peripheral reset (see the SPIiRST bits in the RCC_APBIRSTR registers).

Standard disable procedure is based on pulling BSY status together with FTLVL[1:0] to check if a transmission session is fully completed. This check can be done in specific cases, too, when it is necessary to identify the end of on-going transactions, for example:

- · When NSS signal is managed by software and master has to provide proper end of NSS pulse for slave, or
- When transactions' streams from DMA or FIFO are completed while the last data frame or CRC frame transaction is still on-going in the peripheral bus.

The correct disable procedure is (except when receive-only mode is used):

- 1. Wait until FTLVL[1:0] = 00 (no more data to transmit).
- 2. Wait until BSY=0 (the last data frame is processed).
- 3. Disable the SPI(SPE=0).
- 4. Read data until FRLVL[1:0] = 00 (read all the received data).

The correct disable procedure for certain receive-only modes is:

- Interrupt the receive flow by disabling SPI (SPE=0) in the specific time window while the last data frame is ongoing.
- 2. Wait until BSY=0 (the last data frame is processed).
- 3. Read data until FRLVL[1:0] = 00 (read all the received data).

Note:

If packing mode is used and an odd number of data frames with a format less than or equal to 8 bits (fitting into one byte) has to be received, FRXTH must be set when FRLVL[1:0] = 01, in order to generate the RXNE event to read the last odd data frame and to keep good FIFO pointer alignment.

Data packing

RM0530 - Rev 3 page 513/660



When the data frame size fits into one byte (less than or equal to 8 bits), data packing is used automatically when any read or write 16-bit access is performed on the SPIx_DR register. The double data frame pattern is handled in parallel in this case. At first, the SPI operates using the pattern stored in the LSB of the accessed word, then with the other half stored in the MSB. Figure 158. Packing data in FIFO for transmission and reception provides an example of data packing mode sequence handling. Two data frames are sent after the single 16-bit access the SPIx_DR register of the transmitter. This sequence can generate just one RXNE event in the receiver if the RXFIFO threshold is set to 16 bits (FRXTH=0). The receiver then has to access both data frames by a single 16-bit read of SPIx_DR as a response to this single RXNE event. The RxFIFO threshold setting and the following read access must be always kept aligned at the receiver side, as data can be lost if it is not in line.

A specific problem appears if an odd number of such "fit into one byte" data frames must be handled. On the transmitter side, writing the last data frame of any odd sequence with an 8-bit access to SPIx_DR is enough. The receiver has to change the Rx_FIFO threshold level for the last data frame received in the odd sequence of frames in order to generate the RXNE event.

NSS **TXFIFO RXFIFO** MOSI SPIx_DR SPIx DR 0x0A 0x0A 0x0A0x040x04 0x0A 0x04 SPI fsm 0x04 SPI fsm & shift 0x04 & shift 0x0A 16-bit access when write to data register 16-bit access when read from data register SPI_DR= 0x040A when TxE=1 SPI_DR= 0x040A when RxNE=1

Figure 158. Packing data in FIFO for transmission and reception

Communication using DMA (direct memory addressing)

To operate at its maximum speed and to facilitate the data register read/write process required to avoid overrun, the SPI features a DMA capability, which implements a simple request/acknowledge protocol.

A DMA access is requested when the TXE or RXNE enable bit in the SPIx_CR2 register is set. Separate requests must be issued to the Tx and Rx buffers.

- In transmission, a DMA request is issued each time TXE is set to 1. The DMA then writes to the SPIx_DR register.
- In reception, a DMA request is issued each time RXNE is set to 1. The DMA then reads the SPIx_DR register.

See Figure 159. Master full-duplex communication through Figure 162. Master full-duplex communication in packed mode.

When the SPI is used only to transmit data, it is possible to enable only the SPI Tx DMA channel. In this case, the OVR flag is set because the data received is not read. When the SPI is used only to receive data, it is possible to enable only the SPI Rx DMA channel.

In transmission mode, when the DMA has written all the data to be transmitted (the TCIF flag is set in the DMA_ISR register), the BSY flag can be monitored to ensure that the SPI communication is complete. This is required to avoid corrupting the last transmission before disabling the SPI or entering the Deepstop mode. The software must first wait until FTLVL[1:0]=00 and then until BSY=0.

When starting communication using DMA, to prevent DMA channel management raising error events, these steps must be followed in order:

- 1. Enable DMA Rx buffer in the RXDMAEN bit in the SPI_CR2 register, if DMA Rx is used.
- 2. Enable DMA streams for Tx and Rx in DMA registers, if the streams are used.
- 3. EnableDMA Tx buffer in the TXDMAEN bit in the SPI_CR2 register, if DMA Tx is used.
- 4. Enable the SPI by setting the SPE bit.

To close communication it is mandatory to follow these steps in order:

- 1. Disable DMA streams for Tx and Rx in the DMA registers, if the streams are used.
- 2. Disable the SPI by following the SPI disable procedure.

RM0530 - Rev 3 page 514/660



3. Disable DMA Tx and Rx buffers by clearing the TXDMAEN and RXDMAEN bits in the SPI_CR2 register, if DMA Tx and/or DMA Rx are used.

Packing with DMA

If the transfers are managed by DMA (TXDMAEN and RXDMAEN set in the SPIx_CR2 register) packing mode is enabled/disabled automatically depending on the PSIZE value configured for SPI TX and the SPI RX DMA channel. If the DMA channel PSIZE value is equal to 16-bit and SPI data size is less than or equal to 8-bit, then packing mode is enabled. The DMA then automatically manages the write operations to the SPIx_DR register. If data packing mode is used and the number of data to transfer is not a multiple of two, the LDMA_TX/LDMA_RX bits must be set. The SPI then considers only one data for the transmission or reception to serve the last DMA transfer (for more details refer to Data packing).

Communication diagrams

Some typical timing schemes are explained in this section. These schemes are valid no matter if the SPI events are handled by pulling, interrupts or DMA. For simplicity, the LSBFIRST=0, CPOL=0 and CPHA=1 setting is used as a common assumption here. No complete configuration of DMA streams is provided.

The following numbered notes are common for Figure 159. Master full-duplex communication through Figure 162. Master full-duplex communication in packed mode.

- 1. The slave starts to control MISO line as NSS is active and SPI is enabled, and is disconnected from the line when one of them is released. Sufficient time must be provided for the slave to prepare data dedicated to the master in advance before its transaction starts. At the master, the SPI peripheral takes control at MOSI and SCK signals (occasionally at NSS signal as well) only if SPI is enabled. If SPI is disabled the SPI peripheral is disconnected from GPIO logic, so the levels at these lines depends on GPIO setting exclusively.
- 2. At the master, BSY stays active between frames if the communication (clock signal) is continuous. At the slave, BSY signal always goes down for at least one clock cycle between data frames.
- 3. The TXE signal is cleared only if TXFIFO is full.
- 4. The DMA arbitration process starts just after the TXDMAEN bit is set. The TXE interrupt is generated just after the TXEIE is set. As the TXE signal is at an active level, data transfers to TxFIFO start, until TxFIFO becomes full or the DMA transfer completes.
- 5. If all the data to be sent can fit into TxFIFO, the DMA TxTCIF flag can be raised even before communication on the SPI bus starts. This flag always rises before the SPI transaction is completed.
- 6. The CRC value for a package is calculated continuously frame by frame in the SPIx_TxCRCR and SPIx_RxCRCR registers. The CRC information is processed after the entire data package has completed, either automatically by DMA (Tx channel must be set to the number of data frames to be processed) or by SW (the user must handle CRCNEXT bit during the last data frame processing). While the CRC value calculated in SPIx_TxCRCR is simply sent out by transmitter, received CRC information is loaded into RxFIFO and then compared with the SPIx_RxCRCR register content (CRC error flag can be raised here if any difference). This is why the user must take care to flush this information from the FIFO, either by software reading out all the stored content of RxFIFO, or by DMA when the proper number of data frames is preset for Rx channel (number of data frames + number of CRC frames) (see the settings at the example assumption).
- 7. In data packed mode, TxE and RxNE events are paired and each read/write access to the FIFO is 16 bits wide until the number of data frames are even. If the TxFIFO is ¾ full, FTLVL status stays at FIFO full level. That is why the last odd data frame cannot be stored before the TxFIFO becomes ½ full. This frame is stored into TxFIFO with an 8-bit access either by software or automatically by DMA when LDMA_TX control is set.
- 8. To receive the last odd data frame in packed mode, the Rx threshold must be changed to 8-bit when the last data frame is processed, either by software setting FRXTH=1 or automatically by a DMA internal signal when LDMA RX is set.

RM0530 - Rev 3 page 515/660






Figure 159. Master full-duplex communication

Assumptions for master full-duplex communication example:

Data size > 8 bit

If DMA is used:

- Number of Tx frames transacted by DMA is set to 3
- Number of Rx frames transacted by DMA is set to 3

See also: Communication diagrams section for details about common assumptions and notes.

RM0530 - Rev 3 page 516/660






Figure 160. Slave full-duplex communication

Assumptions for slave full-duplex communication example:

Data size > 8bit

If DMA is used:

- Number of Tx frames transacted by DMA is set to 3
- Number of Rx frames transacted by DMA is set to 3

See also: Communication diagrams section for details about common assumptions and notes.

RM0530 - Rev 3 page 517/660






Figure 161. Master full-duplex communication with CRC

Assumptions for master full-duplex communication with CRC example:

- Data size = 16 bit
- CRC enabled

If DMA is used:

- Number of Tx frames transacted by DMA is set to 2
- Number of Rx frames transacted by DMA is set to 3

See also: Communication diagram section for details about common assumptions and notes.

RM0530 - Rev 3 page 518/660




Figure 162. Master full-duplex communication in packed mode

Assumptions for master full-duplex communication in packed mode example:

- Data size = 5 bit
- Read/write FIFO is performed mostly by 16-bit access
- FRXTH=0.

If DMA is used:

- Number of Tx frames to be transacted by DMA is set to 3
- Number of Rx frames to be transacted by DMA is set to 3
- PSIZE for both Tx and Rx DMA channel is set to16-bit
- LDMA TX=1 andLDMA RX=1

See also: Communication diagrams section for details about common assumptions and notes.

22.5.9 SPI status flags

Three status flags are provided for the application to completely monitor the state of the SPI bus.

Tx buffer empty flag (TXE)

The TXE flag is set when transmission TXFIFO has enough space to store data to send. TXE flag is linked to the TXFIFO level. The flag goes high and stays high until the TXFIFO level is lower or equal to 1/2 of the FIFO depth. An interrupt can be generated if the TXEIE bit in the SPIx_CR2 register is set. The bit is cleared automatically when the TXFIFO level becomes greater than 1/2.

Rx buffer not empty (RXNE)

The RXNE flag is set depending on the FRXTH bit value in the SPIx_CR2 register:

- If FRXTH is set, RXNE goes high and stays high until the RXFIFO level is greater or equal to 1/4 (8-bit).
- If FRXTH is cleared, RXNE goes high and stays high until the RXFIFO level is greater than or equal to 1/2
 (16-bit).

An interrupt can be generated if the RXNEIE bit in the SPIx CR2 register is set.

The RXNE is cleared by hardware automatically when the above conditions are no longer true.

Busy flag (BSY)

The BSY flag is set and cleared by hardware (writing to this flag has no effect).

RM0530 - Rev 3 page 519/660



When BSY is set, it indicates that a data transfer is in progress on the SPI (the SPI bus is busy).

The BSY flag can be used in certain modes to detect the end of a transfer so that the software can disable the SPI or its peripheral clock before entering a low-power mode which does not provide a clock for the peripheral. This avoids corrupting the last transfer.

The BSY flag is also useful for preventing write collisions in a multimaster system. The BSY flag is cleared under any one of the following conditions:

- When the SPI is correctly disabled
- When a fault is detected in master mode (MODF bit set to1)
- In master mode, when it finishes a data transmission and no new data is ready to be sent
- In slave mode, when the BSY flag is set to '0' for at least one SPI clock cycle between each data transfer.

Note:

When the next transmission can be handled immediately by the master (e.g. if the master is in receive-only mode or its Transmit FIFO is not empty), communication is continuous and the BSY flag remains set to '1' between transfers on the master side. Although this is not the case with a slave, it is recommended to use always the TXE and RXNE flags (instead of the BSY flags) to handle data transmission or reception operations.

22.5.10 SPI error flags

An SPI interrupt is generated if one of the following error flags is set and interrupt is enabled by setting the ERRIE bit

Overrun flag (OVR)

An overrun condition occurs when data is received by a master or slave and the RXFIFO has not enough space to store this received data. This can happen if the software or the DMA did not have enough time to read the previously received data (stored in the RXFIFO) or when space for data storage is limited e.g. the RXFIFO is not available when CRC is enabled in receive-only mode so in this case the reception buffer is limited into a single data frame buffer (see Section 22.5.13: CRC calculation).

When an overrun condition occurs, the newly received value does not overwrite the previous one in the RXFIFO. The newly received value is discarded and all data transmitted subsequently is lost. Clearing the OVR bit is done by a read access to the SPI_DR register followed by a read access to the SPI_SR register.

Mode fault (MODF)

Mode fault occurs when the master device has its internal NSS signal (NSS pin in NSS hardware mode, or SSI bit in NSS software mode) pulled low. This automatically sets the MODF bit. Master mode fault affects the SPI interface in the following ways:

- The MODF bit is set and an SPI interrupt is generated if the ERRIE bit is set
- The SPE bit is cleared. This blocks all output from the device and disables the SPI interface.
- The MSTR bit is cleared, thus forcing the device into slave mode.
 Use the following software sequence to clear the MODF bit:
 - 1. Make a read or write access to the SPIx_SR register while the MODF bit is set.
 - 2. Then write to the SPIx_CR1register.

To avoid any multiple slave conflicts in a system comprising several MCUs, the NSS pin must be pulled high during the MODF bit clearing sequence. The SPE and MSTR bits can be restored to their original state after this clearing sequence. For security, hardware does not allow the SPE and MSTR bits to be set while the MODF bit is set. In a slave device the MODF bit cannot be set except as the result of a previous multimaster conflict.

CRC error (CRCERR)

This flag is used to verify the validity of the value received when the CRCEN bit in the SPIx_CR1 register is set. The CRCERR flag in the SPIx_SR register is set if the value received in the shift register does not match the receiver SPIx RXCRCR value. The flag is cleared by the software.

TI mode frame format error (FRE)

A TI mode frame format error is detected when an NSS pulse occurs during an on-going communication when the SPI is operating in slave mode and configured to conform to the TI mode protocol. When this error occurs, the FRE flag is set in the SPIx_SR register. The SPI is not disabled when an error occurs, the NSS pulse is ignored, and the SPI waits for the next NSS pulse before starting a new transfer. The data may be corrupted since the error detection may result in the loss of two data bytes.

The FRE flag is cleared when SPIx_SR register is read. If the ERRIE bit is set, an interrupt is generated on the NSS error detection. In this case, the SPI should be disabled because data consistency is no longer guaranteed and communications should be reinitiated by the master when the slave SPI is enabled again.

RM0530 - Rev 3 page 520/660




22.5.11 NSS pulse mode

This mode is activated by the NSSP bit in the SPIx_CR2 register and it takes effect only if the SPI interface is configured as Motorola SPI master (FRF=0) with capture on the first edge (SPIx_CR1 CPHA=0, CPOL setting is ignored). When activated, an NSS pulse is generated between two consecutive data frame transfers when NSS stays at high level for the duration of one clock period at least. This mode allows the slave to latch data. NSSP pulse mode is designed for applications with a single master-slave pair.

Figure 163. NSSP pulse generation in Motorola SPI master mode illustrates NSS pin management when NSSP pulse mode is enabled.

Figure 163. NSSP pulse generation in Motorola SPI master mode



Note: Similar behavior is encountered when CPOL=0. In this case the sampling edge is the rising edge of SCK, and NSS assertion and de-assertion refer to this sampling edge.

22.5.12 TI mode

TI protocol in master mode

The SPI interface is compatible with the TI protocol. The FRF bit of the SPIx_CR2 register can be used to configure the SPI to be compliant with this protocol.

The clock polarity and phase are forced to conform to the TI protocol requirements whatever the values set in the SPIx_CR1 register. NSS management is also specific to the TI protocol which makes the configuration of NSS management through the SPIx_CR1 and SPIx_CR2 registers (SSM, SSI, SSOE) impossible in this case.

In slave mode, the SPI baud rate prescaler is used to control the moment when the MISO pinstate changes to HiZ when the current transaction finishes (see Figure 164. TI mode transfer). Any baud rate can be used, making it possible to determine this moment with optimal flexibility.

However, the baud rate is generally set to the external master clock baud rate. The delay for the MISO signal to become HiZ (t_{release}) depends on internal resynchronization and on the baud rate value set in through the BR[2:0] bits in the SPIx CR1 register. It is given by the formula below:

$$\frac{t_{baud_rate}}{2} + 4 \times t_{pclk} < t_{release} < \frac{t_{baud_rate}}{2} + 6 \times t_{pclk} \tag{8}$$

If the slave detects a misplaced NSS pulse during a data frame transaction the TIFRE flag is set.

If the data size is equal to 4-bits or 5-bits, the master in full-duplex mode or transmit-only mode uses a protocol with one more dummy data bit added after LSB. TI NSS pulse is generated above this dummy bit clock cycle instead of the LSB in each period. This feature is not available for Motorola SPI communications (FRF bit set to 0).

Figure 164. TI mode transfer shows the SPI communication waveforms when TI mode is selected.

RM0530 - Rev 3 page 521/660




Figure 164. TI mode transfer

22.5.13 CRC calculation

Two separate CRC calculators are implemented in order to check the reliability of transmitted and received data. The SPI offers CRC8 or CRC16 calculation independently of the frame data length, which can be fixed to 8-bit or 16-bit. For all the other data frame lengths, no CRC is available.

CRC principle

CRC calculation is enabled by setting the CRCEN bit in the SPIx_CR1 register before the SPI is enabled (SPE = 1). The CRC value is calculated using an odd programmable polynomialon each bit. The calculation is processed on the sampling clock edge defined by the CPHA and CPOL bits in the SPIx_CR1 register. The calculated CRC value is checked automatically at the end of the data block as well as for transfer managed by CPU or by the DMA. When a mismatch is detected between the CRC calculated internally on the received data and the CRC sent by the transmitter, a CRCERR flag is set to indicate a data corruption error. The right procedure for handling the CRC calculation depends on the SPI configuration and the chosen transfer management.

Note: The polynomial value should only be odd. No even values are supported.

CRC transfer managed by CPU

Communication starts and continues normally until the last data frame has to be sent or received in the SPIx_DR register. Then, the CRCNEXT bit has to be set in the SPIx_CR1 register to indicate that the CRC frame transaction follows after the transaction of the currently processed data frame. The CRCNEXT bit must be set before the end of the last data frame transaction. CRC calculation is frozen during CRC transaction.

The received CRC is stored in the RXFIFO like a data byte or word. That is why in CRC mode only, the reception buffer has to be considered as a single 16-bit buffer used to receive-only one data frame at a time.

A CRC-format transaction usually takes one more data frame to communicate at the end of data sequence. However, when setting an 8-bit data frame checked by 16-bit CRC, two more frames are necessary to send the complete CRC.

When the last CRC data is received, an automatic check is performed comparing the received value and the value in the SPIx_RXCRC register. Software has to check the CRCERR flag in the SPIx_SR register to determine if the data transfers were corrupted or not. Software clears the CRCERR flag by writing '0' to it.

After the CRC reception, the CRC value is stored in the RXFIFO and must be read in the SPIx_DR register in order to clear the RXNE flag.

CRC transfer managed by **DMA**

When SPI communication is enabled with CRC communication and DMA mode, the transmission and reception of the CRC at the end of communication is automatic (with the exception of reading CRC data in receive-only mode). The CRCNEXT bit does not have to be handled by the software. The counter for the SPI transmission DMA channel has to be set to the number of data frames to transmit excluding the CRC frame. On the receiver side, the received CRC value is handled automatically by DMA at the end of the transaction but the user must take care to flush out received CRC information from RXFIFO as it is always loaded into it. In full-duplex mode, the counter of the reception DMA channel can be set to the number of data frames to receive including the CRC, which means, for example, in the specific case of an 8-bit data frame checked by 16-bit CRC:

 $DMA_RX = Numb_of_data + 2$

RM0530 - Rev 3 page 522/660



In receive-only mode, the DMA reception channel counter should contain only the amount of data transferred, excluding the CRC calculation. Then, based on the complete transfer from DMA, all the CRC values must be read back by software from FIFO as it works as a single buffer in this mode.

At the end of the data and CRC transfers, the CRCERR flag in the SPIx_SR register is set if corruption occurred during the transfer.

If packing mode is used, the LDMA_RX bit needs managing if the number of data is odd.

Resetting the SPIx_TXCRC and SPIx_RXCRC values

The SPIx_TXCRC and SPIx_RXCRC values are cleared automatically when new data is sampled after a CRC phase. This allows the use of DMA circular mode (not available in receive-only mode) in order to transfer data without any interruption, (several data blocks covered by intermediate CRC checking phases).

If the SPI is disabled during a communication the following sequence must be followed:

- 1. Disable the SPI
- 2. Clear the CRCEN bit
- 3. Enable the CRCEN bit
- 4. Enable the SPI

Note:

When the SPI is in slave mode, the CRC calculator is sensitive to the SCK slave input clock as soon as the CRCEN bit is set, and this is the case whatever the value of the SPE bit. In order to avoid any wrong CRC calculation, the software must enable CRC calculation only when the clock is stable (in steady-state). When the SPI interface is configured as a slave, the NSS internal signal needs to be kept low between the data phase and the CRC phase.

22.6 SPI interrupts

During SPI communication an interrupt can be generated by the following events:

- Transmit TXFIFO ready to be loaded
- Data received in Receive RXFIFO
- Master mode fault
- Overrun error
- TI frame format error

Interrupts can be enabled and disabled separately.

Table 71. SPI interrupts requests

Interrupt event	Event flag	Enable control bit
Transmit TXFIFO ready to be loaded	TXE	TXEIE
Data received in RXFIFO	RXNE	RXNEIE
Master mode fault event	MODF	
Overrun error	OVR	ERRIE
TI frame format error	FRE	

22.7 I2S functional description

22.7.1 I2S general description

The block diagram of the I²S is shown below.

RM0530 - Rev 3 page 523/660






Figure 165. I²S block diagram

The SPI can function as an audio I^2S interface when the I^2S capability is enabled (by setting the I2SMOD bit in the SPIx_I2SCFGR register). This interface mainly uses the same pins, flags and interrupts as the SPI.

The I²S shares three common pins with the SPI:

- SD: serial data (mapped on the MOSI pin) to transmit or receive the two time-multiplexed data channels (in half-duplex mode only).
- WS: word select (mapped on the NSS pin) is the data control signal output in master mode and input in slave mode.
- CK: serial clock (mapped on the SCK pin) is the serial clock output in master mode and serial clock input in slave mode.

An additional pin can be used when a master clock output is needed for some external audio devices:

• MCK: master clock (mapped separately) is used, when the I²S is configured in master mode (and when the MCKOE bit in the SPIx_I2SPR register is set), to output this additional clock generated at a preconfigured frequency rate equal to 256 × f_S, where f_S is the audio sampling frequency.

The I²S uses its own clock generator to produce the communication clock when it is set in master mode. This clock generator is also the source of the master clock output. Two additional registers are available in I²S mode. One is linked to the clock generator configuration SPIx_I2SPR and the other one is a generic I²S configuration register SPIx I2SCFGR (audio standard, slave/master mode, data format, packet frame, clock polarity, etc.).

The SPIx_CR1 register and all CRC registers are not used in the I^2S mode. Likewise, the SSOE bit in the SPIx_CR2 register and the MODF and CRCERR bits in the SPIx_SR are not used.

The I²S uses the same SPI register for data transfer (SPIx_DR) in 16-bit wide mode.

RM0530 - Rev 3 page 524/660



22.7.2 Supported audio protocols

The three-line bus has to handle only audio data generally time-multiplexed on two channels: the right channel and the left channel. However there is only one 16-bit register for transmission or reception. So, it is up to the software to write into the data register the appropriate value corresponding to each channel side, or to read the data from the data register and to identify the corresponding channel by checking the CHSIDE bit in the SPIx_SR register. Channel left is always sent first followed by the channel right (CHSIDE has no meaning for the PCM protocol).

Four data and packet frames are available. Data may be sent with a format of:

- 16-bit data packed in a 16-bit frame
- 16-bit data packed in a 32-bit frame
- 24-bit data packed in a 32-bit frame
- 32-bit data packed in a 32-bit frame

When using 16-bit data extended on a 32-bit packet, the first 16 bits (MSB) are the significant bits, the 16-bit LSB is forced to 0 without any need for software action or DMA request (only one read/write operation).

The 24-bit and 32-bit data frames need two CPU read or write operations to/from the SPIx_DR register or two DMA operations if the DMA is preferred for the application. For 24- bit data frame specifically, the 8 non significant bits are extended to 32 bits with 0-bits (by hardware).

For all data formats and communication standards, the most significant bit is always sent first (MSB first).

The I²S interface supports four audio standards, configurable using the I2SSTD[1:0] and PCMSYNC bits in the SPIx I2SCFGR register.

I²S Philips standard

For this standard, the WS signal is used to indicate which channel is being transmitted. It is activated one CK clock cycle before the first bit (MSB) is available.




Figure 166. I²S Philips protocol waveforms (16/32-bit full accuracy, CPOL = 0)

Data are latched on the falling edge of CK (for the transmitter) and are read on the rising edge (for the receiver). The WS signal is also latched on the falling edge of CK.




Figure 167. I²S Philips standard waveforms (24-bit frame with CPOL = 0)


This mode needs two write or read operations to/from the SPIx DR register.

RM0530 - Rev 3 page 525/660



In transmission mode:
 If 0x8EAA33 has to be sent (24-bit):

Figure 168. Transmitting 0x8EAA33



In reception mode:
 If data 0x8EAA33 is received:

Figure 169. Receiving 0x8EAA33





Figure 170. I²S Philips standard (16-bit extended to 32-bit packet frame with CPOL = 0)



When 16-bit data frame extended to 32-bit channel frame is selected during the I²S configuration phase, only one access to the SPIx_DR register is required. The 16 remaining bits are forced by hardware to 0x0000 to extend the data to 32-bit format.

If the data to transmit or the received data are 0x76A3 (0x76A30000 extended to 32-bit), the operation shown in Figure 171. Example of 16-bit data frame extended to 32-bit channel frame is required.

Figure 171. Example of 16-bit data frame extended to 32-bit channel frame

Only one access to SPIx_DR

0x76A3

RM0530 - Rev 3 page 526/660



For transmission, each time an MSB is written to SPIx_DR, the TXE flag is set and its interrupt, if allowed, is generated to load the SPIx_DR register with the new value to send. This takes place even if 0x0000 have not yet been sent because it is done by hardware.


For reception, the RXNE flag is set and its interrupt, if allowed, is generated when the first 16 MSB half-word is received.

In this way, more time is provided between two write or read operations, which prevents underrun or overrun conditions (depending on the direction of the data transfer).

MSB justified standard

For this standard, the WS signal is generated at the same time as the first data bit, which is the MSBit.

Figure 172. MSB justified 16-bit or 32-bit full-accuracy length with CPOL = 0



Data are latched on the falling edge of CK (for transmitter) and are read on the rising edge (for the receiver).

Figure 173. MSB justified 24-bit frame length with CPOL = 0





Figure 174. MSB justified 16-bit extended to 32-bit packet frame with CPOL = 0



LSB justified standard

This standard is similar to the MSB justified standard (no difference for the 16-bit and 32-bit full-accuracy frame formats).

RM0530 - Rev 3 page 527/660





Figure 175. LSB justified 16-bit or 32-bit full-accuracy length with CPOL = 0

Figure 176. LSB justified 24-bit frame length with CPOL = 0



In transmission mode:

If data 0x3478AE has to be transmitted, two write operations to the SPIx_DR register are required by software or by DMA. The operations are shown below.

Figure 177. Operations required to transmit 0x3478AE

First write to Data register conditioned by TXE=1

OxXX34

Only the 8 LSB of the half-word are significant.

Second write to Data register conditioned by TXE=1

Ox78AE

A field of 0x00 is forced instead of the 8 MSBs.

In reception mode:
 If data 0x3478AE are received, two successive read operations from the SPIx_DR register are required on each RXNE event.

RM0530 - Rev 3 page 528/660



Figure 178. Operations required to receive 0x3478AE

First read from Data register conditioned by RXNE=1


0xXX34

Only the 8 LSB of the half-word are significant. A field of 0x00 is forced instead of the 8 MSBs.

Second read from Data register conditioned by RXNE=1

0x78AE

Figure 179. LSB justified 16-bit extended to 32-bit packet frame with CPOL = 0



When 16-bit data frame extended to 32-bit channel frame is selected during the I²S configuration phase. Only one access to the SPIx_DR register is required. The 16 remaining bits are forced by hardware to 0x0000 to extend the data to 32-bit format. In this case it corresponds to the half-word MSB.

If the data to transmit or the received data are 0x76A3 (0x0000 76A3 extended to 32-bit), the operation shown in Figure 180. Example of 16-bit data frame extended to 32-bit channel frame (2) is required

Figure 180. Example of 16-bit data frame extended to 32-bit channel frame (2)

Only one access to the SPIx-DR register

0x76A3

In transmission mode, when a TXE event occurs, the application has to write the data to be transmitted (in this case 0x76A3). The 0x000 field is transmitted first (extension on 32-bit). The TXE flag is set again as soon as the effective data (0x76A3) is sent on SD.

In reception mode, RXNE is asserted as soon as the significant half-word is received (and not the 0x0000 field). In this way, more time is provided between two write or read operations to prevent underrun or overrun conditions.

PCM standard

For the PCM standard, there is no need to use channel-side information. The two PCM modes (short and long frame) are available and configurable using the PCMSYNC bit in SPIx_I2SCFGR register.

RM0530 - Rev 3 page 529/660





Figure 181. PCM standard waveforms (16-bit)

For long frame synchronization, the WS signal assertion time is fixed to 13 bits in master mode. For short frame synchronization, the WS synchronization signal is only one cycle long.

Figure 182. PCM standard waveforms (16-bit extended to 32-bit packet frame)



Note:

For both modes (master and slave) and for both synchronizations (short and long), the number of bits between two consecutive pieces of data (and so two synchronization signals) needs to be specified (DATLEN and CHLEN bits in the SPIx_I2SCFGR register) even in slave mode.

22.7.3 Clock generator

The I²S bitrate determines the dataflow on the I²S data line and the I²S clock signal frequency.

I²S bitrate = number of bits per channel × number of channels × sampling audio frequency.


The I²S bitrate, left and right channel, is calculated as follows:

 I^2S bitrate = 16 × 2 × f_S for a 16-bit audio

 I^2S bitrate = 32 x 2 x f_S for a 32-bit audio.

RM0530 - Rev 3 page 530/660


Figure 183. Audio sampling frequency definition



F_S: audio sampling frequency

When the master mode is configured, a specific action needs to be taken to properly program the linear divider in order to communicate with the desired audio frequency.

Figure 184. I²S clock generator architecture



where x can be 2 or 3.

Figure 184. I²S clock generator architecture presents the communication clock architecture. The I²Sx clock is always a 32 MHz frequency clock.

Caution: In addition, it is mandatory to keep I2SxCLK frequency higher or equal to the APB clock used by the SPI/I2S block. If this condition is not respected, SPI/I2S does not work.

The audio sampling frequency may be 96 kHz, 48 kHz, 44.1 kHz, 32 kHz, 22.05 kHz, 16 kHz, 11.025 kHz or 8 kHz (or any other value within this range). In order to reach the desired frequency, the linear divider needs to be programmed according to the formulas below:

When the master clock is generated (MCKOE in the SPIx_I2SPR register is set):

 $f_S = I2SxCLK / [256 * ((2*I2SDIV)+ODD)]$ whatever the channel frame width (16-bit wide or 32-bit wide).

When the master clock is disabled (MCKOE bit cleared):

 $f_S = I2SxCLK / [(16*2)*((2*I2SDIV)+ODD))]$ when the channel frame is 16-bit wide.

 $f_S = I2SxCLK / [(32*2)*((2*I2SDIV)+ODD))]$ when the channel frame is 32-bit wide.

Table 72. Audio frequency precision using I2SCLK = 32 MHz provides example precision values for different clock configurations.

Note: Other configurations are possible that allow optimum clock precision.

RM0530 - Rev 3 page 531/660



Table 72. Audio frequency precision using I2SCLK = 32 MHz

I2SCLK (MHz)	Data length	I2SDIV	I2SODD	MCK	Target fs (Hz)	Real fs (Hz)	Error
32	16	5	0	No	96000	100000	4.1667%
32	32	2	1	No	96000	100000	4.1667%
32	16	10	1	No	48000	47619.0476	0.7936%
32	32	5	0	No	48000	50000	4.167%
32	16	11	1	No	44100	43478.261	1.410%
32	32	8	1	No	44100	45454.545	3.0715%
32	16	15	1	No	32000	32258.0645	0.806%
32	32	8	0	No	32000	31250	2.344%
32	16	22	1	No	22050	22222.22	0.781%
32	32	11	1	No	22050	21739.1304	1.410%
32	16	31	1	No	16000	15873.0159	0.794%
32	32	15	1	No	16000	16129.032	0.806%
32	16	45	1	No	11025	10989.011	0.326%
32	32	22	1	No	11025	11111.111	0.781%
32	16	62	1	No	8000	8000	0%
32	32	47	0	No	8000	7936.508	0.794%
32	16	1	1	Yes	48000	41666.667	13.194%
32	32	1	1	Yes	48000	41666.667	13.194%
32	16	1	1	Yes	44100	41666.667	5.518%
32	32	1	1	Yes	44100	41666.667	5.518%
32	16	2	0	Yes	32000	31250	2.3438%
32	32	2	0	Yes	32000	31250	2.3438%
32	16	3	0	Yes	22050	20833.333	5.5178%
32	32	3	0	Yes	22050	20833.333	5.5178%
32	16	4	0	Yes	16000	15625	2.3438%
32	32	4	0	Yes	16000	15625	2.3438%
32	16	5	1	Yes	11025	11363.6364	3.0715%
32	32	5	1	Yes	11025	11363.6364	3.0715%
32	16	8	0	Yes	8000	7812.5	2.344%
32	32	8	0	Yes	8000	7812.5	2.344%

RM0530 - Rev 3 page 532/660



Table 73. Audio frequency precision using I2SCLK = 16 MHz										
I2SCLK (MHz)	Data length	I2SDIV	I2SODD	MCK	Target fs (Hz)	Real fs (Hz)	Error			
16	16	2	1	No	96000	100000	4.1667%			
16	32	2	0	No	96000	62500	34.890%			
16	16	4	1	No	48000	50000	4.167%			
16	32	2	1	No	48000	50000	4.167%			
16	16	5	1	No	44100	45454.545	3.0715%			
16	32	3	0	No	44100	41666.67	5.518%			
16	16	8	0	No	32000	31250	2.344%			
16	32	4	0	No	32000	31250	2.344%			
16	16	11	1	No	22050	21739.13	1.410%			
16	32	5	1	No	22050	22727.27	3.071%			
16	16	15	1	No	16000	16129.032	0.806%			
16	32	15	1	No	16000	15625	2.344%			
16	16	22	1	No	11025	11111.111	0.781%			
16	32	11	1	No	11025	10869.57	1.409%			
16	16	31	1	No	8000	7936.51	0.794%			
16	32	15	1	No	8000	8064.52	0.806%			
16	16	N/A	N/A	Yes	48000	N/A				
16	32	N/A	N/A	Yes	48000	N/A				
16	16	N/A	N/A	Yes	44100	N/A				
16	32	N/A	N/A	Yes	44100	N/A				
16	16	N/A	N/A	Yes	32000	N/A				
16	32	N/A	N/A	Yes	32000	N/A				
16	16	3	0	Yes	22050	N/A				
16	32	3	0	Yes	22050	N/A				
16	16	2	0	Yes	16000	15625	2.3438%			
16	32	2	0	Yes	16000	15625	2.3438%			
16	16	3	0	Yes	11025	10416.67	5.518%			
16	32	3	0	Yes	11025	10416.67	5.518%			

Table 73. Audio frequency precision using I2SCLK = 16 MHz

22.7.4 I2S master mode

The I²S can be configured in master mode. This means that the serial clock is generated on the CK pin as well as the word select signal WS. Master clock (MCK) may be output or not, controlled by the MCKOE bit in the SPIx_I2SPR register.

Yes

Yes

8000

8000

7812.5

7812.5

2.344%

2.344%

0

0

Procedure

16

16

16

32

4

4

- 1. Select the I2SDIV[7:0] bits in the SPIx_I2SPR register to define the serial clock baud rate to reach the proper audio sample frequency. The ODD bit in the SPIx_I2SPR register also has to be defined.
- Select the CKPOL bit to define the steady level for the communication clock. Set the MCKOE bit in the SPIx_I2SPR register if the master clock MCK needs to be provided to the external DAC/ADC audio component (the I2SDIV and ODD values should be computed depending on the state of the MCK output, for more details refer to Section 22.7.3: Clock generator).

RM0530 - Rev 3 page 533/660



- 3. Set the I2SMOD bit in the SPIx_I2SCFGR register to activate the I²S functions and choose the I²S standard through the I2SSTD[1:0] and PCMSYNC bits, the data length through the DATLEN[1:0] bits and the number of bits per channel by configuring the CHLEN bit. Select also the I²S master mode and direction (transmitter or receiver) through the I2SCFG[1:0] bits in the SPIx I2SCFGR register.
- 4. If needed, select all the potential interrupt sources and the DMA capabilities by writing the SPIx CR2 register.
- 5. The I2SE bit in SPIx I2SCFGR register must be set.

WS and CK are configured in output mode. MCK is also an output, if the MCKOE bit in SPIx I2SPR is set.

Transmission sequence

The transmission sequence begins when a half-word is written into the Tx buffer.

Let us assume the first data written into the Tx buffer corresponds to the left channel data. When data are transferred from the Tx buffer to the shift register, TXE is set and data corresponding to the right channel have to be written into the Tx buffer. The CHSIDE flag indicates which channel is to be transmitted. It has a meaning when the TXE flag is set because the CHSIDE flag is updated when TXE goes high.

A full frame has to be considered as a left channel data transmission followed by a right channel data transmission. It is not possible to have a partial frame where only the left channel is sent.

The data half-word is parallel loaded into the 16-bit shift register during the first bit transmission, and then shifted out, serially, to the MOSI/SD pin, MSB first. The TXE flag is set after each transfer from the Tx buffer to the shift register and an interrupt is generated if the TXEIE bit in the SPIx CR2 register is set.

For more details about the write operations depending on the I^2S standard mode selected, refer to Section 22.7.2: Supported audio protocols).

To ensure a continuous audio data transmission, it is mandatory to write the SPIx_DR register with the next data to transmit before the end of the current transmission.

To switch off the I^2S , by clearing I2SE, it is mandatory to wait for TXE = 1 and BSY = 0.

Reception sequence

The operating mode is the same as for transmission mode except for point 3, where the configuration should set the master reception mode through the I2SCFG[1:0] bits.

Whatever the data or channel length, the audio data are received by 16-bit packets. This means that each time the Rx buffer is full, the RXNE flag is set and an interrupt is generated if the RXNEIE bit is set in the SPIx_CR2 register. Depending on the data and channel length configuration, the audio value received for a right or left channel may result from one or two receptions into the Rx buffer.

Clearing the RXNE bit is performed by reading the SPIx_DR register.

CHSIDE is updated after each reception. It is sensitive to the WS signal generated by the I²S cell.

For more details about the read operations depending on the I²S standard mode selected, refer to Section 22.7.2: Supported audio protocols.

If data is received while the previously received data have not been read yet, an overrun is generated and the OVR flag is set. If the ERRIE bit is set in the SPIx CR2 register, an interrupt is generated to indicate the error.

To switch off the I²S, specific actions are required to ensure that the I²S completes the transfer cycle properly without initiating a new data transfer. The sequence depends on the configuration of the data and channel lengths, and on the audio protocol mode selected. In the case of:

- 16-bit data length extended on 32-bit channel length (DATLEN = 00 and CHLEN = 1) using the LSB justified mode (I2SSTD = 10)
 - 1. Wait for the second to last RXNE = 1 (n-1)
 - 2. Then wait 17 I²S clock cycles (using a software loop)
 - 3. Disable the I^2S (I2SE=0)
- 16-bit data length extended on 32-bit channel length (DATLEN = 00 and CHLEN = 1) in MSB justified, I²S or PCM modes (I2SSTD = 00, I2SSTD = 01 or I2SSTD = 11, respectively)
 - 1. Wait for the lastRXNE
 - 2. Then wait 1 I²S clock cycle (using a software loop)
 - 3. Disable the I²S (I2SE=0)

RM0530 - Rev 3 page 534/660



- For all other combinations of DATLEN and CHLEN, whatever the audio mode selected through the I²S STD bits, carry out the following sequence to switch off the I²S:
 - 1. Wait for the second to last RXNE = 1 (n-1)
 - 2. Then wait one I²S clock cycle (using a software loop)
 - 3. Disable the I^2S (I2SE =0)

Note: The BSY flag is kept low during transfers.

22.7.5 **I2S** slave mode

For the slave configuration, the I^2S can be configured in transmission or reception mode. The operating mode is following mainly the same rules as described for the I^2S master configuration. In slave mode, there is no clock to be generated by the I^2S interface. The clock and WS signals are input from the external master connected to the I^2S interface. There is then no need, for the user, to configure the clock.

The configuration steps to follow are listed below:

- 1. Set the I2SMOD bit in the SPIx_I2SCFGR register to select I²S mode and choose the I²S standard through the I2SSTD[1:0] bits, the data length through the DATLEN[1:0] bits and the number of bits per channel for the frame configuring the CHLEN bit. Select also the mode (transmission or reception) for the slave through the I2SCFG[1:0] bits in the SPIx I2SCFGR register.
- 2. If needed, select all the potential interrupt sources and the DMA capabilities by writing the SPIx_CR2 register.
- 3. The I2SE bit in SPIx_I2SCFGR register must be set.

Transmission sequence

The transmission sequence begins when the external master device sends the clock and when the NSS_WS signal requests the transfer of data. The slave has to be enabled before the external master starts the communication. The I²S data register has to be loaded before the master initiates the communication.

For the I²S, MSB justified and LSB justified modes, the first data item to be written into the data register corresponds to the data for the left channel. When the communication starts, the data are transferred from the Tx buffer to the shift register. The TXE flag is then set in order to request the right channel data to be written into the I²S data register.

The CHSIDE flag indicates which channel is to be transmitted. Compared to the master transmission mode, in slave mode, CHSIDE is sensitive to the WS signal coming from the external master. This means that the slave needs to be ready to transmit the first data before the clock is generated by the master. WS assertion corresponds to left channel transmitted first.

Note: The I2SE has to be written at least two PCLK cycles before the first clock of the master comes on the CK line.

The data half-word is parallel-loaded into the 16-bit shift register (from the internal bus) during the first bit transmission, and then shifted out serially to the MOSI/SD pin MSB first. The TXE flag is set after each transfer from the Tx buffer to the shift register and an interrupt is generated if the TXEIE bit in the SPIx_CR2 register is set

Note that the TXE flag should be checked to be at 1 before attempting to write the Tx buffer.

For more details about the write operations depending on the I²S standard mode selected, refer to Section 22.7.2: Supported audio protocols.

To secure a continuous audio data transmission, it is mandatory to write the SPIx_DR register with the next data to transmit before the end of the current transmission. An underrun flag is set and an interrupt may be generated if the data are not written into the SPIx_DR register before the first clock edge of the next data communication. This indicates to the software that the transferred data are wrong. If the ERRIE bit is set into the SPIx_CR2 register, an interrupt is generated when the UDR flag in the SPIx_SR register goes high. In this case, it is mandatory to switch off the I²S and to restart a data transfer starting from the left channel.

To switch off the I^2S , by clearing the I2SE bit, it is mandatory to wait for TXE = 1 and BSY = 0.

Reception sequence

The operating mode is the same as for the transmission mode except for point 1, where the configuration should set the master reception mode using the I2SCFG[1:0] bits in the SPIx_I2SCFGR register.

Whatever the data length or the channel length, the audio data are received by 16-bit packets. This means that each time the RX buffer is full, the RXNE flag in the SPIx_SR register is set and an interrupt is generated if the RXNEIE bit is set in the SPIx_CR2 register. Depending on the data length and channel length configuration, the audio value received for a right or left channel may result from one or two receptions into the RX buffer.

RM0530 - Rev 3 page 535/660



The CHSIDE flag is updated each time data are received to be read from the SPIx_DR register. It is sensitive to the external WS line managed by the external master component.

Clearing the RXNE bit is performed by reading the SPIx DR register.

For more details about the read operations depending on the I²S standard mode selected, refer to Section 22.7.2: Supported audio protocols.

If data are received while the preceding received data have not yet been read, an overrun is generated and the OVR flag is set. If the bit ERRIE is set in the SPIx CR2 register, an interrupt is generated to indicate the error.

To switch off the I²S in reception mode, I2SE has to be cleared immediately after receiving the last RXNE = 1.

Note:

The external master components should have the capability of sending/receiving data in 16-bit or 32-bit packets via an audio channel.

22.7.6 I2S error flags

Underrun flag (UDR)

There are three error flags for the I²S cell.

In slave transmission mode this flag is set when the first clock for data transmission appears while the software has not yet loaded any value into SPIx_DR. It is available when the I2SMOD bit in the SPIx_I2SCFGR register is set. An interrupt may be generated if the ERRIE bit in the SPIx_CR2 register is set.

The UDR bit is cleared by a read operation on the SPIx SR register.

Overrun flag (OVR)

This flag is set when data are received and the previous data have not yet been read from the SPIx_DR register. As a result, the incoming data are lost. An interrupt may be generated if the ERRIE bit is set in the SPIx_CR2 register.

In this case, the receive buffer contents are not updated with the newly received data from the transmitter device. A read operation to the SPIx_DR register returns the previous correctly received data. All other subsequently transmitted half-words are lost.

Clearing the OVR bit is done by a read operation on the SPIx_DR register followed by a read access to the SPIx_SR register.

Frame error flag (FRE)

This flag can be set by hardware only if the I^2S is configured in slave mode. It is set if the external master is changing the WS line while the slave is not expecting this change. If the synchronization is lost, the following steps are required to recover from this state and resynchronize the external master device with the I^2S slave device:

- 1. Disable the I²S.
- Enable it again when the correct level is detected on the WS line (WS line is high in I²S mode or low for MSBor LSB-justified or PCM modes.

Desynchronization between master and slave devices may be due to noisy environment on the SCK communication clock or on the WS frame synchronization line. An error interrupt can be generated if the ERRIE bit is set. The desynchronization flag (FRE) is cleared by software when the status register is read.

22.7.7 DMA features

In I²S mode, the DMA works in exactly the same way as it does in SPI mode. There is no difference except that the CRC feature is not available in I²S mode since there is no data transfer protection system.

22.8 I2S interrupts

Table 74. I²S interrupt request provides the list of I²S interrupts.

Table 74. I²S interrupt request

Interrupt event	Event flag	Enable control bit
Transmit buffer empty flag	TXE	TXEIE
Receive buffer not empty flag	RXNE	RXNEIE
Overrun error	OVR	ERRIE

RM0530 - Rev 3 page 536/660



Interrupt event	Event flag	Enable control bit
Underrun error	UDR	ERRIE
Frame error flag	FRE	ENGL

22.9 SPI and I²S registers

The peripheral registers can be accessed by half-words (16-bit) or words (32-bit). SPI_DR , in addition, can be accessed by 8-bit access.

22.9.1 SPI control register 1 (SPIx_CR1)

Address offset: 0x00 Reset value: 0x0000

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
BIDI MODE	BIDI OE	CRC EN	CRC NEXT	CRCL	RX ONLY	SSM	SSI	LSB FIRST	SPE	В	R [2:	0]	MSTR	CPOL	СРНА
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

BIDIMODE: Bidirectional data mode enable. This bit enables half-duplex communication using common single bidirectional data line. Keep RXONLY bit clear when bidirectional mode is active. 0: 2-line unidirectional data mode selected 1: 1-line bidirectional data mode selected Note: This bit is not used in I ² S mode. BIDIOE: Output enable in bidirectional mode. This bit combined with the BIDIMODE bit selects the direction of transfer in bidirectional mode. 0: Output disabled (receive-only mode) 1: Output enabled (transmit-only mode) Note: In master mode, the MOSI pin is used and in slave mode, the MISO pin is used. This bit is not used in I ² S mode. CRCEN: Hardware CRC calculation enable. 0: CRC calculation disabled 1: CRC calculation enabled Note: This bit is notube written only when SPI is disabled (SPE='0') for correct operation. This bit is not used in I ² S mode. CRONEXT: Transmit CRC next. 0: Next transmit value is from Tx buffer 1: Next transmit value is from Tx CRC register Note: This bit has to be written as soon as the last data is written in the SPIx_DR register. This bit is not used in I ² S mode. CRCL: CRC length. This bit is set and cleared by software to select the CRC length. 0: 8-bit CRC length. 1: 16-bit CRC length Note: This bit is not used in I ² S mode.		
1: 1-line bidirectional data mode selected Note: This bit is not used in I ² S mode. BIDIOE: Output enable in bidirectional mode. This bit combined with the BIDIMODE bit selects the direction of transfer in bidirectional mode. 0: Output disabled (receive-only mode) 1: Output enabled (transmit-only mode) Note: In master mode, the MOSI pin is used and in slave mode, the MISO pin is used. This bit is not used in I ² S mode. CRCEN: Hardware CRC calculation enable. 0: CRC calculation disabled 1: CRC calculation enabled Note: This bit should be written only when SPI is disabled (SPE='0') for correct operation. This bit is not used in I ² S mode. CRCNEXT: Transmit CRC next. 0: Next transmit value is from Tx buffer 1: Next transmit value is from Tx CRC register Note: This bit has to be written as soon as the last data is written in the SPIx_DR register. This bit is not used in I ² S mode. CRCL: CRC length. This bit is set and cleared by software to select the CRC length. 0: 8-bit CRC length. 1: 16-bit CRC length Note: This bit should be written only when SPI is disabled (SPE='0') for correct operation.		
Note: This bit is not used in I ² S mode. BIDIOE: Output enable in bidirectional mode. This bit combined with the BIDIMODE bit selects the direction of transfer in bidirectional mode. 0: Output disabled (receive-only mode) 1: Output enabled (transmit-only mode) Note: In master mode, the MOSI pin is used and in slave mode, the MISO pin is used. This bit is not used in I ² S mode. CRCEN: Hardware CRC calculation enable. 0: CRC calculation disabled 1: CRC calculation enabled Note: This bit should be written only when SPI is disabled (SPE='0') for correct operation. This bit is not used in I ² S mode. CRCNEXT: Transmit CRC next. 0: Next transmit value is from Tx buffer 1: Next transmit value is from Tx CRC register Note: This bit has to be written as soon as the last data is written in the SPIx_DR register. This bit is not used in I ² S mode. CRCL: CRC length. This bit is set and cleared by software to select the CRC length. 0: 8-bit CRC length. 1: 16-bit CRC length Note: This bit should be written only when SPI is disabled (SPE='0') for correct operation.	Bit 15	0: 2-line unidirectional data mode selected
BIDIOE: Output enable in bidirectional mode. This bit combined with the BIDIMODE bit selects the direction of transfer in bidirectional mode. 0: Output disabled (receive-only mode) 1: Output enabled (transmit-only mode) Note: In master mode, the MOSI pin is used and in slave mode, the MISO pin is used. This bit is not used in I ² S mode. CRCEN: Hardware CRC calculation enable. 0: CRC calculation disabled 1: CRC calculation enabled Note: This bit should be written only when SPI is disabled (SPE='0') for correct operation. This bit is not used in I ² S mode. CRCNEXT: Transmit CRC next. 0: Next transmit value is from Tx buffer Bit 12 1: Next transmit value is from Tx CRC register Note: This bit has to be written as soon as the last data is written in the SPIx_DR register. This bit is not used in I ² S mode. CRCL: CRC length. This bit is set and cleared by software to select the CRC length. 0: 8-bit CRC length. 1: 16-bit CRC length Note: This bit should be written only when SPI is disabled (SPE='0') for correct operation.		1: 1-line bidirectional data mode selected
Bit 14 Bit 14 This bit combined with the BIDIMODE bit selects the direction of transfer in bidirectional mode. 0: Output disabled (receive-only mode) 1: Output enabled (transmit-only mode) Note: In master mode, the MOSI pin is used and in slave mode, the MISO pin is used. This bit is not used in I ² S mode. CRCEN: Hardware CRC calculation enable. 0: CRC calculation disabled 1: CRC calculation enabled Note: This bit should be written only when SPI is disabled (SPE='0') for correct operation. This bit is not used in I ² S mode. CRCNEXT: Transmit CRC next. 0: Next transmit value is from Tx buffer Bit 12 1: Next transmit value is from Tx CRC register Note: This bit has to be written as soon as the last data is written in the SPIx_DR register. This bit is not used in I ² S mode. CRCL: CRC length. This bit is set and cleared by software to select the CRC length. 0: 8-bit CRC length. 1: 16-bit CRC length Note: This bit should be written only when SPI is disabled (SPE='0') for correct operation.		Note: This bit is not used in I ² S mode.
Bit 14 0: Output disabled (receive-only mode) 1: Output enabled (transmit-only mode) Note: In master mode, the MOSI pin is used and in slave mode, the MISO pin is used. This bit is not used in I ² S mode. CRCEN: Hardware CRC calculation enable. 0: CRC calculation disabled Bit 13 1: CRC calculation enabled Note: This bit should be written only when SPI is disabled (SPE='0') for correct operation. This bit is not used in I ² S mode. CRCNEXT: Transmit CRC next. 0: Next transmit value is from Tx buffer 1: Next transmit value is from Tx CRC register Note: This bit has to be written as soon as the last data is written in the SPIx_DR register. This bit is not used in I ² S mode. CRCL: CRC length. This bit is set and cleared by software to select the CRC length. 0: 8-bit CRC length. 1: 16-bit CRC length Note: This bit should be written only when SPI is disabled (SPE='0') for correct operation.		BIDIOE: Output enable in bidirectional mode.
Bit 14 1: Output enabled (transmit-only mode) Note: In master mode, the MOSI pin is used and in slave mode, the MISO pin is used. This bit is not used in I ² S mode. CRCEN: Hardware CRC calculation enable. 0: CRC calculation disabled Bit 13 1: CRC calculation enabled Note: This bit should be written only when SPI is disabled (SPE='0') for correct operation. This bit is not used in I ² S mode. CRCNEXT: Transmit CRC next. 0: Next transmit value is from Tx buffer 1: Next transmit value is from Tx CRC register Note: This bit has to be written as soon as the last data is written in the SPIx_DR register. This bit is not used in I ² S mode. CRCL: CRC length. This bit is set and cleared by software to select the CRC length. 0: 8-bit CRC length. 1: 16-bit CRC length Note: This bit should be written only when SPI is disabled (SPE='0') for correct operation.		This bit combined with the BIDIMODE bit selects the direction of transfer in bidirectional mode.
1: Output enabled (transmit-only mode) Note: In master mode, the MOSI pin is used and in slave mode, the MISO pin is used. This bit is not used in I ² S mode. CRCEN: Hardware CRC calculation enable. 0: CRC calculation disabled 1: CRC calculation enabled Note: This bit should be written only when SPI is disabled (SPE='0') for correct operation. This bit is not used in I ² S mode. CRCNEXT: Transmit CRC next. 0: Next transmit value is from Tx buffer 1: Next transmit value is from Tx CRC register Note: This bit has to be written as soon as the last data is written in the SPIx_DR register. This bit is not used in I ² S mode. CRCL: CRC length. This bit is set and cleared by software to select the CRC length. 0: 8-bit CRC length. 1: 16-bit CRC length Note: This bit should be written only when SPI is disabled (SPE='0') for correct operation.	D:: 44	0: Output disabled (receive-only mode)
This bit is not used in I ² S mode. CRCEN: Hardware CRC calculation enable. 0: CRC calculation disabled 1: CRC calculation enabled Note: This bit should be written only when SPI is disabled (SPE='0') for correct operation. This bit is not used in I ² S mode. CRCNEXT: Transmit CRC next. 0: Next transmit value is from Tx buffer 1: Next transmit value is from Tx CRC register Note: This bit has to be written as soon as the last data is written in the SPIx_DR register. This bit is not used in I ² S mode. CRCL: CRC length. This bit is set and cleared by software to select the CRC length. 0: 8-bit CRC length. 1: 16-bit CRC length Note: This bit should be written only when SPI is disabled (SPE='0') for correct operation.	Bit 14	1: Output enabled (transmit-only mode)
CRCEN: Hardware CRC calculation enable. 0: CRC calculation disabled 1: CRC calculation enabled Note: This bit should be written only when SPI is disabled (SPE='0') for correct operation. This bit is not used in I ² S mode. CRCNEXT: Transmit CRC next. 0: Next transmit value is from Tx buffer 1: Next transmit value is from Tx CRC register Note: This bit has to be written as soon as the last data is written in the SPIx_DR register. This bit is not used in I ² S mode. CRCL: CRC length. This bit is set and cleared by software to select the CRC length. 0: 8-bit CRC length. Bit 11 1: 16-bit CRC length Note: This bit should be written only when SPI is disabled (SPE='0') for correct operation.		Note: In master mode, the MOSI pin is used and in slave mode, the MISO pin is used.
0: CRC calculation disabled 1: CRC calculation enabled Note: This bit should be written only when SPI is disabled (SPE='0') for correct operation. This bit is not used in I ² S mode. CRCNEXT: Transmit CRC next. 0: Next transmit value is from Tx buffer 1: Next transmit value is from Tx CRC register Note: This bit has to be written as soon as the last data is written in the SPIx_DR register. This bit is not used in I ² S mode. CRCL: CRC length. This bit is set and cleared by software to select the CRC length. 0: 8-bit CRC length. Bit 11 1: 16-bit CRC length Note: This bit should be written only when SPI is disabled (SPE='0') for correct operation.		This bit is not used in I ² S mode.
Bit 13 1: CRC calculation enabled Note: This bit should be written only when SPI is disabled (SPE='0') for correct operation. This bit is not used in I ² S mode. CRCNEXT: Transmit CRC next. 0: Next transmit value is from Tx buffer 1: Next transmit value is from Tx CRC register Note: This bit has to be written as soon as the last data is written in the SPIx_DR register. This bit is not used in I ² S mode. CRCL: CRC length. This bit is set and cleared by software to select the CRC length. 0: 8-bit CRC length. Bit 11 1: 16-bit CRC length Note: This bit should be written only when SPI is disabled (SPE='0') for correct operation.		CRCEN: Hardware CRC calculation enable.
Note: This bit should be written only when SPI is disabled (SPE='0') for correct operation. This bit is not used in I ² S mode. CRCNEXT: Transmit CRC next. 0: Next transmit value is from Tx buffer 1: Next transmit value is from Tx CRC register Note: This bit has to be written as soon as the last data is written in the SPIx_DR register. This bit is not used in I ² S mode. CRCL: CRC length. This bit is set and cleared by software to select the CRC length. 0: 8-bit CRC length. Bit 11 1: 16-bit CRC length Note: This bit should be written only when SPI is disabled (SPE='0') for correct operation.		0: CRC calculation disabled
This bit is not used in I ² S mode. CRCNEXT: Transmit CRC next. 0: Next transmit value is from Tx buffer 1: Next transmit value is from Tx CRC register Note: This bit has to be written as soon as the last data is written in the SPIx_DR register. This bit is not used in I ² S mode. CRCL: CRC length. This bit is set and cleared by software to select the CRC length. 0: 8-bit CRC length. 1: 16-bit CRC length Note: This bit should be written only when SPI is disabled (SPE='0') for correct operation.	Bit 13	1: CRC calculation enabled
CRCNEXT: Transmit CRC next. 0: Next transmit value is from Tx buffer 1: Next transmit value is from Tx CRC register Note: This bit has to be written as soon as the last data is written in the SPIx_DR register. This bit is not used in I ² S mode. CRCL: CRC length. This bit is set and cleared by software to select the CRC length. 0: 8-bit CRC length. 1: 16-bit CRC length Note: This bit should be written only when SPI is disabled (SPE='0') for correct operation.		Note: This bit should be written only when SPI is disabled (SPE='0') for correct operation.
0: Next transmit value is from Tx buffer 1: Next transmit value is from Tx CRC register Note: This bit has to be written as soon as the last data is written in the SPIx_DR register. This bit is not used in I ² S mode. CRCL: CRC length. This bit is set and cleared by software to select the CRC length. 0: 8-bit CRC length. 1: 16-bit CRC length Note: This bit should be written only when SPI is disabled (SPE='0') for correct operation.		This bit is not used in I ² S mode.
Bit 12 1: Next transmit value is from Tx CRC register Note: This bit has to be written as soon as the last data is written in the SPIx_DR register. This bit is not used in I ² S mode. CRCL: CRC length. This bit is set and cleared by software to select the CRC length. 0: 8-bit CRC length. Bit 11 1: 16-bit CRC length Note: This bit should be written only when SPI is disabled (SPE='0') for correct operation.		CRCNEXT: Transmit CRC next.
Note: This bit has to be written as soon as the last data is written in the SPIx_DR register. This bit is not used in I ² S mode. CRCL: CRC length. This bit is set and cleared by software to select the CRC length. 0: 8-bit CRC length. 1: 16-bit CRC length Note: This bit should be written only when SPI is disabled (SPE='0') for correct operation.		0: Next transmit value is from Tx buffer
This bit is not used in I ² S mode. CRCL: CRC length. This bit is set and cleared by software to select the CRC length. 0: 8-bit CRC length. 1: 16-bit CRC length Note: This bit should be written only when SPI is disabled (SPE='0') for correct operation.	Bit 12	1: Next transmit value is from Tx CRC register
CRCL: CRC length. This bit is set and cleared by software to select the CRC length. 0: 8-bit CRC length. 1: 16-bit CRC length Note: This bit should be written only when SPI is disabled (SPE='0') for correct operation.		Note: This bit has to be written as soon as the last data is written in the SPIx_DR register.
This bit is set and cleared by software to select the CRC length. 0: 8-bit CRC length. 1: 16-bit CRC length Note: This bit should be written only when SPI is disabled (SPE='0') for correct operation.		This bit is not used in I ² S mode.
Bit 11 1: 16-bit CRC length Note: This bit should be written only when SPI is disabled (SPE='0') for correct operation.		CRCL: CRC length.
Note: This bit should be written only when SPI is disabled (SPE='0') for correct operation.		This bit is set and cleared by software to select the CRC length. 0: 8-bit CRC length.
	Bit 11	1: 16-bit CRC length
This bit is not used in I ² S mode.		Note: This bit should be written only when SPI is disabled (SPE='0') for correct operation.
		This bit is not used in I ² S mode.

RM0530 - Rev 3 page 537/660



	DVONIV. Describer and searched							
	RXONLY: Receive-only mode enabled. This bit enables simplex communication using a single unidirectional line to receive data exclusively. Keep BIDIMODE bit clear when receive-only mode is active. This bit is also useful in a multislave system in which this particular slave is not accessed, the output from the accessed slave is not corrupted.							
Bit 10	0: Full-duplex (transmit and receive)							
	1: Output disabled (receive-only mode)							
	Note: This bit is not used in I ² S mode.							
	SSM: Software slave management.							
	When the SSM bit is set, the NSS pin input is replaced with the value from the SSI bit.							
Bit 9	0: Software slave management disabled							
Dit 0	1: Software slave management enabled							
	Note: This bit is not used in I ² S mode and SPI TI mode.							
	SSI: Internal slave select.							
Bit 8	This bit has an effect only when the SSM bit is set. The value of this bit is forced onto the NSS pin and the I/O value of the NSS pin is ignored.							
	Note: This bit is not used in I ² S mode and SPI TI mode.							
	LSBFIRST: Frame format.							
	0: Data is transmitted / received with the MSB first							
Bit 7	1: Data is transmitted / received with the LSB first							
	Note: 1. This bit should not be changed when communication is on-going.							
	2. This bit is not used in I ² S mode and SPI TI mode.							
	SPE: SPI enable.							
	0: Peripheral disabled							
Bit 6	1: Peripheral enabled							
	Note: When disabling the SPI, follow the procedure described in procedure for disabling the SPI.							
	This bit is not used in I ² S mode.							
	BR[2:0]: Baud rate control.							
	000: f _{PCLK} /2							
	001: f _{PCLK} /4							
	010: f _{PCLK} /8							
	011: f _{PCLK} /16							
Bits 5:3	100: f _{PCLK} /32							
	101: f _{PCLK} /64							
	110: f _{PCLK} /128							
	111: f _{PCLK} /256							
	Note: These bits should not be changed when communication is on-going.							
	This bit is not used in I ² S mode.							
	MSTR: Master selection.							
	0: Slave configuration							
Bit 2	1: Master configuration							
	Note: This bit should not be changed when communication is on-going.							
	This bit is not used in I ² S mode.							

RM0530 - Rev 3 page 538/660



CPOL: Clock polarity.

0: CK to 0 when idle

1: CK to 1 when idle

Note: This bit should not be changed when communication is on-going.

This bit is not used in I²S mode and SPI TI mode.

CPHA: Clock phase.

0: The first clock transition is the first data capture edge

Bit 0

1: The second clock transition is the first data capture edge

Note: This bit should not be changed when communication is on-going.

This bit is not used in I²S mode and SPI TI mode.

22.9.2 SPI control register 2 (SPIx_CR2)

Address offset: 0x04 Reset value: 0x0700

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	LDMA _TX	LDMA _RX	FRXT H		DS	[3:0]		TXEIE	RXNEIE	ERRIE	FRF	NSSP	SSOE	TXDMAEN	RXDMAEN
	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bit 15	Reserved, must be kept at reset value.
	LDMA_TX: Last DMA transfer for transmission.
Divide	This bit is used in data packing mode, to define if the total number of data to transmit by DMA is odd or even. It has significance only if the TXDMAEN bit in the SPIx_CR2 register is set and if packing mode is used (data length =< 8-bit and write access to SPIx_DR is 16-bit wide). It has to be written when the SPI is disabled (SPE = 0 in the SPIx_CR1 register).
Bit 14	0: Number of data to transfer is even
	1: Number of data to transfer is odd
	Note: Refer to procedure for disabling the SPI if the CRCEN bit is set.
	This bit is not used in I ² S mode.
	LDMA_RX: Last DMA transfer for reception.
D# 40	This bit is used in data packing mode, to define if the total number of data to receive by DMA is odd or even. It has significance only if the RXDMAEN bit in the SPIx_CR2 register is set and if packing mode is used (data length =< 8-bit and write access to SPIx_DR is 16-bit wide). It has to be written when the SPI is disabled (SPE = 0 in the SPIx_CR1 register).
Bit 13	0: Number of data to transfer is even
	1: Number of data to transfer is odd
	Note: Refer to Procedure for disabling the SPI, if the CRCEN bit is set.
	This bit is not used in I2S mode.
	FRXTH: FIFO reception threshold.
	FRXTH is set according the read access (16-bit or 8-bit) to the FIFO.
Bit 12	This bit is used to set the threshold of the RXFIFO that triggers an RXNE event.
DIC 12	0: RXNE event is generated if the FIFO level is greater than or equal to 1/2 (16-bit)
	1: RXNE event is generated if the FIFO level is greater than or equal to 1/4 (8-bit)
	Note: This bit is not used in I ² S mode.

RM0530 - Rev 3 page 539/660



	DS [3:0] : Data size.
	These bits configure the data length for SPI transfers:
	0000: Not used
	0001: Not used
	0010: Not used
	0011: 4-bit
	0100: 5-bit
	0101: 6-bit
D:: 44.0	0110: 7-bit
Bit 11:8	
	1000: 9-bit
	1001: 10-bit
	1010: 11-bit
	1011: 12-bit
	1100: 13-bit
	1101: 14-bit
	1110: 15-bit
	1111: 16-bit
	If software attempts to write one of the "Not used" values, they are forced to the value "0111" (8- bit).
	Note: This bit is not used in I ² S mode.
	TXEIE: Tx buffer empty interrupt enable.
Bit 7	0: TXE interrupt masked
	1: TXE interrupt not masked. Used to generate an interrupt request when the TXE flag is set.
	RXNEIE: RX buffer not empty interrupt enable.
Bit 6	0: RXNE interrupt masked
	1: RXNE interrupt not masked. Used to generate an interrupt request when the RXNE flag is set.
	ERRIE: Error interrupt enable.
Bit 5	This bit controls the generation of an interrupt when an error condition occurs (CRCERR, OVR, MODF in SPI mode, FRE at TI mode and UDR, OVR, and FRE in I ² S mode).
	0: Error interrupt is masked
	1: Error interrupt is enabled
	FRF: Frame format.
	0: SPI Motorola mode
Bit 4	1: SPI TI mode
	Note: This bit must be written only when the SPI is disabled (SPE=0).
	This bit is not used in I ² S mode.
	NSSP: NSS pulse management.
	This bit is used in master mode only. It allows the SPI to generate an NSS pulse between two consecutive data when doing continuous transfers. In the case of a single data transfer, it forces the NSS pin high level after the transfer.
	It has no meaning if CPHA='1', or FRF='1'.
Bit 3	0: No NSS pulse
	1: NSS pulse generated
	Note:
	1. This bit must be written only when the SPI is disabled (SPE=0).
	2. This bit is not used in I ² S mode and SPI TI mode.

RM0530 - Rev 3 page 540/660



	SSOE: SS output enable.
	0: SS output is disabled in master mode and the SPI interface can work in multimaster configuration
Bit 2	1: SS output is enabled in master mode and when the SPI interface is enabled. The SPI interface cannot work in a multimaster environment.
	Note: This bit is not used in I ² S mode and SPI TI mode.
	TXDMAEN: Tx buffer DMA enable.
Bit 1	When this bit is set, a DMA request is generated whenever the TXE flag is set.
DIL I	0: Tx buffer DMA disabled
	1: Tx buffer DMA enabled
	RXDMAEN: Rx buffer DMA enable.
Bit 0	When this bit is set, a DMA request is generated whenever the RXNE flag is set.
BIL U	0: Rx buffer DMA disabled
	1: Rx buffer DMA enabled

22.9.3 SPI status register (SPIx_SR)

Address offset: 0x08 Reset value: 0x0002

1	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Re	es.	Res.	Res.	FTLVL[1:0]		FRLVI	_[2:0]	FRE	BSY	OVR	MODF	CRC ERR	UDR	CHSIDE	TXE	RXNE
				r	r	r	r	r	r	r	r	rc_w0	r	r	r	r

Bits 15:13	Reserved, must be kept at reset value.
	FTLVL[1:0]: FIFO transmission level.
	These bits are set and cleared by hardware.
	00: FIFO empty
Bits 12:11	01: 1/4 FIFO
	10: 1/2 FIFO
	11: FIFO full (considered as FULL when the FIFO threshold is greater than 1/2)
	Note: These bits are not used in I ² S mode.
	FRLVL[1:0]: FIFO reception level.
	These bits are set and cleared by hardware.
	00: FIFO empty
Bits 10:9	01: 1/4 FIFO
	10: 1/2 FIFO
	11: FIFO full
	Note: These bits are not used in I ² S mode and in SPI receive-only mode while CRC calculation is enabled.
	FRE: Frame format error.
	This flag is used for SPI in TI slave mode and I ² S slave mode. Refer to Section 22.5.10: SPI error flags and Section 22.7.6: I2S error flags.
Bits 8	This flag is set by hardware and reset when SPIx_SR is read by software.
	0: No frame format error
	1: A frame format error occurred

RM0530 - Rev 3 page 541/660



	BSY: Busy flag.
D# 7	0: SPI (or I ² S) not busy
Bit 7	1: SPI (or I ² S) is busy in communication or Tx buffer is not empty. This flag is set and cleared by hardware.
	Note: The BSY flag must be used with caution: refer to Section 22.5.9: SPI status flags.
	OVR: Overrun flag.
	0: No overrun occurred
Bit 6	1: Overrun occurred
	This flag is set by hardware and reset by a software sequence. Refer to Section 22.7.6: I2S error flags for the software sequence.
	MODF: Mode fault.
Bit 5	0: No mode fault occurred
טונט	1: Mode fault occurred
	This flag is set by hardware and reset by a software sequence.
	CRCERR: CRC error flag.
Bit 4	0: CRC value received matches the SPIx_RXCRCR value
DIL 4	1: CRC value received does not match the SPIx_RXCRCR value
	This flag is set by hardware and cleared by software writing 0.
	UDR: Underrun flag.
	0: No underrun occurred
Bit 3	1: Underrun occurred
	This flag is set by hardware and reset by a software sequence. Refer to Section 22.7.6: I2S error flags for the software sequence.
	Note: This bit is not used in SPI mode.
	CHSIDE: Channel side.
Bit 2	0: Channel left has to be transmitted or has been received
DIL Z	1: Channel right has to be transmitted or has been received
	Note: This bit is not used in SPI mode. It has no significance in PCM mode.
	TXE: Transmit buffer empty.
Bit 1	0: No more empty space in Tx buffer (software shall not write data to the Tx buffer).
	1: At least one empty space in Tx buffer (software may write data to the Tx buffer).
	RXNE: Receive buffer not empty.
Bit 0	0: Rx buffer empty
	1: Rx buffer not empty

22.9.4 SPI data register (SPIx_DR)

Address offset: 0x0C Reset value: 0x0000

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	DR[15:0]														
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

RM0530 - Rev 3 page 542/660



DR[15:0]: Data register.

Data received or to be transmitted.

Bits 15:0 The data register serves as an interface between the Rx and Tx FIFOs. When the data register is read, RxFIFO is accessed while the write to data register accesses TxFIFO (see Section 22.5.8: Data transmission and reception procedures).

Note: Data is always right-aligned. Unused bits are ignored when writing to the register, and read as zero when the register is read. The Rx threshold setting must always correspond with the read access currently used.

22.9.5 SPI CRC polynomial register (SPIx_CRCPR)

Address offset: 0x10 Reset value: 0x0007

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	CRCPOLY[15:0]														
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

CRCPOLY[15:0]: CRC polynomial register.

Bits 15:0 This register contains the polynomial for the CRC calculation.

The CRC polynomial (0007h) is the reset value of this register. Another polynomial can be configured as required.

Note: The polynomial value should be odd only. No even value is supported.

22.9.6 SPI Rx CRC register (SPIx_RXCRCR)

Address offset: 0x14 Reset value: 0x0000

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	RxCRC[15:0]														
r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r

RXCRC[15:0]: Rx CRC register.

When CRC calculation is enabled, the RxCRC[15:0] bits contain the computed CRC value of the subsequently received bytes. This register is reset when the CRCEN bit in SPIx_CR1 register is written to 1. The CRC is calculated serially using the polynomial programmed in the SPIx_CRCPR register.

Bits 15:0

Only the 8 LSB bits are considered when the data frame format is set to be 8-bit data (CRCL bit in the SPIx_CR1 is cleared). CRC calculation is done based on any CRC8 standard.

The entire 16-bits of this register are considered when a 16-bit data frame format is selected (CRCL bit in the SPIx_CR1 register is set). CRC calculation is done based on any CRC16 standard.

A read to this register when the BSY flag is set could return an incorrect value.

22.9.7 SPI Tx CRC register (SPIx_TXCRCR)

Address offset: 0x18 Reset value: 0x0000

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	TxCRC[15:0]														
r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r

RM0530 - Rev 3 page 543/660



TxCRC[15:0]: Tx CRC register.

When CRC calculation is enabled, the TxCRC[7:0] bits contain the computed CRC value of the subsequently transmitted bytes. This register is reset when the CRCEN bit of SPIx_CR1 is written to 1. The CRC is calculated serially using the polynomial programmed in the SPIx_CRCPR register.

Bits 15:0 Only the 8 LSB bits are considered when the data frame format is set to be 8-bit data (CRCL bit in the SPIx_CR1 is cleared). CRC calculation is done based on any CRC8 standard.

The entire 16-bits of this register are considered when a 16-bit data frame format is selected (CRCL bit in the SPIx_CR1 register is set). CRC calculation is done based on any CRC16 standard.

Note: A read to this register when the BSY flag is set could return an incorrect value. These bits are not used in I^2S mode.

22.9.8 SPIx_I2S configuration register (SPIx_I2SCFGR)

Address offset: 0x1C Reset value: 0x0000

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	Res.	Res.	ASTR TEN	I2SMOD	I2SE	1280	CFG	PCMSYNC	Res.	I2S	STD	CKPOL	DATLEN		CHLEN
			rw	rw	rw	rw	rw	rw		rw	rw	rw	rw	rw	rw

Bits 15:13	Reserved: Forced to 0 by hardware.
	ASTRTEN: Asynchronous start enable.
Bit 12	0 : The asynchronous start is disabled. When the I ² S is enabled in slave mode, the I ² S slave starts the transfer when the I ² S clock is received and an appropriate transition (depending on the protocol selected) is detected on the WS signal.
DIL 12	1: The asynchronous start is enabled. When the I ² S is enabled in slave mode, the I ² S slave immediately starts the transfer when the I ² S clock is received from the master without checking the expected transition of WS signal.
	Note: The appropriate transition is a falling edge on WS signal when I ² S Philips standard is used, or a rising edge for other standards.
	I2SMOD: I ² S mode selection.
Bit 11	0: SPI mode is selected
Dit 11	1: I ² S mode is selected
	Note: This bit should be configured when the SPI is disabled.
	I2SE: I ² S enable.
Bit 10	0: I ² S peripheral is disabled
2.0	1: I ² S peripheral is enabled
	Note: This bit is not used in SPI mode.
	I2SCFG: I ² S configuration mode.
	00: Slave - transmit
	01: Slave - receive
Bits 9:8	10: Master - transmit
	11: Master - receive
	Note: These bits should be configured when the I ² S is disabled.
	They are not used in SPI mode.

RM0530 - Rev 3 page 544/660



	PCMSYNC: PCM frame synchronization.
	0: Short frame synchronization
Bit 7	1: Long frame synchronization
	Note: This bit has a meaning only if I2SSTD=11 (PCM standard is used).
	It is not used in SPI mode.
Bit 6	Reserved: forced to 0 by hardware.
	I2SSTD: I ² S standard selection.
	00: I ² S Philips standard.
	01: MSB justified standard (left justified)
Bits 5:4	10: LSB justified standard (right justified)
DIIS 3.4	11: PCM standard
	For more details on I ² S standards, refer to Section 22.7.2: Supported audio protocols.
	Note: For correct operation, these bits should be configured when the I ² S is disabled.
	They are not used in SPI mode.
	CKPOL: Steady-state clock polarity.
	0: I ² S clock steady-state is low level
Bit 3	1: I ² S clock steady-state is high level
	Note: For correct operation, this bit should be configured when the I ² S is disabled.
	It is not used in SPI mode.
	DATLEN: Data length to be transferred.
	00: 16-bit data length
	01: 24-bit data length
Bits 2:1	10: 32-bit data length
	11: Not allowed
	Note: For correct operation, these bits should be configured when the I ² S is disabled.
	They are not used in SPI mode.
	CHLEN: Channel length (number of bits per audio channel).
	0: 16-bit wide
	1: 32-bit wide
Bit 0	The bit write operation has a meaning only if DATLEN = 00 otherwise the channel length is fixed to 32-bit by hardware whatever the value filled in.
	Note: For the correct operation, this bit should be configured when the I ² S is disabled.
	It is not used in SPI mode.

22.9.9 SPIx_I2S prescaler register (SPIx_I2SPR)

Address offset: 0x20 Reset value: 0x0002

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	Res.	Res.	Res.	Res.	Res.	MCKOE	ODD				I2S	DIV			
						rw	rw				n	W			

Reserved: forced to 0 by hardware.

RM0530 - Rev 3 page 545/660



	MCKOE: Master clock output enable.
	0: Master clock output is disabled
Bit 9	1: Master clock output is enabled
	Note: This bit should be configured when the I ² S is disabled. It is used only when the I ² S is in master mode.
	It is not used in SPI mode.
	ODD: Odd factor for the prescaler.
	0: Real divider value is = I2SDIV *2
Bit 8	1: Real divider value is = (I2SDIV * 2)+1. Refer to Section 22.7.3: Clock generator.
	Note: This bit should be configured when the I ² S is disabled. It is used only when the I ² S is in master mode.
	It is not used in SPI mode.
	I2SDIV: I ² S linear prescaler.
	I2SDIV [7:0] = 0 or I2SDIV [7:0] = 1 are forbidden values. Refer to Section 22.7.3: Clock generator.
Bits 7:0	Note: These bits should be configured when the I ² S is disabled. They are used only when the I ² S is in master mode.
	They are not used in SPI mode.

RM0530 - Rev 3 page 546/660

RW0530 Serial peripheral interface / inter-IC sound (SPI/I2S)

22.9.10 SPI/I2S register map

Offset	Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x00	SPIx_CR1	Res.	BIDIMODE	BIDIOE	CRCEN	CRCNEXT	CRCL	RXONLY	SSM	SSI	LSBFIRST	SPE		BR[2:0]		MSTR	CPOL	CPHA															
	Reset value																	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x04	SPIx_CR2	Res.	LDMA_TX	LDMA_RX	FRXTH		DS[3	3:0]		TXEIE	RXNEIE	ERRIE	FRF	NSSP	SSOE	TXDMAEN	RXDMAEN																
	Reset value																		0	0	0	0	1	1	1	0	0	0	0	0	0	0	0
0x08	SPIx_SR	Res.	Res.	Res.	ETIVI [4:0]		FRI VI [1:0]	- 1.5 - 1.0	FRE	BSY	OVR	MODF	CRCERR	UDR	CHSIDE	TXE	RXNE																
	Reset value																				0	0	0	0	0	0	0	0	0	0	0	1	0
0x0C	SPIx_DR	Res.								DR[15:0]																							
	Reset value																	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x10	SPIx_CRCPR	Res.								CRCPOLY[15:0]				·	·	·	·																
	Reset value																	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1
0x14	SPIx_RXCRCR	Res.								RxCRC[15:0]																							
	Reset value																	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x18	SPIx_TXCRCR	Res.								TxCRC[15:0]																							
	Reset value																	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0





Offset	Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1 0
0x1C	SPIx_I2SCFGR	Res.	ASTRTEN	ISSMOD	ISSE	DSCEG.	5	PCMSYNC	Res.	ISSSTD		CKPOL	DATLEN	CHLEN																		
	Reset value																				0	0	0	0	0	0		0	0	0	0	0 0
0x20	SPIx_I2SPR	Res.	Res.	Res.	MCKOE	ODD				VIOSCI		·																				
	Reset value																							0	0	0	0	0	0	0	0	1 0

Refer to Table 3. STM32WB07xC and STM32WB06xC memory map and peripheral register boundary addresses.



23 Radio IP

23.1 Introduction

The STM32WB07xC and STM32WB06xC Bluetooth LE controller is a programmable automate, which can act as a master or a slave node compliant up to the Bluetooth[®] LE standard.

The Bluetooth[®] LE controller is a coprocessor intended to perform transmission and reception operations without the direct control of the CPU following the instructions included inside some predefined linked lists in RAM. Then, the task of a dedicated link layer firmware is to fill these lists in advance. This allows the controller to start a transaction directly at low power mode exit while the CPU is still booting.

Typically, a processor interrupt service routine runs at the end of every transmitted or received packet in order to prepare/modify the linked lists in RAM or inform the host about changes. When the ISR execution time is a key point, the controller offers the possibility to check if there is enough time to complete the planned transmission/ reception and to check the coherency of the RAM lists preventing the reading of not updated data. Furthermore, the controller reads its configuration in three different consecutive phases giving to the CPU the maximum computation time.

The internal sequence of autonomous actions about the transmission or reception is triggered by a timer event that can either wake up the device from deep sleep or not.

A free running counter driven by the internal or external slow clock is always active during sleep mode and provides the absolute time used as reference to schedule the controller activity. It is located in a programmable wakeup block that is also in charge to execute the request from the radio to go into sleep. The CPU is able to program the wakeup block accessing specific registers through the APB interface of the controller.

The Bluetooth® LE controller embeds the following main components:

- A sequencer, which synchronizes the overall link controller. The sequencer controls all the steps from the beginning (one timer trigger) to the last step (interrupt sent to the CPU).
- An AHB arbiter block which allows the communication with an SOC.
- A channel incrementer block which implements in hardware the two-channel incrementing algorithm described in Bluetooth core specification 5.2.
- An AES hardware engine which is able to manage simultaneously three processes:
 - An "On the fly" data packet payload encryption or decryption.
 - An AES 128-bit manual encryption.
 - An LE privacy resolution engine which complies with Bluetooth core specification 5.2.
- A transmit block which takes care of the framing of the advertise or data packet. It supports all coded PHY
 frame format (with S=2 and S=8) and uncoded PHY frame format (1 Mbps and 2 Mbps). It supports data
 packet length and advertise packet length up to 255 bytes. The transmit block generates 'on the fly' the
 CRC and the data whitening.
- A receive block which takes care of the data payload de-whitening and the CRC checking for an advertise
 or data packet. It supports indirectly all coded PHY frame format (with S=2 and S=8) and uncoded PHY
 frame format (1 Mbps and 2 Mbps). The receive block supports data packet length and advertise packet
 length up to 255 bytes. It extracts all the header information to ease the sequencer processing.
- An APB main block that manages all the read/write requests coming from the SOC.
- An SN/NESN automatic mechanism, which is automatically disabled when a sequence skip is requested or when no receive buffer in available in RAM.

23.2 Functional description

Three possible timers (wakeup timer, timer1 and timer2) trigger the start of the controller internal sequence. Wakeup timer and timer1 are based on the absolute machine time. Timer2 is only relative to the end of the previous transmitted or received packet. The wakeup timer is the only timer that is always on during the sleep mode, so it is the only one able to wake up the system when the digital power supply is switched off.

Each time a trigger event is sent to the Bluetooth LE controller, the sequencer fetches specific tables in RAM to get the required information to know what to configure about the radio and which sequence to start (RX or TX). There are several types of tables:

The GlobalStatMach: this table is unique. As the name suggests, it contains valid information for each
active link on the device.

RM0530 - Rev 3 page 549/660



- The StatMach: one table for each active link (up to 128 supported by the hardware), called in this context state machine. It contains information such as: the channel, the transmit power and the link to the current action to be performed by the radio, defined by a TxRxPack.
- The TxRxPack: one table for a packet in RX or in TX. There is no predefined number of these tables. They are organized in link lists where each packet points to the next one.
- The DataPack table corresponding to the data buffers pointed by the DataPtr in the TxRxPack. It contains the PDU section of the Bluetooth packet.

After the Bluetooth LE controller is triggered by one of the three timers, the following six actions define the usual sequence related to a radio transaction.

- 1. The Bluetooth LE controller reloads its configuration from retention RAM in order to restore its state (this state might have been modified by the CPU during its interrupt: see action 6 in this list). The link controller reloads its configuration in more separated phases giving more computation time to the CPU.
- 2. The Bluetooth LE controller requests the radio access. This action occurs in parallel when action 1 is running.
- 3. Data transmission or data reception.
- 4. After the end of all previous actions, the Bluetooth LE controller writes back its configuration into several tables in RAM and issues an interrupt to the CPU. Depending on internal interrupt enable configuration, the link controller may increase its interrupt (which is connected to the CPU).
- 5. On interrupt detection, the CPU starts an interrupt service routine (ISR) which checks the controller interrupt status register, reads the configuration saved by the controller in RAM and reads the data received PDU in RAM (in case of valid PDU packet reception). The change from one link state machine to another one is defined by a dedicated function of the ISR, which changes the "CurStMachNum" variable value in the GlobStatMach table.
- 6. After all the previous activities have ended, the CPU may ask the wakeup block to send a sleep request to the power manager block (PM) to go into sleep mode.

23.3 Radio resource manager (RRM)

The radio resource manager (RRM) is the block that manages the requests performed by the Bluetooth LE controller and the CPU to access the radio resources. The requests pass through a semaphore and only one of the two can take control of the radio at a time. The arbitration behaves as follows:

- check the priority value to choose between the Bluetooth LE controller or the CPU.
- if the same, then the arbiter eliminates the requester that has been served more recently.

The two controllers can request access to the radio resources through a dedicated port:

- Port 0 for the Bluetooth LE controller
- Port 1 for the CPU (it is a virtual port in this case)

By default, neither the Bluetooth LE controller nor the CPU has access to the radio. A contributor (Bluetooth LE or CPU) needs to request a token. The token is requested by software for the CPU. It is done by hardware for the Bluetooth LE controller each time a timer trig event starts a sequence. Nevertheless, the firmware can release the token granted by the Bluetooth LE link layer writing inside the CMDREG APB register. Once the requester has the token, its port is granted and it can access the radio resources.

23.3.1 UDRA

The unified direct register access block allows the software to prepare some commands in a command link list located in the retention RAM. Those commands execute read from and write into the radio registers.

Some interruptions are linked to the UDRA block in the RRM:

- on a command start event
- · on a command end event.

The main goal of this block is to allow the Bluetooth LE controller to reinitialize the radio registers after a low power mode sequence to start an RF communication while the CPU is still being booted.

23.3.1.1 UDRA RAM command link list

The mapping in RAM for the commands for each port is the following:

- the RadioConfigPtr field of the GlobalStateMach contains the start address of the command start list
- the command start list is a 32-bit element table containing the first command addresses of each command number of each port (more command lists are available for each port)

RM0530 - Rev 3 page 550/660



each command of each port contains some read and/or write actions on radio registers.

The RadioConfigPtr value is loaded by the RRM-UDRA automatically when the radio controller reset is released. If the software did not initialize this RAM address supposed to point on the command_start_list address before this first automatic load, a "reload pointer" command is available by writing 1 in the UDRA_CTRL0[0] APB register (this bit is auto-cleared immediately).

Note:

The RadioConfigPtr pointer value loaded and used by the RRM-UDRA block can be read in the UDRA_RADIO_CFG_PTR APB register.

The port mapping has been defined as follows:

- 2 ports (port0=Bluetooth LE, port1= VP CPU)
- port0 supports 3 command lists
- port1 supports 4 command lists.

This leads to a command start list table as presented below:

Address in RAM Meaning Comments port0->command0 base Command executed by the Bluetooth LE controller on wakeup timer trigger event @RadioConfigPtr(value) + 0x00 address if RadioComListEna bit = 1 in on-going StateMach. port0->command1 base Command executed by the Bluetooth LE controller on Timer1 trigger event if @RadioConfigPtr(value) + 0x04 address RadioComListEna bit = 1 in on-going StateMach. port0->command2 base Command executed by the Bluetooth LE controller on Timer2 trigger event if @RadioConfigPtr(value) + 0x08 address RadioComListEna bit = 1 in on-going StateMach. port1->command0 base VP_CPU: if the software needs to use an RRM-UDRA command to access the @RadioConfigPtr(value) + 0x0C radio register instead of a direct access through APB. address port1->command1 base VP_CPU: if the software needs to use a second RRM-UDRA command to access @RadioConfigPtr(value) + 0x10 address the radio register instead of a direct access through APB. port1->command2 base VP_CPU: if the software needs to use a third RRM-UDRA command to access @RadioConfigPtr(value) + 0x14 address the radio register instead of a direct access through APB. port1->command3 base VP CPU: if the software needs to use a fourth RRM-UDRA command to access @RadioConfigPtr(value) + 0x18 address the radio register instead of a direct access through APB.

Table 75. Command start list details

23.3.1.2 UDRA command format in RAM

The write and read command format are described in the following table. Note that only one radio register address is entered for a write or a read. Then, if the number of data to write/read is more than one, the address is incremented automatically by 1.

Table 76. UDRA command format in RAM

Byte number	Address in RAM	Byte value	Description					
1	command_base_addr	0x	bit7: 0=write / 1=read bit[6:0] = number of data to write or to read. n = number of data for the example in this table.					
2	command_base_addr+1	8-bit address	Address of a Radio register following the 8-bit address mapping.					
3	command_base_addr+2	1st data	If write command: write first 8-bit data to be written. If read command: location where the first 8-bit read data are available.					
4	command_base_addr+3	2nd data	Optional (depends on number of data to write/read). If write command: write second 8-bit data to be written. If read command: location where the second 8-bit read data are available.					

RM0530 - Rev 3 page 551/660



Byte number	Address in RAM	Byte value	Description
n+2	n+2 command_base_addr+(n+1)		Optional (depends on number of data to write/read). If write command: write n th 8-bit data to be written.
			If read command: location where the n th 8-bit read data are available.
			Optional: possible to chain other commands.
n+3	command_base_addr+n+2	0x	bit7: 0=write / 1=readbit
			[6:0] = number of data to write or to read.
n+4	command_base_addr+n+3	8-bit address	Address of a radio register following the 8-bit address mapping (see Table 160. Radio Controller registers list)
n.I.E.	command base addring 4	1at data	If write command: write first 8-bit data to be written.
n+5	command_base_addr+n+4	1st data	If read command: location where the first 8-bit read data are available.
		<u>'</u>	
			MANDATORY.
last	command_base_addr+last-1	0x00 / 0x80	The null command (command with null length) must be added at the end of the command list. This is needed by the state machines of the UDRA to be informed they reached the end of the list.

Basic examples:

- 1) Write AAC0_DIG_ENG=0x12 and AAC1_DIG_ENG=0x34 (grouped registers) through port1.command0:
- @port1.command0 addr = 0x02; Write 2 data
- @port1.command0_addr+1 = 0x AAC0_DIG_ENG_ADDR;
- @port1.command0_addr+2 = 0x12; 1st data to write in AAC0_DIG_ENG
- @port1.command0_addr+3 = 0x34; 2nd data to write in AAC1_DIG_ENG
- @port1.command0_addr+4 = 0x00; null command
- At the end of command execution, the 2 radio registers have been modified with new value.
- 2) Read of the 4 AFCx_DIG_ENG register chained with a write of 0x54 value in RADIO_FSM_USER through port1.command1:
- @port1.command1_addr = 0x84; Read 4 data
- @port1.command1_addr+1 = 0xAFC0_DIG_ENG_ADDR
- @port1.command1_addr+6 = 0x01; Write 1 data
- @port1.command1_addr+7 = 0x RADIO_FSM_USER_ADDR;
- @port1.command0_addr+8 = 0x54; 1st (and unique) data to write in RADIO_FSM_USER register
- @port1.command0_addr+9 = 0x00; null command
- Note: @port1.command1_addr+2 to @port1.command1_addr+5 contents are written by the RRM-UDRA block with the result of read.

At the end of the execution:

- @port1.command1_addr+2 contains the AFC0_DIG_ENG register value
- @port1.command1_addr+3 contains the AFC1_DIG_ENG register value
- @port1.command1_addr+4 contains the AFC2_DIG_ENG register value
- @port1.command1_addr+5 contains the AFC3_DIG_ENG register value
- RADIO_FSM_USER register has been modified with 0x54

RM0530 - Rev 3 page 552/660



23.3.2 Direct register access

The direct register access block allows the software to access the radio registers directly through an APB access. The radio registers are mainly used to control the analog part of the radio and the radio FSM. The software has to read/write the RF APB registers located inside the RRM APB register list that points directly to the radio registers. The RF APB registers start at RRM address + 0x100. The radio registers are 8-bit only so the APB register bit field [31:8] part is padded with 0. Then, they can be accessed as 32-bit APB registers (address incremented by 4 between each register) through RRM direct access interface. The radio registers can be also accessed exploiting RRM UDRA command list in RAM as 8-bit registers (address incremented by 1 between each register). An internal arbiter manages the case of concurrent accesses on radio registers by both UDRA (executing a command) and direct register access block (on a CPU read/write APB request). The arbitration is based on round-robin priority mechanism. The software must not write any radio registers through direct APB access if they are also modified through commands in RAM (through UDRA block). In this case, there is a risk of multi drivers in parallel and loss of coherency (no way to know which requester wrote the last).

23.3.2.1 CPU access to radio resources

Although the CPU can request the use of radio resources through the RRM, in most cases read and write accesses to the radio registers can be done directly through APB inside the RRM APB registers. In this case, reading is not intrusive, it is faster and there is no risk even if a radio transaction is on-going. Writing to radio registers is not supposed to be done during a radio transfer. Writing through RRM commands can be safer in order to avoid changes while a radio transaction is on-going. Nevertheless, if this is done very close to a trig event, it is not possible to know which command is executed first between radio and CPU so which setting is used for the coming transaction.

23.3.3 RRM registers

Table 77. RRM register list

Address offset	Name	RW	Reset	Description
0x00	RRM_ID	R	0x00000001	RRM_ID register
0x04	RRM_CTRL	RW	0x00000003	RRM_CTRL register
0x10	UDRA_CTRL0	RW	0x00000000	UDRA_CTRL0 register
0x14	UDRA_IRQ_ENABLE	RW	0x00000000	UDRA_IRQ_ENABLE register
0x18	UDRA_IRQ_STATUS	RW	0x00000000	UDRA_IRQ_STATUS register
0x1C	UDRA_RADIO_CFG_PTR	R	0x00000000	UDRA_RADIO_CFG_PTR register
0x20	SEMA_IRQ_ENABLE	RW	0x00000000	SEMA_IRQ_ENABLE register
0x24	SEMA_IRQ_STATUS	R	0x00000000	SEMA_IRQ_STATUS register
0x28	BLE_IRQ_ENABLE	RW	0x00000000	BLE_IRQ_ENABLE register
0x2C	BLE_IRQ_STATUS	RW	0x00000000	BLE_IRQ_STATUS register
0x60	VP_CPU_CMD_BUS	RW	0x00000000	VP_CPU_CMD_BUS register
0x64	VP_CPU_SEMA_BUS	RW	0x00000000	VP_CPU_SEMA_BUS register
0x68	VP_CPU_IRQ_ENABLE	RW	0x00000000	VP_CPU_IRQ_ENABLE register
0x6C	VP_CPU_IRQ_STATUS	RW	0x00000000	VP_CPU_IRQ_STATUS register
0x100	AA0_DIG_USR	RW	0x000000D6	AA0_DIG_USR register
0x104	AA1_DIG_USR	RW	0x000000BE	AA1_DIG_USR register
0x108	AA2_DIG_USR	RW	0x00000089	AA2_DIG_USR register
0x10C	AA3_DIG_USR	RW	0x0000008E	AA3_DIG_USR register
0x110	DEM_MOD_DIG_USR	RW	0x00000026	DEM_MOD_DIG_USR register
0x114	RADIO_FSM_USR	RW	0x00000004	RADIO_FSM_USR register
0x118	PHYCTRL_DIG_USR	RW	0x00000000	PHYCTRL_DIG_USR register

RM0530 - Rev 3 page 553/660



Address	Nome	DW.	Deset	Possibility is
offset	Name	RW	Reset	Description
0x144	AFC0_DIG_ENG	RW	0x00000066	AFC0_DIG_ENG register
0x148	AFC1_DIG_ENG	RW	0x00000044	AFC1_DIG_ENG register
0x14C	AFC2_DIG_ENG	RW	0x000000FF	AFC2_DIG_ENG register
0x150	AFC3_DIG_ENG	RW	0x0000007F	AFC3_DIG_ENG register
0x154	CR0_DIG_ENG	RW	0x00000044	CR0_DIG_ENG register
0x168	CR0_LR	RW	0x000000DC	CR0_LR register
0x16C	VIT_CONF_DIG_ENG	RW	0x00000000	VIT_CONF_DIG_ENG register
0x184	LR_PD_THR_DIG_ENG	RW	0x00000050	LR_PD_THR_DIG_ENG register
0x188	LR_RSSI_THR_DIG_ENG	RW	0x0000001B	LR_RSSI_THR_DIG_ENG register
0x18C	LR_AAC_THR_DIG_ENG	RW	0x00000038	LR_AAC_THR_DIG_ENG register
0x1DC	DTB0_DIG_ENG	RW	0x00000000	DTB0_DIG_ENG register
0x1F0	DTB5_DIG_ENG	RW	0x00000000	DTB5_DIG_ENG register
0x234	MOD0_DIG_TST	RW	0x00000000	MOD0_DIG_TST register
0x238	MOD1_DIG_TST	RW	0x00000000	MOD1_DIG_TST register
0x23C	MOD2_DIG_TST	RW	0x00000080	MOD2_DIG_TST register
0x240	MOD3_DIG_TST	RW	0x00000098	MOD3_DIG_TST register
0x248	RXADC_ANA_USR	RW	0x0000001B	RXADC_ANA_USR register
0x254	LDO_ANA_ENG	RW	080000080	LDO_ANA_ENG register
0x274	CBIAS0_ANA_ENG	RW	0x00000078	CBIAS0_ANA_ENG register
0x278	CBIAS1_ANA_ENG	RW	0x00000007	CBIAS1_ANA_ENG register
0x27C	CBIAS_ANA_TEST	RW	0x00000000	CBIAS_ANA_TEST register
0x280	SYNTHCAL0_DIG_OUT	R	0x00000000	SYNTHCAL0_DIG_OUT register
0x284	SYNTHCAL1_DIG_OUT	R	0x0000001	SYNTHCAL1_DIG_OUT register
0x288	SYNTHCAL2_DIG_OUT	R	0x00000040	SYNTHCAL2_DIG_OUT register
0x28C	SYNTHCAL3_DIG_OUT	R	0x00000000	SYNTHCAL3_DIG_OUT register
0x290	SYNTHCAL4_DIG_OUT	R	0x00000018	SYNTHCAL4_DIG_OUT register
0x294	SYNTHCAL5_DIG_OUT	R	0x00000007	SYNTHCAL5_DIG_OUT register
0x298	FSM_STATUS_DIG_OUT	R	0x00000000	FSM_STATUS_DIG_OUT register
0x29C	IRQ_STATUS_DIG_OUT	R	0x00000000	IRQ_STATUS_DIG_OUT register
0x2A4	RSSI0_DIG_OUT	R	80000000x0	RSSI0_DIG_OUT register
0x2A8	RSSI1_DIG_OUT	R	80000000x0	RSSI1_DIG_OUT register
0x2AC	AGC_DIG_OUT	R	0x00000000	AGC_DIG_OUT register
0x2B0	DEMOD_DIG_OUT	R	0x00000000	DEMOD_DIG_OUT register
0x2B4	AGC0_ANA_TST	RW	0x00000000	AGC0_ANA_TST register
0x2B8	AGC1_ANA_TST	RW	0x00000000	AGC1_ANA_TST register
0x2BC	AGC2_ANA_TST	RW	0x00000000	AGC2_ANA_TST register
0x2C0	AGC0_DIG_ENG	RW	0x0000004A	AGC0_DIG_ENG register
0x2C4	AGC1_DIG_ENG	RW	0x00000084	AGC1_DIG_ENG register
0x2C8	AGC2_DIG_ENG	RW	0x00000006	AGC2_DIG_ENG register
0x2CC	AGC3_DIG_ENG	RW	0x0000001A	AGC3_DIG_ENG register

RM0530 - Rev 3 page 554/660



Address offset	Name	RW	Reset	Description
0x2D0	AGC4_DIG_ENG	RW	0x00000073	AGC4_DIG_ENG register
0x2D4	AGC5_DIG_ENG	RW	0x000000F	AGC5_DIG_ENG register
0x2D8	AGC6_DIG_ENG	RW	0x00000000	AGC6_DIG_ENG register
0x2DC	AGC7_DIG_ENG	RW	0x00000000	AGC7_DIG_ENG register
0x2E0	AGC8_DIG_ENG	RW	0x00000000	AGC8_DIG_ENG register
0x2E4	AGC9_DIG_ENG	RW	0x00000090	AGC9_DIG_ENG register
0x2E8	AGC10_DIG_ENG	RW	0x0000000	AGC10_DIG_ENG register
0x2EC	AGC11_DIG_ENG	RW	0x0000010	AGC11_DIG_ENG register
0x2F0	AGC12_DIG_ENG	RW	0x00000020	AGC12_DIG_ENG register
0x2F4	AGC13_DIG_ENG	RW	0x0000030	AGC13_DIG_ENG register
0x2F8	AGC14_DIG_ENG	RW	0x00000038	AGC14_DIG_ENG register
0x2FC	AGC15_DIG_ENG	RW	0x00000039	AGC15_DIG_ENG register
0x300	AGC16_DIG_ENG	RW	0x0000003A	AGC16_DIG_ENG register
0x304	AGC17_DIG_ENG	RW	0x0000003B	AGC17_DIG_ENG register
0x308	AGC18_DIG_ENG	RW	0x0000003C	AGC18_DIG_ENG register
0x30C	AGC19_DIG_ENG	RW	0x0000003D	AGC19_DIG_ENG register
0x310	AGC20_DIG_ENG	RW	0x00000080	AGC20_DIG_ENG register
0x324	RXADC_HW_TRIM_OUT	R	0x0000001B	RXADC_HW_TRIM_OUT register
0x328	CBIAS0_HW_TRIM_OUT	R	0x00000078	CBIAS0_HW_TRIM_OUT register
0x32C	CBIAS1_HW_TRIM_OUT	R	0x00000008	CBIAS1_HW_TRIM_OUT register
0x330	AGC_HW_TRIM_OUT	R	0x00000006	AGC_HW_TRIM_OUT register

Table 78. RRM_ID register description

Bit	Field name	Reset	RW	Description						
3:0	IDENTIFICATION	0x1	R	RRM Identification register.						
31:4	RESERVED31_4	0x0	R	Reserved.						

Table 79. RRM_CTRL register description

Bit	Field name	Reset	RW	Description
1:0	PRIORITY	0x3	RW	Defines the priority between direct register or UDRA for radio register access: - 11: Round-robin.
31:2	RESERVED31_2	0x0	R	Reserved.

Table 80. UDRA_CTRL0 register description

Bit	Field name	Reset	RW	Description
0	RELOAD_RDCFGPTR	0x0	RW	Reload the radio configuration pointer from RAM. This bit is auto-cleared by hardware.
31:1	RESERVED31_1	0x0	R	Reserved.

RM0530 - Rev 3 page 555/660



Table 81. UDRA_IRQ_ENABLE register description

Bit	Field name	Reset	RW	Description
0	RADIO_CFG_PTR_RELOADED	0x0	RW	UDRA interrupt enable (reload radio config pointer).
1	CMD_START	0x0	RW	UDRA interrupt enable (command start).
2	CMD_END	0x0	RW	UDRA interrupt enable (command end).
3	CMD_NUMBER_ERROR	0x0	RW	UDRA interrupt enable (error in the number of command).
31:4	RESERVED31_4	0x0	R	Reserved.

Table 82. UDRA_IRQ_STATUS register description

Bit	Field name	Reset	RW	Description
0	RADIO CFG PTR RELOADED	0x0	RW	UDRA interrupt enable (reload radio config pointer).
0	RADIO_CFG_FTR_RELOADED	UXU	KVV	Write '1' to clear IRQ status bit.
1	CMD START	0x0	RW	UDRA interrupt enable (command start).
'	CIVID_START	UXU	KVV	Write '1' to clear IRQ status bit.
2	CMD END	0x0	RW	UDRA interrupt enable (command end).
	CIVID_END	UXU	IXVV	Write '1' to clear IRQ status bit.
3	CMD NUMBER ERROR	0x0	RW	UDRA interrupt enable (error in the number of command).
3	CMD_NOMBER_ERROR	UXU	IXVV	Write '1' to clear IRQ status bit.
31:4	RESERVED31_4	0x0	R	Reserved.

Table 83. UDRA_RADIO_CFG_PTR register description

Bit	Field name	Reset	RW	Description
31:0	RADIO_CONFIG_ADDRESS	0x0	R	UDRA radio configuration address. This field contains the value contained by RadioConfigPtr bit field in GlobalStatMach RAM table when the Bluetooth LE controller exits the reset state.
				This field is updated after a reload configuration pointer command.

Table 84. SEMA_IRQ_ENABLE register description

Bit	Field name	Reset	RW	Description
0	LOCK	0x0	RW	Semaphore locked (= one port granted) interrupt enable.
1	UNLOCK	0x0	RW	Semaphore unlocked (= no port selected) interrupt enable.
31:2	RESERVED31_2	0x0	R	Reserved.

Table 85. SEMA_IRQ_STATUS register description

Bit	Field name	Reset	RW	Description
0	LOCK	0x0	R	On read, returns the semaphore locked interrupt status. Write '1' to clear this IRQ status bit.
1	UNLOCK	0x0	R	On read, returns the semaphore unlocked interrupt status. Write '1' to clear this IRQ status bit.
31:2	RESERVED31_2	0x0	R	Reserved.

RM0530 - Rev 3 page 556/660



Table 86. BLE_IRQ_ENABLE register description

Bit	Field name	Reset	RW	Description
0	PORT_GRANT	0x0	RW	Bluetooth LE port grant interrupt enable.
1	PORT_RELEASE	0x0	RW	Bluetooth LE port release interrupt enable.
2	PORT_PREEMPT	0x0	RW	Bluetooth LE port preempt interrupt enable.
3	PORT_CMD_START	0x0	RW	Bluetooth LE port command start interrupt enable.
4	PORT_CMD_END	0x0	RW	Bluetooth LE port command end interrupt enable.
31:5	RESERVED31_5	0x0	R	Reserved

Table 87. BLE_IRQ_STATUS register description

Bit	Field name	Reset	RW	Description
				Bluetooth LE hardware port granted interrupt status.
				- 0: the Bluetooth LE port request to semaphore is not granted.
0	PORT_GRANT	0x0	RW	- 1: the Bluetooth LE controller request to take the semaphore is granted: the RF registers access and the radio TX and the radio RX data path are selected for that controller. The port stays granted as long as it requests the token and the semaphore is not preempted by another port.
				Write '1' to clear this IRQ status bit.
				Bluetooth LE hardware port released interrupt status.
				When read:
1	PORT_RELEASE	0x0	RW	- 0: the Bluetooth LE controller has not been released.
				- 1: the Bluetooth LE controller has been released by the semaphore.
				Write '1' to clear this IRQ status bit.
				Bluetooth LE hardware port preemption (at semaphore level) interrupt status.
				When read:
2	PORT_PREEMPT	0x0	RW	- 0: the Bluetooth LE controller has not been preempted by another controller.
				- 1: the Bluetooth LE controller has been preempted and semaphore token was taken by another port.
				Write '1' to clear this IRQ status bit.
				Bluetooth LE hardware port command start interrupt status.
				When read:
3	CMD_START	0x0	RW	- 0: the Bluetooth LE port command requested by the Bluetooth LE controller is not started.
				- 1: the Bluetooth LE port command requested by the Bluetooth LE controller is started.
				Write '1' to clear this IRQ status bit.
				Bluetooth LE hardware port command end interrupt status.
				When read:
4	CMD_END	0x0	RW	- 0: the Bluetooth LE port command requested by the Bluetooth LE controller is not completed.
				- 1: the Bluetooth LE port command requested by the Bluetooth LE controller is completed.
				Write '1' to clear this IRQ status bit.
31:5	RESERVED31_5	0x0	R	Reserved

Note:

The Bluetooth LE controller receives the previous information directly by hardware wires and manages the sequence through them. The interrupt mechanism is there in case the CPU needs to monitor the activity between the Bluetooth LE controller and the RRM block.

RM0530 - Rev 3 page 557/660



Table 88. VP_CPU_CMD_BUS register description

Bit	Field name	Reset	RW	Description
2:0	COMMAND	0x0	RW	Command number.
3	COMMAND_REQ	0x0	RW	CPU Virtual port command request - 0: the RRM command request is released. - 1: request a command to the RRM-UDRA block. This bit is cleared by HW once the command is ended.
31:4	RESERVED31_4	0x0	R	Reserved.

Table 89. VP_CPU_SEMA_BUS register description

Bit	Field name	Reset	RW	Description
2:0	TAKE PRIO	0x0	RW	Semaphore priority value (between 0 and 7) of the take request.
2.0	IARE_I RIO	OXO	1744	The higher the value, the higher priority is the request.
				Semaphore token request
3	TAKE_REQ	0x0	RW	- 0: the CPU virtual port releases the semaphore or does not request to take the RRM semaphore.
				- 1: the CPU virtual port requests to take or to keep the RRM semaphore.
			0x0 RW	Semaphore token preemption request by the CPU virtual port
4	4 TAKE_PREEMPT 0>	040		- 0: Semaphore take request is not applied with pre-emption. This is the usual use case to request the semaphore.
4		UXU		- 1: Semaphore take request is applied with preemption.
				TAKE_PREEMPT=1'b1 should only be used exceptionally when the peripheral cannot wait anymore to get the semaphore due to timing constraint of a radio protocol.
31:5	RESERVED31_5	0x0	R	Reserved

Table 90. VP_CPU_IRQ_ENABLE register description

Bit	Field name	Reset	RW	Description
0	PORT_GRANT	0x0	RW	CPU virtual port grant interrupt enable.
1	PORT_RELEASE	0x0	RW	CPU virtual port release interrupt enable.
2	PORT_PREEMPT	0x0	RW	CPU virtual port preempt interrupt enable.
3	PORT_CMD_START	0x0	RW	CPU virtual port command start interrupt enable.
4	PORT_CMD_END	0x0	RW	CPU virtual port command end interrupt enable.

RM0530 - Rev 3 page 558/660



Table 91. VP_CPU_IRQ_STATUS register description

Bit	Field name	Reset	RW	Description
				CPU virtual port granted interrupt status.
0	PORT GRANT	0x0	RW	- 0: the CPU virtual port token request is not granted.
				- 1: the CPU virtual port token request is granted by the semaphore:
				Write '1' to clear this IRQ status bit.
				CPU virtual port released interrupt status.
				- 0: the CPU virtual port has not been released (due to TAKE_REQ=1'b1)
1	PORT_RELEASE	0x0	RW	- 1: the CPU virtual port has been released by the semaphore due to TAKE_REQ=1'b0 (requested by CPU virtual port).
				Write '1' to clear this IRQ status bit.
				CPU virtual port preemption (at semaphore level) interrupt status.
				When read:
2	PORT_PREEMPT	0x0	RW	- 0: the CPU virtual port has not been preempted by another UDRA port.
				- 1: the CPU virtual port has been preempted by another UDRA port.
				Write '1' to clear this IRQ status bit.
				CPU virtual port command start interrupt status.
				When read:
3	CMD_START	0x0	RW	- 0: the command requested by the CPU virtual port (port1) is not started.
				- 1: the command requested by the CPU virtual port (port1) is started
				Write '1' to clear this IRQ status bit.
				CPU virtual port command end interrupt status.
				When read:
4	CMD_END	0x0	0 RW	- 0: the command requested by the CPU virtual port (port1) is not completed.
				- 1: the command requested by the CPU virtual port (port1) is completed.
				Write '1' to clear this IRQ status bit.

23.3.3.1 Radio registers (RRM address + 0x100)

They can be accessed through two different mappings:

 as 32-bit APB register (address incremented by 4 between each register) through RRM direct access interface as 8-bit register (address incremented by 1 between each register) through RRM UDRA command list in RAM.

Table 92. AA0_DIG_USR register description

Bit	Field name	Reset	RW	Description
7:0	AA_7_0	0xD6	RW	Least significant byte of the BTLE Access Address code. This register is (over)written by the sequencer during 2 nd INIT step with the StatMach.accaddr[7:0] bit field.
31:8	RESERVED31_8	0x0	R	Reserved

RM0530 - Rev 3 page 559/660



Table 93. AA1_DIG_USR register description

Bit	Field name	Reset	RW	Description
7:0	AA_15_8	0xBE	RW	Next byte of the BTLE access address code. This register is (over)written by the sequencer during 2 nd INIT step with the StatMach.accaddr[15:8] bit field.
31:8	RESERVED31_8	0x0	R	Reserved

Table 94. AA2_DIG_USR register description

Bit	Field name	Reset	RW	Description
7:0	AA_23_16	0x89	RW	Next byte of the BTLE access address code This register is (over)written by the sequencer during 2 nd INIT step with the StatMach.accaddr[23:16] bit field.
31:8	RESERVED31_8	0x0	R	Reserved

Table 95. AA3_DIG_USR register description

Bit	Field name	Reset	RW	Description
7:0	AA_31_24	0x89	RW	Next byte of the BTLE access address code. This register is (over)written by the sequencer during 2 nd INIT step with the StatMach.accaddr[31:24] bit field.
31:8	RESERVED31_8	0x0	R	Reserved

Table 96. DEM_MOD_DIG_USR register description

Bit	Field name	Reset	RW	Description
0	SPARE	0x0	RW	Spare
				Index for internal lock-up table in which the synthesizer setup is contained.
				Default value is the Bluetooth LE RF channel 19 -> 2440 MHz.
			0x13 RW	For Bluetooth protocol: this bit field is (over)written by the Bluetooth LE sequencer during the 1 st INIT. The value copied here is the output of the channel Incr and hoping hardware block.
7:1	CHANNEL_NUM	0x13		Example: value to program to select the channel 19:
				CHANNEL_NUM = 19 = 0x13.
				Then, 2402 + (channel number * 2) = 2440 MHz for Bluetooth LE channel 19
				Note: This bit field is used by the SYNTH_IF hardware block to generate the physical frequency on the antenna.
31:8	RESERVED31_8	0x0	R	Reserved

RM0530 - Rev 3 page 560/660



Table 97. RADIO_FSM_USR register description

Bit	Field name	Reset	RW	Description
0	TXMODE	0x0	RW	Tx mode bit. For Bluetooth protocol, this bit is (over)written by the Bluetooth LE sequencer with the StatMach.TxMode bit during the 1 st INIT step.
				Note: This bit is not used by the hardware.
1	EN_CALIB_CBP	0x0	RW	CBP calibration enable bit. For Bluetooth protocol, this bit is (over)written by the Bluetooth LE sequencer with the TxRxPack.CalReq bit during the 1 st INIT step. Note: This bit is used by the radio FSM as EN_CALIB_SYNTH information.
2	EN_CALIB_SYNTH	0x1	RW	SYNTH calibration enable bit. For Bluetooth protocol, this bit is (over)written by the Bluetooth LE sequencer with the TxRxPack.CalReq bit during the 1 st INIT step. Note: This bit is used by the Radio FSM as EN_CALIB_SYNTH information.
7:3	PA_POWER	0x0	RW	PA power coefficient. For Bluetooth protocol, this bit is (over)written by the Bluetooth LE sequencer with the StatMach.PAPower bit field during the 1 st INIT step. Note: This bit is used by the PA_RAMP hardware block.
31:8	RESERVED31_8	0x0	R	Reserved

Table 98. PHYCTRL_DIG_USR register description

Bit	Field name	Reset	RW	Description
				RXTXPHY selection.
				For Bluetooth protocol, this bit field is (over)written by the Bluetooth LE sequencer during the 1 st INIT using the StatMach.RxPhy[2:0] or StatMach.TxPhy[2:0], depending if the transfer is a reception or a transmission.
0.0	DYTYPLIN		DIA	- 000: uncoded PHY 1 Mb/s
2:0	RXTXPHY	0x0	RW	- 001: uncoded PHY 2 Mb/s
				- 100: coded PHY S=8 1 Mb/s
				- 110: coded PHY S=2 1 Mb/s
				Note: This bit field is used by the hardware to inform the digital and analog blocks needing this PHY information.
				Spare.
3:7	7 SPARE 0x0 R	RW	Note: this bit field is overwritten by the Bluetooth LE sequencer during the 1 st INIT step with 0b on each bit.	
31:8	RESERVED31_8	0x0	R	Reserved.

Table 99. AFC0_DIG_ENG register description

Bit	Field name	Reset	RW	Description
3:0	AFC_GAIN_AFTER	0x6	RW	Set the gain of the AFC loop before AA detection to the value2^(-AFC_GAIN_AFTER).
7:4	AFC_GAIN_BEFORE	0x6	RW	Set the gain of the AFC loop before AA detection to the value2^(-AFC_GAIN_BEFORE).
31:8	RESERVED31_8	0x0	R	Reserved.

RM0530 - Rev 3 page 561/660



Table 100. AFC1_DIG_ENG register description

Bit	Field name	Reset	RW	Description
3:0	AFC_DELAY_AFTER	0x4	RW	Set the gain of the AFC loop before AA detection to the value AFC_DELAY_AFTER/256.
7:4	AFC_DELAY_BEFORE	0x4		Set the decay factor of the AFC loop before AA detection to the value AFC_DELAY_BEFORE/ 256.
31:8	RESERVED31_8	0x0	R	Reserved.

Table 101. AFC2_DIG_ENG register description

Bit	Field name	Reset	RW	Description
6:0	AFC_FREQ_LIMIT	0x7F	RW	Max. (absolute value) of frequency correction.
7	AFC_ENABLE	0x1	RW	Enable/disable the AFC loop - 0: disabled - 1: enabled
31:8	RESERVED31_8	0x0	R	Reserved.

Table 102. AFC3_DIG_ENG register description

Bit	Field name	Reset	RW	Description
7:0	AFC_MINMAX_LIMIT	0x7F	RW	Max. difference allowed on the min./max. peak detectors. Values above this limit are interpreted as noise and the current min./max. trackers are reset.
31:8	RESERVED31_8	0x0	R	Reserved.

Table 103. CR0_DIG_ENG register description

Bit	Field name	Reset	RW	Description
3:0	CR_GAIN_AFTER	0x4	RW	Set the gain of the clock recovery loop before AA detection to the value 2^(-CR_GAIN_AFTER).
7:4	CR_GAIN_BEFORE	0x4	RW	Set the gain of the clock recovery loop before AA detection to the value 2^(-CR_GAIN_BEFORE).
31:8	RESERVED31_8	0x0	R	Reserved.

Table 104. CR0_LR register description

Bit	Field name	Reset	RW	Description
3:0	CR_LR_GAIN_AFTER	0x6	RW	Set the gain of the clock recovery loop before AA detection to the value 2^(-CR_GAIN_BEFORE).
7:4	CR_LR_GAIN_BEFORE	0x6	RW	Set the gain of the clock recovery loop before AA detection to the value 2^(-CR_GAIN_BEFORE).
31:8	RESERVED31_8	0x0	R	Reserved.

Table 105. VIT_CONF_DIG_ENG register description

Bit	Field name	Reset	RW	Description
7:0	VIT_CONF	0x0	RW	Viterbi control register - VIT_CONF[0] = enable the Viterbi - VIT_CONF[1] = PD_DETECT_MODE: Preamble detection mode selection (0 = Peak repetition, 1 = RSSI)
31:8	RESERVED31_8	0x0	R	Reserved

RM0530 - Rev 3 page 562/660



Table 106. LR_PD_THR_DIG_ENG register description

Bit	Field name	Reset	RW	Description
7:0	LR_PD_THR	0x50	RW	Preamble detect threshold value
31:8	RESERVED31_8	0x0	R	Reserved.

Table 107. LR_RSSI_THR_DIG_ENG register description

Bit	Field name	Reset RW		Description	
7:0	LR_RSSI_THR	0x1B	RW	RSSI or peak threshold value.	
31:8	RESERVED31_8	0x0	R	Reserved.	

Table 108. LR_AAC_THR_DIG_ENG register description

Bit	Field name	Reset	RW	Description
7:0	LR_RSSI_THR	0x1B	RW	Address coded correlation threshold.
31:8	RESERVED31_8	0x0	R	Reserved.

Table 109. DTB0_DIG_ENG register description

Bit	Field name	Reset	RW	Description
0	DTB_EN	0x0	RW	Enable DTB.
4:1	DTB_CFG	0x0	RW	DTB configuration.
7:5	SPARE	0x0	RW	Spare.
31:8	RESERVED31_5	0x0	R	Reserved.

Table 110. DTB5_DIG_ENG register description

Bit	Field name	Reset	RW	Description
				It enables the other bits of the register to control the signal in place of the functional design:
0	RXTX_START_SEL	0x0	RW	0: the Radio FSM is controlled by the signals generated by the RRM and sequencer
				1: the Radio FSM is controlled by the bits of this register.
1	TX_ACTIVE	0x0	RW	Force TX_ACTIVE signal.
2	RX_ACTIVE	0x0	RW	Force RX_ACTIVE signal.
3	INITIALIZE	0x0	RW	Force INITIALIZE signal.
4	PORT_SELECTED_EN	0x0	RW	Enable port selection.
5	PORT_SELECTED_0	0x0	RW	Force port_selected[0] signal.
7:6	SPARE	0x0	RW	Spare.
31:8	RESERVED31_8	0x0	R	Reserved.

RM0530 - Rev 3 page 563/660



Table 111. MOD0_DIG_TST register description

Bit	Field name	Reset	RW	Description
				Selection
0	MOD_DIG_TEST_SEL	0x0	RW	- 0: forced by modulator (normal mode)
				- 1: not forced by modulator but by MODx_TST registers values (test mode)
2:1	SPARE	0x0	RW	Spare
				Bypass modulation
3	PMU_NO_MODULTATION	0x0	RW	- 0: no bypass
				- 1: bypass
7:4	KFORCE_3_0	0x0	RW	Fraction part.
31:8	RESERVED31_8	0x0	R	Reserved.

Table 112. MOD1_DIG_TST register description

Bit	Field name	Reset	RW	Description
7:0	KFORCE_11_4	0x0	RW	Fraction part.
31:8	RESERVED31_8	0x0	R	Reserved.

Table 113. MOD2_DIG_TST register description

Bit	Field name	Reset	RW	Description
7:0	KFORCE_19_12	0x80	RW	Fraction part.
31:8	RESERVED31_8	0x0	R	Reserved.

Table 114. MOD3_DIG_TST register description

Bit	Field name	Reset	RW	Description
2:0	AFORCE	0x0	RW	Integer part.
7:3	MFORCE	0x13	RW	Integer part.
31:8	RESERVED31_8	0x0	R	Reserved.

Table 115. RXADC_ANA_USR register description

Bit	Field name	Reset	RW	Description
2:0	RFD_RXADC_DELAYTRIM_I	0x3	RW	ADC loop delay control bits for I channel.
5:3	RFD_RXADC_DELAYTRIM_Q	0x3	RW	ADC loop delay control bits for Q channel.
6	RXADC_DELAYTRIM_I_TST_SEL	0x0	RW	When set, RFD_RXADC_DELAYTRIM_I[2:0] bit field is used instead of the HW trimming.
7	RXADC_DELAYTRIM_Q_TST_SEL	0x0	RW	When set, RFD_RXADC_DELAYTRIM_Q[2:0] bit field is used instead of the HW trimming.
31:8	RESERVED31_8	0x0	R	Reserved.

RM0530 - Rev 3 page 564/660



Table 116. LDO_ANA_ENG register description

Bit	Field name	Reset	RW	Description
0	SPARE	0x0	RW	Spare.
1	RFD_LDO_TRANSFO_BYPASS	0x0	RW	VDD level Bypass mode - 0: Bypass mode disabled - 1: LDO in bypass mode.
2	RFD_LDO_RXADC_BYPASS	0x0	RW	VDD level Bypass mode - 0: Bypass mode disable - 1: LDO in Bypass mode.
3	RFD_LDO_RX_TX_BYPASS	0x0	RW	VDD level Bypass mode - 0: Bypass mode disable - 1: LDO in Bypass mode.
7:4	SPARE	0x8	RW	Spare.
31:8	RESERVED31_8	0x0	R	Reserved.

Table 117. CBIAS0_ANA_ENG register description

Bit	Field name	Reset	RW	Description
3:0	RFD_CBIAS_IBIAS_TRIM	0x7	RW	Ibias current trimming.
7:4	RFD_CBIAS_IPTAT_TRIM	0x7	RW	Ibias current trimming.
31:8	RESERVED31_8	0x0	R	Reserved.

Table 118. CBIAS1_ANA_ENG register description

Bit	Field name	Reset	RW	Description			
3:0	RFD_CBIAS_VBG_TRIM	0x7	RW	Software value to overload HW VBG current trimming.			
				Enable CB for ATB			
4	RFD_CBIAS_ENA_ATB_CURR	0x0	RW	- 0: disable			
				- 1: enable.			
				Select the moment to activate the current 2 section:			
5	CBIAS_CURR2_PREBOOST	0x0	RW	- 0: RFD_CBIAS_SEL_CURR_2 active from ENA_LDO state of the Radio FSM			
				- 1: RFD_CBIAS_SEL_CURR_2 active from VBG_BOOST state of the radio FSM.			
				Select the VBG trimming value source:			
6	CBIAS VBG TRIM TST SEL	0x0	RW	- 0: trimming applied on the analog block are the HW loaded ones			
				- 1: trimming applied on the analog block are provided by the RFD_CBIAS_VBG_TRIM bit fields (SW values).			
				Select the CBIAS IPTAT and IBIAS trimming values source:			
7	CBIASO TRIM TST SEL	0x0	RW	- 0: trimming applied on the analog block are the HW loaded ones			
	5255 <u>_</u> 161_62E			- 1: trimming applied on the analog block are provided by the CBIAS0_ANA_ENG bit fields (SW values).			
31:8	RESERVED31_8	0x0	R	Reserved.			

RM0530 - Rev 3 page 565/660



Table 119. CBIAS_ANA_TEST register description

Bit	Field name	Reset	RW	Description
				Selection
0	CBIAS_ANA_TST_SEL	0x0	RW	- 0: default value is 0
				- 1: forced by this register.
1	RESERVED	0x0	RW	Reserved.
				Enable core central bias
2	RFD_CBIAS_ENA_CORE	0x0	RW	- 0: disable
				- 1: enable
				Enable the CBIAS CURRENT 1
3	RFD_CBIAS_SEL_CURR_1	0x0	RW	- 0: disable
				- 1: enable
				Enable the CBIAS CURRENT 2
4	RFD_CBIAS_SEL_CURR_2	0x0	RW	- 0: disable
				- 1: enable
				Disable the Noise Filter
5	RFD_CBIAS_ENA_NF_OFF	0x0	RW	- 0: Noise Filter is ON,
				- 1: Noise Filter is OFF
				VBG boost enable
6	RFD_CBIAS_ENA_VBG_BOOST	0x0	RW	- 0: disable
				- 1: enable
				VBG enable
7	RFD_CBIAS_ENA_VBG	0x0	RW	- 0: disable
				- 1: enable
31:8	RESERVED31_8	0x0	R	Reserved.

Table 120. SYNTHCAL0_DIG_OUT register description

Bit	Field name	Reset	RW	Description
6:0	VCO_CALAMP_OUT_6_0	0x0	R	VCO CALAMP value.
7	RESERVED7	0x0	R	Reserved.
31:8	RESERVED31_8	0x0	R	Reserved.

Table 121. SYNTHCAL1_DIG_OUT register description

Bit	Field name	Reset	RW	Description
3:0	VCO_CALAMP_OUT_10_7	0x1	R	VCO CALAMP value.
7:4	SPARE	0x0	R	Reserved.
31:8	RESERVED31_8	0x0	R	Reserved.

Table 122. SYNTHCAL2_DIG_OUT register description

Bit	Field name	Reset	RW	Description
6:0	VCO_CALFREQ_OUT	0x40	R	VCO CALFREQ value.
7	RESERVED7	0x0	R	Reserved.
31:8	RESERVED31_8	0x0	R	Reserved.

RM0530 - Rev 3 page 566/660



Table 123. SYNTHCAL3_DIG_OUT register description

Bit	Field name	Reset	RW	Description
3:0	SYNTHCAL_DEBUG_BUS	0x0	R	Calibration debug bus.
7:4	RESERVED7_4	0x0	R	Reserved.
31:8	RESERVED31_8	0x0	R	Reserved.

Table 124. SYNTHCAL4_DIG_OUT register description

Bit	Field name	Reset	RW	Description
5:0	MOD_REF_DAC_WORD_OUT	0x18	R	Calibration word.
7:6	7:6 SPARE		R	Reserved.
31:8	31:8 RESERVED31_8		R	Reserved.

Table 125. . SYNTHCAL5_DIG_OUT register description

Bit	Field name	Reset	RW	Description
3:0	CBP_CALIB_WORD	0x7	R	CBP calibration word.
7:4	RESERVED7_4	0x0	R	Reserved.
31:8	RESERVED31_8	0x0	R	Reserved.

RM0530 - Rev 3 page 567/660



Table 126. FSM_STATUS_DIG_OUT register description

Bit	Field name	Reset	RW	Description
4:0	STATUS	0x0	R	STATUS: RF FSM state: - 00000: IDLE - 00001: ACTIVE1 - 00010: VBG_BOOST - 00011: ENA_CURR - 00100: ACTIVE2 - 00101 to 01111: Not used - 10000: ENA_LDO - 10001: SYNTH_SETUP - 10010: CALIB10 - 10011: CALIB01 - 10100: CALIB11 - 10101: LOCKRXTX - 10110: Not used - 10111: Not used - 11000: EN_RX - 11001: EN_PA - 11010: RX - 11011: RX_802_RESET - 11100: TX - 11111: Not used - 11111: Not used - 11111: Not used
6:5	RESERVED6_5	0x0	R	Reserved.
7	SYNTH_CAL_ERROR	0x0	R	PLL calibration error.
31:8	RESERVED31_8	0x0	R	Reserved.

Table 127. IRQ_STATUS_DIG_OUT register description

ı	Bit	Field name	Reset	RW	Description
	7:0	RESERVED7_0	0x0	R	Reserved.
	31:8	RESERVED31_8	0x0	R	Reserved.

Table 128. RSSI0_DIG_OUT register description

Bit	Field name	Reset	RW	Description
7:0	RSSI_MEAS_OUT_7_	0 0x8	R	Measure of the received signal strength.
31:	8 RESERVED31_8	0x0	R	Reserved.

Table 129. RSSI1_DIG_OUT register description

Bit	Field name	Reset	RW	Description
7:0	RSSI_MEAS_OUT_15_8	0x8	R	Measure of the received signal strength.
31:8	RESERVED31_8	0x0	R	Reserved.

RM0530 - Rev 3 page 568/660



Table 130. AGC_DIG_OUT register description

Bit	Field name	Reset	RW	Description
3:0	AGC_ATT_OUT	0x0	R	AGC attenuation value.
7:4	RESERVED7_4	0x0	R	Reserved.
31:8	RESERVED31_8	0x0	R	Reserved.

Table 131. DEMOD_DIG_OUT register description

Bit	Field name	Reset	RW	Description
1:0	CI_FIELD	0x0	R	CI field
2	AAC_FOUND	0x0	R	aac_found
3	PD_FOUND	0x0	R	pd_found
4	RX_END	0x0	R	rx_end
7:5	RESERVED7_5	0x0	R	Reserved.
31:8	RESERVED31_8	0x0	R	Reserved.

Table 132. AGC0_ANA_TST register

Bit	Field name	Reset	W	Description
				Selection
0	AGC0_ANA_TST_SEL	0x0	RW	- 0: default value is 0 (normal mode),
				- 1: forced by register (test mode).
3:1	AGC_ANT	0x0	RW	AGC on antenna.
4	AGC_LNA	0x0	RW	AGC on LNA.
7:5	SPARE	0x0	RW	Spare.
31:8	RESERVED31_8	0x0	R	Reserved.

Table 133. AGC1_ANA_TST register description

Bit	Field name	Reset	RW	Description
0	AGC1_ANA_TST_SEL	0x0	RW	Selection - 0: default value is 0 (normal mode), - 1: forced by this register (test mode).
5:1	AGC_IFATT	0x0	RW	AGC on IF ATT.
7:6	SPARE	0x0	RW	Spare.
31:8	RESERVED31_8	0x0	R	Reserved.

RM0530 - Rev 3 page 569/660



Table 134. AGC2_ANA_TST register description

Bit	Field name	Reset	RW	Description
0	AGC2_ANA_TST_SEL	0x0	RW	Selection - 0: default value is 0 (normal mode): the AGC antenna trimming value comes from the SoC. - 1: forced by this register (test mode): the AGC antenna trim value comes from the AGC2_ANA_RST[3:1] bit field value.
3:1	AGC_ANTENNAE_USR_TRIM	0x0	RW	AGC trimming.
7:4	SPARE	0x0	RW	Spare.
31:8	RESERVED31_8	0x0	R	Reserved.

Table 135. AGC0_DIG_ENG register description

Bit	Field name	Reset	RW	Description
5:0	AGC_THR_HIGH	0x1E	RW	High AGC threshold.
6	AGC_ENABLE	0x1	RW	Enable AGC.
7	SPARE	0x0	RW	Spare.
31:8	RESERVED31_8	0x0	R	Reserved.

Table 136. AGC1_DIG_ENG register description

Bit	Field name	Reset	RW	Description
5:0	AGC_THR_LOW_6	0xD	RW	Low threshold for 6dB steps.
6	AGC_AUTOLOCK	0x1	RW	AGC locks when level is steady between high threshold and lock threshold.
7	AGC_LOCK_SYNC	0x1	RW	AGC locks when AA is detected.
31:8	RESERVED31_8	0x0	R	Reserved.

Table 137. AGC2_DIG_ENG register description

Bit	Field name	Reset	RW	Description
5:0	AGC_THR_LOW_12	0x6	RW	Low AGC threshold for 12 dB steps.
7:6	SPARE	0x0	RW	Spare.
31:8	RESERVED31_8	0x0	R	Reserved.

Table 138. AGC3_DIG_ENG register description

Bit	Field name	Reset	RW	Description
5:0	AUTOLOCK_THR	0x1A	RW	Threshold for autolock.
7:6	SPARE	0x0	RW	Spare.
31:8	RESERVED31_8	0x0	R	Reserved.

Table 139. AGC4_DIG_ENG register description

Bit	Field name	Reset	RW	Description
3:0	AGC_HOLD_TIME_FAST	0x3	RW	AGC hold time for fast transitions.
7:4	AGC_HOLD_TIME_SLOW	0x7	RW	AGC hold time for slow transitions.
31:8	RESERVED31_8	0x0	R	Reserved.

RM0530 - Rev 3 page 570/660



Table 140. AGC5_DIG_ENG register description

Bit	Field name	Reset	RW	Description
3:0	T_MEAS	0xF	RW	Measurement time.
7:4	T_INT	0x0	RW	Duration for AGC initial wait phase.
31:8	RESERVED31_8	0x0	R	Reserved.

Table 141. AGC6_DIG_ENG register description

Bit	Field name	Reset	RW	Description
6:0	HOLD_TIME_SEL_10_4	0x0	RW	Hold time selection bit.
7	SPARE	0x0	RW	Spare.
31:8	RESERVED31_8	0x0	R	Reserved.

Table 142. AGC7_DIG_ENG register description

Bit	Field name	Reset	RW	Description
6:0	TH_LOW_SEL_10_4	0x0	RW	Low threshold selection bit.
7	SPARE	0x0	RW	Spare.
31:8	RESERVED31_8	0x0	R	Reserved.

Table 143. AGC8_DIG_ENG register description

Bit	Field name	Reset	RW	Description
3:0	HOLD_TIME_SEL_3_0	0x0	RW	Hold time selection bit.
7:4	TH_LOW_SEL_3_0	0x0	RW	Low threshold selection bit.
31:8	RESERVED31_8	0x0	R	Reserved.

Table 144. AGC9_DIG_ENG register description

Bit	Field name	Reset	RW	Description
3:0	START_SEQ	0x0	RW	Initial AGC value.
7:4	MAX_SEQ	0x9	RW	Maximum value for the AGC value.
31:8	RESERVED31_8	0x0	R	Reserved.

Table 145. AGC10_DIG_ENG register description

Bit	Field name	Reset	RW	Description
5:0	ATT_0	0x0	RW	Mapping for AGC step 0.
7:6	SPARE	0x0	RW	Spare.
31:8	RESERVED31_8	0x0	R	Reserved.

Table 146. AGC11_DIG_ENG register description

Bit	Field name	Reset	RW	Description
5:0	ATT_1	0x0	RW	Mapping for AGC step 1.
7:6	SPARE	0x0	RW	Spare.
31:8	RESERVED31_8	0x0	R	Reserved.

RM0530 - Rev 3 page 571/660



Table 147. AGC12_DIG_ENG register description

Bit	Field name	Reset	RW	Description
5:0	ATT_2	0x0	RW	Mapping for AGC step 2.
7:6	SPARE	0x0	RW	Spare.
31:8	RESERVED31_8	0x0	R	Reserved.

Table 148. AGC13_DIG_ENG register description

Bit	Field name	Reset	RW	Description
5:0	ATT_3	0x0	RW	Mapping for AGC step 3.
7:6	SPARE	0x0	RW	Spare.
31:8	RESERVED31_8	0x0	R	Reserved.

Table 149. AGC14_DIG_ENG register description

Bit	Field name	Reset	RW	Description
5:0	ATT_4	0x0	RW	Mapping for AGC step 4.
7:6	SPARE	0x0	RW	Spare.
31:8	RESERVED31_8	0x0	R	Reserved.

Table 150. AGC15_DIG_ENG register description

Bit	Field name	Reset	RW	Description
5:0	ATT_5	0x0	RW	Mapping for AGC step 5.
7:6	SPARE	0x0	RW	Spare.
31:8	RESERVED31_8	0x0	R	Reserved.

Table 151. AGC16_DIG_ENG register description

Bit	Field name	Reset	RW	Description
5:0	ATT_6	0x0	RW	Mapping for AGC step 6.
7:6	SPARE	0x0	RW	Spare.
31:8	RESERVED31_8	0x0	R	Reserved.

Table 152. AGC17_DIG_ENG register description

Bit	Field name	Reset	RW	Description
5:0	ATT_7	0x0	RW	Mapping for AGC step 7.
7:6	SPARE	0x0	RW	Spare.
31:8	RESERVED31_8	0x0	R	Reserved.

Table 153. AGC18_DIG_ENG register description

Bit	Field name	Reset	RW	Description
5:0	ATT_8	0x0	RW	Mapping for AGC step 8.
7:6	SPARE	0x0	RW	Spare.
31:8	RESERVED31_8	0x0	R	Reserved.

RM0530 - Rev 3 page 572/660



Table 154. AGC19_DIG_ENG register description

Bit	Field name	Reset	RW	Description
5:0	ATT_9	0x0	RW	Mapping for AGC step 9.
7:6	SPARE	0x0	RW	Spare.
31:8	RESERVED31_8	0x0	R	Reserved.

Table 155. AGC20_DIG_ENG register description

	Bit	Field name	Reset	RW	Description
ſ	7:0	I_GAIN_COMP	0x80	RW	Gain compensation for I branch.
	31:8	RESERVED31_8	0x0	R	Reserved.

Table 156. RXADC_HW_TRIM_OUT register description

Bit	Field name	Reset	RW	Description
2:0	HW_RXADC_DELAYTRIM_I	0x3	R	Control bits of the RX ADC loop delay for I channel (provided by the HW trimming, automatically loaded on POR).
5:3	HW_RXADC_DELAYTRIM_Q	0x3	R	Control bits of the RX ADC loop delay for Q channel (provided by the HW trimming, automatically loaded on POR).
7:6	SPARE	0x0	R	Spare.
31:8	RESERVED31_8	0x0	R	Reserved.

Table 157. CBIAS0_HW_TRIM_OUT register description

Bit	Field name	Reset	RW	Description
3:0	HW_CBIAS_IBIAS_TRIM	0x8	R	IBIAS current (provided by the HW trimming, automatically loaded on POR).
7:4	HW_CBIAS_IPTAT_TRIM	0xE	R	IPTAT current (provided by the HW trimming, automatically loaded on POR).
31:8	RESERVED31_8	0x0	R	Reserved.

Table 158. CBIAS1_HW_TRIM_OUT register description

Bit	Field name	Reset	RW	Description
3:0	HW_CBIAS_VBG_TRIM	0x8	R	VBG current (provided by the HW trimming, automatically loaded on POR).
31:4	RESERVED31_8	0x0	R	Reserved.

Table 159. AGC_HW_TRIM_OUT register description

Bit	Field name	Reset	RW	Description
0	RESERVED	0x0	R	Reserved.
3:1	HW_AGC_ANTENNAE_TRIM	0x6	R	AGC trim value (provided by the HW trimming, automatically loaded on POR). Note: This value depends on the RF BOM on the board. Value provided by engineering is based on a dedicated BOM and must be overloaded by SW if the user selects/defines another BOM.
31:4	RESERVED31_4	0x0	R	Reserved.

23.4 Radio FSM

The radio FSM manages the startup and stop sequences of the analog part of the radio depending on requesting RF transfer.

RM0530 - Rev 3 page 573/660



23.4.1 Radio FSM sequences

This paragraph lists the main steps in radio FSM sequence.

- The radio FSM stays in IDLE as long as the IP_BLE does not request the RRM token to indicate the radio
 is about to be used.
- Once the token is requested, the radio FSM switches to ACTIVE1.
- When the device switches on the accurate fast clock (external XO) AND if the RRM semaphore granted one port (whatever the port), the radio FSM goes to ACTIVE2 (through a few intermediate steps to start bandgap and central bias current).
- Once an RX or TX request is received, the radio FSM switches to the RX or TX through intermediate steps to setup properly the analog.
- The radio FSM goes back to ACTIVE2 as soon as RX or TX request is cleared and back to ACTIVE1 if the
 accurate clock is replaced by the dirty one or if no more ports request a token to the RRM semaphore.

The current state information is available in the FSM_STATUS_DIG_OUT radio register accessible by direct APB access through RRM register map (see RRM registers list).

23.4.2 Radio FSM interrupts

The Radio FSM provides a dedicated interrupt output signal to the system.

The interrupts can be enabled/disabled individually through the radio controller APB registers:

- Enable/disable through RADIO CONTROL IRQ ENABLE register
- Reading the RADIO_CONTROL_IRQ_STATUS register returns the interrupts status
- Writing a '1' to the RADIO_CONTROL_IRQ_STATUS[x] clears the associated interrupt flag.

See Section 23.5.3: Radio controller registers for more details.

23.5 Radio controller

The radio controller is a small block in charge of two features:

- Slow clock period measurement
- Radio FSM interrupt management

23.5.1 Slow clock measurement

The Radio controller contains a block dedicated to the slow clock measurement.

This measurement:

- is launched automatically by the hardware when the system clock switches on accurate clock (external XO + RC64MPLL mode locked).
- can be launched by the software when needed (by writing zero in CLK32K_PERIOD register)

The result provided by this block is both a period and a frequency information (in two separate results registers). The software can program the window of measurement (in slow clock cycle number) and period result is provided in 16 MHz half-period unit.

23.5.2 Radio FSM interrupt management

During the sequences, the Radio FSM generates some interruptions to monitor some unexpected behavior at analog level. As the radio FSM block does not have any APB interface, the interrupt control and status flags are managed inside the radio controller block through APB registers:

- RADIO_CONTROL_IRQ_ENABLE register to enable the wanted interrupt sources.
- RADIO_CONTROL_IRQ_STATUS register to get the status (on read) and to clear the interrupt (by writing '1' on the associated bit).

RM0530 - Rev 3 page 574/660



23.5.3 Radio controller registers

Table 160. Radio Controller registers list

Address offset	Name	RW	Reset	Description
0x00	RADIO_CONTROL_ID	R	0x00001000	Radio controller ID register
0x04	CLK32COUNT_REG	RW	0x00000017	Window length register
0x08	CLK32PERIOD_REG	R	0x00000000	Slow clock period register
0x0C	CLK32FREQUENCY_REG	R	0x00000000	Slow clock frequency register
0x10	RADIO_CONTROL_IRQ_STATUS	RW	0x0000000	Radio controller interrupt status register
0x14	RADIO_CONTROL_IRQ_ENABLE	RW	0x00000000	Radio controller interrupt control register

Table 161. RADIO_CONTROL_ID register description

Bit	Field name	Reset	RW	Description
31:0	IDENTIFICATION	0x1000	R	Radio control Identification register.

Table 162. CLK32COUNT_REG register description

Bit	Field name	Reset	RW	Description
8:0	SLOW_COUNT	0x17	RW	Program the window length (in slow clock period) for slow clock measurement. Slow clock is measured in a window of SLOW_COUNT+1 slow clock cycles. Note: - when programming 0xFF, the window is 256 slow clock cycles - to have a good behavior use not less than 0xF
31:9	RESERVED31_9	0x0	R	Reserved

Table 163. CLK32PERIOD_REG register description

Bit	Field name	Reset	RW	Description
18:0	SLOW_PERIOD	0x0	RW	Indicates slow clock period information. The result provided in this field corresponds to the length of SLOW_COUNT periods of the slow clock (32 kHz) measured in 16 MHz half-period unit. Example: if SLOW_COUNT=0x17=23d and SLOW_PERIOD=24000d -> slow clock period = SLOW_PERIOD / (16e6 x 2 x (SLOW_COUNT+1)) = 24000 / (16e6 x 2 x 24) = 31.25e-6 A new calculation can be launched by writing zero in CLK32PERIOD register. In this case, the time window uses the value programmed in SLOW_COUNT field.
31:19	RESERVED31_19	0x0	R	Reserved

Table 164. CLK32FREQUENCY_REG register description

Bit	Field name	Reset	RW	Description
26:0	SLOW_FREQUENCY	0x0	R	Value equal to (2^39 / SLOW_PERIOD). Warning: This register is updated only 28 x 16 MHz cycles = 1.75 μs after the associated IRQ line/status bit are raised.
31:27	RESERVED31_27	0x0	R	Reserved

RM0530 - Rev 3 page 575/660



Table 165. RADIO_CONTROL_IRQ_STATUS register description

Bit	Field name	Reset	RW	Description	
0	SLOW_CLK_IRQ	0x0	RW	Slow clock measurement end of calculation interrupt status When read: - 0: no pending interrupt - 1: pending interrupt: slow clock period/frequency values are available. Write '1' to clear the interrupt.	
7:1	RESERVED7_1	0x0	R	Reserved	
13:8	RADIO_FSM_IRQ	0x0	RW	Radio FSM interrupt status (aka RfFsm_event_irq). -0: no pending interrupt -1: pending interrupt Write '1' to clear the interrupt.	
31:14	RESERVED31_14	0x0	R	Reserved	

Table 166. RADIO_CONTROL_IRQ_ENABLE register description

Bit	Field name	Reset	RW	Description
0	SLOW_CLK_IRQ_MASK	0x0	RW	Mask slow clock measurement interrupt 0: IT disabled / 1: IT enabled
7:1	RESERVED7_1	0x0	R	Reserved
13:8		0x0	RW	Mask for each RfFsm_event (Radio FSM) interrupt.
				- 0: Interrupt disabled
				- 1: Interrupt enabled.
				RfFsm_event [5] = synth_cal_error
	RADIO_FSM_IRQ_MASK			RfFsm_event [4] = lock_failed
				RfFsm_event [3] = synth_unlock_detect
				RfFsm_event [2] = synth_cal_timeout
				RfFsm_event [1] = cbp_cal_timeout
				RfFsm_event [0] = lock_timeout
31:14	RESERVED31_14	0x0	R	Reserved

23.6 Bluetooth LE controller sequence

The Bluetooth LE controller needs a trigger event to start any action. Then the sequencer manages a transmission or reception (or no) sequence depending on the RAM table content it reads.

23.6.1 Timers

Three different timers can trig the Bluetooth LE controller sequence:

- 1. Wakeup timer event
- the event comes from the wakeup timer
- this timer is based on absolute time
- If enabled through the StatMach table (RadioComListEna field), the Bluetooth LE controller requests the Command0 to the RRM-UDRA block during the sequence
- This timer is located in the wakeup block and is the only one able to wake up the Bluetooth LE IP (and the SoC) from a low power state.
- 2. Timer1 timer
- the event comes from the Timer1
- this timer uses the interpolated time provided by the wakeup block

RM0530 - Rev 3 page 576/660



- If enabled through the StatMach table (RadioComListEna field), the Bluetooth LE controller requests the Command1 to the RRM-UDRA block during the sequence
- the Timer1 is in fact a comparator between the interpolated time provided by the wakeup block and a match value located in the sequencer of the Bluetooth LE link layer. It cannot be used in low power mode.

3. Timer2 timer

- the event comes from the Timer2
- this timer is based on a relative time and starts counting at the end of the previous transmission/reception
 for the duration programmed in Timer2[19:0] field. In particular, if enabled through the TxRxPack RAM
 table, then it starts counting at the end of the transfer to trig the next RF transaction or if enabled through
 the TimeoutDestReg APB register, it really starts counting on the next end of Rx/TX that occurs in the
- the Timer2 is a counter located inside the sequencer of the Bluetooth LE link layer. It cannot be used in low power mode and is supposed to be used for a short time between two Bluetooth transfers.

Each timer is one-shot. This means once it expires, it stops and the software has to reprogram/re-enable it for a new sequence. The three timers are managed in different ways. Therefore, the software has to ensure it does not start a timer while another one is already on-going for the next sequence.

Here is how the three timers are enabled/disabled:

- the wakeup timer is programmed through the wakeup BLUE_WAKEUP_TIME APB register and enabled/disabled through BLUE_SLEEP_REQUEST_MODE APB register bit 30 (BLE_WAKEUP_EN). This bit is used to unmask the check BLUE-WAKEUP_TIME[31:4] versus ABSOLUTE_TIME[31:4] to generate a wakeup event when the absolute time counter matches with BLUE_WAKEUP_TIME value. It is cleared by HW when the timeout event triggers or it can be cleared through APB to disable the timer before it expires. It has no interference with the two others.
- the Timer1:
 - duration is programmed only through the Bluetooth LE controller TimeoutDestReg APB register
 - enable is done only through the Bluetooth LE controller TimeoutDestReg APB register
 - disable can be done through the Bluetooth LE controller TimeoutDestReg APB register.
- the Timer2:
 - can be programmed either through the Bluetooth LE controller TimeoutDestReg APB register or through the TxRxPack table
 - can be enabled/disabled either through the Bluetooth LE controller TimeoutDestReg APB register or through the TxRxPack table.

Note:

- Programming respectively Timer1 or Timer2 through the Bluetooth LE controller TimeoutDestReg APB register automatically disables respectively the Timer2 or Timer1.
- During sequence execution, Timer1 is disabled when the sequencer treats the enable/disable action on Timer2 through the TxRxPack RAM table whatever the Timer2En bit value.
- If the Bluetooth LE sequence ends on a receive timeout (StatusReg.RcvTimeout = 1), Timer2 is not started even if the TxRxPack.Timer2En associated to this reception was 1.
- Even if Timer2 can be enabled through the Bluetooth LE controller TimeoutDestReg APB register, it is recommended not to do it in application flow and to use RAM table.
- TimeoutDestReg[1:0] and TimeoutReg[31:0] need to be programmed at least 15 microseconds before the required start trigger.

23.6.2 Bluetooth LE sequence description

The first RAM access done by the sequencer on any trigger event is to get the GlobalStatMach word 0x01 to check the active bit.

If the active bit is low, then nothing is done except:

- setting NoActiveLError flag in the StatusReg Bluetooth LE APB register
- and if IntNoActiveLError is set in the GlobalStatMach, setting the NoActiveLError in Interrupt1Reg Bluetooth LE APB register and generating an associated interrupt.

Otherwise, if active bit is high, the parameters that the controller reads during the first phase are considered as ready and updated. Then, the sequencer block starts a sequence divided in several steps. At the end of these steps, an interrupt (if at least one active source enabled) is generated to the CPU.

RM0530 - Rev 3 page 577/660



23.6.2.1 First initialization step

The 1st INIT step starts on the trigger event (from the wakeup timer or the Timer1 or the Timer2).

During this initialization step, the sequencer only reads the minimum number of parameters to request the radio initialization for a transmission or a reception.

This first initialization step ends on a timeout defined by a bit field in the GlobalStatMach:

- WakeupInitDelay (time unit is 16 x slow clock so typically 512 kHz) when trig event source is the wakeup timer
- Timer12InitDelayCal (time unit is 1 μs) when the trig event is the Timer1 or when the trig event is the Timer2 and CalReg bit in TxRxPack table is set (PLL calibration requested)
- Timer2InitDelayNoCal (time unit is 1 µs) when the trig event is the Timer2 and CalReq bit in the TxRxPack table is low (no PLL calibration requested).

Note:

The Bluetooth LE wakeup event is based on 32 kHz granularity (absolute_time[31:4]). Then Bluetooth LE wakeup event occurs at BLUE_WAKEUP_TIME[31:4], but the controller waits until BLUE_WAKEUP_TIME[31:0] + WakeupInitDelay. It means that in any case the sequencer during 1st INIT step manages the 512 kHz granularity.

InitDelay is used as a generic name for this duration to simplify the documentation as it can be three different bit fields that define it depending on the configuration.

When the timeout expires, the sequencer checks several conditions to decide if it switches to the second initialization step or exits with error. The checked conditions are:

- Radio FSM reaches ACTIVE2 state meaning it is ready to receive a TX or RX request (and that system clock is the accurate clock),
- All RAM accesses and radio register writings to be done by the sequencer during the first initialization step are over
- No configuration error has occurred.

If all the conditions are true, then the sequencer:

- sends a TX or RX request to the Radio FSM depending on the transfer direction indicated by TxMode bit in the current StatMach table
- and switches to the second initialization step.

If at least one of the conditions is false then:

- the sequence rises the flag(s) associated to the error(s). It can be:
 - StatusReg.ConfigError bit if a configuration error has been detected
 - StatusReg.Active2Error bit if the Radio FSM is not in ACTIVE2 at the end of the InitDelay
 - StatusReg.SemaTimeoutError bit if the semaphore did not grant the Bluetooth LE IP on time
 - DebugStatusReg.SeqEerror[2] bit if the sequencer did not finish all AHB read/write accesses planned during the first initialization step when timeout occurs.
- No RAM write back action is done.
- The error bits set in StatusReg also appear in Interrupt1Reg if their associated interrupt enable bit is set in the GlobalStatMach table.

23.6.2.2 Second Initialization step

The 2nd INIT step starts when the TX or RX request is sent to the radio FSM and once few delays have been read in the GlobalStatMach by the sequencer. Those delays are needed during the 2nd INIT and DATA INIT steps.

TxRxPack.AllTableReady is the first flag that the sequencer checks during the second initialization step: if it reads TxRxPack.AllTableReady = 1 then everything is OK and it continues reading the remaining parameters required for the second initialization step. If the sequencer reads TxRxPack.AllTableReady = 0 then this means that the RAM table programming in not coherent and the sequencer stops its sequence by sending an interrupt to the CPU (if enabled) and sets StatusReg.AllTableReadyError = 1.

During the 2nd INIT step, the sequencer gets all the information from the RAM tables linked to the transfer to proceed (except DatPtr and TxDataReady bit fields).

This means the software must have filled all the RAM tables information (except DatPtr and TxDataReady bit fields) when the InitDelay timeout expires.

This 2nd INIT step ends on a timeout based on 2-bit fields in the GlobalStatMach:

RM0530 - Rev 3 page 578/660



- init_radio_delay is used as a generic name for this duration to simplify the documentation as it can come from 4 different bit fields depending on the transfer configuration:
 - TransmitNoCalDelayChk when the transfer is a TX and no PLL calibration is requested (CalReq bit is low).
 - TransmitCalDelayChk when the transfer is a TX and a PLL calibration is requested (CalReq bit is set).
 - ReceiveNoCalDelayChk when the transfer is an RX and no PLL calibration is requested (CalReq bit is low),
 - ReceiveCalDelayChk when the transfer is an RX and a PLL calibration is requested (CalReq bit is set),
- TxdataReadyCheck

The init_radio_delay duration must not exceed the RF analog set-up time up to power on the antenna for a transmission (or ready to receive on the antenna). This means it must not exceed:

- the duration of the radio FSM to go from ACTIVE2 to TX state for a transmission with few µs of margin
- the duration of the radio FSM to go from ACTIVE2 to RX state for a reception.

Note:

For transmission, the init_radio_delay timeout must expire before the radio FSM is in TX mode to avoid missing the start of the preamble sending on the antenna (or else garbage is sent while preamble is supposed to be output). For a reception, the init_radio_delay must expire close to the switch in RX state of the Radio FSM, knowing the RcvTimeout count starts when the init_radio_delay expires.

At very beginning of the 2nd INIT step:

- the sequencer starts an internal relative timer
- in parallel, the sequencer reads the init_radio_delay, ConfigEndDuration and TxdataReadyCheck information in the GlobalStatMach.

The GlobalStatMach.ConfigEndDuration bit field allows delaying the reading of the transfer information contained in the RAM tables by the sequencer. Indeed, the init_radio_delay (2nd INIT + DATA INIT steps duration) must fit in the analog radio set-up duration which is supposed to be longer than the RAM tables reading by the sequencer. The 2nd INIT ends when the relative timer reaches "init_radio_delay - TxdataReadvCheck".

23.6.2.3 Data initialization step

This Data INIT step starts when the 2nd INIT step ends.

- During this step, the sequencer only gets 2 values from the table
- TxDataReady bit in the TxRxPack indicating enough bytes are present in the TX payload data buffer (in case of transmission only). The CPU has to set TxRxPack.TxdataReady = 1 when at least four 32-bit words are available in the transmission buffer. TxRxPack.TxdataReady is the last parameter that the sequencer reads before starting to prefetch the data payload: if it reads TxRxPack.TxdataReady = 1 then everything is OK and it continues prefetching the data payload to fill its internal FIFOs. If the sequencer reads TxRxPack.TxdataReady = 0 then this means that the minimum data buffer filling is not enough and the sequencer stops its sequence by sending an interrupt to the CPU (if enabled) and set StatusReg.TxDataReadyError = 1.
- DatPtr bit field in the TxRxPack.

The GlobalStatMach.TxdataReadyCheck is used to delay the start of this DATA INIT step to allow more time to the software to provide the data pointer (and first values to transmit if transfer is a transmission).

The DATA INIT step ends when the relative timer reaches init radio delay:

- if all conditions are OK AllTableReady read at 1, TxDataReady read at 1 for a transmission, radio FSM still
 in a state between ACTIVE2 and RX or TX, a start pulse is sent to the receive/transmit block for a
 reception/transmission.
- or else no start pulse is sent to the receive/transmit block and status/interrupt flags are updated in the Bluetooth LE APB registers (no RAM write back is done).

The transmit block receives some information from the radio FSM, it is in TX state to synchronize the moment data can start to be sent to the modulator. As the transmit block is supposed to receive the start pulse from the sequencer a bit before the radio FSM reaches the TX state, a wait window needs to be defined to avoid waiting forever: this time window is defined in the GlobalStatMach.TxReadyTimeout bit field.

Caution: It is the responsibility of the software to ensure that the init_radio_delay, the ConfigEndDuration and the TxdataReadyCheck values are coherent to guarantee both data ready on time in the table and start pulse sent on time to the receive/transmit block.

RM0530 - Rev 3 page 579/660



23.6.2.4 Transmission/reception step

The transmission / reception step starts when the start pulse is sent by the sequencer to the transmit or to the receive block.

This step ends when the transmit/receive block indicates the transfer is done:

- all data transmitted for a transmission (followed by a waiting time defined by GlobalStatMach.TxdelayEnd)
- a frame has been received or the programmed timeout to wait for a reception expired without any reception.

Important:

- When a transmission is completed, the timer2, if it is programmed, starts counting only when GlobalStatMach.TxdelayEnd is elapsed
- · When a reception is completed, if the exit reason is a timeout the timer2 does not start.

23.6.2.5 Context saving step

Once the sequence receives the tx_done pulse from the transmit block or the rcv_done pulse from the receive block, it starts the RAM write back operation.


The RAM write back impacts the following RAM table elements:

- GlobalStatMach Word1 if the GlobalStatMach.ChkFlagAutoClearEna bit is set:
 - clear the Active bit
 - write back the rest of the bit field of this word1 with value previously read by the sequencer in the RAM table.
- StatMach Word0
- StatMach Word1: update the TxPoint[31:0] with TxPointNext[31:0] or keep the same.
- StatMach Word2: update the RcvPoint[31:0] with RcvPointNext[31:0] or keep the same.
- StatMach Word3: update the TxPointPrev[31:0] with TxPoint[31:0] or keep the same.
- StatMach Word4: update the RcvPointPrev[31:0] with RcvPoint[31:0] or keep the same.
- StatMach Word5: update the TxPointNext[31:0] or keep the same.
- StatMach Word6: update the PCntTx[31:0] or keep the same.
- StatMach Word7: update the PCntTx[39:32] and PCntRcv[23:16] or keep the same.
- StatMach Word8:
 - update the PCntRcv[39:24] or keep the same
 - the rest of the Word8 is written back with value previously read by the sequencer in the RAM table.

23.6.3 Bluetooth LE sequence summary

The sequences of operations characterizing a transmission and a reception are summarized in the following timing diagrams.


Figure 185. TX sequence



RM0530 - Rev 3 page 580/660



Figure 186. RX sequence



23.6.4 TX and RX sequence signals

The controller is able to control an external power amplifier (located on the board to increase the TX power) through a signal provided to the SoC to be connected directly on an external GPIO or to be managed with additional logical mechanism. The external PA can be useful to extend the TX power.

This signal is raised as soon as a transmission is requested (2nd INIT step starting point) and goes down as soon as the system switches off the internal PA.

On the other hand, the controller provides a signal to monitor a reception request.

See RADIO_TX_SEQUENCE and RADIO_RX_SEQUENCE GPIO alternate functions in Section 7.3.2: I/O pin alternate function multiplexer and mapping to find the pins that support this feature.

RM0530 - Rev 3 page 581/660



23.6.5 Bluetooth LE controller registers

Table 167. Bluetooth LE controller register list

Address offset	Name	RW	Reset	Description
0x00	RESERVED	R	0x00010100	Reserved.
0x04	INTERRUPT1REG	RW	0x00000000	Interrupt pending and interrupt clear register 1.
0x08	INTERRUPT2REG	RW	0x00000000	Interrupt pending and interrupt clear register 2.
0x0C	TIMEOUTDESTREG	RW	0x00000000	Timer1 and Timer2 enable/disable.
0x10	TIMEOUTREG	RW	0x00000000	Timer1 and Timer2 timeout register.
0x14	TIMERCAPTUREREG	R	0x00000000	Timer capture register.
0x18	CMDREG	RW	0x00000000	CmdReg register.
0x1C	STATUSREG	R	0x00000000	Status register.
0x20	INTERRUPT1ENABLEREG	R	0x00000000	This read-only register is a copy/summary of all the enable mask bits located in the different RAM tables. When '0', corresponding interrupt was masked during previous sequence. When '1', corresponding interrupt was enabled during the previous sequence.
0x24	INTERRUPT1LATENCYREG	R	0x00000000	Interrupt1 Latency register.
0x28	MANAESKEY0REG	RW	0x00000000	Manual AES Key0 register
0x2C	MANAESKEY1REG	RW	0x00000000	Manual AES Key1 register
0x30	MANAESKEY2REG	RW	0x00000000	Manual AES Key2 register
0x34	MANAESKEY3REG	RW	0x00000000	Manual AES Key3 register
0x38	MANAESCLEARTEXT0REG	RW	0x00000000	Manual AES ClearText0 register
0x3C	MANAESCLEARTEXT1REG	RW	0x00000000	Manual AES ClearText1 register
0x40	MANAESCLEARTEXT2REG	RW	0x00000000	Manual AES ClearText2 register
0x44	MANAESCLEARTEXT3REG	RW	0x00000000	Manual AES ClearText3 register
0x48	MANAESCIPHERTEXTOREG	R	0x00000000	Manual AES CipherText0 register
0x4C	MANAESCIPHERTEXT1REG	R	0x00000000	Manual AES CipherText1 register
0x50	MANAESCIPHERTEXT2REG	R	0x00000000	Manual AES CipherText2 register
0x54	MANAESCIPHERTEXT3REG	R	0x00000000	Manual AES CipherText3 register
0x58	MANAESCMDREG	RW	0x00000000	Manual AES CmdReg register
0x5C	MANAESSTATREG	R	0x00000000	Manual AES Status register
0x60	AESLEPRIVPOINTERREG	RW	0x00000000	AES LE Privacy Pointer register
0x64	AESLEPRIVHASHREG	RW	0x00000000	AES LE Privacy Hash register
0x68	AESLEPRIVPRANDREG	RW	0x00000000	AES LE Privacy Prand register
0x6C	AESLEPRIVCMDREG	RW	0x00000000	AES LE Privacy CmdReg register
0x70	AESLEPRIVSTATREG	R	0x00000000	AES LE Privacy Status register
0x74	DEBUGCMDREG	RW	0x00000000	DebugCmdReg register
0x78	DEBUGSTATUSREG	R	0x00000000	DebugStatusReg register

RM0530 - Rev 3 page 582/660



Table 168. INTERRUPT 1REG register description

Bit	Field name	Reset	RW	Description
3:0	RESERVED3 0	0x0	R	Reserved
				Address Pointer Error.
4	ADDPOINTERROR	0x0	RW	When read, indicates the interrupt status.
				Write 1'b1 to clear.
				Receive Overflow.
5	RXOVERFLOWERROR	0x0	RW	When read, indicates the interrupt status.
				Write 1'b1 to clear.
6	RESERVED6	0x0	R	Reserved
				Sequencer end of task.
7	SEQDONE	0x0	RW	When read, indicates the interrupt status.
				Write 1'b1 to clear.
				Transmission error 0 AES did not acknowledge the transmit block request on time.
				When read, indicates the interrupt status.
8	TXERROR_0	0x0	RW	Write 1'b1 to clear.
				Note: On this error, the transmit block stops the on-going transmission but the sequencer
				manages it as a normal end of transmission.
				Transmission error 1: a TX skip happened during an on-going transmission.
9	TXERROR_1	0x0	RW	When read, indicates the interrupt status.
				Write 1'b1 to clear.
				Transmission error 2: channel index is greater than 39.
10	TXERROR_2	0x0	RW	When read, indicates the interrupt status.
				Write 1'b1 to clear.
				Transmission error 3: Radio FSM did not provide the tx_ready information on time (timeout defined in GlobalStatMach.TxReadyTimeout[7:0] bit field).
11	TXERROR_3	0x0	RW	When read, indicates the interrupt status.
				Write 1'b1 to clear.
12	RESERVED	0x0	RW	Reserved.
		07.0		Encryption error on receive.
13	ENCERROR	0x0	RW	When read, indicates the interrupt status.
	2.1027.11.011	07.0		Write 1'b1 to clear.
				All RAM Table not ready on time.
14	ALLTABLEREADYERROR	0x0	RW	When read, indicates the interrupt status.
				Write 1'b1 to clear.
				Transmit data pack (TxRxDat) not ready when TX on antenna was about to start.
15	TXDATAREADYERROR	0x0	RW	When read, indicates the interrupt status.
				Write 1'b1 to clear.
				GlobStatMach.active bit error (read as 0 on a trigged sequence).
16	NOACTIVELERROR	0x0	RW	When read, indicates the interrupt status.
				Write 1'b1 to clear.
17	RESERVED	0x0	RW	Reserved.
				Receive length error.
18	RCVLENGTHERROR	0x0	RW	When read, indicates the interrupt status.
				Write 1'b1 to clear.

RM0530 - Rev 3 page 583/660



Bit	Field name	Reset	RW	Description
				Semaphore timeout error.
19	SEMATIMEOUTERROR	0x0	RW	When read, indicates the interrupt.
				Write 1'b1 to clear.
20	RESERVED	0x0	RW	Reserved.
				Transmission/Reception skip.
21	TXRXSKIP	0x0	RW	When read, indicates the interrupt status.
				Write 1'b1 to clear.
				Active2 Radio state error.
22	ACTIVE2ERROR	0x0	RW	When read, indicates the interrupt status.
				Write 1'b1 to clear.
				Data pointer configuration error.
23	CONFIGERROR	0x0	RW	When read, indicates the interrupt status.
				Write 1'b1 to clear.
				Previous transmitted packet received OK by the peer device.
24	TXOK	0x0	RW	When read, indicates the interrupt status.
				Write 1'b1 to clear.
				Receive/Transmit done.
25	DONE	0x0	RW	When read, indicates the interrupt status.
				Write 1'b1 to clear.
				Receive timeout (no preamble found).
26	RCVTIMEOUT	0x0	RW	When read, indicates the interrupt status.
				Write 1'b1 to clear.
				Received MD bit embedded in the PDU data packet header was zero.
27	RCVNOMD	0x0	RW	When read, indicates the interrupt status.
				Write 1'b1 to clear.
				Received command.
28	RCVCMD	0x0	RW	When read, indicates the interrupt status.
				Write 1'b1 to clear.
				TimerCaptureReg time capture.
29	TIMECAPTURETRIG	0x0	RW	When read, indicates the interrupt status.
				Write 1'b1 to clear.
				Receive data fail (CRC error or preamble not found or invalid CI field error).
30	RCVCRCERR	0x0	RW	When read, indicates the interrupt status.
				Write 1'b1 to clear.
				Note: This error is raised only if at least preamble and access address have been detected.
24	DOVOK	0::0	DIA	Receive data OK.
31	RCVOK	0x0	KVV	When read, indicates the interrupt status.
				Write 1'b1 to clear.

RM0530 - Rev 3 page 584/660



Table 169. INTERRUPT2REG register description

Bit	Field name	Reset	RW	Description
0	AESMANENCINT	0x0	RW	AES manual encryption. When read, indicates the interrupt status. Write 1'b1 to clear.
1	AESLEPRIVINT	0x0	RW	AES LE privacy engine. When read, indicates the interrupt status. Write 1'b1 to clear.
31:2	RESERVED31_2	0x0	R	Reserved.

Table 170. TIMEOUTDESTREG register description

Bit	Field name	Reset	RW	Description
				Timeout timer Destination
				- 00 or 01: all disabled
1:0	DESTINATION	0x0	RW	- 10: Timer1 enable
				- 11: Timer2 enable (but Timer2 really starts counting at the end of a Rx/Tx sequence)
				Note: Enabling one of the two timers automatically disables the second one.
31:2	RESERVED31_2	0x0	R	Reserved

Table 171. TIMEOUTREG register description

Bit	Field name	Reset	RW	Description
				Timer1 or Timer2 Timeout value (depending on destination register).
31:0	TIMEOUT	0x0	RW	Time units:
31.0	TIMEOUT	UXU	KVV	- in microseconds for Timer2
				- in periods of 512 kHz clock for Timer1.

Table 172. TIMERCAPTUREREG register description

Bit	Field name	Reset	RW	Description
31:0	TIMERCAPTURE	0x0	R	Interpolated absolute time capture register (cf. TxRxPack.TrigRcv/TrigDone, GlobStatMach.TimeCapture/TimeCaptureSel for detailed specifications) This register is cleared on the beginning of a new Bluetooth LE sequence. Time unit is in 16 x slow clock so typically 512 kHz period cycle.

Table 173. CMDREG register description

Bit	Field name	Reset	RW	Description
0	TXRXSKIP	0x0	R	Transmission/Reception skip command. This bit is auto-cleared by the HW.
1:2	RESERVED	0x0	RW	Reserved.
3	CLEARSEMAREQ	0x0	R	Semaphore Clear command. Setting this bit releases the token for the IP_BLE. Software option in parallel with the hardware management by the Bluetooth LE sequencer through TxRxPack.KeepSemaReq bit. This bit is auto-cleared by the HW.
31:4	RESERVED31_4	0x0	R	Reserved

RM0530 - Rev 3 page 585/660



Table 174. STATUSREG register description

Bit	Field name	Reset	RW	Description
0	AESONFLYBUSY	0x0	R	AES on the fly encryption busy status
1:2	RESERVED2_1	0x0	R	Reserved
3	NOT_SUPPORTED_FEATURE	0x0	R	It indicates the SW requests an unsupported feature. This event happens if the SW requests a long range transfer (coded PHY) while the feature is disabled by OBL.
4	ADDPOINTERROR	0x0	R	Address Pointer Error status.
5	RXOVERFLOWERROR	0x0	R	AHB arbiter is full and there is no more storage capability available in RX data path
6	PREVTRANSMIT (*)	0x0	R	Previous event was a Transmission (1) or Reception (0) status
				Sequencer end of task status.
7	SEQDONE	0x0	R	This bit is set each time the sequencer ends the execution of a sequence due to a trigger event whatever the result (OK, with errors, ACTIVE bit not set, etc.).
8	TXERROR 0	0x0	R	Transmission error 0 status Transmit block missing data error (when the transmit block has to transmit serially a bit and has no more data as the AES block did not provide a new data byte yet).
		0.00		Note: On this error, the transmit block stops the on-going transmission but the sequencer manages it as a normal end of transmission. The flag is the only information available for the user.
9	TXERROR_1	0x0	R	Transmission error 1 status (when CmdReg.TxRxSkip=1 happens when a transmission is on-going).
10	TXERROR_2	0x0	R	Transmission error 2 status (if StateMach.Remap_chan >39).
11	TXERROR_3	0x0	R	Transmission error 3 status (if i_tx_ready=0 after the time value defined by GlobStatMach.TxReadyTimeout.)
12	TXERROR_4	0x0	R	Transmission error 4 status (the SupplementalTime field is not between 2 and 20 inclusive or in case of coded packet or if Supplemental type is 3)
13	ENCERROR	0x0	R	Encryption error on receive status
14	ALLTABLEREADYERROR	0x0	R	All RAM Table not ready status
15	TXDATAREADYERROR	0x0	R	Transmit data pack (TxRxDat) not ready status
16	NOACTIVELERROR	0x0	R	GlobStatMach.active bit error (read as 0) status
17	RESERVED	0x0	R	(Was previously INITDELAYERROR but this error can no longer occur with new Time Interpolator implementation)
18	RCVLENGTHERROR	0x0	R	Receive length error status
19	SEMATIMEOUTERROR	0x0	R	Semaphore timeout error status
20	SEMAWASPREEMPT (*)	0x0	R	Bluetooth LE has been preempted. Semaphore status
21	TXRXSKIP	0x0	R	Transmission/Reception skip status
22	ACTIVE2ERROR	0x0	R	Active2 Radio state error status
23	CONFIGERROR (*)	0x0	R	Data pointer configuration error status
				Previous transmitted packet received OK by the peer device status. This bit is updated at the end of a reception.
				0: the previous transmitted packet was not received OK by the peer device.
				1: the previous transmitted packet was received OK by the peer device.
24	TXOK	0x0	R	This bit is set only if the following conditions are verified:
				- this is a data packet,
				- the SN/NESN mechanism is enabled (TxRxPack.SN_EN = 1),
				- a preamble and a good access address have been received inside the receive window,
				- the received NESN is different from the local StatMach.SN bit.
25	DONE	0x0	R	Receive/Transmit done status.

RM0530 - Rev 3 page 586/660



Bit	Field name	Reset	RW	Description
				This flag is set if the sequencer reached the TX/RX phase (start pulse sent to the receive/ transmit block which returned a done pulse).
26	RCVTIMEOUT	0x0	R	Receive timeout status (no preamble found).
27	RCVNOMD	0x0	R	Received MD bit embedded in the PDU data packet header was zero status
28	RCVCMD	0x0	R	Received command status This flag is raised when LLID = 2'b11 in the received data packet header.
29	TIMECAPTURETRIG	0x0	R	TimerCaptureReg time capture status
30	RCVCRCERR	0x0	R	Receive data fail. (CRC error or preamble not found or invalid CI field)
31	RCVOK	0x0	R	Receive data OK status

Note:

- This StatusReg is updated on each Bluetooth LE sequencer end of sequence.
- This register is cleared each time the Bluetooth LE sequencer starts a new sequence (timer trig event) except for the bit tagged with (*):
 - CONFIGERROR: updated when the sequencer reads the StatMach
 - PREVTRANSMIT: updated when the sequencer reaches the TX/RX step again
- After a reception, an SN_NESN error is identified if the StatusReg indicates the RX is done (DONE=1), not OK (RCVOK=0) but no specific error flag is set.
- When a proper transmission occurred, the DONE flag (in StatusReg and potentially Interrupt1Reg) and the StatusReg.PrevTransmit bit are set.

RM0530 - Rev 3 page 587/660



Table 175. INTERRUPT1ENABLEREG register description

Bit	Field name	Reset	RW	Description
3:0	RESERVED3_0	0x0	R	Reserved.
4	ADDPOINTERROR	0x0	R	Address Pointer Error enable interruption (Read Only).
5	RXOVERFLOWERROR	0x0	R	RX Overflow Error enable interruption (Read Only).
6	RESERVED6	0x0	R	Reserved.
7	SEQDONE	0x0	R	Sequencer end of task enable interruption (Read Only).
8	TXERROR_0	0x0	R	Transmission error 0 enable interruption (Read Only).
9	TXERROR_1	0x0	R	Transmission error 1 enable interruption (Read Only).
10	TXERROR_2	0x0	R	Transmission error 2 enable interruption (Read Only).
11	TXERROR_3	0x0	R	Transmission error 3 enable interruption (Read Only)
12	RESERVED	0x0	R	Reserved.
13	ENCERROR	0x0	R	Encryption error on receive enable interruption (Read Only).
14	ALLTABLEREADYERROR	0x0	R	All RAM Table not ready enable interruption (Read Only).
15	TXDATAREADYERROR	0x0	R	Transmit data pack (TxRxDat) not ready enable interruption (Read Only).
16	NOACTIVELERROR	0x0	R	GlobStatMach.active bit error (read as 0) enable interruption (Read Only).
17	RESERVED	0x0	R	Reserved.
18	RCVLENGTHERROR	0x0	R	Receive length error enable interruption (Read Only)
19	SEMATIMEOUTERROR	0x0	R	Semaphore timeout error enable interruption (Read Only).
20	RESERVED	0x0	R	Reserved.
21	TXRXSKIP	0x0	R	Transmission/Reception skip enable interruption (Read Only).
22	ACTIVE2ERROR	0x0	R	Active2 Radio state error enable interruption (Read Only).
23	CONFIGERROR	0x0	R	Data pointer configuration error enable interruption (Read Only).
24	TXOK	0x0	R	Previous transmitted packet received OK enable interruption (Read Only).
25	DONE	0x0	R	Receive/Transmit done interruption (Read Only).
26	RCVTIMEOUT	0x0	R	Receive timeout enable interruption (Read Only) (no preamble found).
27	RCVNOMD	0x0	R	Received MD bit embedded in the PDU data packet header was zero enable interruption (Read Only).
28	RCVCMD	0x0	R	Received command enable interruption (Read Only).
29	TIMECAPTURETRIG	0x0	R	TimerCaptureReg time capture enable interruption (Read Only).
30	RCVCRCERR	0x0	R	Receive data fail enable interruption (Read Only).
31	RCVOK	0x0	R	Receive data OK enable interruption. (Read Only).

Table 176. INTERRUPT1LATENCYREG register description

Bit	Field name	Reset	RW	Description
				Relative time counter after interrupt1.
7:0	INTERRUPT1LATENCY	0.40	ь	- Time unit: 1us
7.0	INTERROPTILATENCE	UXU	0x0 R	- Clamped at 255.
				Reset when all interrupt1 sources are cleared or when a new interrupt1 IRQ is raised.
31:8	RESERVED31_8	0x0	R	Reserved

RM0530 - Rev 3 page 588/660



Table 177. MANAESKEY0REG register description

Bit	Field name	Reset	RW	Description
31:0	MANAESKEY_31_0	0x0	RW	Manual mode AES key

Table 178. MANAESKEY1REG register description

Bit	Field name	Reset	RW	Description
31:0	MANAESKEY_63_32	0x0	RW	Manual mode AES key

Table 179. MANAESKEY2REG register description

Bit	Field name	Reset	RW	Description
31:0	MANAESKEY_95_64	0x0	RW	Manual mode AES key

Table 180. MANAESKEY3REG register description

Bit	Field name	Reset	RW	Description
31:0	MANAESKEY_127_96	0x0	RW	Manual mode AES key

Table 181. MANAESCLEARTEXTOREG register description

Bit	Field name	Reset	RW	Description
31:0	AES_CLEAR_31_0	0x0	RW	Manual AES Clear Text

Table 182. MANAESCLEARTEXT1REG register description

Bit	Field name	Reset	RW	Description
31:0	AES_CLEAR_63_32	0x0	RW	Manual AES Clear Text

Table 183. MANAESCLEARTEXT2REG register description

Bit	Field name	Reset	RW	Description
31:0	AES_CLEAR_95_64	0x0	RW	Manual AES Clear Text

Table 184. MANAESCLEARTEXT3REG register description

Bit	Field name	Reset	RW	Description
31:0	AES_CLEAR_127_96	0x0	RW	Manual AES Clear Text

Table 185. MANAESCHIPHERTEXTOREG register description

Bit	Field name	Reset	RW	Description
31:0	AES_CIPHER_31_0	0x0	R	Manual AES cipher text

Table 186. MANAESCHIPHERTEXT1REG register description

Bit	Field name	Reset	RW	Description
31:0	AES_CIPHER_63_32	0x0	R	Manual AES cipher text

RM0530 - Rev 3 page 589/660



Table 187. MANAESCHIPHERTEXT2REG register description

Bit	Field name	Reset	RW	Description
31:0	AES_CIPHER_95_64	0x0	R	Manual AES Cipher Text

Table 188. MANAESCHIPHERTEXT3REG register description

Bit	Field name	Reset	RW	Description
31:0	AES_CIPHER_127_96	0x0	R	Manual AES cipher Text

Table 189. MANAESCMDREG register description

Bit	Field name	Reset	RW	Description
0	START	0x0	R	AES manual encryption Start command. This bit is auto-cleared by the HW.
1	INTENA	0x0	RW	AES manual encryption interrupt enable on Interrupt2Reg.
31:2	RESERVED31_2	0x0	R	Reserved.

Table 190. MANAESSTATREG register description

Bit	Field name	Reset	RW	Description
0	BUSY	0x0	R	AES manual encryption busy status
31:1	RESERVED31_1	0x0	R	Reserved

Table 191. AESLEPRIVPOINTERREG register description

Bit	Field name	Reset	RW	Description
23:0	POINTER	0x0	RW	AES LE privacy pointer
31:24	RESERVED31_24	0x0	R	Reserved

Table 192. AESLEPRIVHASHREG register description

Bit	Field name	Reset	RW	Description
23:0	HASH	0x0	RW	AES LE privacy Reference Hash
31:24	RESERVED31_24	0x0	R	Reserved

Table 193. AESLEPRIVCMDREG register description

Bit	Field name	Reset	RW	Description
0	START	0x0 R		AES LE privacy Start command.
	0.7	0,10		This bit is auto-cleared by the HW.
1	INTENA	0x0	RW	AES LE privacy interrupt enable on Interrupt2Reg.
9:2	NBKEYS	0x0	RW	AES LE privacy number of keys pointed by AesLePrivPointerReg (points to the resolution key list).
31:10	RESERVED31_10	0x0	R	Reserved.

RM0530 - Rev 3 page 590/660



Table 194. AESLEPRIVSTATREG register description

Bit	Field name	Reset	RW	Description
0	BUSY	0x0	R	AES LE privacy busy status.
1	KEYFND	0x0	R	AES LE privacy key finding status.
9:2	KEYFNDINDEX	0x0	R	AES LE privacy index of the key found in the resolution key list.
31:10	RESERVED31_10	0x0	R	Reserved.

Table 195. DEBUGCMDREG register description

Bit	Field name	Reset	RW	Description
0	CLEARDEBUGINT	0x0	RW	Debug interrupt. Write '1' to clear.
1	SEQDEBUGMODE	0x0	RW	Enable the debug mode for sequencer.
5:2	SEQDEBUGBUSSEL[30]	0x0	RW	Sequencer debug bus selection for DebugStatusReg[50] meaning.
15:6	RESERVED15_6	0x0	R	For future use.
19:16	AESDEBUGMODE	0x0	RW	AES debug flags clear. All bits must be written to '1' together to clear the DebugStatusReg[19:16] bits. Caution: this bit field is not cleared by hardware. The software must clear it to be able to get again the AES debug flag information. Note: This clear operation is possible/taken into account only while AES is ON.
31:20	RESERVED31_20	0x0	R	Reserved.

Table 196. DEBUGSTATUSREG register description

Bit	Field name	Reset	RW	Description
6:0	DEBUGSTATUSREG[6:0]	0x0	R	Depending on DebugCmdReg[5:2] bit field value - If DebugCmdReg[5:2] = 0 (default): SEQERROR_4: detect something was wrong during the sequence and no RAM write back occurred (backdoor for debug). SEQERROR_3: detect when Rcv/Transmit(No)CalDelayChk duration is elapsed, but all required conditions are not fulfilled SEQERROR_2: detect when InitDelay duration is elapsed, but all required conditions are not fulfilled SEQERROR_1: detect when (internal) watchdog timer is elapsed, but the Writeback phase is not finished. SEQERROR_0: detect when a trig event happened but the sequencer was not in IDLE state (if a sequence was currently running). - If DebugCmdReg[5:2] = 1: DebugStatusReg[6:5] = 0 DebugStatusReg[6:5] = 0 DebugStatusReg[6:0] = MAIN_STATE[4:0] - If DebugCmdReg[5:2] = 2: DebugStatusReg[6] = 0 DebugStatusReg[6] = 0 DebugStatusReg[6] = 0 DebugStatusReg[6:0] = SLV_STATE[4:0] - If DebugCmdReg[5:2] = 3: DebugStatusReg[6:0] = SLV_STATE_ERROR[4:0] - If DebugCmdReg[5:2] = others: DebugStatusReg[6:0] = 0
15:7	RESERVED15_6	0x0	R	For future use.

RM0530 - Rev 3 page 591/660



Bit	Field name	Reset	RW	Description
				AES RX error flag.
16	AESDBG_0	0x0	R	RX tries to write a data while the packet key is not available.
			Cleared by writing 0xF in DebugCmdReg[19:16].	
		0x0	:0 R	AES TX error flag.
17	17 AESDBG_1 0x0			TX tries to read a data while the packet key is not available.
				Cleared by writing 0xF in DebugCmdReg[19:16].
18	AECDRO 2	0.40	В	MIC error flag.
10	8 AESDBG_2 0x0	x0 R	Cleared by writing 0xF in DebugCmdReg[19:16]	
19	AESDBG_3	0x0	R	For future use
31:20	RESERVED31_20	0x0	R	For future use

23.7 Bluetooth LE RAM tables

Each time a trigger event is sent to the Bluetooth LE controller, the sequencer fetches the RAM tables in RAM to get the needed information to know what to configure for the radio and which sequence to start (RX or TX) There are several types of tables:

- The GlobalStatMach: this table is unique.
- The StatMach: one table by active connection (up to 128 supported by the hardware).
- The TxRxPack: one table packet in RX or in TX. So, there is no predefined number of those tables. They are used as link list from one packet to another during a full connection.
- The DataPack tables corresponding to the data buffers pointed by the DataPtr in the TxRxPack. It contains the PDU section of the Bluetooth packet.

The following figure gives an overview of RAM tables dependencies.

StatMachX

StatMachD

TxPack0
TxPoint prev
TxPoint prev
TxPoint prev
TxPoint prev
RxPoint
RxPoint prev
RxPoint
RxPoint prev
RxPack0
RxPoint
RxPoint prev
RxPoint
RxPoint prev
RxPack0
RxPa

Figure 187. RAM table tree

23.7.1 GlobalStatMach RAM table

The GlobalStatMach location is frozen by the hardware. This address is 0x200000C0. The GlobalStatMach is unique and mainly contains static information/options.

RM0530 - Rev 3 page 592/660



Table 197. GlobalStatMach

Address offset	Name	RW	Reset	Description
0x00	WORD0	RW	0x0000000	Word0 register
0x04	WORD1	RW	0x00000000	Word1 register
0x08	WORD2	RW	0x00000000	Word2 register
0x0C	WORD3	RW	0x00000000	Word3 register
0x10	WORD4	RW	0x00000000	Word4 register
0x14	WORD5	RW	0x00000000	Word5 register
0x18	WORD6	RW	0x00000000	Word6 register

Table 198. GlobalStatMach.WORD0 register description

Bit	Field name	Reset	RW	Description
				Radio Configuration address Pointer.
31:0	RADIOCONFIGPTR	0x0000000 R	00000 RW	Contains the address of the command_start_list used by the RRM block to execute UDRA command.
				Note: This value is loaded automatically by the RRM when the Bluetooth LE controller exits reset. However, it is also possible to make the RRM reload it through a reload command in UDRA_CTRL register.

RM0530 - Rev 3 page 593/660



Table 199. GlobalStatMach.WORD1 register description

Bit	Field name	Reset	RW	Description
				Current connection machine number.
				Defines the state machine number (in the range from 0 to 127) which is running for the current transmission or reception.
6:0	CURSTMACHNUM	0x0	RW	It is used to calculate the RAM address from which the State machine table ("StateMach") is read.
				Note: This field is written back with value read at the beginning of the Bluetooth LE sequence only if the ChkFlagAutoClearEna bit = '1'.
				Must be at '1' when the trig event (Wakeup Timer, Timer1 or Timer2) occurs to start a Bluetooth LE controller sequence. Otherwise no RF sequence nor timer management is done by the Bluetooth LE controller.
7	ACTIVE	0x0	RW	Only SeqDone and NoActiveLError flags are raised in StatusReg and Interrupt1Reg (if associated interrupts are enabled).
				Note: This field is written back to '0' only if the ChkFlagAutoClearEna bit = '1'.
				Delay between wakeup timer trig event on sequencer and RX/TX request sending to the Radio FSM. It corresponds to the sequencer 1 st INIT step duration.
			RW	Note: This bit field is not used if trig event comes from Timer1 or Timer2.
15:8	WAKEUPINITDELAY	0x0		The time unit for this delay/value is a period of slow clock frequency x 16 (if slow clock is 32kHz, this bit field unit is 1 period of 512kHz).
				Note: This field is written back with value read at the beginning of the Bluetooth LE sequence only if the ChkFlagAutoClearEna bit = '1'.
				Delay between Timer1 or Timer2 trig event on sequencer and RX/TX request sending to the Radio FSM. It corresponds to the sequencer 1 st INIT step duration.
23:16	TIMER12INITDELAYCAL	0x0	RW	Note: This bit field is used for Timer2 trig event only if CalReq bit is set in current TxRxPack RAM table (PLL Calibration is requested.
				The time unit for this delay is 1us.
				Note: This field is written back with value read at the beginning of the Bluetooth LE sequence only if the ChkFlagAutoClearEna bit = '1'.
				Delay between Timer2 trig event on sequencer and RX/TX request sending to the Radio FSM. It corresponds to the sequencer 1 st INIT step duration.
31:24	TIMER2INITDELAYNOCAL	0x0	RW	This bit field is used for Timer2 trig event only if CalReq bit is low in current TxRxPack RAM table (No PLL Calibration is requested).
				The time unit for this delay is 1us.
				Note: This field is written back with value read at the beginning of the Bluetooth LE sequence only if the ChkFlagAutoClearEna bit = '1'.

RM0530 - Rev 3 page 594/660



Table 200. GlobalStatMach.WORD2 register description

Bit	Field name	Reset	RW	Description
				Delay between TX request sent to the Radio FSM and the start pulse sent to the transmit block. It corresponds to the sequencer 2 nd INIT + DATA INIT steps duration.
7:0	TRANSMITCALDELAYCHK	0x0	RW	Note: This bit field is used if TxMode bit is set in the StatMach (transmission) and the CalReq bit is set in current TxRxPack RAM table (PLL Calibration is requested).
				The time unit for this delay is 1us.
				Delay between TX request sent to the Radio FSM and the start pulse to the transmit block. It corresponds to the sequencer 2 nd INIT + DATA INIT steps duration.
15:8	TRANSMITNOCALDELAYCHK	0x0	RW	Note: This bit field is used if TxMode bit is set in the StatMach (transmission) and the CalReq bit is low in current TxRxPack RAM table (no PLL Calibration is requested).
				The time unit for this delay is 1us.
				Delay between RX request sent to the Radio FSM and the start pulse sent to the receive block. It corresponds to the sequencer 2 nd INIT + DATA INIT steps duration.
23:16	RECEIVECALDELAYCHK	0x0	RW	Note: This bit field is used if TxMode bit is low in the StatMach (reception) and the CalReq bit is set in current TxRxPack RAM table (PLL Calibration is requested).
				The time unit for this delay is 1us.
				Delay between RX request sent to the Radio FSM and the start pulse to the receive block. It corresponds to the sequencer 2 nd INIT + DATA INIT steps duration.
31:24	RECEIVENOCALDELAYCHK	0x0	RW	Note: This bit field is used if TxMode bit is low in the StatMach (reception) and the CalReq bit is low in current TxRxPack RAM table (no PLL Calibration is requested).
				The time unit for this delay is 1us.

RM0530 - Rev 3 page 595/660



Table 201. GlobalStatMach.WORD3 register description

Bit	Field name	Reset	RW	Description
				Duration for the Bluetooth LE sequencer to execute the final configuration.
			RW	The goal of this bit field is to provide more time to the Firmware to prepare the RAM tables.
7:0	CONFIGENDDURATION	0x0		The Bluetooth LE sequencer waits for relative time to be equal to init_radio_delay - ConfigEndDuration before to start the final configuration.
				The time unit for this delay is 1us.
				Duration for the Bluetooth LE sequencer to get the TxDataReady and DatPtr information in TxRxPack table.
15:8	TXDATAREADYCHECK	0x0	RW	The goal of this bit field is to provide more time to the Firmware to provide the data pointer address and in case of transmission to provide the data to transmit.
				The Bluetooth LE sequencer waits for relative time to be equal to init_radio_delay - TxdataReadyCheck before to start the final configuration.
				The time unit for this delay is 1us.
23:16	TXDELAYSTART	0x0	RW	Delay added between the moment the Radio FSM is in TX mode (PA ramp up done and power present on the antenna) and the first bit transmission to the modulator.
				The time unit for this delay is 125ns.
				Delay added between the last bit transmission to the modulator and the "end of transmission" information for the Bluetooth LE sequencer.
29:24	TXDELAYEND	0x0	RW	The time unit for this delay is 125ns.
				This delay allows giving time to the modulator and analog chain to output on the antenna the last bit.
30	TIMECAPTURESEL	0x0	RW	0: the captured time (absolute time) corresponds to the end of 1 st INIT step in the Bluetooth LE sequence (InitDelay timeout event). 1: the captured time (absolute time) corresponds to the end of DATA INIT step in the Bluetooth LE sequence (init_radio_delay timeout event).
				Note: This bit is for debug purpose.
				0: no capture is requested to monitor the Bluetooth LE sequence. 1: a time capture is requested to monitor the Bluetooth LE sequence. Captured event is defined by GlobalStatMach.TIMECAPTURESEL bit.
31	TIMECAPTURE	0x0	RW	Note: If both TIMECAPTURE and TIMECAPTURESEL bits are low, the TimerCaptureReg Bluetooth LE APB register is anyway updated with the InitDelay timeout event (mechanism to bypass the fact those 2 GlobalStatMach bits are checked after 1st INIT step completion).
				Note: If TxRxPack.TrigRcv or TxRxPack.TrigDone bit is set, the TimerCaptureReg Bluetooth LE APB register shows this last event trig value at the end.
				Note: This bit is for debug purpose.

Table 202. GlobalStatMach.WORD4 register description

Bit	Field name	Reset	RW	Description
7:0	TXREADYTIMEOUT	0x0	0 RW	Transmission ready timeout. Defines the maximum duration for the transmit block to wait for the Radio FSM to indicate it is in TX state and data can be provided to the modulator. The time unit for this delay is 1us.
				Note: If this value is set to 0, no timeout is activate to wait the TX ready information. Receive window timeout.
27:8	RCVTIMEOUT	0x0		Define the maximum duration to stay in reception without any preamble + access address detection (rest of the frame can be received even outside this time window).
				The duration is expressed as (4^RCVTIMEOUT[19;18]) x RCVTIMEOUT[17:0] The time unit for RCVTIMEOUT[17:0] is 1us.
31:28	RESERVED31_28	0x0	RW	Ignored on write - read as zero

RM0530 - Rev 3 page 596/660



Table 203. GlobalStatMach.WORD5 register description

Bit	Field name	Reset	RW	Description
				Automatic transfer (TX or RX) skip enable.
0	AUTOTXRXSKIPEN	0x0	RW	If set, the Bluetooth LE link layer stops automatically an on-going transfer if PLL lock fail event is detected on PLL start.
1	RESERVED1	0x0	RW	Ignored on write - read as zero
				Active Auto Clear bit Enable.
				The Active auto clear feature leads the sequencer to clear the GlobalStatMach.Active bit during the RAM write back step at the end of a transfer/sequence.
2	CHKFLAGAUTOCLEARENA	0x0	RW	The main goal of this feature is to avoid a new transfer to start on the antenna while the software did not yet prepare the next transfer in RAM tables.
				0: the active auto clear bit feature is disabled. 1: The active auto clear bit feature is enabled.
7:3	RESERVED7_3	0x0	RW	Ignored on write - read as zero
				Sequencer errors interrupt enable.
12:8	INTSEQERROR	0x0	RW	For each bit of IntSeqError[4:0], the associated SeqError[x] flag (located in DebugStatusReg APB Bluetooth LE register) generates an interrupt on the int3 line (debug interrupt).
19:13	RESERVED19_13	0x0	RW	Ignored on write - read as zero
				Address pointer error interrupt enable.
20	INTADDPOINTERROR	0x0	RW	0: the interrupt associated to Interrupt1Reg.AddPointError is disabled. 1: the interrupt associated to Interrupt1Reg.AddPointError is enabled.
				All table ready error interrupt enable.
21	INTALLTABLEREADYERROR	0x0	RW	0: the interrupt associated to Interrupt1Reg.AllTableReadyError is disabled. 1: the interrupt associated to Interrupt1Reg.AllTableReadyError is enabled.
			RW	Transmission data payload ready error interrupt enable.
22	INTTXDATAREADYERROR	0x0		0: the interrupt associated to Interrupt1Reg.TxDataReady is disabled. 1: the interrupt associated to Interrupt1Reg.TxDataReady is enabled.
			RW	Active bit low value reading interrupt enable.
23	INTNOACTIVELERROR	0x0		0: the interrupt associated to Interrupt1Reg.NoActiveLError is disabled. 1: the interrupt associated to Interrupt1Reg.NoActiveLError is enabled.
24	RESERVED	0x0	RW	Reserved
				Too long received payload length interrupt enable.
25	INTRCVLENGTHERROR	0x0	RW	0: the interrupt associated to Interrupt1Reg.ReceiveLengthError is disabled. 1: the interrupt associated to Interrupt1Reg.ReceiveLengthError is enabled.
				Semaphore timeout error interrupt enable.
26	INTSEMATIMEOUTERROR	0x0	RW	0: the interrupt associated to Interrupt1Reg.SemaTimeoutError is disabled. 1: the interrupt associated to Interrupt1Reg.SemaTimeoutError is enabled.
27	RESERVED	0x0	RW	Reserved.
				Sequencer end of task interrupt enable.
28	INTSEQDONE	0x0	RW	This bit should always be set to ensure an interrupt occurs at the end of sequence whatever the exit reason.
				0: the interrupt associated to Interrupt1Reg.SeqDone is disabled. 1: the interrupt associated to Interrupt1Reg.SeqDone is enabled.
				Transmission or reception skip interrupt enable.
29	INTTXRXSKIP	0x0	RW	0: the interrupt associated to Interrupt1Reg.intTxRxSkip is disabled. 1: the interrupt associated to Interrupt1Reg.intTxRxSkip is enabled.
				no initialization_finished from Radio FSM received on time interrupt enable.
30	INTACTIVE2ERR	0x0	RW	0: the interrupt associated to Interrupt1Reg.Active2Error is disabled. 1: the interrupt associated to Interrupt1Reg.Active2Error is enabled.

RM0530 - Rev 3 page 597/660



Bit	Field name	Reset	RW	Description
31	INTCONFIGERROR	0x0		Configuration error interrupt enable. 0: the interrupt associated to Interrupt1Reg.ConfigError is disabled 1: the interrupt associated to Interrupt1Reg. ConfigError is enabled.

Table 204. GlobalStatMach.WORD6 register description

Bit	Field name	Reset	RW	Description
31:0	RESERVED31_0	0x0	RW	Ignored on write - read as zero

23.7.2 StatMach RAM table

The StatMach table links to an active connection. There are as many StatMach tables as concurrent connections in a limit of 128 (maximum supported by the hardware).

The StatMach RAM table locations are frozen by the hardware as they follow the GlobalStatMach. The formula for a StatMach base address is:

StateMachBaseAddress[stateMachIdx] = GlobStatMachBaseAddress + 28 + (stateMachIdx * 80)

Table 205. StatMach

Address offset	Name	RW	Reset	Description
0x00	WORD0	RW	0x00000000	Word0 register
0x04	WORD1	RW	0x00000000	Word1 register
0x08	WORD2	RW	0x00000000	Word2 register
0x0C	WORD3	RW	0x00000000	Word3 register
0x10	WORD4	RW	0x00000000	Word4 register
0x14	WORD5	RW	0x00000000	Word5 register
0x18	WORD6	RW	0x00000000	Word6 register
0x1C	WORD7	RW	0x00000000	Word7 register
0x20	WORD8	RW	0x00000000	Word8 register
0x24	WORD9	RW	0x00000000	Word9 register
0x28	WORDA	RW	0x00000000	WordA register
0x2C	WORDB	RW	0x00000000	WordB register
0x30	WORDC	RW	0x00000000	WordC register
0x34	WORDD	RW	0x00000000	WordD register
0x38	WORDE	RW	0x00000000	WordE register
0x3C	WORDF	RW	0x00000000	WordF register
0x40	WORD10	RW	0x00000000	Word10 register
0x44	WORD11	RW	0x00000000	Word11 register
0x48	WORD12	RW	0x00000000	Word12 register

RM0530 - Rev 3 page 598/660



Table 206. StatMach.WORD0 register description

Bit	Field name	Reset	RW	Description																		
				BTLE unmapped channel index.																		
				UChan is used by the channel incrementer and the remapper to generate a new Uchan and RemapChan values through the two algorithms defined by the Bluetooth core 5.0 specification.																		
F:0	LICHAN	0.40	RW	Note: This field is written back at the end of the transfer by the sequencer:																		
5:0	UCHAN	0x0	KVV	- if TxRxPack.incchan = 0, written back value is the same value,																		
				- if TxRxPack.incchan = 1, written back value is the value modified by one of the two algorithms defined by the Bluetooth core 5.0 specification.																		
				Note: The standard requests this bit field to be set to 0 for the first connection event.																		
6	RESERVED	0x0	RW	Reserved.																		
				Transfer type selection of the current sequence.																		
7	TXMODE	0x0	RW	This bit is re-written by the sequencer with StatMach.NextTxMode bit value during each RAM write back phase.																		
	7,	SAG		0: requested transfer is a reception. The start address of the TxRxPack packet in which the received data has to be stored is pointed by rcvpoint. 1: requested transfer is a transmission. The start address of the TxRxPack packet to be transmitted is pointed by TxPoint.																		
				BTLE Remapped channel index.																		
				This is the remapped channel as described in algorithm1 and algorithm2 in BlueNRG core specification 5.0.																		
				This bit field is used by the hardware to generate the physical channel frequency.																		
13:8	REMAP_CHAN	0x0	RW	Note: This field is written back at the end of the transfer by the sequencer:																		
				- if TxRxPack.incchan = 0, written back value is the same value,																		
				- if TxRxPack.incchan = 1, written back value is the value modified by one of the two algorithms defined by the Bluetooth core 5.0 specification and mapped to the used channels list.																		
				Note: The standard requests this bit field to be set to 0 for the first connection event.																		
				BTLE sequence number bit.																		
				If TxRxPack.SN_EN = 0 or TxRxPack.Advertise = 1, this bit is kept unchanged at the end of a transfer.																		
14	SN	0x0	RW	RW	RW	RW	RW	RW	0x0 RW	If TxRxPack.SN_EN = 1 and TxRxPack.Advertise = 0, this bit is managed automatically by the hardware SN/NESN mechanism (as described in the BlueNRG core specification 5.0). Then, this bit is modified by the hardware only at the end of a reception (not on transmission).												
				Note: In any case, this bit is written back by the sequencer at the end of a transfer (modified or not).																		
				BTLE next expected sequence number bit.																		
				If TxRxPack.SN_EN=0 or TxRxPack.Advertise=1, this bit is kept unchanged at the end of a transfer.																		
15	NESN	0x0	RW	If TxRxPack.SN_EN = 1 and TxRxPack.Advertise = 0, this bit is managed automatically by the hardware SN/NESN mechanism (as described in the BlueNRG core specification 5.0). Then, this bit is modified by the hardware only at the end of a reception (not on transmission).																		
				Note: In any case, this bit is written back by the sequencer at the end of a transfer (modified or not)																		
18:16	RESERVED	0x0	RW	Reserved.																		
19	RESERVED	0x0	RW	Reserved.																		
				No more receive buffer available.																		
				Set this bit to indicate no more buffer is available to receive any packet.																		
				In this case:																		
20	BUFFER_FULL	0x0	RW	- no data are written back in the RAM at the end of the sequence																		
				- the SN/NESN automatic mechanism adapts its behavior by keeping the NESN unchanged and does not increment the encryption receive packet counter.																		
				Note: The SN bit management is not impacted to keep the transmission progressing as long as the peer acknowledges the reception of previous transmitted packet.																		

RM0530 - Rev 3 page 599/660



Bit	Field name	Reset	RW	Description
				"On the fly" encryption/decryption engine enable.
21	ENCRYPTON	0x0	RW	0: the "On the fly" encryption/decryption engine is disabled. 1: the "On the fly" encryption/decryption engine is enabled. The parameters StateMach.EncryptIV and StateMach.EncryptK are read from RAM during the initialization phase.
				Note: The "On the fly" encryption/decryption engine does not run for packet with null length.
				Note: It is mandatory to have TxRxPack.SN_EN = 1 when StateMach.Encryption = 1 as PCntTx is incremented by the SN/NESM automatic management mechanism.
				Previous transmission packet was encrypted.
				Note: This bit is fully managed by the hardware.
22	TXENC	0x0	RW	It is set to 1 after the transmission of an encrypted packet (so with length not zero).
				When TxEnc = 0, PCntTx (transmission packet counter required for the sub-keys calculation) is unchanged.
				When TxEnc = 1, PCntTx may be incremented depending on the SN/NESN check result.
				Last rreceive packet was encrypted.
				Note: This bit is fully managed by the hardware.
23	RCVENC	0x0	RW	It is set to 1 after the reception of a packet with length not zero (whatever the CRC check result) if StateMach.Encryption = 1.
				When RcvEnc = 1, the PCntRcv (receive packet counter required for the sub-keys calculation) is incremented depending on the SN/NESN check result.
				Transmission Phy selection.
				-000: selected transmitter PHY is legacy 1 Mbps
				-001: selected transmitter PHY is legacy 2 Mbps
26:24	TXPHY	0x0	RW	-100: selected transmitter PHY is coded 1 Mbps with S=8
				-110: selected transmitter PHY is coded 1 Mbps with S=2
				-others: reserved for future use. If programmed by mistake, selects "Transmitter PHY is legacy 1 Mbps" option.
27	RESERVED27	0x0	RW	Ignored on write -read as zero
				Reception Phy selection.
				bit0: bit rate (0=1 Mbps / 1=2 MBps) / bit1: This bit has no effect./ bit2: coded/not coded.
				- 000: selected receiver PHY is legacy 1 Mbps
30:28	28 RXPHY	0x0	RW	- 001: selected receiver PHY is legacy 2 Mbps
00.20	100 111	- CAO		- 1x0: selected receiver PHY is coded 1 Mbps
				- others: reserved for future use. If programmed by mistake, selects "Receiver PHY is not coded 1 Mbps" option.
				Note: S2/S8 coded choice comes from an auto-detection done by the demodulator.
31	RESERVED31	0x0	RW	Ignored on write - read as zero

Table 207. StatMach.WORD1 register description

Bit	Field name	Reset	RW	Description
31:0	TXPOINT	0x0	RW	Pointer to transmit packet. TxPoint defines the start address of the TxRxPack link list (containing the parameters of the current transmission to be proceeded). This variable needs to be initialized by the firmware with the start address of the first TxRxPack of the transmission linked list each time a StateMach is created in memory (new connection). Then, TxPoint is managed by the hardware, considering the firmware has to guarantee the transmission link list is never empty (or pointing to itself). Note: This pointer address must be 32-bit aligned and is an absolute address (not an offset).

RM0530 - Rev 3 page 600/660



Table 208. StatMach.WORD2 register description

Bit	Field name	Reset	RW	Description
				Pointer to receive packet.
				Rcvpoint defines the start address of the TxRxPack link list (containing the parameters of the current reception to be proceeded)
31:0	RCVPOINT	0x0	RW	This variable needs to be initialized by the firmware with the start address of the first TxRxPack of the reception linked list each time a StateMach is created in memory (new connection). Then, RcvPoint is managed by the hardware, considering the firmware has to guarantee the reception link list is never empty (or pointing to itself).
				Note: This pointer address must be 32-bit aligned and is an absolute address (not an offset).

Table 209. StatMach.WORD3 register description

Bit	Field name	Reset	RW	Description
				Pointer to previous transmit packet.
31:0	TXPOINTPREV	0x0	RW	This variable is fully managed by the hardware. It is recommended to initialize to 0 by the firmware when the StateMach is created in memory (new connection).
				TxPointPrev indicates which buffer can be reallocated (as it is now free).

Table 210. StatMach.WORD4 register description

Bit	Field name	Reset	RW	Description
				Pointer to previous receive packet.
31:0	RCVPOINTPREV	PREV 0x0 F	RW	This variable is fully managed by the hardware. It is recommended to initialize to 0 by the firmware when the StateMach is created in memory (new connection).
			RcvPointPrev indicates which buffer can be reallocated (as it is now free).	

Table 211. StatMach.WORD5 register description

Bit	Field name	Reset	RW	Description
31:0	TXPOINTNEXT	0x0	RW	Next transmit pointer. This variable is fully managed by the hardware. It is recommended to initialize to 0 by the firmware when the StateMach is created in memory (new connection). TxPointNext indicates the address of the TxRxPack transmit packet to be used once the transmission managed by the TxPoint is done (TxRxPack.NextPtr[31:0]).
			The TxPointNext bit field is always updated at the end of a transmission. Note: At the end of a valid reception with TxRxPack.SN_EN = 1 and TxRxPack.Advertise = 0, the StatMach.TxPoint is equal to the StatMach.TxPointNext.	

Table 212. StatMach.WORD6 register description

Bit	Field name	Reset	RW	Description
				CCM encryption transmission packet counter [31:0].
				PCntTx is used during the on the fly encryption of the transmission data by the AES encryption engine.
21.0	31:0 PCNTTX_31_0 0x	00	DIM	For each new connection, Bluetooth protocol requires PCntTx to be initialized by the firmware to the value:
31.0		UXU	RW	- 40'h8000000000: for Data Channel PDUs sent by the master
				- 40'h0000000000: for Data Channel PDUs sent by the slave.
				Note: It is mandatory to have TxRxPack.SN_EN = 1 when StateMach.Encryption = 1 as PCntTx is incremented by the SN/NESM automatic management mechanism.

RM0530 - Rev 3 page 601/660



Table 213. StatMach.WORD7 register description

Bit	Field name	Reset	RW	Description
				CCM encryption transmission packet counter [39:32].
				PCntTx is used during the on the fly encryption of the transmission data by the AES encryption engine.
7.0	DONTTY 20 22	0.40	RW	For each new connection, Bluetooth protocol requires PCntTx to be initialized by the firmware to the value:
7:0	PCNTTX_39_32	0x0	KVV	- 40'h8000000000: for Data Channel PDUs sent by the master
				- 40'h0000000000: for Data Channel PDUs sent by the slave.
				Note: It is mandatory to have TxRxPack.SN_EN = 1 when StateMach.Encryption = 1 as PCntTx is incremented by the SN/NESM automatic management mechanism.
				CCM encryption Receive Packet counter [23:0].
				PCntRcv is used during the on the fly encryption of the received data by the AES encryption engine.
21.0	31:8 PCNTRCV_23_0) RW	For each new connection, Bluetooth protocol requires PCntRcv to be initialized by the firmware to the value:
31.0		0x0		- 40'h8000000000: for Data Channel PDUs received by the slave
				- 40'h0000000000: for Data Channel PDUs received by the master.
				Note: It is mandatory to have TxRxPack.SN_EN = 1 as PCntRcv is incremented by the SN/NESM automatic management mechanism.

Table 214. StatMach.WORD8 register description

Bit	Field name	Reset	RW	Description
				CCM encryption Receive Packet counter [39:24].
				PCntRcv is used during the on the fly encryption of the received data by the AES encryption engine.
15:0	PCNTRCV_39_24	0x0	RW	For each new connection, Bluetooth protocol requires PCntRcv to be initialized by the firmware to the value:
				- 40'h8000000000: for Data Channel PDUs received by the slave
				- 40'h000000000: for Data Channel PDUs received by the master.
				Note: It is mandatory to have TxRxPack.SN_EN = 1 as PCntRcv is incremented by the SN/ NESM automatic management mechanism.
				Transmission Preamble Repetition number.
19:16	PREAMBLEREP	0x0	RW	Defines the number of repetition of the transmitted preamble length for coded or uncoded phy. Keep it at 0 to have the Bluetooth® LE standard preamble format (1 byte).
				Note: If StateMach.EnaPreambleRep = 0, this bit field is not taken into account.
				This feature is not Bluetooth standard.
				Enable transmission preamble repetition.
20	ENAPREAMBLEREP	0x0	RW	0: the preamble feature is disabled and the preamble length is as described in the core specification 5.0. 1: The preamble feature is enabled and the preamble length is defined by StateMach.PreambleRep (for coded and uncoded phy).
				This feature is not Bluetooth standard.
				CRC Disable.
				If set, this bit:
21	DISABLECRC	0x0	RW	- in reception: disable the check of the CRC
				- in transmission: no CRC field is generated nor inserted in the sent packet.
				This feature is not Bluetooth standard.
22	RESERVED	0x0	RW	Reserved.

RM0530 - Rev 3 page 602/660



Bit	Field name	Reset	RW	Description
				Receive MIC debug
23	RXMICDBG	0x0	RW	0: the decrypted MIC (locally computed) is stored in the payload buffer in RAM (at the end of the payload). 1: the received MIC is stored in the payload buffer in RAM (at the end of the payload).
	TOUMIGEE			When RXMICDBG bit is set, the RCVOK flag is raised at the end of a reception whatever the MIC error status (so even when a MIC error is detected).
				This feature is for debug.
				Transmission error interrupt enable.
				If IntTxError[n] = 1: an interrupt is generated and associated flag is set in Interrupt1Reg.TxError[n] if a TxError[n] event occurs during the transmission.
28:24	8:24 INTTXERROR	0x0	RW	If $IntTxError[n] = 0$: no interrupt nor associated flag in $Interrupt1Reg.TxError[n]$ is available if a $TxError[n]$ event occurs during the transmission.
				Note: StatusReg.TxError[n] bit is not impacted and always provides the TxError[n] unmasked information.
	29 INTENCERROR			Receive encryption error interrupt enable.
			RW	0: the receive encryption error interrupt is disabled. 1: the receive encryption error interrupt is enabled (and associated interrupt flag is visible in Interrupt1Reg.EncError.
29		0x0		The interrupt is active if the MIC of the received message does not match the computed one (while the preamble and the access address are received ok, StateMach.Encryption = 1 and the received length is not null).
				Note: The CRC check result is not taken into account for this interrupt.
				Receive data path overflow error interrupt enable
30	INTRXOVERFLOWERROR	0x0	RW	0: the interrupt Interrupt1Reg.IntRxOverflowError is disabled 1: the interrupt Interrupt1Reg.IntRxOverflowError is enabled.
				Debug mode of the CRC in reception
				0: the received CRC is not saved with payload in RAM (this is the normal mode)
				1: the received CRC is saved with payload in RAM (this is a debug mode).
31	RXDEBUGCRC	0x0	RW	Warning: the SW has to revert the endianness on the CRC data available in the DataBuffer as the HW stores the value with the same endianness as the PDU.
				When set:
				 the packet is accepted whatever the CRC: so if CRC error, then the RCVOK flag is set anyway and no CRC error flag is raised the DataPack RAM buffer size must take into account the 3 additional CRC bytes

Table 215. StatMach.WORD9 register description

Bit	Field name	Reset	RW	Description			
				BlueNRG packet access address.			
				This value is used in transmission and in reception.			
			RW	- in transmission, it is inserted in the packet after the preamble.			
31:0	ACCADDR	0x0		RW	x0 RW		- in reception, it is used by the demodulator to detect and accept a received packet.
							Note: The nature of a packet (primary advertising, secondary advertising or data) is only defined by TxRxPack.Advertise so StateMach.Accadr = 0x8E89BED6 does not mean that the packet is an advertising packet.

RM0530 - Rev 3 page 603/660



Table 216. StatMach.WORDA register description

Bit	Field name	Reset	RW	Description
				CRC initialization value.
23:0	CRCINIT	0x0	RW	This value is used to initialize the CRC for Data packet or for AUX_SYNC_IND PDU and its subordinate set.
				This field is ignored if TxRxPack.CRCINITSEL = 0.
				Maximum receive length.
		0x0		Defines the maximum receive length the Bluetooth LE link controller can accept.
31:24	31:24 MAXRECEIVEDLENGTH		RW	If the length of the received packet is greater than this value, the hardware limits the payload RAM write back data to the defined maximum length and stops the reception treatment on this defined maximum length (implying also CRC error, etc.)
				The ReceiveLengthError event is raised (visible in StatusReg and if associated interrupt is enabled in Interrupt1Reg register).
				The received packet is processed normally when the received length located in the received packet header is smaller or equal to StateMach.MaxReceivedLength.

Table 217. StatMach.WORDB register description

Bit	Field name	Reset	RW	Description
4:0	PAPOWER	0x0	RW	32 power levels are available (from 0 to 0x1F). It defines the transmission output power level expressed in dBm as described in Section 23.7.2.1: PaPower bit field description
7:5	RESERVED7_5	0x0	RW	Ignored on write - read as zero
13:8	HOPINCR	0x0	RW	Hop increment. Defines the hop increment as described in the algorithm 1 of the BlueNRG 5.0 core specification.
15:14	RESERVED15_14	0x0	RW	Ignored on write - read as zero
31:16	USEDCHANNELFLAGS_15_0	0x0	RW	Remapping flags[15:0] for all 37 BTLE channels. The remapping flags are used by the Bluetooth smart algorithm 1 and 2. If bit(n]) = 1, the channel n may be used for reception or transmission. If bit(n) = 0, the channel n cannot be used for reception or transmission. Note: This parameter is described in channel classification/ channel map in the Bluetooth core specification 5.0.

Table 218. StatMach.WORDC register description

Bit	Field name	Reset	RW	Description
				Remapping flags[3616] for all 37 BTLE channels.
			RW	The remapping flags are used by the Bluetooth smart algorithm 1 and 2.
21:0	USEDCHANNELFLAGS 36 16	0x0		If bit(n]) = 1, the channel n may be used for reception or transmission.
				If bit(n) = 0, the channel n cannot be used for reception or transmission.
				Note: This parameter is described in channel classification/ channel map in the Bluetooth core specification 5.0.
31:22	RESERVED31_22	0x0	RW	Ignored on write - read as zero

RM0530 - Rev 3 page 604/660



Table 219. StatMach.WORDD register description

Bit	Field name	Reset	RW	Description
				Connection event counter value.
15:0	CONNEVENTCOUNTER	0x0	RW	Contains a copy of the connection event counter value, used by the channel incrementer to compute the algorithm #2.
				This bit field has to be managed by the SW.
				Advertising event counter value.
31:16	PAEVENTCOUNTER	0x0	RW	Contains a copy of the Advertising event counter value, used by the channel incrementer to compute the algorithm #2.
				This bit field has to be managed by the SW.

Table 220. StatMach.WORDE register description

Bit	Field name	Reset	RW	Description
				Initial vector for encryption [31:0].
31:0	ENCRYPTIV_31_0	0x0	RW	This value is used by the AES engine during on the fly AES CCM encryption.
				See Bluetooth® LE CCM encryption description in BTLE core spec 5.0.

Table 221. StatMach.WORDF register description

Bit	Field name	Reset	RW	Description
	31:0 ENCRYPTIV_63_32		RW	Initial vector for encryption [63:32].
31:0		0x0		This value is used by the AES engine during on the fly AES CCM encryption.
				See Bluetooth® LE CCM encryption description in BTLE core spec 5.0.

Table 222. StatMach.WORD10 register description

Bit	Field name	Reset	RW	Description
			Encryption key [31:0].	
31:0	31:0 ENCRYPTK_31_0	0x0	RW	This value is used by the AES engine during on the fly AES CCM encryption.
				See Bluetooth® LE CCM encryption description in BTLE core spec 5.0.

Table 223. StatMach.WORD11 register description

Bit	Field name	Reset	RW	Description
				Encryption key [63:32].
31:0	31:0 ENCRYPTK_63_32	0x0	RW	This value is used by the AES engine during on the fly AES CCM encryption.
				See Bluetooth® LE CCM encryption description in BTLE core spec 5.0.

Table 224. StatMach.WORD12 register description

Bit	Field name	Reset	RW	Description
				Encryption key [95:64].
31:0	31:0 ENCRYPTK_95_64	0x0	RW	This value is used by the AES engine during on the fly AES CCM encryption.
				See Bluetooth® LE CCM encryption description in BTLE core spec 5.0.

RM0530 - Rev 3 page 605/660



Table 225. StatMach.WORD13 register description

Bit	Field name	Reset	RW	Description
				Encryption key [127:96].
31:0	31:0 ENCRYPTK_127_96	0x0	RW	This value is used by the AES engine during on the fly AES CCM encryption.
				See Bluetooth® LE CCM encryption description in BTLE core spec 5.0.

RM0530 - Rev 3 page 606/660



23.7.2.1 PaPower bit field description

The table below provides the PA power correspondence to program the StateMach.PaPower bit field.

The SMPS of the SoC must provide a minimum voltage to reach the targeted PaPower:

- SMPS output level = 1.4 V minimum up to 4 dBm
- SMPS output level = 1.55 V minimum for 5 dBm
- SMPS output level = 1.8 V minimum for 6 dBm

For 8 dBm, refer to the note after the table as this PaPower requests a specific configuration.

Table 226. StatMach.PaPower values

Value (Hexa)	Output power (dBm)						
1F	+6/+8 ⁽¹⁾	17	-0.5	F	-5.9	7	-14.1
1E	+5	16	-0.85	Е	-6.9	6	-15.25
1D	+4	15	-1.3	D	-7.8	5	-16.5
1C	+3	14	-1.8	С	-8.85	4	-17.6
1B	+2	13	-2.45	В	-9.9	3	-18.85
1A	+1	12	-3.15	Α	-10.9	2	-19.75
19	0	11	-4	9	-12.05	1	-20.85
18	-0.15	10	-4.95	8	-13.15	0	-40

- 1. Several settings are needed to reach the +8 dBm in transmission:
 - Program the SMPS located in the SoC to provide 1.85 V
 - Program 0x1F in StatMach.PaPower[4:0] bit field
 - Configure the LDO_TRANSFO in bypass mode by setting radio register LDO_ANA_ENG[1] = RFD_LDO_TRANSFO_BYPASS = 1 Warning: the LDO_ANA_ENG[1] = RFD_LDO_TRANSFO_BYPASS bit must be reset in reception.

23.7.3 TxRxPack RAM table

The firmware has to guarantee that the transmission/reception link list is never empty or at least it must point to itself.

Table 227. TxRxPack

Address offset	Name	RW	Reset	Description
0x00	WORD0	RW	0x0000000	Word0 register
0x04	WORD1	RW	0x00000000	Word1 register
0x08	WORD2	RW	0x00000000	Word2 register
0x0C	WORD3	RW	0x00000000	Word3 register
0x10	WORD4	RW	0x0000000	Word4 register

Table 228. TxRxPack.WORD0 register description

Bit	Field name	Reset	RW	Description		
				Next pointer address entry of the linked list.		
31:0	31:0 NEXTPTR 0x0	0x0 RW	UXU RVV	0x0 RW	0x0 RW	Points to the next transmit or receive packet. The user must enter the absolute address, not an offset.
				Caution: This pointer must be 32-bit aligned or else StatusReg.AddPointError is set (and Interrupt1Reg.AddPointError if GlobalStatMach.IntAddPointError = 1).		

RM0530 - Rev 3 page 607/660



Table 229. TxRxPack.WORD1 register description

Bit	Field name	Reset	RW	Description
				Calibration request.
0	CALREQ	0x0	RW	0: the radio frequency and KVCO2 calibration is disabled. This setting is used when this calibration has already been done and if the radio did not go to low power state. 1: The calibration of the radio frequency, KVCO2, the complex pass band filter and the PLL is enabled. It must be performed at each channel frequency change or after the wakeup.
				Channel hoping algorithm selection.
				if TxRxPack.incchan = 0, this bit field has no effect.
1	CHANALGO2SEL	0x0	RW	if TxRxPack.incchan = 1:
				0: the algorithm #1 is used for the channel hoping for data channel. For primary advertising, channels are automatically incremented as follows: 37->38->39->37->etc. 1: The algorithm #2 is used for the channel hoping in data connection or for periodic advertising packets.
				Request to keep the radio token active at the end of the current transfer
	.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,			Caution: This bit MUST be set to fit the IFS = 150 µs constraint.
2	KEEPSEMAREQ	0x0	RW	Indeed, when the token is released, the Radio FSM switches back to IDLE mode. The radio FSM needs around 60 μ s more (VBG_BOOST and ENA_CUR states) to go back to ACTIVE2 state on next Bluetooth LE trig event.
3	RESERVED	0x0	RW	Reserved. It must be kept at 0.
				CRC initialization value selector.
4	CRCINITSEL	0x0	RW	0: the transmit and the receive block initialize their CRC with a constant equal to: 0x555555 1: the transmit and the receive block initialize their CRC with the value defined by StateMach.CrcInit
				Advertise packet format
5	ADVERTISE	0x0	RW	0: the packet format stored in RAM or to be received is a data packet format. 1: The packet format stored in RAM or to be received is an advertise packet format.
				Automatic SN, NESN hardware mechanism enable.
6	SN_EN	0x0	RW	0: automatic SN/NESN hardware mechanism is disabled. The receive pointers and transmit pointers are systematically shifted independently of SN, NESN bits and also on a receive timeout sequence. 1: Automatic SN/NESN hardware mechanism is enabled.
				Automatic channel incrementer enable.
7	INCCHAN	0x0	RW	When enabled, the automatic channel incrementer takes as input StateMach.UChan, TxRxPack.Advertise, TxRxPack.ChanAlgo2Sel, StateMach.Remap_chan, StateMach.hopincr, StateMach.UsedChannelFlags, StateMach.connEventCounter and StateMach.paEventCounter. 0: automatic channel incrementer is disabled
				1: automatic channel increment is enabled.
				Flag indicating if next TxRx packet to be handled by the link controller StateMach is a receive packet or a transmit packet.
8	NEXTTXMODE	0x0	RW	The Bluetooth LE sequencer overloads StateMach.TxMode value with NextTxMode value during each RAM write back phase.
				0: next TxRx packet is a receive packet. 1: next TxRx packet is a transmit packet.
				All table data ready.
				This bit is checked at the beginning of the 2 nd INIT phase to ensure bit fields related to on-going transfer and about to be read are relevant.
9	ALLTABLEREADY	0x0	RW	0: the RAM table information related to the on-going transfer are not ready. The transmission is not started by the sequencer. 1: The RAM table information related to the on-going transfer are ready. The transmission is started by the sequencer.
				Note: The goal of this bit is to allow the software blocking a transfer if RAM table update is not over.

RM0530 - Rev 3 page 608/660



Bit	Field name	Reset	RW	Description
				Transmission data ready.
				This bit is checked only if the current transfer is a transmission.
				The check is done at the beginning of the DATA INIT phase to ensure the at least a few bytes of the transmission payload are already written in the data buffer.
10	TXDATAREADY	0x0	RW	This bit allows doing an "On-the-fly" data buffer memcopy while transmission has already started on the antenna.
				0: the transmission payload is not ready. The transfer is not started by the sequencer. 1: The transmission payload is ready so the transfer is started by the sequencer.
				Note: The recommendation for transmission data payload is to set this TxDataReady bit only when at least 16 bytes of data are available in the payload data buffer.
11	RESERVED	0x0	RW	Reserved. It must be kept at 0.
				Whitening Disable
12	DISABLEWHITENING	0x0	RW	0: the whitening is enabled in the transmit block and in the receive block. 1: The whitening is disabled in the transmit block and in the receive block. This may be used for debug or during official Bluetooth compliance test.
31:13	RESERVED31_13	0x0	RW	Reserved.

Table 230. TxRxPack.WORD2 register description

Bit	Field name	Reset	RW	Description					
				Data pointer address.					
				Points to the data packet linked with TxRxPack (called DataPack in this document).					
			0x0 RW	This data packet contains the header and the data, excluding the preamble, the access address and the CRC.					
31:0	1:0 DATAPTR 0x0 RW	0x0 RW		0x0 RW	RW	RW) RW	0x0 RW	The Bluetooth LE link layer writes this packet in RAM in case of reception and reads it from RAM in case of transmission.
				Note: This pointer has no memory address alignment requirement.					
				However the software must write an absolute address (not an offset). If the 8-bit MSB part of the pointer value is not equal to the RAM 8-bit MAB address, an AddPointError flag is raised.					

Table 231. TxRxPack.WORD3 register description

Bit	Field name	Reset	RW	Description
19:0	TIMER2	0x0	RW	Timer2 triggering value setting. Defines the delay before next Timer2 trigger event if TxRxPack.Timer2En = 1. Time unit is in microseconds. Note: The Timer2 delay starts at the end of the on-going sequence.
20	TIMER2EN	0x0	RW	Timer2 enable (for next timer trig). 0: Timer2 disabled at the end of this current packet. 1: Timer2 is enabled at the end of this current packet.
21	RESERVED21	0x0	RW	Ignored on write - read as zero
22	TRIGRCV	0x0	RW	Time capture enable on received preamble and access address pattern detection. 0: no time stamping requested on preamble + access address detection. 1: The interpolated absolute time is captured in CurrentTimeReg.TimerCaptureReg when the demodulator detects the preamble + access address in the received bit stream. When this bit is set and if a time capture occurs, the StatusReg.TimeCaptureTrig is set to 1. An interrupt is raised if enabled (associated to Interrupt1Reg. TimeCaptureTrig set to 1). This bit must be set to 0 in transmission TxRxPack table not to disturb other time capture options. Note: If GlobalStatMach.TimeCapture or TxRxPack.TrigDone bit is set, the TimerCaptureReg Bluetooth LE APB register shows this last event trig value at the end.

RM0530 - Rev 3 page 609/660



Bit	Field name	Reset	RW	Description
23	TRIGDONE	0x0	RW	Time capture enable on "On air" last transmitted/received bit.
				0: no time stamping in CurrentTimeReg.TimerCaptureReg is achieved, no interrupt is generated by TrigDone. 1: The interpolated absolute time is captured in CurrentTimeReg.TimerCaptureReg when the demodulator receives the last bit of the bit stream or when the last transmitted has been shifted out of the transmit block.
				When this bit is set and if a time capture event occurs, the StatusReg.TrigDone is set to 1. An interrupt is raised if enabled (associated to Interrupt1Reg.TrigDone set to 1).
				Note: If GlobalStatMach.TimeCapture or TxRxPack.TrigRcv bit is set, the TimerCaptureReg Bluetooth LE APB register shows this last event trig value at the end.
	INTTXOK	0x0	RW	Interrupt enable of "good reception of transmitted packet is confirmed by the peer device".
24				0: the interrupt Interrupt1Reg.TxOk is Disabled 1: The interrupt Interrupt1Reg.TxOk is enabled
				Note: This interrupt has to be enabled in the RxPack table as the feature is active at the end of a reception.
25	INTRONE	0.40	DW	Done interrupt enable
25	INTDONE	0x0	RW	0: the interrupt Interrupt1Reg.Done is Disabled 1: The interrupt Interrupt1Reg.Done is enabled
	INTRCVTIMEOUT	0x0	RW	Receive timeout interrupt enable
26				0: the interrupt Interrupt1Reg.RcvTimeout is Disabled 1: The interrupt Interrupt1Reg.RcvTimeout is enabled
				No more Data (end of connection found) interrupt enable
27	INTRCVNOMD	0x0	RW	0: the interrupt Interrupt1Reg.RcvNoMd is Disabled 1: The interrupt Interrupt1Reg.RcvNoMd is enabled
20	INITEON (ON ID	00	DIA	"Received packet is a command" interrupt enable
28	INTRCVCMD	0x0	RW	0: the interrupt Interrupt1Reg.RcvCmd is Disabled 1: The interrupt Interrupt1Reg.RcvCmd is enabled
	INTTIMECAPTURE	0x0	RW	"Time Capture occurred" interrupt enable
29				0: the interrupt Interrupt1Reg.IntTimeCaptureTrig is Disabled 1: The interrupt Interrupt1Reg. IntTimeCaptureTrig is enabled
				Note: The event(s) responsible for the interrupt can be the sequencer Time Capture and/or the TrigDone and/or the TrigRcv events.
	INTRCVCRCERR	0x0	RW	Receive CRC error interrupt enable
30				0: the interrupt Interrupt1Reg.RcvCrcerr is Disabled 1: The interrupt Interrupt1Reg.RcvCrcerr is enabled
24	INITEONOLO	0.:0	DIA.	Receive OK interrupt enable
31	INTRCVOK	0x0	RW	0: the interrupt Interrupt1Reg.RcvOk is Disabled 1: The interrupt Interrupt1Reg.RcvOk is enabled

Table 232. TxRxPack.WORD4 register description

Bit	Field name	Reset	RW	Description
31:0	RESERVED	0x0	RW	Reserved.

A similar feature allows using the existing slow clock timer to generate a CPU wakeup source. This feature when activated has no impact on the Bluetooth LE transfers (no trigger event generated to the Bluetooth LE sequencer).

In this case, the CPU wakeup process occurs in two steps:

- ABSOLUTE_TIME[31:4] = CM0_WAKEUP_TIME [31:4] Wakeup.WAKEUP_OFFSET[7:0]
- The wakeup block raises a SoC wakeup request towards the Power Controller of the SoC to request voltage/clock restoring
- ABSOLUTE_TIME[31:4] = CM0_WAKEUP_TIME [31:4]
- If WAKEUP_CM0_IRQ_ENABLE.WAKEUP_IT = 1, the wakeup block sends an interrupt towards the CPU (irq_wakeup_cpu line)

RM0530 - Rev 3 page 610/660



23.8 Wakeup block

The wakeup block is partially located in the always-on power domain to stay supplied even in the low power modes of the device. All features not mandatory during low power modes are located in the 1V2 switchable power domain to limit power consumption.

The wakeup block combines in fact two features:

- wakeup / sleep requests management
- absolute and interpolated time computation.

The wakeup block computes two kinds of time: the absolute time and the interpolated time.

23.8.1 Absolute time

This timer is located in the always-on power domain and is based on a rollover free running counter. The absolute time is computed by a 28-bit counter clocked on the slow clock (around 32 kHz).

This absolute time

- is used by the Bluetooth LE controller and by the CPU to trigger a wakeup. When the current absolute time reaches the wakeup time programmed, then a wakeup signal is generated either for the controller or for the CPU
- is provided to the time interpolator block to build the 28-bit MSB non-interpolated part of the 32-bit interpolated time.

23.8.2 Interpolated time

The interpolated time is located in the 1.2 V switchable power domain and is clocked at 16 x slow clock frequency (generated from the system clock). This interpolated time is a 32-bit timer built with:

- 28-bit MSB part corresponding to the non-interpolated time clocked at 32 kHz (absolute time)
- 4-bit LSB corresponding to the fractional part (interpolation at 512 kHz).

The interpolated time is provided to the Bluetooth LE controller to get current time information and to manage the timer1.

The 512 kHz interpolation part (4-LSB) is generated using both the 32 kHz and the system clock using a 16 MHz base whatever the system clock frequency is.

23.8.3 Sleep request and wakeup management

The wakeup block offers the interface to issue the sleep request to the power controller from Bluetooth LE controller and it raises wakeup requests for the SoC and the Bluetooth LE controller.

The sleep request, coming from Bluetooth LE controller, can be performed through a wakeup block register.

If the wakeup is enabled, two separate IRQs are asserted in order to:

- indicate to the CPU that the Bluetooth LE controller receives a wakeup request from the wakeup block. The
 wakeup request source is the wakeup timer.
- indicate that the CPU wakeup timer reaches the programmed value to trigger an interrupt towards the CPU.

On wakeup, due to a sequencer activity, the wakeup block:

- manages the SoC wakeup event generation (to restart the power and clock systems)
- manages the Bluetooth LE wakeup event (supposed to be done once the power and clocks are ready).

In this case, no IRQ is asserted for signaling the SoC wakeup event.

The principle is to wake up the SoC before waking up the Bluetooth LE to allow time to power and clock to settle. This is possible by programming two pieces of information in the wakeup block:

- Bluetooth LE wakeup event time:
- Absolute time information to be filled in the Wakeup.BLUE_WAKEUP_TIME[31:0] APB register.
 - This value is in 16 x slow clock periods time units (typically 512 kHz)
- SoC wakeup event time:
 - A wakeup offset information must be filled in the Wakeup.WAKEUP OFFSET register.
 - This value is in slow clock period time units (typically 32 kHz)


Both SoC and Bluetooth LE wakeup events generated by the wakeup block are only based on the 32 kHz. Then the wakeup block raises:

RM0530 - Rev 3 page 611/660



- a wakeup request for the power controller for voltage/clock restoring when the absolute time reaches the programmed values minus the wakeup offset (anticipated wakeup to settle clock and power before Bluetooth LE starts). Then, when absolute_time[31:4] is equal to Wakeup.BLUE_WAKEUP_TIME[31:4] minus Wakeup_WAKEUP_OFFSET[7:0]
- a wakeup request for the Bluetooth LE controller when the absolute_time[31:4] matches the 28 MSB of the programmed value.

Figure 188. Wakeup event



A similar feature allows using the existing slow clock timer to generate a CPU wakeup source. This feature, when activated, has no impact on the Bluetooth LE transfers (no trigger event generated to the Bluetooth LE sequencer).

In this case, the CPU wakeup process occurs in two steps:

- At ABSOLUTE_TIME[31:4] = CM0_WAKEUP_TIME [31:4] Wakeup.WAKEUP_OFFSET[7:0] The wakeup block raises an SoC wakeup request towards the Power Controller of the SoC to request voltage/clock restoring.
- At ABSOLUTE_TIME[31:4] = CM0_WAKEUP_TIME [31:4]
 If WAKEUP_CM0_IRQ_ENABLE.WAKEUP_IT = 1, the wakeup block sends an interrupt towards the CPU (irq_wakeup_cpu line).

23.8.4 Wakeup block registers

Table 233. Wakeup block register list

Address offset	Name	RW	Reset	Description
0x08	WAKEUP_OFFSET	RW	0x00000000	Wakeup offset register
0x10	ABSOLUTE_TIME	R	0x00000000	Absolute time register
0x14	MINIMUM_PERIOD_LENGTH	R	0x00000000	Minimum period length register
0x18	AVERAGE_PERIOD_LENGTH	R	0x00000000	Average period length register
0x1C	MAXIMUM_PERIOD_LENGTH	R	0x00000000	Maximum period length register
0x20	STATISTICS_RESTART	RW	0x00000000	Statistics restart register
0x24	BLUE_WAKEUP_TIME	RW	0x00000000	Bluetooth LE wakeup time register
0x28	BLUE_SLEEP_REQUEST_MODE	RW	0x0000007	Bluetooth LE sleep request mode register
0x2C	CM0_WAKEUP_TIME	RW	0x00000000	CPU wakeup time register
0x30	CM0_SLEEP_REQUEST_MODE	RW	0x80000007	CPU sleep request mode register
0x40	WAKEUP_BLE_IRQ_ENABLE	RW	0x00000000	Wakeup Bluetooth LE interrupt enable register
0x44	WAKEUP_BLE_IRQ_STATUS	RW	0x00000000	Wakeup Bluetooth LE interrupt status register
0x48	WAKEUP_CM0_IRQ_ENABLE	RW	0x00000000	Wakeup CPU interrupt enable register
0x4C	WAKEUP_CM0_IRQ_STATUS	RW	0x00000000	Wakeup CPU interrupt status register

RM0530 - Rev 3 page 612/660



Table 234. WAKEUP_OFFSET register description

Bit	Field name	Reset	RW	Description
7:0	WAKEUP_OFFSET	0x0	RW	Time to let the power and clock to settle up. This value is in slow clock period time units (typically 32 kHz).
31:8	RESERVED_31_8	0x0	RW	Reserved

Table 235. ABSOLUTE_TIME register description

Bit	Field name	Reset	RW	Description
31:0	ABSOLUTE_TIME	0x0	R	Absolute time Unit of this full bit field is (slow_clock *16) frequency period cycle (typically 512 kHz). Note: ABSOLUTE_TIME[31:4] is clocked on the slow clock (typically 32 kHz), ABSOLUTE_TIME[3:0] is the interpolation at slow clock * 16 frequency (typically 512 kHz).

Table 236. MINIMUM_PERIOD_LENGTH register decription

Bit	Field name	Reset	RW	Description
3:0	RESERVED3_0	0x0	R	Reserved
13:4	LENGTH	0x0	R	Minimum period length computed by time interpolator
31:14	RESERVED31_14	0x0	R	Reserved

Table 237. AVERAGE_PERIOD_LENGTH register description

Bit	Field name	Reset	RW	Description
				Additional information/precision on slow clock frequency.
3:0	LENGTH_FRAC	0x0	R	Reading AVERAGE_PERIOD_LENGTH[13:0] indicates the number of 16 MHz clock cycles contained in 16 slow clock periods.
				This bit field is updated every 16 slow clock periods.
				Average period length computed by Time Interpolator.
13:4	LENGTH_INT	0x0	R	This value indicates the number of 16 MHz clock cycles contained in 1 slow clock period.
			This bit field is updated every 16 slow clock periods.	
23:14	RESERVED23_14	0x0	R	Reserved
				Number of slow clock cycles.
				This value indicates the number of slow clock periods taken into account to calculate the average.
31:24 AVERAGE_COUNT	0x0	R	This bit field is updated every slow clock period.	
				This bit field is clamped at 0xFF so reading 0xFF means at least 128 slow clock periods are already being used to calculate the average.

Table 238. MAXIMUM_PERIOD_LENGTH register description

Bit	Field name	Reset	RW	Description
3:0	RESERVED3_0	0x0	R	Reserved
13:4	LENGTH	0x0	R	Maximum period length computed by Time Interpolator.
31:14	RESERVED31_14	0x0	R	Reserved

RM0530 - Rev 3 page 613/660



Table 239. STATISTIC_RESTART register description

Bit	Field name	Reset	RW	Description
0	CLR MIN MAX	0x0	RW	Write '1' to clear the minimum and maximum registers.
0	CLK_WIIN_WAX	UXU	KVV	Note: This bit is auto cleared by the HW.
				Write '1' to clear the AVERAGE_PERIOD_LENGTH register value.
1	CLR_AVR	0x0	RW	This action clears both the average length value and the average counter.
				Note: This bit is auto cleared by the HW.
31:2	RESERVED31_2	0x0	R	Reserved

Table 240. BLUE_WAKEUP_TIME register description

Bit	Field name	Reset	RW	Description
31:0	WAKEUP_TIME	0x0	RW	Programmed wakeup time for the Bluetooth® LE. Unit is in (16 x slow clock) period so typically 512 kHz when slow clock is 32 kHz.

Table 241. BLUE_SLEEP_REQUEST_MODE register description

Bit	Field name	Reset	RW	Description		
2:0	RESERVED2_0	0x7	RW	Reserved		
28:3	RESERVED28_3	0x0	R	Reserved		
				- 0: disable Bluetooth LE IP sleeping mode = no low power mode request when the Bluetooth LE controller indicates it is no longer busy.		
29	SLEEP_EN	0x0	RW	- 1: enable Bluetooth LE IP sleeping mode = low power mode request when the Bluetooth LE controller indicates it is no longer busy.		
				Note: Bluetooth LE sequencer is no longer busy if no sequence is on-going and if no Timer1 nor Timer2 counter is enabled (to trig the next sequence).		
				- 0: disable the Bluetooth LE IP wakeup		
30	BLE WAKEUP EN	0x0	RW	- 1: enable the Bluetooth LE IP wakeup request through the embedded wakeup timer.		
				This bit is auto-cleared by hardware when a wakeup event occurs (Bluetooth LE wakeup time matches with current time).		
31	FORCE SLEEPING	0×0	D\M	- 0: the Bluetooth LE sleeping is managed internally by both Bluetooth LE IP/wakeup block		
31	TOROL_SELEFING	LEEPING 0x0 RW		- 1: the Bluetooth LE IP is always considered as sleeping by the wakeup block.		

Table 242. CM0_WAKEUP_TIME register description

Bit	Field name	Reset	RW	Description
3:0	RESERVED3_0	0x0	R	Always read as zero as no 512 kHz granularity on this time wakeup.
21.4	WAKELID TIME	0.40	RW	Programmed wakeup time for the CPU.
31.4	31:4 WAKEUP_TIME 0x0	UXU		Unit is in slow clock period.

Table 243. CM0_SLEEP_REQUEST_MODE register description

Bit	Field name	Reset	RW	Description
2:0	RESERVED2_0	0x7	RW	Reserved
29:3	RESERVED29_3	0x0	R	Reserved

RM0530 - Rev 3 page 614/660



Bit	Field name	Reset	RW	Description
30	CPU_WAKEUP_EN	0x0	RW	 0: disable/mask the CPU wakeup request. 1: enable the CPU wakeup request. Note: this bit has to be used in combination with the CM0_WAKEUP_TIME register to generate a wakeup request to the SoC when the ABSOLUTE_TIME[31:4] is equal to the value written in CM0_WAKEUP_TIME[31:4].: an always-on embedded counter able to wake up the CPU at a programmed time.
31	FORCE_SLEEPING	0x1	RW	- 0: the CPU sleeping is managed internally by both the CPU / wakeup block.- 1: the CPU is always considered as sleeping by the wakeup block.

Table 244. WAKEUP_BLE_IRQ_ENABLE register description

Bit	Field name	Reset	RW	Description
0	WAKEUP_IT	0x0	RW	- 0: disable the Bluetooth LE wakeup interrupt towards CPU 1: enable Bluetooth LE wakeup interrupt towards the CPU.
31:1	RESERVED31_0	0x0	R	Reserved

Table 245. WAKEUP_BLE_IRQ_STATUS register description

Bit	Field name	Reset	RW	Description
0	WAKEUP_IT	0x0	RW	Write '1' to clear the interrupt. When read, returns the interrupt status.
31:1	RESERVED31_0	0x0	R	Reserved

Table 246. WAKEUP_CM0_IRQ_ENABLE register description

Bit	Field name	Reset	RW	Description
0	WAKEUP_IT	0x0	RW	- 0: disable the CPU wakeup interrupt towards CPU 1: enable CPU wakeup interrupt towards the CPU.
31:1	I:1 RESERVED31_0 0x0 R Reserved		Reserved	

Table 247. WAKEUP_CM0_IRQ_STATUS register description

Bit	Field name	Reset	RW	Description		
0	WAKEUP_IT	0x0	RW	Write '1' to clear the interrupt. When read, returns the interrupt status.		
31:1	1 RESERVED31_0 0x0 R Reserved					

RM0530 - Rev 3 page 615/660



24 Debug support (DBG)

24.1 SWD debug features

The STM32WB07xC and STM32WB06xC device JTAG ID[31:0] is the following:

- 0000 0010000000011110 00000100000 1
- (0x0201 E041)

The Cortex-M0+ subsystem of the STM32WB07xC and STM32WB06xC embeds 4 breakpoints and 2 watchpoints.

The STM32WB07xC and STM32WB06xC devices embed:

 the ARM serial wire debug port which enables serial wire debug (2-wire) to be connected to the CPU (default after power-on reset).

Note:

When device enters in Deepstop mode, the SWD debug port is not powered. As consequence, debug access is disabled and the chip cannot be accessed through SWD channel. One possible recovery option is to activate the internal embedded UART bootloader through the PA10 pin (just force PA10 high during hardware reset).

RM0530 - Rev 3 page 616/660



25 Device electronic signature (DESIG)

The device electronic signature is stored in the System memory area of the flash memory module, and can be read using the debug interface or by the CPU. It contains factoryprogrammed identification and calibration data that allow the user firmware or other external devices to automatically match the characteristics of the microcontroller.

25.1 DESIG registers

25.1.1 DESIG ADC trimming max diff (DESIG_ADCMAXDIFF)

Address offset: 0x000

Reset value: 0xXXXX XXXX (X is factory-programmed)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	C	FFSE	T[19:16	6]
												r	r	r	r
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	OFFSE	T[19:16]			GAIN[11:0]										
r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r

Bits 31:20	Reserved, must be kept at reset value.
Bits 19:12	OFFSET[19:12]: ADC trimming offset maximum differential (ADC_VINP - ADC_VINM at 1.2 V).
Bits 11:0	GAIN[11:0]: ADC trimming gain maximum differential (ADC_VINP - ADC_VINM at 1.2 V).

RM0530 - Rev 3 page 617/660



25.1.2 DESIG ADC trimming max negative (DESIG_ADCMAXNEG)

Address offset: 0x004

Reset value: 0xXXXX XXXX (X is factory-programmed)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	C	FFSE	T[19:16	3]
												r	r	r	r
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
OFFSET[19:16] GAIN								AIN[11:0]							
r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r

Bits 31:20	Reserved, must be kept at reset value.
Bits 19:12	OFFSET[19:12]: ADC trimming offset maximum negative (ADC_VINM at 1.2 V).
Bits 11:0	GAIN[11:0]: ADC trimming gain maximum negative (ADC_VINM at 1.2 V).

RM0530 - Rev 3 page 618/660



25.1.3 DESIG ADC trimming max positive (DESIG_ADCMAXPOS)

Address offset: 0x008

Reset value: 0xXXXX XXXX (X is factory-programmed)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	C	FFSE	T[19:16	3]
												r	r	r	r
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
OFFSET[19:16] GAIN								AIN[11:0]							
r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r

Bits 31:20	Reserved, must be kept at reset value.
Bits 19:12	OFFSET[19:12]: ADC trimming offset maximum positive (ADC_VINP at 1.2 V).
Bits 11:0	GAIN[11:0]: ADC trimming gain maximum positive (ADC_VINP at 1.2 V).

RM0530 - Rev 3 page 619/660



25.1.4 DESIG ADC trimming mean diff (DESIG_ADCMEANDIFF)

Address offset: 0x00C

Reset value: 0xXXXX XXXX (X is factory-programmed)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	C	FFSE	T[19:16	3]
												r	r	r	r
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
OFFSET[19:16] GAIN								AIN[11:0]							
r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r

Bits 31:20	Reserved, must be kept at reset value.
Bits 19:12	OFFSET[19:12]: ADC trimming offset mean differential (ADC_VINP - ADC_VINM at 2.4 V).
Bits 11:0	GAIN[11:0]: ADC trimming gain mean differential (ADC_VINP - ADC_VINM at 2.4 V).

RM0530 - Rev 3 page 620/660



25.1.5 DESIG ADC trimming mean negative (DESIG_ADCMEANNEG)

Address offset: 0x010

Reset value: 0xXXXX XXXX (X is factory-programmed)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	C	FFSE	T[19:16	6]
												r	r	r	r
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	OFFSE	T[19:16]		GAIN[11:0]											
r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r

Bits 31:20	Reserved, must be kept at reset value.
Bits 19:12	OFFSET[19:12]: ADC trimming offset mean negative (ADC_VINM at 2.4 V).
Bits 11:0	GAIN[11:0]: ADC trimming gain mean negative (ADC_VINM at 2.4 V).

RM0530 - Rev 3 page 621/660



25.1.6 DESIG ADC trimming max positive (DESIG_ADCMEANPOS)

Address offset: 0x000

Reset value: 0xXXXX XXXX (X is factory-programmed)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16				
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	C	OFFSET[19:16]						
												r	r	r	r				
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
	OFFSE	T[19:16]	,					G	AIN[11:0]										
r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r				

Bits 31:20	Reserved, must be kept at reset value.
Bits 19:12	OFFSET[19:12]: ADC trimming offset mean positive (ADC_VINP at 2.4 V).
Bits 11:0	GAIN[11:0]: ADC trimming gain mean positive (ADC_VINP at 2.4 V).

RM0530 - Rev 3 page 622/660



25.1.7 DESIG ADC trimming min diff (DESIG_ADCMINDIFF)

Address offset: 0x018

Reset value: 0xXXXX XXXX (X is factory-programmed)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	C	FFSE	T[19:16	3]
												r	r	r	r
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	OFFSE	T[19:16]						G	AIN[11:0]						
r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r

Bits 31:20	Reserved, must be kept at reset value.
Bits 19:12	OFFSET[19:12]: ADC trimming offset minimum differential (ADC_VINP - ADC_VINM at 3.6 V).
Bits 11:0	GAIN[11:0]: ADC trimming gain minimum differential (ADC_VINP - ADC_VINM at 3.6 V).

RM0530 - Rev 3 page 623/660



25.1.8 DESIG ADC trimming min negative (DESIG_ADCMINNEG)

Address offset: 0x01C

Reset value: 0xXXXX XXXX (X is factory-programmed)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	C	FFSE	T[19:16	3]
												r	r	r	r
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	OFFSE	T[19:16]						G	AIN[11:0]						
r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r

Bits 31:20	Reserved, must be kept at reset value.
Bits 19:12	OFFSET[19:12]: ADC trimming offset minimum negative (ADC_VINM at 3.6 V).
Bits 11:0	GAIN[11:0]: ADC trimming gain minimum negative (ADC_VINM at 3.6 V).

RM0530 - Rev 3 page 624/660



25.1.9 DESIG ADC trimming min positive (DESIG_ADCMINPOS)

Address offset: 0x020

Reset value: 0xXXXX XXXX (X is factory-programmed)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	C	FFSE	T[19:16	3]
												r	r	r	r
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	OFFSE	T[19:16]						G	AIN[11:0]						
r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r

Bits 31:20	Reserved, must be kept at reset value.
Bits 19:12	OFFSET[19:12]: ADC trimming offset minimum positive (ADC_VINP at 3.6 V).
Bits 11:0	GAIN[11:0]: ADC trimming gain minimum positive (ADC_VINP at 3.6 V).

RM0530 - Rev 3 page 625/660



25.1.10 DESIG reference temperature register (DESIG_TSREFR)

Address offset: 0x05C

Reset value: 0xXXXX XXXX (X is factory-programmed)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	TS_REF[31:16]														
r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	TS_REF[15:0]														
r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r

Bits 31:0 TS_REF[31:0]: reference temperature for ADC at 30°C.

RM0530 - Rev 3 page 626/660



25.1.11 DESIG temperature calibration register (DESIG_TSCAL1R)

Address offset: 0x060

Reset value: 0xXXXX XXXX (X is factory-programmed)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	TS_CAL[31:16]														
r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	TS_CAL[15:0]														
r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r

Bits 31:0 **TS_CAL[31:0]**: temperature measurement calibration for ADC at 30°C.

RM0530 - Rev 3 page 627/660



25.1.12 DESIG package data register (DESIG_PKGR)

Address offset: 0x0EC

Reset value: 0xXXXX XXXX (X is factory-programmed)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	PKG[31:16]														
r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	PKG[15:0]														
r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r

	TS_REF[31:0]:
Dita 24.0	Package type:
Bits 31:0	0x5F325F32: VFQFPN32
	0xAC36AC36: WLCSP36

RM0530 - Rev 3 page 628/660



25.1.13 DESIG 64-bit unique device identifier register 1 (DESIG_UID64R1)

Address offset: 0x0F0

Reset value: 0xXXXX XXXX (X is factory-programmed)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							UID[3	31:16]							
r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							UID[15:0]							
r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r

Bits 31:0 UID[31:0]: unique serial number (first 4 bytes)

RM0530 - Rev 3 page 629/660



25.1.14 DESIG 64-bit unique device identifier register 2 (DESIG_UID64R2)

Address offset: 0x0F4

Reset value: 0xXXXX XXXX (X is factory-programmed)


31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							UID[6	3:48]							
r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							UID[4	17:32]						,	,
r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r

Bits 31:0 UID[63:32]: unique serial number (last 4 bytes

RM0530 - Rev 3 page 630/660

25.1.15 **DESIG** register map







1	
	•

Offset	Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9 8	3 7	6	5	4 :	3 2	1	0
0x060	Reset value	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	rı	r	r	r	r	r r	r	r
0x064 0xE8	Reserved												Re	S.	·	·	·	·			·							·			
0x0EC	DESIG_PKGR	PKG[31:0]																													
UXUEC	Reset value	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	· r	r	r	r	r r	r	r
0x0F0	DESIG_UID64R 1		UID[31:0]																												
UXUFU	Reset value											r	r r	r	r																
0054	DESIG_UID64R 2	2 UID[63:32]																													
0x0F4	Reset value	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r r	r	r

Refer to Memory map and register boundary addresses for the register boundary addresses.



Important security notice

The STMicroelectronics group of companies (ST) places a high value on product security, which is why the ST product(s) identified in this documentation may be certified by various security certification bodies and/or may implement our own security measures as set forth herein. However, no level of security certification and/or built-in security measures can guarantee that ST products are resistant to all forms of attacks. As such, it is the responsibility of each of ST's customers to determine if the level of security provided in an ST product meets the customer needs both in relation to the ST product alone, as well as when combined with other components and/or software for the customer end product or application. In particular, take note that:

- ST products may have been certified by one or more security certification bodies, such as Platform Security Architecture (www.psacertified.org) and/or Security Evaluation standard for IoT Platforms (www.trustcb.com). For details concerning whether the ST product(s) referenced herein have received security certification along with the level and current status of such certification, either visit the relevant certification standards website or go to the relevant product page on www.st.com for the most up to date information. As the status and/or level of security certification for an ST product can change from time to time, customers should re-check security certification status/level as needed. If an ST product is not shown to be certified under a particular security standard, customers should not assume it is certified.
- Certification bodies have the right to evaluate, grant and revoke security certification in relation to ST
 products. These certification bodies are therefore independently responsible for granting or revoking
 security certification for an ST product, and ST does not take any responsibility for mistakes, evaluations,
 assessments, testing, or other activity carried out by the certification body with respect to any ST product.
- Industry-based cryptographic algorithms (such as AES, DES, or MD5) and other open standard technologies which may be used in conjunction with an ST product are based on standards which were not developed by ST. ST does not take responsibility for any flaws in such cryptographic algorithms or open technologies or for any methods which have been or may be developed to bypass, decrypt or crack such algorithms or technologies.
- While robust security testing may be done, no level of certification can absolutely guarantee protections against all attacks, including, for example, against advanced attacks which have not been tested for, against new or unidentified forms of attack, or against any form of attack when using an ST product outside of its specification or intended use, or in conjunction with other components or software which are used by customer to create their end product or application. ST is not responsible for resistance against such attacks. As such, regardless of the incorporated security features and/or any information or support that may be provided by ST, each customer is solely responsible for determining if the level of attacks tested for meets their needs, both in relation to the ST product alone and when incorporated into a customer end product or application.
- All security features of ST products (inclusive of any hardware, software, documentation, and the like), including but not limited to any enhanced security features added by ST, are provided on an "AS IS" BASIS. AS SUCH, TO THE EXTENT PERMITTED BY APPLICABLE LAW, ST DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, unless the applicable written and signed contract terms specifically provide otherwise.

RM0530 - Rev 3 page 633/660



Revision history

Table 249. Document revision history

Date	Version	Changes
27-Jun-2024	1	Initial release.
21-Nov-2024	2	 Updated: Section 7.3.2: I/O pin alternate function multiplexer and mapping (EVENTOUT description) Table 8. GPIO alternate options AF3 - AF4 Section 12.5.2: ADC mode Added note to refer to DESIG registers for calibration values in: Section 12.2.2: Temperature sensor subsystem Section 12.2.3: Battery sensor Section 12.2.5: Calibration points Section 12.6.11: ADC gain and offset correction 1 register (COMP_1) Section 12.6.12: ADC gain and offset correction 2 register (COMP_2) Section 12.6.13: ADC gain and offset correction 3 register (COMP_3) Section 12.6.14: ADC gain and offset correction 4 register (COMP_4)
07-Apr-2025	3	Added: Correct references to Deepstop mode Updated: Bluetooth Low Energy to Bluetooth LE throughout document Use of <i>These bits have no effect</i> , where applicable. Section 6.6: RCC registers Section 9.5.5: Enabling protection example Table 23. System memory protection Section 19: Inter-integrated circuit (I ² C) interface: Master replaced by controller and Slave replaced by target throughout the section.

RM0530 - Rev 3 page 634/660



Contents

1	Doc	umenta	tion conventions	2
	1.1	Gener	al information	2
	1.2	List of	abbreviations for registers	2
	1.3	Glossa	ary	2
	1.4	Availal	bility of peripherals	3
	1.5	Acrony	/ms	4
2	Syst	tem and	I memory overview	7
	2.1	Syster	n architecture	7
		2.1.1	S0: CPU (Cortex®-M0+) S-bus	8
		2.1.2	S1: DMA-bus	8
		2.1.3	S2: Radio system-bus	8
		2.1.4	BusMatrix	9
	2.2	Memo	ry organization	9
		2.2.1	Introduction	9
		2.2.2	Memory map and register boundary addresses	11
	2.3	Arm [®]	Cortex®-M0+	12
		2.3.1	CPU memory remap	13
		2.3.2	Interrupts	14
3	AHE	up/dov	wn converter	16
	3.1	AHB u	p/down converter description	16
4	I/O d	peratin	g modes	18
5	Pow	er cont	roller (PWRC)	24
	5.1	Featur	es	24
	5.2		supply domains	
	5.3	Power	voltage supervisor	25
		5.3.1	Power-on reset POR / power-down reset (PDR) / Brown-Out Reset (BOR)	25
		5.3.2	Power voltage detection (PVD)	26
	5.4	Opera	ting modes	26
		5.4.1	Run mode	26
		5.4.2	Deepstop mode	27
		5.4.3	Shutdown mode	29
		5.4.4	Operating mode transition management	31
	5.5		step-down regulator	
	5.6	I/O pul	Il-ups/pull-downs during low power mode	33
	5.7	PWRC	registers	34



		5.7.1	Control register 1 (PWRC_CR1)	34
		5.7.2	Control register 2 (PWRC_CR2)	35
		5.7.3	Control register 3 (PWRC_CR3)	36
		5.7.4	Control register 4 (PWRC_CR4)	38
		5.7.5	Status register 1 (PWRC_SR1)	40
		5.7.6	Status register 2 (PWRC_SR2)	42
		5.7.7	Control register 5 (PWRC_CR5)	43
		5.7.8	I/O port A pull-up control register (PWRC_PUCRA)	45
		5.7.9	I/O port A pull-down control register (PWRC_PDCRA)	47
		5.7.10	I/O port B pull-up control register (PWRC_PUCRB)	49
		5.7.11	I/O port B pull-down control register (PWRC_PDCRB)	51
		5.7.12	Control register 6 (PWRC_CR6)	53
		5.7.13	Control register 7 (PWRC_CR7)	55
		5.7.14	Status register 3(PWRC_SR3)	57
		5.7.15	I/O Deepstop drive configuration register (PWRC_IOxCFG)	59
		5.7.16	Debug register (PWRC_DBGR)	61
		5.7.17	Extended status and reset register (PWRC_EXTSRR)	62
		5.7.18	PWRC register map	63
	5.8	Prograr	mmer model	66
		5.8.1	Reset reason management	66
		5.8.2	SMPS output level re-programming	66
		3.0.2		
6	Rese		lock controller (RCC)	68
6	Rese	et and cl		
6		et and cl	lock controller (RCC)	68
6		et and cl Reset r	nanagement	68
6		Reset r	management	68 68 69
6		Reset r 6.1.1 6.1.2	Management. General description. Power reset.	68 68 69
6		Reset r 6.1.1 6.1.2 6.1.3	Management. General description. Power reset. Watchdog reset.	68 68 69 69
6		Reset r 6.1.1 6.1.2 6.1.3 6.1.4	management. General description. Power reset. Watchdog reset. LOCKUP reset	68
6		Reset r 6.1.1 6.1.2 6.1.3 6.1.4 6.1.5 6.1.6	management. General description. Power reset. Watchdog reset. LOCKUP reset System reset request	68
6	6.1	Reset r 6.1.1 6.1.2 6.1.3 6.1.4 6.1.5 6.1.6	management. General description. Power reset. Watchdog reset LOCKUP reset System reset request Deepstop exit	68
6	6.1	Reset r 6.1.1 6.1.2 6.1.3 6.1.4 6.1.5 6.1.6 Clock n	Inanagement. General description. Power reset. Watchdog reset. LOCKUP reset System reset request Deepstop exit management.	68 69 69 69 69
6	6.1	Reset r 6.1.1 6.1.2 6.1.3 6.1.4 6.1.5 6.1.6 Clock n 6.2.1	Inanagement. General description. Power reset. Watchdog reset. LOCKUP reset System reset request Deepstop exit management. System clock details	68 69 69 69 69 69
6	6.1	Reset r 6.1.1 6.1.2 6.1.3 6.1.4 6.1.5 6.1.6 Clock n 6.2.1 6.2.2 6.2.3	Inanagement. General description. Power reset. Watchdog reset. LOCKUP reset System reset request Deepstop exit management. System clock details Peripherals clock details Slow clock frequency details	
6	6.1	Reset r 6.1.1 6.1.2 6.1.3 6.1.4 6.1.5 6.1.6 Clock n 6.2.1 6.2.2 6.2.3 System	Management. General description. Power reset. Watchdog reset. LOCKUP reset System reset request Deepstop exit management. System clock details Peripherals clock details Slow clock frequency details frequency switch while MR_BLE is used	68 69 69 69 69 69 70
6	6.1 6.2 6.3 6.4	Reset r 6.1.1 6.1.2 6.1.3 6.1.4 6.1.5 6.1.6 Clock n 6.2.1 6.2.2 6.2.3 System Clock o	Management. General description. Power reset. Watchdog reset. LOCKUP reset System reset request Deepstop exit nanagement. System clock details Peripherals clock details Slow clock frequency details frequency switch while MR_BLE is used observation on external pad	68 69 69 69 69 70 70
6	6.16.26.3	Reset r 6.1.1 6.1.2 6.1.3 6.1.4 6.1.5 6.1.6 Clock n 6.2.1 6.2.2 6.2.3 System Clock o	management. General description. Power reset. Watchdog reset. LOCKUP reset System reset request Deepstop exit management. System clock details Peripherals clock details Slow clock frequency details in frequency switch while MR_BLE is used abservation on external pad aneous	68 69 69 69 69 70 70
6	6.1 6.2 6.3 6.4	Reset r 6.1.1 6.1.2 6.1.3 6.1.4 6.1.5 6.1.6 Clock n 6.2.1 6.2.2 6.2.3 System Clock o Miscella 6.5.1	Management. General description. Power reset. Watchdog reset. LOCKUP reset System reset request Deepstop exit nanagement. System clock details Peripherals clock details Slow clock frequency details frequency switch while MR_BLE is used observation on external pad	68 69 69 69 70 70 73



		6.6.1	Clock source control register (RCC_CR)	76
		6.6.2	Clocks configuration register (RCC_CFGR)	78
		6.6.3	Clocks sources software calibration register (RCC_CSSWCR)	80
		6.6.4	Clock interrupt enable register (RCC_CIER)	82
		6.6.5	Clock interrupt flag register (RCC_CIFR)	83
		6.6.6	Clock switch command register (RCC_CSCMDR)	85
		6.6.7	AHB0 macro cells reset register (RCC_AHBRSTR)	85
		6.6.8	APB0 macro cells reset register (RCC_APB0RSTR)	87
		6.6.9	APB1 macro cells reset register (RCC_APB1RSTR)	88
		6.6.10	APB2 macro cells reset register (RCC_APB2RSTR)	90
		6.6.11	AHB0 macro cells clock enable register (RCC_AHBENR)	91
		6.6.12	APB0 macro cell clock enable register (RCC_APB0ENR)	92
		6.6.13	APB1 macro cells clock enable register (RCC_APB1ENR)	93
		6.6.14	APB2 macro cells clock enable register (RCC_APB2ENR)	95
		6.6.15	V33 reset status register (RCC_CSR)	96
		6.6.16	RF software high speed external register (RCC_RFSWHSECR)	96
		6.6.17	RF high speed external register (RCC_RFHSECR)	98
		6.6.18	RCC register map	99
	6.7	Progra	mmer model	104
		6.7.1	Switch the system on the PLL64M clock tree	104
		6.7.2	Use the direct HSE instead of the RC64MPLL block	104
		6.7.3	Changing the system clock frequency while the MR_BLE is enabled	104
7	Gen	eral-pur	pose I/Os (GPIO)	105
	7.1	Introdu	ction	105
	7.2	GPIO r	main features	105
	7.3	GPIO f	unctional description	105
		7.3.1	General-purpose I/O (GPIO)	107
		7.3.2	I/O pin alternate function multiplexer and mapping	107
		7.3.3	I/O port control registers	108
		7.3.4	I/O port data registers	108
		7.3.5	I/O data bitwise handling	108
		7.3.6	GPIO locking mechanism	109
		7.3.7	I/O alternate function input/output	109
		7.3.8	External interrupt/wakeup lines	109
		7.3.9	Input configuration	109
		7.3.10	Output configuration	110
		7.3.11	Alternate function configuration	111
		7.3.12	Analog configuration	111



		7.3.13	Using the LSE oscillator pins as GPIOs	112
	7.4	GPIO r	egisters	113
		7.4.1	GPIO port mode register (GPIOx_MODER) (x = A, B)	113
		7.4.2	GPIO port output type register (GPIOx_OTYPER) (x = A, B)	114
		7.4.3	GPIO port output speed register (GPIOx_OSPEEDR) (x = A, B)	114
		7.4.4	GPIO port pull-up/pull-down register (GPIOx_PUPDR) (x = A, B)	115
		7.4.5	GPIO port input data register (GPIOx_IDR) (x = A, B)	115
		7.4.6	GPIO port output data register (GPIOx_ODR) (x = A, B)	116
		7.4.7	GPIO port bit set/reset register (GPIOx_BSRR) (x = A, B)	116
		7.4.8	GPIO port configuration lock register (GPIOx_LCKR) (x = A, B)	117
		7.4.9	GPIO alternate function low register (GPIOx_AFRL) (x = A, B)	118
		7.4.10	GPIO alternate function high register (GPIOx_AFRH) (x = A, B)	118
		7.4.11	GPIO register map	119
8	Syst	em cont	troller (SYSCFG)	. 121
	8.1	SYSCF	G main features	121
	8.2	System	controller registers	122
		8.2.1	Die ID register (DIE_ID)	122
		8.2.2	JTAG ID register (JTAG_ID)	123
		8.2.3	I2C Fast-Mode Plus pin capability control register (I2C_FMP_CTRL)	124
		8.2.4	I/O interrupt detection type register (IO_DTR)	125
		8.2.5	I/O interrupt edge register (IO_IBER)	126
		8.2.6	I/O interrupt polarity event register (IO_IEVR)	127
		8.2.7	I/O interrupt enable register (IO_IER)	128
		8.2.8	I/O Interrupt status and clear register (IO_ISCR)	129
		8.2.9	Power controller interrupt enable register (PWRC_IER)	130
		8.2.10	Power controller interrupt status and clear register (PWRC_ISCR)	131
		8.2.11	I/O analog switch control register (GPIO_SWA_CTRL)	132
		8.2.12	MR_BLE RX or TX sequence information detection type register (BLERXTX_DTR)	133
		8.2.13	MR_BLE RX or TX sequence information detection type register (BLERXTX_IBER) .	134
		8.2.14	MR_BLE RX or TX sequence information detection event register (BLERXTX_IEVR)	135
		8.2.15	MR_BLE RX or TX sequence information detection interrupt enable register (BLERXTX_IER)	135
		8.2.16	MR_BLE RX or TX sequence information detection status and clear register (BLERXTX_ISCR)	136
		8.2.17	System controller register map	137
9	Emb	edded F	Flash memory	. 140
	9.1	Flash n	nain features	140
	9.2	Descrip	otion	140

RM0530 - Rev 3



	9.3	riasii C	controller register map	.141
	9.4	Flash c	controller registers	. 142
		9.4.1	Command register (COMMAND)	. 142
		9.4.2	Configuration register (CONFIG)	. 143
		9.4.3	Interrupt status register (IRQSTAT)	. 144
		9.4.4	Interrupt mask register (IRQMASK)	. 145
		9.4.5	Raw status register (IRQRAW)	. 146
		9.4.6	SIZE register	. 147
		9.4.7	Address register (ADDRESS)	. 148
		9.4.8	Linear feedback shift register (LFSRVAL)	. 148
		9.4.9	Main flash page protection registers (PAGEPROTx)	. 149
		9.4.10	Data registers (DATA0-DATA3)	. 149
	9.5	Prograi	mmer model	.151
		9.5.1	General information	. 151
		9.5.2	Read function examples	. 151
		9.5.3	Erase function examples	. 152
		9.5.4	Write function examples	. 152
		9.5.5	Enabling protection example	. 154
		9.5.6	OTP function example	. 154
		9.5.7	Write page protection example	. 155
0	DMA	contro	ller (DMA)	156
	10.1	DMA in	ntroduction	.156
	10.2	DMA m	nain features	.156
	10.3	DMA fu	unctional description	. 156
		10.3.1	DMA transactions	. 156
		10.3.2	Arbiter	
		10.3.3	DMA channels	. 157
		10.3.4	Programmable data width, data alignment and endians	. 158
		10.3.5	Error management	. 159
		10.3.6	Interrupts	. 159
		10.3.7	DMA request mapping	. 159
	10.4	DMA re	egisters	.160
		10.4.1	DMA interrupt status register (DMA_ISR)	. 160
		10.4.2	DMA interrupt flag clear register (DMA_IFCR)	
		10.4.3	DMA channel x configuration register (DMA_CCRx) (x = 18, where x = channel number)	
		10.4.4	DMA channel x number of data register (DMA_CNDTRx) (x = 18, where x = channel number)	



		10.4.5	DMA channel x peripheral address register (DMA_CPARx) (x = 18, where x = channel number)	. 163
		10.4.6	DMA channel x memory address register (DMA_CMARx) (x = 18, where x = channel number)	. 164
		10.4.7	DMA register map	. 165
11	DMA	reques	st multiplexer (DMAMUX)	169
	11.1	Introdu	ction	.169
	11.2	DMAM	UX main features	.169
	11.3		UX implementation	
		11.3.1	DMAMUX instantiation	
		11.3.2	DMAMUX mapping	. 170
	11.4	DMAM	UX functional description	. 170
		11.4.1	DMAMUX block diagram	. 170
		11.4.2	DMAMUX channels	. 171
		11.4.3	DMAMUX request line multiplexer	. 171
	11.5	DMAM	UX registers	.172
		11.5.1	DMAMUX request line multiplexer channel x configuration register (DMAMUX_CxCR)	. 172
		11.5.2	DMAMUX register map	. 173
12	Anal	og digit	al converter (ADC)	175
	12.1	Feature	es	.175
	12.2	ADC pr	resentation	.175
		12.2.1	Programmable gain amplifier (PGA)	. 176
		12.2.2	Temperature sensor subsystem	. 178
		12.2.3	Battery sensor	. 178
		12.2.4	ADC input mode conversion	. 178
		12.2.5	Calibration points	. 179
		12.2.6	Steady-state input impedance	. 179
		12.2.7	Input signal sampling transient response	. 179
		12.2.8	Decimation filter (DF)	. 180
		12.2.9	Down sampler (DS)	. 183
	12.3	Interrup	ots	. 183
	12.4	DMA in	nterface	.183
	12.5	ADC m	odes	.184
		12.5.1	Analog audio mode	. 184
		12.5.2	ADC mode	. 186
		12.5.3	Digital audio mode	. 187
		12.5.4	Full mode	. 188
		12.5.5	Occasional mode	. 188



		12.5.6	Concurrent functions	. 189
	12.6	ADC re	gisters	.190
		12.6.1	Version register (VERSION_ID)	. 190
		12.6.2	ADC configuration register (CONF)	. 191
		12.6.3	ADC control register (CTRL)	. 193
		12.6.4	ADC occasional mode control register (OCM_CTRL)	. 194
		12.6.5	ADC PGA configuration register (PGA_CONF)	. 195
		12.6.6	ADC input voltage switch selection register (SWITCH)	. 196
		12.6.7	Decimation filter configuration register (DF_CONF)	. 197
		12.6.8	Down sampler configuration register (DS_CONF)	. 199
		12.6.9	ADC sequence programming 1 register (SEQ_1)	200
		12.6.10	ADC sequence programming 2 register (SEQ_2)	201
		12.6.11	ADC gain and offset correction 1 register (COMP_1)	202
		12.6.12	ADC gain and offset correction 2 register (COMP_2)	203
		12.6.13	ADC gain and offset correction 3 register (COMP_3)	204
		12.6.14	ADC gain and offset correction 4 register (COMP_4)	205
		12.6.15	ADC gain and offset selection register (COMP_SEL)	206
		12.6.16	ADC watchdog threshold register (WD_TH)	208
		12.6.17	ADC watchdog configuration register (WD_CONF)	209
		12.6.18	Down sampler data out register (DS_DATAOUT)	210
		12.6.19	Decimation filter data out register (DF_DATAOUT)	211
		12.6.20	ADC interrupt status register (IRQ_STATUS)	212
		12.6.21	ADC interrupt enable register (IRQ_ENABLE)	214
		12.6.22	ADC timers configuration register (TIMER_CONF)	215
		12.6.23	ADC registers map	216
13	Ranc	lom nur	mber generator (RNG)	220
	13.1	Feature	98	.220
	13.2	RNG re	egisters	.221
		13.2.1	RNG configuration register (RNG_CR)	
		13.2.2	RNG status flag register (RNG SR)	
		13.2.3	RNG value register (RNG_VAL)	
		13.2.4	RNG register map	
14	Publi		ccelerator (PKA)	
	14.1		es	
	14.2		gisters	
		14.2.1	PKA command and status register (PKA_CSR)	
		14.2.2	PKA interrupt status register (PKA_ISR)	
		14.2.3	PKA control register (PKA_IEN)	



		14.2.4	PKA register map	. 228
	14.3	Progran	nmer model	.229
		14.3.1	Basic sequence	. 229
		14.3.2	Data location in PKA_RAM	. 229
15	Cycli	c redun	dancy check calculation unit (CRC)	230
	15.1	Introduc	etion	.230
	15.2	CRC ma	ain features	.230
	15.3	CRC fur	nctional description	.230
		15.3.1	CRC block diagram	. 230
		15.3.2	CRC operation	. 230
	15.4	CRC re	gisters	.232
		15.4.1	Data register (CRC_DR)	. 232
		15.4.2	Independent data register (CRC_IDR)	. 232
		15.4.3	Control register (CRC_CR)	. 233
		15.4.4	Initial CRC value (CRC_INIT)	. 234
		15.4.5	CRC polynomial (CRC_POL)	. 234
		15.4.6	CRC register map	. 235
16	Adva	nced-co	ontrol timers (TIM1)	236
	16.1	TIM1 int	troduction	.236
	16.2	TIM1 m	ain features	.236
	16.3	TIM1 fu	nctional description	.238
		16.3.1	Time-base unit	. 238
		16.3.2	Counter modes	. 239
		16.3.3	Repetition counter	. 247
		16.3.4	External trigger input	. 248
		16.3.5	Clock selection	. 249
		16.3.6	Capture/compare channels	. 251
		16.3.7	Input capture mode	. 253
		16.3.8	PWM input mode	. 254
		16.3.9	Forced output mode	. 254
		16.3.10	Output compare mode	. 255
		16.3.11	PWM mode	. 255
		16.3.12	Asymmetric PWM mode	. 258
		16.3.13	Combined PWM mode	
			Combined 3-phase PWM mode	
			Complementary outputs and deadtime insertion	
		16.3.16	Using the break function	. 261



	16.3.17	Clearing the OCxREF signal on an external event	. 264
	16.3.18	One-pulse mode	. 266
	16.3.19	Retriggerable one-pulse mode (OPM)	. 268
	16.3.20	Encoder interface mode	. 268
	16.3.21	UIF bit remapping	. 270
	16.3.22	Timer input XOR function	. 270
16.4	TIM1 re	gistersgisters	.272
	16.4.1	TIM1 control register 1 (TIMx_CR1)	. 272
	16.4.2	TIM1 control register 2 (TIMx_CR2)	. 274
	16.4.3	TIM1 slave mode control register (TIMx_SMCR)	. 275
	16.4.4	TIM1 interrupt enable register (TIMx_DIER)	. 278
	16.4.5	TIM1 status register (TIMx_SR)	. 279
	16.4.6	TIM1 event generation register (TIMx_EGR)	. 281
	16.4.7	TIM1 capture/compare mode register 1 (TIMx_CCMR1)	. 282
	16.4.8	TIM1 capture/compare mode register 2 (TIMx_CCMR2)	. 286
	16.4.9	TIM1 capture/compare enable register (TIMx_CCER)	. 288
	16.4.10	TIM1 counter (TIMx_CNT)	. 291
	16.4.11	TIM1 prescaler (TIMx_PSC)	. 292
	16.4.12	TIM1 auto-reload register (TIMx_ARR)	. 293
	16.4.13	TIM1 repetition counter register (TIMx_RCR)	. 294
	16.4.14	TIM1 capture/compare register 1 (TIMx_CCR1)	. 295
	16.4.15	TIM1 capture/compare register 2 (TIMx_CCR2)	. 296
	16.4.16	TIM1 capture/compare register 3 (TIMx_CCR3)	. 297
	16.4.17	TIM1 capture/compare register 4 (TIMx_CCR4)	. 298
	16.4.18	TIM1 break and deadtime register (TIMx_BDTR)	. 299
	16.4.19	TIM1 capture/compare mode register 3 (TIMx_CCMR3)	. 303
	16.4.20	TIM1 capture/compare register 5 (TIMx_CCR5)	. 304
	16.4.21	TIM1 capture/compare register 6 (TIMx_CCR6)	. 305
	16.4.22	TIM1 alternate function option register 1 (TIMx_AF1)	. 306
	16.4.23	TIM1 alternate function option register 2 (TIMx_AF2)	. 308
	16.4.24	TIM1 register map	. 310
Real-	time clo	ock (RTC)	315
17.1	Introduc	ction	.315
17.2	RTC ma	ain features	.315
17.3		nctional description	
	17.3.1	RTC block diagram	
	17.3.2	Clock and prescalers	
	17.3.3	Real-time clock and calendar	

17



	17.3.4	Programmable alarm	317
	17.3.5	Periodic auto-wakeup	317
	17.3.6	RTC initialization and configuration	318
	17.3.7	Reading the calendar	319
	17.3.8	Resetting the RTC	319
	17.3.9	RTC synchronization	319
	17.3.10	RTC smooth digital calibration	320
	17.3.11	Calibration clock output	321
	17.3.12	Alarm output	322
17.4	RTC lov	v-power modes	322
17.5	RTC int	errupts	322
17.6	RTC reg	gisters	323
	17.6.1	RTC time register (RTC_TR)	323
	17.6.2	RTC date register (RTC_DR)	324
	17.6.3	RTC control register (RTC_CR)	325
	17.6.4	RTC initialization and status register (RTC_ISR)	327
	17.6.5	RTC prescaler register (RTC_PRER)	329
	17.6.6	RTC wakeup timer register (RTC_WUTR)	330
	17.6.7	RTC alarm A register (RTC_ALRMAR)	331
	17.6.8	RTC write protection register (RTC_WPR)	332
	17.6.9	RTC sub-second register (RTC_SSR).	333
	17.6.10	RTC shift control register (RTC_SHIFTR)	334
	17.6.11	RTC calibration register (RTC_CALR).	335
	17.6.12	RTC alarm A sub second register (RTC_ALRMASSR)	336
	17.6.13	RTC backup registers (RTC_BKPxR)	337
	17.6.14	RTC register map	338
Indep	endent	watchdog (IWDG)	341
18.1	Introduc	ction	341
18.2	IWDG n	nain features	341
18.3	IWDG fu	unctional description	341
	18.3.1	Window option	341
	18.3.2	Register access protection	342
	18.3.3	Debug mode	342
18.4	IWDG re	egisters	343
	18.4.1	Key register (IWDG_KR)	343
	18.4.2	Prescaler register (IWDG_PR)	344
	18.4.3	Reload register (IWDG_RLR)	345
	18.4.4	Status register (IWDG_SR)	346

18



		18.4.5	Window register (IWDG_WINR)	347
		18.4.6	IWDG register map	348
19	Inter-	integrat	ted circuit (I ² C) interface	. 349
	19.1	Introduc	ction	349
	19.2		in features	
	19.3	I2C imp	lementation	350
	19.4	I2C fund	ctional description	350
		19.4.1	I2C block diagram	
		19.4.2	I2C clock requirements	
		19.4.3	Mode selection	
		19.4.4	I2C initialization	352
		19.4.5	Software reset	355
		19.4.6	Data transfer	356
		19.4.7	I2C target mode	357
		19.4.8	I2C controller mode	362
		19.4.9	I2C_TIMINGR register configuration examples	372
		19.4.10	SMBus specific features	373
		19.4.11	SMBus initialization	375
		19.4.12	SMBus: I2C_TIMEOUTR register configuration examples	376
		19.4.13	SMBus target mode	377
		19.4.14	Error conditions	382
		19.4.15	DMA requests	383
	19.5	I2C inte	errupts	384
	19.6	I2C regi	isters	386
		19.6.1	Control register 1 (I2C_CR1)	386
		19.6.2	Control register 2 (I2C_CR2)	388
		19.6.3	Own address 1 register (I2C_OAR1)	391
		19.6.4	Own address 2 register (I2C_OAR2).	392
		19.6.5	Timing register (I2C_TIMINGR)	393
		19.6.6	Timeout register (I2C_TIMEOUTR)	394
		19.6.7	Interrupt and status register (I2C_ISR)	395
		19.6.8	Interrupt clear register (I2C_ICR)	397
		19.6.9	PEC register (I2C_PECR)	398
		19.6.10	Receive data register (I2C_RXDR)	399
		19.6.11	Transmit data register (I2C_TXDR)	
		19.6.12	I2C register map	401
20	Unive	ersal sy	nchronous asynchronous receiver transmitter (USART)	. 404



20.1	USART	introduction	404
20.2	USART	main features	404
20.3	USART	extended features	405
20.4	USART	implementation	405
20.5	USART	functional description	406
	20.5.1	USART character description	407
	20.5.2	FIFOs and thresholds	408
	20.5.3	Transmitter	409
	20.5.4	Receiver	411
	20.5.5	Baud rate generation	416
	20.5.6	Tolerance of the USART receiver to clock deviation	417
	20.5.7	Auto baud rate detection	418
	20.5.8	Multiprocessor communication	418
	20.5.9	Modbus communication	420
	20.5.10	Parity control	420
	20.5.11	LIN (local interconnection network) mode	421
	20.5.12	USART synchronous mode	423
	20.5.13	Single-wire half-duplex communication	426
	20.5.14	Receiver timeout	426
	20.5.15	Smartcard mode	427
	20.5.16	IrDA SIR ENDEC block	430
	20.5.17	Continuous communication using DMA	432
	20.5.18	RS232 hardware flow control and RS485 driver enable	434
20.6	USART	interrupts	436
20.7	USART	registers	437
	20.7.1	Control register 1 (USARTx_CR1)	437
	20.7.2	Control register 2 (USARTx_CR2)	441
	20.7.3	Control register 3 (USARTx_CR3)	445
	20.7.4	Baud rate register (USARTx_BRR)	449
	20.7.5	Guard Time and prescaler register (USARTx_GTPR)	450
	20.7.6	Receiver timeout register (USARTx_RTOR)	451
	20.7.7	Request register (USARTx_RQR)	452
	20.7.8	Interrupt and status register (USARTx _ISR)	453
	20.7.9	Interrupt flag clear register (USART_ICR)	458
	20.7.10	Receive data register (USART_RDR)	460
	20.7.11	Transmit data register (USART_TDR)	461
	20.7.12	Prescaler register (USARTx_PRESC)	462
	20.7.13	USART register map	463



21	Unive	ersal As	synchronous Receiver Transmitter (LPUART)	466		
	21.1	LPUAR	T introduction	466		
	21.2	LPUAR	T main features	466		
	21.3	LPUAR	T functional description	466		
		21.3.1	LPUART character description	468		
		21.3.2	FIFOs and thresholds	469		
		21.3.3	Transmitter	470		
		21.3.4	Receiver	472		
		21.3.5	Baud rate generation	475		
		21.3.6	Multiprocessor communication	475		
		21.3.7	Parity control	477		
		21.3.8	Single-wire half-duplex communication	477		
		21.3.9	Continuous communication using DMA	478		
		21.3.10	RS232 Hardware flow control and RS485 Driver Enable	480		
	21.4	LPUAR'	T interrupts	482		
	21.5	LPUAR'	T registers	483		
		21.5.1	Control register 1 (LPUART_CR1)	483		
		21.5.2	Control register 2 (LPUART_CR2)	486		
		21.5.3	Control register 3 (LPUART_CR3)	488		
		21.5.4	Baud rate register (LPUART_BRR)	491		
		21.5.5	Request register (LPUART_RQR)	492		
		21.5.6	Interrupt and status register (LPUART_ISR)	493		
		21.5.7	Interrupt flag clear register (LPUART_ICR)	497		
		21.5.8	Receive data register (LPUART_RDR)	498		
		21.5.9	Transmit data register (LPUART_TDR)	499		
		21.5.10	Prescaler register (LPUART_PRESC)	500		
		21.5.11	LPUART register map	501		
22	Seria	21.5.7Interrupt flag clear register (LPUART_ICR)49721.5.8Receive data register (LPUART_RDR)49821.5.9Transmit data register (LPUART_TDR)49921.5.10Prescaler register (LPUART_PRESC)50021.5.11LPUART register map501rial peripheral interface / inter-IC sound (SPI/I2S)503				
	22.1	Introduc	ction	503		
	22.2	SPI mai	in features	503		
	22.3		in features			
	22.4		Simplementation			
	22.5		ctional description			
		22.5.1	General description			
		22.5.2	Communications between one master and one slave			
		22.5.3	Standard multi-slave communication			
		22.5.4	Slave select (NSS) pin management.			
			· · · · · · · · · · · · · · · · · · ·			



	22.5.5	Communication formats	. 509	
	22.5.6	Configuration of SPI	. 511	
	22.5.7	Procedure to enable SPI	. 512	
	22.5.8	Data transmission and reception procedures	. 512	
	22.5.9	SPI status flags	. 519	
	22.5.10	SPI error flags	. 520	
	22.5.11	NSS pulse mode	. 521	
	22.5.12	TI mode	. 521	
	22.5.13	CRC calculation	. 522	
22.6	SPI inte	errupts	. 523	
22.7	I2S fund	ctional description	. 523	
	22.7.1	I2S general description	. 523	
	22.7.2	Supported audio protocols	. 525	
	22.7.3	Clock generator	. 530	
	22.7.4	I2S master mode	. 533	
	22.7.5	I2S slave mode	. 535	
	22.7.6	I2S error flags	. 536	
	22.7.7	DMA features	. 536	
22.8	I2S inte	rrupts	.536	
22.9	SPI and	I I ² S registers	.537	
	22.9.1	SPI control register 1 (SPIx_CR1)	. 537	
	22.9.2	SPI control register 2 (SPIx_CR2)	. 539	
	22.9.3	SPI status register (SPIx_SR)	. 541	
	22.9.4	SPI data register (SPIx_DR)	. 542	
	22.9.5	SPI CRC polynomial register (SPIx_CRCPR)	. 543	
	22.9.6	SPI Rx CRC register (SPIx_RXCRCR)	. 543	
	22.9.7	SPI Tx CRC register (SPIx_TXCRCR)	. 543	
	22.9.8	SPIx_I2S configuration register (SPIx_I2SCFGR)	. 544	
	22.9.9	SPIx_I2S prescaler register (SPIx_I2SPR)	. 545	
	22.9.10	SPI/I2S register map	. 547	
Radio	o IP		549	
23.1	Introduc	ction	. 549	
23.2	Function	Functional description		
23.3	Radio re	esource manager (RRM)	. 550	
	23.3.1	UDRA	. 550	
	23.3.2	Direct register access	. 553	
	23.3.3	RRM registers	. 553	

23



	23.4	Radio F	FSM	.573
		23.4.1	Radio FSM sequences	. 574
		23.4.2	Radio FSM interrupts	. 574
	23.5	Radio c	ontroller	.574
		23.5.1	Slow clock measurement	. 574
		23.5.2	Radio FSM interrupt management	. 574
		23.5.3	Radio controller registers	. 575
	23.6	Bluetoo	th LE controller sequence	.576
		23.6.1	Timers	. 576
		23.6.2	Bluetooth LE sequence description	. 577
		23.6.3	Bluetooth LE sequence summary	. 580
		23.6.4	TX and RX sequence signals	. 581
		23.6.5	Bluetooth LE controller registers	. 582
	23.7	Bluetoo	th LE RAM tables	. 592
		23.7.1	GlobalStatMach RAM table	. 592
		23.7.2	StatMach RAM table	. 598
		23.7.3	TxRxPack RAM table	. 607
	23.8	Wakeup	block	. 611
		23.8.1	Absolute time	. 611
		23.8.2	Interpolated time	. 611
		23.8.3	Sleep request and wakeup management	. 611
		23.8.4	Wakeup block registers	. 612
24	Debu	g supp	ort (DBG)	616
	24.1	SWD de	ebug features	.616
25	Devi	ce electi	ronic signature (DESIG)	617
	25.1		registers	
		25.1.1	DESIG ADC trimming max diff (DESIG_ADCMAXDIFF)	. 617
		25.1.2	DESIG ADC trimming max negative (DESIG_ADCMAXNEG)	. 618
		25.1.3	DESIG ADC trimming max positive (DESIG_ADCMAXPOS)	. 619
		25.1.4	DESIG ADC trimming mean diff (DESIG_ADCMEANDIFF)	. 620
		25.1.5	DESIG ADC trimming mean negative (DESIG_ADCMEANNEG)	. 621
		25.1.6	DESIG ADC trimming max positive (DESIG_ADCMEANPOS)	. 622
		25.1.7	DESIG ADC trimming min diff (DESIG_ADCMINDIFF)	. 623
		25.1.8	DESIG ADC trimming min negative (DESIG_ADCMINNEG)	. 624
		25.1.9	DESIG ADC trimming min positive (DESIG_ADCMINPOS)	. 625
		25.1.10	DESIG reference temperature register (DESIG_TSREFR)	. 626
		25.1.11	DESIG temperature calibration register (DESIG_TSCAL1R)	. 627



Revision history .		334
Important security notice		333
25.1.15	DESIG register map	631
25.1.14	DESIG 64-bit unique device identifier register 2 (DESIG_UID64R2)	630
25.1.13	DESIG 64-bit unique device identifier register 1 (DESIG_UID64R1)	629
25.1.12	DESIG package data register (DESIG_PKGR)	628

RM0530 - Rev 3 page 650/660



List of tables

Table 1.	List of abbreviations for registers	
Table 2.	Acronyms	
Table 3.	STM32WB07xC and STM32WB06xC memory map and peripheral register boundary addresses	. 11
Table 4.	SRAM0 reserved locations	. 12
Table 5.	Address remapping depending on REMAP bit	. 12
Table 6.	Interrupt vectors	
Table 7.	GPIO alternate options AF0 - AF2	. 19
Table 8.	GPIO alternate options AF3 - AF4	. 21
Table 9.	I/O analog feature mapping	. 23
Table 10.	SMPS BOM information	. 32
Table 11.	PWRC register map	. 63
Table 12.	Flags versus CPU reboot reason	. 66
Table 13.	Wakeup reason flags	. 66
Table 14.	CPU versus MR_BLE clock dependency	. 72
Table 15.	RCC register map and reset values	. 99
Table 16.	Port bit configuration	107
Table 17.	GPIO register map and reset values	.119
Table 18.	SYSCFG register map and reset values	137
Table 19.	Flash memory section address	140
Table 20.	Flash APB registers	141
Table 21.	Command list available for customer	142
Table 22.	Flash size information	147
Table 23.	System memory protection	154
Table 24.	Programmable data width and endian behavior (when PINC=MINC=1 and NDT=4)	158
Table 25.	DMA interrupt requests	159
Table 26.	DMA register map and reset values	165
Table 27.	DMAMUX instantiation	169
Table 28.	DMAMUX map	170
Table 29.	DMAMUX register map and reset values	173
Table 30.	PGA parameters	177
Table 31.	Calibration points	179
Table 32.	Output data rate with ADC input at 1 MHz for analog mode	181
Table 33.	CIC filter output frequency with digital microphone input	181
Table 34.	Minimum decimation factor for the CIC / total versus pdm_rate	182
Table 35.	ADC interrupt requests	183
Table 36.	ADC mode summary	184
Table 37.	ADC register map and reset values	216
Table 38.	RNG register list	223
Table 39.	PKA register map	228
Table 40.	ECC scalar multiplication data location	229
Table 41.	CRC register map and reset values	235
Table 42.	Behavior of timer outputs versus BRK/BK2inputs	264
Table 43.	Counting direction versus encodersignals	269
Table 44.	Output control bits for complementary OCx and OCxN channels with break feature	
Table 45.	TIM1 register map and reset values	310
Table 46.	RTC register map and reset values	
Table 47.	IWDG register map	
Table 48.	STM32WB07xC and STM32WB06xC I ² C implementation	
Table 49.	I ² C-SMBUS specification data setup and hold times	
Table 50.	I ² C configurable table	
	-	
Table 51.	I ² C-SMBUS specification clock timings	
Table 52.	Examples of timings settings for f _{I2CCLK} = 16 MHz	3/2



Table 53 Table 54. Table 55. Table 56. Table 57. Table 58. Table 59. Table 60. Table 61. Tolerance of the USART receiver when BRR [3:0] = 0000 (high-density devices) 417 Table 62. Table 63. Tolerance of the USART receiver when BRR[3:0] is different from 0000 (high-density devices) 417 Table 64. Table 65. Table 66. Table 67. Table 68. Table 69. Table 70. Table 71. Table 72. Table 73. Table 74. Table 75. Table 76. Table 77. Table 78. **Table 79.** Table 80. Table 81. Table 82. Table 83. Table 84 Table 85. Table 86. Table 87. Table 88. Table 89. Table 90. Table 91. Table 92. Table 93. Table 94. Table 95. Table 96. Table 97. Table 98. Table 99. Table 103. CR0_DIG_ENG register description 562

RM0530 - Rev 3 page 652/660





T. I. I. 400	LD AAC THE DIO FNO section to the	
	LR_AAC_THR_DIG_ENG register description	
	DTB0_DIG_ENG register description	
	DTB5_DIG_ENG register description	
	MOD0_DIG_TST register description	
	MOD1_DIG_TST register description	
	MOD2_DIG_TST register description	
	MOD3_DIG_TST register description	
	RXADC_ANA_USR register description	
	LDO_ANA_ENG register description	
	CBIASO_ANA_ENG register description	
	CBIAS1_ANA_ENG register description	
	CBIAS_ANA_TEST register description	
	SYNTHCAL0_DIG_OUT register description	
	SYNTHCAL1_DIG_OUT register description	
	SYNTHCAL2_DIG_OUT register description	
	SYNTHCAL3_DIG_OUT register description	
	SYNTHCAL4_DIG_OUT register description	
	. SYNTHCAL5_DIG_OUT register description	
	FSM_STATUS_DIG_OUT register description	
	IRQ_STATUS_DIG_OUT register description	
	RSSI0_DIG_OUT register description	
	RSSI1_DIG_OUT register description	
	AGC_DIG_OUT register description	
	DEMOD_DIG_OUT register description	
	AGC0_ANA_TST register	
	AGC1_ANA_TST register description	
	AGC2_ANA_TST register description	
	AGC0_DIG_ENG register description	
Table 136.	AGC1_DIG_ENG register description	570
Table 137.	AGC2_DIG_ENG register description	570
Table 138.	AGC3_DIG_ENG register description	570
Table 139.	AGC4_DIG_ENG register description	570
Table 140.	AGC5_DIG_ENG register description	571
Table 141.	AGC6_DIG_ENG register description	571
Table 142.	AGC7_DIG_ENG register description	571
Table 143.	AGC8_DIG_ENG register description	571
Table 144.	AGC9_DIG_ENG register description	571
Table 145.	AGC10_DIG_ENG register description	571
Table 146.	AGC11_DIG_ENG register description	571
Table 147.	AGC12_DIG_ENG register description	572
Table 148.	AGC13_DIG_ENG register description	572
Table 149.	AGC14_DIG_ENG register description	572
Table 150.	AGC15_DIG_ENG register description	572
Table 151.	AGC16_DIG_ENG register description	572
Table 152.	AGC17_DIG_ENG register description	572
Table 153.	AGC18_DIG_ENG register description	572
Table 154.	AGC19_DIG_ENG register description	573
Table 155.	AGC20_DIG_ENG register description	573
	RXADC_HW_TRIM_OUT register description	
	CBIASO_HW_TRIM_OUT register description	
	CBIAS1_HW_TRIM_OUT register description	
	AGC_HW_TRIM_OUT register description	
	Radio Controller registers list.	
	RADIO CONTROL ID register description	
	CLK32COUNT_REG register description	
	_ •	





CLK32PERIOD_REG register description	
CLK32FREQUENCY_REG register description	
RADIO_CONTROL_IRQ_STATUS register description	
RADIO_CONTROL_IRQ_ENABLE register description	
Bluetooth LE controller register list	
INTERRUPT 1REG register description	
INTERRUPT2REG register description	
TIMEOUTDESTREG register description	
TIMEOUTREG register description	
TIMERCAPTUREREG register description	
CMDREG register description	
STATUSREG register description	
INTERRUPT1ENABLEREG register description	
INTERRUPT1LATENCYREG register description.	
MANAESKEY0REG register description	
MANAESKEY1REG register description	
MANAESKEY2REG register description	
MANAESKEY3REG register description	
MANAESCLEARTEXTOREG register description	
MANAESCLEARTEXT1REG register description	
MANAESCLEARTEXT2REG register description	
MANAESCLEARTEXT3REG register description	
MANAESCHIPHERTEXTOREG register description	
MANAESCHIPHERTEXT1REG register description	
MANAESCHIPHERTEXT2REG register description	
MANAESCHIPHERTEXT3REG register description	
MANAESCMDREG register description	
MANAESSTATREG register description	
AESLEPRIVIDA SUPEC register description	
AESLEPRIVHASHREG register description	
AESLEPRIVSTATREG register description	
DEBUGCMDREG register description	
DEBUGSTATUSREG register description	
GlobalStatMach	
GlobalStatMach.WORD0 register description.	
GlobalStatMach.WORD1 register description.	. 593 . 594
GlobalStatMach.WORD2 register description.	
GlobalStatMach.WORD3 register description.	
GlobalStatMach.WORD4 register description.	
GlobalStatMach.WORD5 register description.	
GlobalStatMach.WORD6 register description.	
StatMach	
StatMach.WORD0 register description	
StatMach.WORD1 register description	
StatMach.WORD2 register description	
StatMach.WORD3 register description	
StatMach.WORD4 register description	
StatMach.WORD5 register description	
StatMach.WORD6 register description	
StatMach.WORD7 register description	
StatMach.WORD8 register description	
StatMach.WORD9 register description	
StatMach.WORDA register description	
StatMach.WORDB register description	

RM0530





Table 218.	StatMach.WORDC register description	604
Table 219.	StatMach.WORDD register description	605
Table 220.	StatMach.WORDE register description	605
Table 221.	StatMach.WORDF register description	605
Table 222.	StatMach.WORD10 register description	605
Table 223.	StatMach.WORD11 register description	605
Table 224.	StatMach.WORD12 register description	605
Table 225.	StatMach.WORD13 register description	606
Table 226.	StatMach.PaPower values	607
Table 227.	TxRxPack	607
Table 228.	TxRxPack.WORD0 register description	607
Table 229.	TxRxPack.WORD1 register description	608
Table 230.	TxRxPack.WORD2 register description	609
Table 231.	TxRxPack.WORD3 register description	609
Table 232.	TxRxPack.WORD4 register description	610
Table 233.	Wakeup block register list	612
Table 234.	WAKEUP_OFFSET register description	613
Table 235.	ABSOLUTE_TIME register description	613
Table 236.	MINIMUM_PERIOD_LENGTH register decription	613
Table 237.	AVERAGE_PERIOD_LENGTH register description	613
Table 238.	MAXIMUM_PERIOD_LENGTH register description	613
Table 239.	STATISTIC_RESTART register description	614
Table 240.	BLUE_WAKEUP_TIME register description	614
Table 241.	BLUE_SLEEP_REQUEST_MODE register description	614
	CM0 WAKEUP TIME register description	
Table 243.	CM0_SLEEP_REQUEST_MODE register description	614
Table 244.	WAKEUP BLE IRQ ENABLE register description	615
Table 245.	WAKEUP BLE IRQ STATUS register description	615
	WAKEUP_CM0_IRQ_ENABLE register description	
	WAKEUP CM0 IRQ STATUS register description	
	PWRC register map	631
	Document revision history	634



List of figures

rigure i.	STW32VB07XC and STW32VB00XC system architecture	0
Figure 2.	Memory map	
Figure 3.	AHB up/down converter	. 16
Figure 4.	Power supply domain overview	. 25
Figure 5.	Power-on reset/power-down reset waveform	. 25
Figure 6.	Power regulators and SMPS configuration in Run mode	. 27
Figure 7.	Power regulators and SMPS configuration in Deepstop mode	. 29
Figure 8.	Power regulators and SMPS configuration in Shutdown mode	. 30
Figure 9.	PWRC state machine for operating modes transition	. 31
Figure 10.	Power supply configuration	. 32
Figure 11.	PWRC SMPS state machine overview	. 32
Figure 12.	Reset generation	. 68
Figure 13.	Peripheral clock tree overview	. 71
Figure 14.	RCC_LCO / RCC_MCO output clocks	. 74
Figure 15.	Basic structure of a mixed analog/digital five-volt tolerant I/O port bit	106
Figure 16.	Basic structure of a digital only five-volt tolerant I/O port bit	106
Figure 17.	Input floating/pull-up/pull-down configurations	.110
Figure 18.	Output configuration	.110
Figure 19.	Alternate function configuration	.111
Figure 20.	High impedance-analog configuration	.112
Figure 21.	DMAMUX block diagram	170
Figure 22.	ADC top level diagram	176
Figure 23.	Microphone setup	177
Figure 24.	ADC sampling time Tsw and sampling period Ts	180
Figure 25.	Effect of analog source resistance	180
Figure 26.	Simplified decimation filter block diagram	181
Figure 27.	CRC calculation unit block diagram	230
Figure 28.	Advanced-control timer block diagram	237
Figure 29.	Counter timing diagram with prescaler division change from 1 to 2	238
Figure 30.	Counter timing diagram with prescaler division change from 1 to 4	239
Figure 31.	Counter timing diagram, internal clock divided by 1	240
Figure 32.	Counter timing diagram, internal clock divided by 2	
Figure 33.	Counter timing diagram, internal clock divided by 4	
Figure 34.	Counter timing diagram, internal clock divided by N	241
Figure 35.	Counter timing diagram, update event when ARPE=0 (TIMx_ARR not preloaded)	
Figure 36.	Counter timing diagram, update event when ARPE=1 (TIMx_ARR preloaded)	242
Figure 37.	Counter timing diagram, internal clock divided by 1	243
Figure 38.	Counter timing diagram, internal clock divided by 2	243
Figure 39.	Counter timing diagram, internal clock divided by 4	243
Figure 40.	Counter timing diagram, internal clock divided by N	244
Figure 41.	Counter timing diagram, update event when repetition counter is not used	244
Figure 42.	Counter timing diagram, internal clock divided by 1, TIMx_ARR = 0x6	
Figure 43.	Counter timing diagram, internal clock divided by 2	245
Figure 44.	Counter timing diagram, internal clock divided by 4, TIMx_ARR=0x36	246
Figure 45.	Counter timing diagram, internal clock divided by N	
Figure 46.	Counter timing diagram, update event with ARPE=1 (counter underflow)	246
Figure 47.	Counter timing diagram, update event with ARPE=1 (counter overflow)	
Figure 48.	Update rate examples depending on mode and TIMx_RCR register settings	
Figure 49.	External trigger input block	
Figure 50.	Control circuit in normal mode, internal clock divided by 1	
Figure 51.	TI2 external clock connection example	249
Figure 52.	Control circuit in external clock mode 1	250
Figure 53.	External trigger input block	250

RM0530 - Rev 3 page 656/660





Figure 54.	Control circuit in external clock mode 2	251
Figure 55.	Capture/compare channel (example: channel 1 input stage)	251
Figure 56.	Capture/compare channel 1 main circuit	252
Figure 57.	Output stage of capture/compare channel (channel 1, idem ch. 2 and 3)	252
Figure 58.	Output stage of capture/compare channel (channel 4)	252
Figure 59.	Output stage of capture/compare channel (channel 5, idem ch.6)	253
Figure 60.	PWM input mode timing	254
Figure 61.	Output compare mode, toggle on OC1	255
Figure 62.	Edge-aligned PWM waveforms (ARR=8)	256
Figure 63.	Center-aligned PWM waveforms (ARR=8)	257
Figure 64.	Generation of 2 phase-shifted PWM signals with 50% duty cycle	258
Figure 65.	Combined PWM mode on channel 1 and 3	259
Figure 66.	3-phase combined PWM signals with multiple trigger pulses per period	260
Figure 67.	Complementary output with deadtime insertion	261
Figure 68.	Deadtime waveforms with delay greater than the negative pulse	261
Figure 69.	Deadtime waveforms with delay greater than the positive pulse	261
Figure 70.	Break and break2 circuitry overview	262
Figure 71.	Various output behavior in response to a break event on BRK (OSSI = 1)	263
Figure 72.	PWM output state following BRK and BRK2 pins assertion (OSSI=1)	264
Figure 73.	PWM output state following BRK assertion (OSSI=0)	264
Figure 74.	Clearing TIMx OCxREF	265
Figure 75.	6-step generation, COM example (OSSR=1)	266
Figure 76.	Example of one-pulse mode	267
Figure 77.	Retrigerrable one-pulse mode	268
Figure 78.	Example of counter operation in encoder interface mode	269
Figure 79.	Example of encoder interface mode with TI1FP1 polarity inverted	270
Figure 80.	Measuring time interval between edges on 3 signals	271
Figure 81.	RTC block diagram	316
Figure 82.	Independent watchdog block diagram	342
Figure 83.	I ² C block diagram	350
Figure 84.	I ² C bus protocol	
Figure 85.	Setup and hold timings	
Figure 86.	I ² C initialization flowchart	
Figure 87.	Data reception	
Figure 88.	Data transmission	
Figure 89.	Target initialization flowchart	
Figure 90.	Transfer sequence flowchart for I2C target transmitter, NOSTRETCH=0	
Figure 91.	Transfer sequence flowchart for I2C target transmitter, NOSTRETCH=1	
Figure 92.	Transfer bus diagram for I2C target transmitter	
Figure 93.	Transfer sequence flowchart for target receiver with NOSTRETCH=0	
Figure 94.	Transfer sequence flowchart for target receiver with NOSTRETCH=1	
Figure 95.	Transfer bus diagrams for I2C target receiver	
Figure 96.	Controller clock generation	
Figure 97.	Controller initialization flowchart	
Figure 98.		
Figure 99.	Transfer sequence flowchart for I2C controller transmitter for N 255 bytes	
Figure 100.	Transfer sequence flowchart for I2C controller transmitter for N>255 bytes	
Figure 101.	Transfer bus diagrams for I2C controller transmitter	
Figure 102.	Transfer sequence flowchart for I ² C controller receiver for N>255 bytes	
Figure 103.	Transfer sequence flowchart for I ² C controller receiver for N >255 bytes	
Figure 104.	Transfer bus diagrams for I ² C controller receiver.	
Figure 105.	Timeout intervals for t _{LOW:SEXT} , t _{LOW:MEXT}	
Figure 106.	Transfer sequence flowchart for SMBus target transmitter N bytes + PEC	
Figure 107.	Transfer bus diagrams for SMBus target transmitter (SBC=1)	3/8

RM0530 - Rev 3 page 657/660





Figure 108.	Transfer sequence flowchart for SMBus target receiver N bytes + PEC	
Figure 109.	Bus transfer diagrams for SMBus target receiver (SBC=1)	
Figure 110.	Bus transfer diagrams for SMBus controller transmitter	
Figure 111.	Bus transfer diagrams for SMBus controller receiver	
Figure 112.	I ² C interrupt mapping diagram	
Figure 113.	USART block diagram	
Figure 114.	Word length programming	
Figure 115.	Configurable stop bits	
Figure 116.	TC/TXE behavior when transmitting	
Figure 117.	Start bit detection when oversampling by 16 or 8	
Figure 118.	usart_ker_ck clock divider block diagram	414
Figure 119.	Data sampling when oversampling by 16	
Figure 120.	Data sampling when oversampling by 8	
Figure 121.	Mute mode using Idle line detection	
Figure 122.	Mute mode using address mark detection	
Figure 123.	Break detection in LIN mode (11-bit break length - LBDL bit is set)	422
Figure 124.	Break detection in LIN mode vs. framing error detection	
Figure 125.	USART example of synchronous master transmission	
Figure 126.	USART data clock timing diagram M=0	
Figure 127.	USART data clock timing diagram (M bits = 01)	
Figure 128.	RX data setup/hold time	
Figure 129.	ISO 7816-3 asynchronous protocol	
Figure 130.	Parity error detection using 1.5 stop bits	429
Figure 131.	IrDA SIR ENDEC - block diagram	432
Figure 132.	IrDA data modulation (3/16) - normal mode	
Figure 133.	Transmission using DMA	
Figure 134.	Reception using DMA	
Figure 135.	Hardware flow control between 2 USARTs	
Figure 136.	RS232 RTS flow control.	435
Figure 137.	RS232 CTS flow control.	
Figure 138.	LPUART Block diagram	467
Figure 139.	LPUART word length programming	
Figure 140.	Configurable stop bits	
Figure 141.	TC/TXE behavior when transmitting	
Figure 142.	Ipuart_ker_ck clock divider block diagram	
Figure 143.	Mute mode using idle line detection	
Figure 144.	Mute mode using address mark detection	476
Figure 145.	Transmission using DMA	
Figure 146.	Reception using DMA	
Figure 147.	Hardware flow control between 2 LPUARTs	
Figure 148.	RS232 RTS flow control.	
Figure 149.	RS232 RTS flow control.	
Figure 150.	SPI block diagram	
Figure 151.	Full-duplex single master/single slave application	
Figure 152.	Half-duplex single master/single slave application	
Figure 153.	$Simplex \ single \ master/single \ slave \ application \ (master \ in \ transmit-only/slave \ in \ receive-only \ mode) \ \dots \dots .$	
Figure 154.	Master and three independent slaves	
Figure 155.	Hardware/software slave select management	
Figure 156.	Data clock timing diagram	
Figure 157.	Data alignment when data length is not equal to 8-bit or 16-bit	
Figure 158.	Packing data in FIFO for transmission and reception	
Figure 159.	Master full-duplex communication	
Figure 160.	Slave full-duplex communication	
Figure 161.	Master full-duplex communication with CRC	
Figure 162.	Master full-duplex communication in packed mode	519

RM0530





Figure 163.	NSSP pulse generation in Motorola SPI master mode	521
Figure 164.	TI mode transfer	522
Figure 165.	I ² S block diagram	524
Figure 166.	I ² S Philips protocol waveforms (16/32-bit full accuracy, CPOL = 0)	525
Figure 167.	I ² S Philips standard waveforms (24-bit frame with CPOL = 0)	525
Figure 168.	Transmitting 0x8EAA33	526
Figure 169.	Receiving 0x8EAA33	526
Figure 170.	I ² S Philips standard (16-bit extended to 32-bit packet frame with CPOL = 0)	526
Figure 171.	Example of 16-bit data frame extended to 32-bit channel frame	526
Figure 172.	MSB justified 16-bit or 32-bit full-accuracy length with CPOL = 0	527
Figure 173.	MSB justified 24-bit frame length with CPOL = 0	527
Figure 174.	MSB justified 16-bit extended to 32-bit packet frame with CPOL = 0	527
Figure 175.	LSB justified 16-bit or 32-bit full-accuracy length with CPOL = 0	528
Figure 176.	LSB justified 24-bit frame length with CPOL = 0	528
Figure 177.	Operations required to transmit 0x3478AE	528
Figure 178.	Operations required to receive 0x3478AE	529
Figure 179.	LSB justified 16-bit extended to 32-bit packet frame with CPOL = 0	529
Figure 180.	Example of 16-bit data frame extended to 32-bit channel frame (2)	529
Figure 181.	PCM standard waveforms (16-bit)	530
Figure 182.	PCM standard waveforms (16-bit extended to 32-bit packet frame)	530
Figure 183.	Audio sampling frequency definition	531
Figure 184.	I ² S clock generator architecture	531
Figure 185.	TX sequence	580
Figure 186.	RX sequence	581
Figure 187.	RAM table tree	592
Figure 188.	Wakeup event	612



IMPORTANT NOTICE - READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgment.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2025 STMicroelectronics – All rights reserved

RM0530 - Rev 3 page 660/660