
PowerPC core memory protection unit

Introduction

This document is intended for software and hardware developers who want to understand the SPC5 core memory protection unit (CMPU), how to configure and handle it.

Main goal of this document is to clarify the core memory protection unit and to provide reference code to configure and manage the core memory protection unit as well as the execution scenario.

The device under analysis is the SPC58xC.

1 Overview

The core memory protection unit (CMPU) is a mechanism included in each core to protect address ranges against access by software. The CMPU is typically used by the operating system to ensure inter-task interference protection. In particular, the protection of the memory regions is based on the following features:

- 24-entry region descriptor table with support for 6 arbitrary-sized instruction memory regions, 12 arbitrary-sized data memory regions and 6 additional arbitrary-sized regions programmable as instruction or data memory regions
- Ability to set access permissions and memory attributes on a per-region basis
- Process ID aware, with per-bit masking of TID values
- Capability for masking upper address bits in the range comparison
- Capability of bypassing permissions checking for selected access types
- Per-entry write-once logic for entry protection
- Hardware flash invalidation support and per-entry invalidation protection controls
- Ability to optionally utilize region descriptors for generating debug events and watch points

The MPU entries are accessed indirectly through 4 MPU Assist (MAS) registers. Software can write and read the MPU Assist registers with **mtspr** and **mfspr** instructions. These registers contain information related to reading and writing a given entry within the MPU. Data is read from the MPU into the MAS registers with a **mpure** (MPU read entry) instruction. Data is written to the MPU from the MAS registers with a **mpuwe** (MPU write entry) instruction.

The MAS registers are summarized in the figure below

Figure 1. MPU assist registers summary

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
M A S 0	V A L I D	I P R O T	SEL		0	R O	D E B U G	I N S T	S H D	0	ESEL				0	UAMSK			U W	S W	U X / U R	S X / S R	I O V R	G O V R	1	1	I	0	G	0		
M A S 1	0						TID						0						TIDMSK													
M A S 2	UPPER BOUND																															
M A S 3	LOWER BOUND																															
	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31

Moreover, the MPU0 control and status register 0 (MPU0CSR0) control the operation of the MPU. The MPU0CSR0 register is shown in the next figure.

Figure 2. MPU0 Control and status register 0 (MPU0CSR0)

0																BYP	SR	BYP	SW	BYP	SX	BYP	PUR	BYP	PUW	BYP	PUX	0	DR	DEN	DW	DEN	IDEN	0	TID	CTL	0	MPU	FI	MPU	EN
0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31										

2 SPC5Studio CMPU support

SPC5Studio includes a specific CMPU low level driver that allows to configure the core memory protection unit. It is possible to define more CMPU configurations and dynamically set one of them as active during the application execution. Each configuration includes:

- the configuration of the MPU0CSR0 register
- the configuration of up to 24 CMPU region descriptor entries

Figure 3. SPC5Studio CMPU configuration

SPC58ECxx Low Level Drivers Component RLA
SPC58ECxx Low Level Drivers options and settings.

CMPU Configuration Settings [0]
Symbolic Name:

MPU0CSR0 Settings
 BYPSR: BYPSW: BYPSX: BYPUR: BYPUW: BYPUX:

CMPU Entries Configurations
CMPU entry configurations definition.

Configs

#	Entry	UPPER BOUND	LOWER BOUND
0	0	0xffffffff	0xf4000000
1	1	0x13bffff	0xc0000
2	2	0x40107bff	0x400a8000
3	3	0x40107fff	0x40107c00

The configuration of the MPU0CSR0 register allows to specify if the MPU protections for supervisor/user read/write/instruction accesses, have to be bypassed or not. The configuration of each region descriptor entry (see next figure) allows specifying the lower and upper bounds of the memory region, the access permissions, the entry protection, the region ID and the region mask which allows masking some bits within the TID.

Figure 4. SPC5Studio CMPU entries configuration

SPC58ECxx Low Level Drivers Component RLA
SPC58ECxx Low Level Drivers options and settings.

CMPU Entry Configuration Settings [0]
Entry:

MAS0 Settings
 VALID: PROT: SEL: RO:
 DEBUG: INST: SHD: ESEL:
 UAMSK: UW: SW: UJX/UR:
 SX/SR: IOVR: GOVR: I:
 G:

MAS1 Settings
 TID: TIDMSK:

MAS2 Settings
 UPPER BOUND:

MAS3 Settings
 LOWER BOUND:

Next figure shows the implementation of the main API function (*cmpu_ild_start*) of the SPC5Studio CMPU low-level driver. It is composed of two specific sections, the first one to configure all the CMPU entries defined in the CMPU configuration through the MAS registers and the second one to configure the content of the MPU0CSR0 register and enable the CMPU.

Figure 5. SPC5Studio CMPU configuration API

```

void cmpu_ild_start(CMPUDriver *cmpudp, const CMPUConfig *config) {
    uint8_t i;
    uint32_t mpu0csr0;

    cmpudp->config = config;

    for (i = 0; i < SPC5_CMPU_NUM_OF_ENTRIES; i++) {
        if (cmpudp->config->entry[i] != NULL) {
            /* Set MPU Assist Registers 0 (MAS0).*/
            mtspr(SPC5_SPR_MAS0, cmpudp->config->entry[i]->mas0);

            /* Set MPU Assist Registers 1 (MAS1) - TID and TIDMSK.*/
            mtspr(SPC5_SPR_MAS1, cmpudp->config->entry[i]->mas1);

            /* Set MPU Assist Registers 2 (MAS2) - Upper bound.*/
            mtspr(SPC5_SPR_MAS2, cmpudp->config->entry[i]->mas2);

            /* Set MPU Assist Registers 3 (MAS3) - Lower bound.*/
            mtspr(SPC5_SPR_MAS3, cmpudp->config->entry[i]->mas3);

            mpuwe();
        }
    }

    /* Enable MPU.*/
    mpu0csr0 = cmpudp->config->mpu0csr0 | 0x0000001UL;
    mtspr(SPC5_SPR_MPU0CSR0, mpu0csr0);

    mpusync();
}

```

Configure the CMPU Region Descriptor Entries

Set MPU protection bypass and enable MPU

SPC5Studio also contains an example (*SPC58ECxx_RLA CMPU Test Application*) that shows how to use the CMPU low-level driver. It configures four memory regions via CMPU as shown in table below

Table 1. SPC58ECxx_RLA CMPU test application memory regions

Region	Lower bound	Upper bound	Region type	Access
0	0x00FC0000	0x013BFFFF	Flash	Full access
1	0xF4000000	0xFFFFFFFF	Registers	Full access
2	0x400A8000	0x40107BFF	RAM (383KB)	Full access
3	0x40107C00	0x40107FFF	RAM (1KB)	No access

Then the application attempts to access to the region 3. Since region 3 is protected, an IVOR2 will occur and a specific led will blink to highlight the test has been passed. The led code is implemented in the related callback function.

Revision history

Table 2. Document revision history

Date	Version	Changes
23-Jul-2020	1	Initial release.

Contents

1	Overview	2
2	SPC5Studio CMPU support	4
	Revision history	6
	Contents	7

IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST’s terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers’ products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2020 STMicroelectronics – All rights reserved