

SR5E1E3, SR5E1E5, SR5E1E7 IO definition (signal description and input multiplexing tables) and device identification registers

Overview

This technical note provides information on the pinout and device identification registers of the SR5E1E3, SR5E1E5, SR5E1E7 microcontrollers to be used by software and hardware developers.

The table below lists all part numbers available in the device family:

Table 1. Device summary

Product status link	
Part number	Package
SR5E1E3	eTQFP100
SR5E1E5	eTQFP144
SR5E1E7	eLQFP176



1 IO definition

The IO definition is contained in a Microsoft® Excel® workbook file attached to this document. Locate the paperclip symbol on the left side of the PDF window, and click it. To open it, double-click on the Excel file.

This file includes the following information:

- Package pinouts
- Pin descriptions
 - Power supply and reference voltage pins
 - System pins
 - Functional pins and associated alternate functions

2 Device identification registers

The identification information about the device is accessible after enabling the clock of the system configuration (SYSCFG) module.

Set the RCC.APB2LENR.SYSCFG bit to one.

2.1 SYSCFG_MIDR1 register description

The device part number and package settings are defined in the SYSCFG_MIDR1 register (refer to the following table).

Note: For more details about this register, refer to the device Reference manual.

Table 2. SYSCFG_MIDR1 field descriptions

Field	Description
31:16 PARTNUM	MCU part number These digits identify the part number of the chip. 0x2511 for: <ul style="list-style-type: none"> • Production samples of SR5E1x devices
15	0 Reserved
14:10 PKG	Package settings 0x11 eLQFP176 0x09 eTQFP100 0x0D eTQFP144 Other values are reserved.
9:8	00 Reserved
7:4 MAJOR_MASK	Major mask revision <i>Note:</i> Value is set at factory and varies for each revision of device.
3:0 MINOR_MASK	Minor mask revision <i>Note:</i> Value is set at factory and varies for each revision of device.

2.2 SYSCFG_MIDR2 register description

The manufacturer, NVM memory size and family number settings are defined in the SYSCFG_MIDR2 register (refer to the following table).

Note: For more details about this register, refer to the device Reference manual.

Table 3. SYSCFG_MIDR2 field descriptions

Field	Description
31 SF	Manufacturer 0 Reserved 1 STMicroelectronics
30:23 NVM_SIZE	NVM memory size 0x70 2 Mbytes All other values are reserved.
15:8 FAMILYNUM	ASCII character in MCU part number 0x45 (hexadecimal ASCII value for "E") for production parts of SR5E1x devices All other values are reserved.

Revision history

Table 4. Document revision history

Date	Revision	Changes
11-Mar-2022	1	Initial release based on device pinout Microsoft Excel® files v1.
05-May-2022	2	<p>This release is based on device pinout Microsoft Excel® files v2.</p> <p>Updated Analog Comparator mapping in "IO Signal Table" worksheet in columns "Function" and "Description":</p> <ul style="list-style-type: none"> COMP3_INM removed from PAD_PB8 and mapped on PAD_PB13 COMP5_INM removed from PAD_PB13 and mapped on PAD_PAD_PC4 COMP7_INM removed from PAD_PC4 and mapped on PAD_PB8 <p>Updated Analog Comparator mapping in "IO Muxing Table" worksheet in column "Direct Analog Function":</p> <ul style="list-style-type: none"> COMP3_INM removed from PAD_PB8 and mapped on PAD_PB13 COMP5_INM removed from PAD_PB13 and mapped on PAD_PAD_PC4 COMP7_INM removed from PAD_PC4 and mapped on PAD_PB8
26-Sep-2023	3	<p>This release is based on device pinout Microsoft Excel® files v3.</p> <p>Updated "IO Signal Table" worksheet:</p> <ul style="list-style-type: none"> Added PA[13] SDADC1_IN0/SAR1_IN16 function description Row 196: added B-DAC in "Module" column Row 544, port PC[14]: corrected function description to ADC SAR 3 Analog Channel 6 (was incorrectly labelled ADC SAR 5 Analog Channel 6) Added slow/fast ADC channel type in "Description" column Row 566, port PC[15]: corrected function description to ADC SAR 3 Analog Channel 7 (was incorrectly labelled ADC SAR x Analog Channel 7) Row 569, port PD[0]: corrected function description to ADC SAR 3 Analog Channel 8 (was incorrectly labelled ADC SAR 5 Analog Channel 8) Row 641, port PD[6]: added missing channel number in Description Port PB2 to PB15 : changed "Module" and "Description" columns as GPI instead of GPIO <p>Updated Supply / QFP100: renamed pin 87 as VDD_HV_IO_PMU (was VDD_LV).</p> <p>Added new package QFP144 information in various worksheets.</p> <p>QFP1xx and Supply worksheets: added exposed pad ground in the package drawings.</p> <p>Section "Overview": removed text "cut1.0".</p> <p>Section "Device summary": added new RPN "SR5E1E5" for eTQFP144 package.</p> <p>Section "SYSCFG_MIDR1 field descriptions": added new package, 0x0D eTQFP144 to "PKG" field.</p>
27-Mar-2024	4	<p>Updated the confidentiality level of this version of the technical note from "ST restricted" to "Public".</p> <p>Replaced "SR5E1x" with RPNs "SR5E1E3, SR5E1E5, SR5E1E7" in the document.</p> <p>Section 2: Device identification registers: Added text "The identification information..."</p> <p>This release is based on device pinout Microsoft Excel® files v4.</p> <p>Updated "IO Signal Table" worksheet: Row 598, PD2 - TIM1 Break Input: corrected direction to I (Input) in column G</p> <p>Updated "IO Muxing Table" worksheet:</p>

Date	Revision	Changes
		<ul style="list-style-type: none"> • Changed alternate function description to show the global user function name adding in parenthesis the direction (I, O or I/O) as for GPIO: Example: pad PA[0] <ul style="list-style-type: none"> – before: TIM16_CH1_ti1[0] (I) // TIM16_CH1_oc[1] (O) – after: TIM16_CH1 (I/O) • Changed SDADC CLKEXT for AF8 into bidirectional and renamed: Example: pad PF[12] <ul style="list-style-type: none"> – before: SDADC1_CLKEXT (I) // RCC_sd_adc1_clk (O) – after: RCC SDADC1_CLKEXT (IO) <p>Updated all worksheets: Renamed VDD_HV_IOx and VDD_HV_PMU to VDD_HV_IO</p> <p>Signal direction convention: I for input; O for output; IO for bidirectional function (example I2C handled in the IP); I/O input or output depending on user configuration (example SPI MISO signal).</p>

IMPORTANT NOTICE – READ CAREFULLY

STMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST’s terms and conditions of sale in place at the time of order acknowledgment.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of purchasers’ products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2024 STMicroelectronics – All rights reserved