



# STM32L0 Series safety manual

#### Introduction

This document must be read along with the technical documentation such as reference manual(s) and datasheets for the STM32L0 Series microcontroller devices, available on www.st.com.

It describes how to use the devices in the context of a safety-related system, specifying the user's responsibilities for installation and operation in order to reach the targeted safety integrity level. It also pertains to the X-CUBE-STL software product.

It provides the essential information pertaining to the applicable functional safety standards, which allows system designers to avoid going into unnecessary details.

The document is written in compliance with IEC 61508, and it provides information relative to other functional safety standards.

The safety analysis in this manual takes into account the device variation in terms of memory size, available peripherals, and package.



## 1 About this document

## 1.1 Purpose and scope

This document describes how to use Arm<sup>®</sup> Cortex<sup>®</sup>-M0+ -based STM32L0 Series microcontroller unit (MCU) devices (further also referred to as Device(s)) in the context of a safety-related system, specifying the user's responsibilities for installation and operation, in order to reach the desired safety integrity level.

It is useful to system designers willing to evaluate the safety of their solution embedding one or more *Device(s)*. For terms used, refer to the glossary at the end of the document.

Note: Arm is a registered trademark of Arm Limited (or its subsidiaries) in the US and/or elsewhere.

arm

#### 1.2 Normative references

This document is written in compliance with the IEC 61508 international norm for functional safety of electrical, electronic and programmable electronic safety-related systems, version IEC 61508:1-7 © IEC:2010.

The other functional safety standards considered in this manual are:

- ISO 13849-1:2015, ISO13849-2:2012
- IEC 62061:2005+AMD1:2012+AMD2:2015
- IEC 61800-5-2:2016

The following table maps the document content with respect to the IEC 61508-2 Annex D requirements.

Table 1. Document sections versus IEC 61508-2 Annex D safety requirements

| Safety requirement  | Section number |  |
|---|----------------|--|
| D2.1 a) a functional specification of the functions capable of being performed  | 3              |  |
| D2.1 b) identification of the hardware and/or software configuration of the Compliant item  | 3.2            |  |
| D2.1 c) constraints on the use of the <i>Compliant item</i> or assumptions on which analysis of the behavior or failure rates of the item are based   | 3.2            |  |
| D2.2 a) the failure modes of the <i>Compliant item</i> due to random hardware failures, that result in a failure of the function and that are not detected by diagnostics internal to the <i>Compliant item</i> ;                             |                |  |
| D2.2 b) for every failure mode in a), an estimated failure rate;  |                |  |
| D2.2 c) the failure modes of the <i>Compliant item</i> due to random hardware failures, that result in a failure of the function and that are detected by diagnostics internal to the <i>Compliant item</i> ;                                 | 3.7            |  |
| D2.2 d) the failure modes of the diagnostics, internal to the <i>Compliant item</i> due to random hardware failures, that result in a failure of the diagnostics to detect failures of the function;  |                |  |
| D2.2 e) for every failure mode in c) and d), the estimated failure rate;  |                |  |
| D2.2 f) for every failure mode in c) that is detected by diagnostics internal to the <i>Compliant item</i> , the diagnostic test interval;  | 3.2.2          |  |
| D2.2 g) for every failure mode in c) the outputs of the Compliant item initiated by the internal diagnostics;   | 3.6            |  |
| D2.2 h) any periodic proof test and/or maintenance requirements;  |                |  |
| D2.2 i) for those failure modes, in respect of a specified function, that are capable of being detected by external diagnostics, sufficient information must be provided to facilitate the development of an external diagnostics capability. | 3.7            |  |
| D2.2 j) the hardware fault tolerance;   |                |  |
| D2.2 k) the classification as type A or type B of that part of the <i>Compliant item</i> that provides the function (see 7.4.4.1.2 and 7.4.4.1.3);  | 3              |  |

UM2037 - Rev 4 page 2/94



# 1.3 Reference documents

- [1] AN5329, Results of FMEA on STM32L0 Series microcontrollers.
- [2] AN5330, Results of FMEDA on microcontrollers of the STM32L0 Series.

UM2037 - Rev 4 page 3/94



# 2 Device development process

STM32 series product development process (see Figure 1), compliant with the IATF 16949 standard, is a set of interrelated activities dedicated to transform customer specification and market or industry domain requirements into a semiconductor device and all its associated elements (package, module, sub-system, hardware, software, and documentation), qualified with ST internal procedures and fitting ST internal or subcontracted manufacturing technologies.

Figure 1. STMicroelectronics product development process



- Key characteristics and requirements related to future uses of the device
- Industry domain(s), specific customer requirements and definition of controls and tests needed for compliance
- Product target specification and strategy
- Project manager appointment to drive product development
- Evaluation of the technologies, design tools and IPs to be used
- Design objective specification and product validation strategy
- Design for quality techniques (DFD, DFT, DFR, DFM, ...) definition
- Architecture and positioning to make sure the software and hardware system solutions meet the target specification
- Product approval strategy and project plan

- Semiconductor design development
- Hardware development
- Software development
- Analysis of new product specification to forecast reliability performance
- Reliability plan, reliability design rules, prediction of failure rates for operating life test using Arrhenius's law and other applicable models
- Use of tools and methodologies such as APQP, DFM, DFT, DFMEA
- Detection of potential reliability issues and solution to overcome them
- Assessment of Engineering Samples (ES) to identify the main potential failure mechanisms
- Statistical analysis of electrical parameter drifts for early warning in case of fast parametric degradation (such as retention tests)
- Failure analysis on failed parts to clarify failure modes and mechanisms and identify the root causes
- Physical destructive analysis on good parts after reliability tests when required
- Electrostatic discharge (ESD) and latch-up sensitivity measurement

- Successful completion of the product qualification plan
- Secure product deliveries
   on advanced technologies
   using stress methodologies
   to detect potential weak
   parts
- Successful completion of electrical characterization
- Global evaluation of new product performance to guarantee reliability of customer manufacturing process and final application of use (mission profile)
- Final disposition for product test, control and monitoring

UM2037 - Rev 4 page 4/94



# 3 Reference safety architecture

This section reports details of the STM32L0 Series safety architecture.

## 3.1 Safety architecture introduction

Device(s) analyzed in this document can be used as Compliant item(s) within different safety applications.

The aim of this section is to identify such *Compliant item*(s), that is, to define the context of the analysis with respect to a reference concept definition. The concept definition contains reference safety requirements, including design aspects external to the defined *Compliant item*.

As a consequence of *Compliant item* approach, the goal is to list the system-related information considered during the analysis, rather than to provide an exhaustive hazard and risk analysis of the system around the device. Such information includes, among others, application-related assumptions for danger factors, frequency of failures and diagnostic coverage already guaranteed by the application.

## 3.2 Compliant item

This section defines the *Compliant item* term and provides information on its usage in different safety architecture schemes.

#### 3.2.1 Definition of Compliant item

According to IEC 61508:1 clause 8.2.12, *Compliant item* is any item (for example an element) on which a claim is being made with respect to the clauses of IEC 61508 series. Any mature *Compliant item* must be described in a safety manual available to End user.

In this document, *Compliant item* is defined as a system including one or two STM32 devices (see Figure 2). The communication bus is directly or indirectly connected to sensors and actuators.




Figure 2. STM32 as Compliant item

Other components might be related to the *Compliant item*, like the external HW components needed to guarantee either the functionality of the device (external memory, clock quartz and so on) or its safety (for example, the external watchdog or voltage supervisors).

A defined Compliant item can be classified as element according to IEC61508-4, 3.4.5.

#### 3.2.2 Safety functions performed by Compliant item

In essence, Compliant item architecture encompasses the following processes performing the safety function or a part of it:

- input processing elements (PEi) reading safety related data from the remote controller connected to the sensor(s) and transferring them to the following computation elements
- computation processing elements (PEc) performing the algorithm required by the safety function and transferring the results to the following output elements
- output processing elements (PEo) transferring safety related data to the remote controller connected to the actuator

UM2037 - Rev 4 page 5/94



- in 1002 architecture, potentially a further voting processing element (PEv)
- the computation processing elements can be involved (to the extent depending to the target safety integrity)
  in the implementation of local software-based diagnostic functions; this is represented by the block PEd
- processes external to the Compliant item ensuring safety integrity, such as watchdog (WDTe) and voltage monitors (VMONe)

The role of the PEv process and WDTe and VMONe external processes is clarified in the sections where the conditions of use (CoU) (definition of safety mechanism) are detailed:

- WDTe: refer to External watchdog CPU\_SM\_5 and Control flow monitoring in Application software CPU\_SM\_1.
- VMONe: refer to Supply voltage monitoring VSUP\_SM\_1 and System-level power supply management -VSUP\_SM\_5.

In summary, the devices support the implementation of End user safety functions consisting of three operations:

- safe acquisition of safety-related data from input peripheral(s)
- · safe execution of application software program and safe computation of related data
- safe transfer of results or decisions to output peripheral(s)

Claims on the *Compliant item* and computation of safety metrics are done with respect to these three basic operations.

According to the definition for implemented safety functions, *Compliant item* (element) can be regarded as type B (as per IEC61508-2, 7.4.4.1.3 definition). Despite accurate, exhaustive and detailed failure analysis, *Device* has to be considered as intrinsically complex. This implies its type B classification.


Two main safety architectures are identified: 1001 (using one device) and 1002 (using two devices).

#### 3.2.3 Reference safety architectures - 1001

1001 reference architecture (Figure 3) ensures safety integrity of *Compliant item* through combining device internal processes (implemented safety mechanisms) with external processes WDTe and VMONe.

1001 reference architecture targets safety integrity level (SIL) SIL2.

Figure 3. 1001 reference architecture



UM2037 - Rev 4 page 6/94



#### 3.2.4 Reference safety architectures - 1002

1002 reference architecture (Figure 4) contains two separate channels, either implemented as 1001 reference architecture ensuring safety integrity of *Compliant item* through combining device internal processes (implemented safety mechanisms) with external processes WDTe and VMONe. The overall safety integrity is then ensured by the external voter PEv, which allows claiming hardware fault tolerance (HFT) equal to 1. Achievement of higher safety integrity levels as per IEC61508-2 Table 3 is therefore possible. Appropriate separation between the two channels (including power supply separation) should be implemented in order to avoid huge impact of common-cause failures (refer to Section 4.2 Analysis of dependent failures). However,  $\beta$  and  $\beta$ D parameters computation is required.

1002 reference architecture targets SIL3.




Figure 4. 1002 reference architecture

UM2037 - Rev 4 page 7/94



## 3.3 Safety analysis assumptions

This section collects all assumptions made during the safety analysis of the devices.

#### 3.3.1 Safety requirement assumptions

The concept specification, the hazard and risk analysis, the overall safety requirement specification and the consequent allocation determine the requirements for *Compliant item* as further listed. *ASR* stands for assumed safety requirements.

Caution:

It is the End user's responsibility to check the compliance of the final application with these assumptions.

**ASR1:** Compliant item can be used to implement four kinds of safety function modes of operation according to part 4,3.5.16:

- a continuous mode (CM) or high-demand (HD) SIL3 safety function (CM3), or
- a low-demand (LD) SIL3 safety function (LD3), or
- a CM or HD SIL2 safety function (CM2), or
- a LD SIL2 safety function (LD2).

**ASR2:** Compliant item is used to implement safety function(s) allowing a specific worst-case time budget (see note below) for the STM32 MCU to detect and react to a failure. That time corresponds to the portion of the process safety time (PST) allocated to the device (STM32xx Series duty in Figure 5) in error reaction chain at system level.

Note:

The computation for time budget mainly depends on the execution speed for periodic tests implemented by software. Such duration might depends on the actual amount of hardware resources (RAM memory, Flash memory, peripherals) actually declared as safety-related. Further constraints and requirements from IEC61508-2, 7.4.5.3 must be considered.

STM32xx Series duty

End user duty

MCU detection

FW reaction

SW reaction

Actuator reaction

System-level PST

Figure 5. Allocation and target for STM32 PST

**ASR3:** Compliant item is used to implement safety function(s) that can be continuously powered on for a period over eight hours. It is assumed to not require any proof test, and the lifetime of the product is considered to be no less than 10 years.

**ASR4:** It is assumed that only one safety function is performed or if many, all functions are classified with the same *SIL* and therefore they are not distinguishable in terms of their safety requirements.

**ASR5:** In case of multiple safety function implementations, it is assumed that *End user* is responsible to duly ensure their mutual independence.

**ASR6:** It is assumed that there are no *non-safety-related* functions implemented in application software, coexisting with safety functions.

**ASR7:** It is assumed that the implemented safety function(s) does (do) not depend on transition of the device to and from a low-power state.

UM2037 - Rev 4 page 8/94



**ASR8:** The local safe state of *Compliant item* is the one in which either:

- SS1: the application software is informed by the presence of a fault and a reaction by the application software itself is possible.
- SS2: the application software cannot be informed by the presence of a fault or the application software is not able to execute a reaction.

Note:

End user must take into account that random hardware failures affecting the Device can compromise its operation (for example failure modes affecting the program counter prevent the correct execution of software).

The following table provides details on the SS1 and SS2 safe states.

Table 2. SS1 and SS2 safe state details

| Safe<br>state | Condition   | Compliant item action                   | System transition to safe state – 1001 architecture                     | System transition to safe state – 1002 architecture   |
|---------------|---|---|---|---|
| SS1           | The application software is informed by the presence of a fault and a reaction by the application software itself is possible.        | Fault reporting to application software | Application software drives the overall system in its safe state        | Application software in one of<br>the two channels drives the<br>overall system in its safe state |
| SS2           | The application software cannot be informed by the presence of a fault or the application software is not able to execute a reaction. | Reset signal issued by WDTe             | WDTe drives the overall system in its safe state ("safe shut-down") (1) | PEv drives the overall system in its safe state   |

<sup>1.</sup> Safe state achievement intended here is compliant to Note on IEC 61508-2, 7.4.8.1

**ASR9:** It is assumed that the safe state defined at system level by *End user* is compatible with the assumed local safe state (SS1, SS2) for *Compliant item*.

ASR10: Compliant item is assumed to be analyzed according to routes 1H and 1S of IEC 61508-2.

Note:

Refer to Section 3.5 Systematic safety integrity and Section 3.6 Hardware and software diagnostics.

ASR11: Compliant item is assumed to be regarded as type B, as per IEC 61508:2, 7.4.4.1.2.

#### 3.4 Electrical specifications and environment limits

To ensure safety integrity, the user must operate the Device(s) within its (their) specified:

- absolute maximum rating
- · capacity
- · operating conditions

For electrical specifications and environmental limits of *Device*(s), refer to its (their) technical documentation such as datasheet(s) and reference manual(s) available on www.st.com.

#### 3.5 Systematic safety integrity

According to the requirements of IEC 61508 -2, 7.4.2.2, the *Route 1S* is considered in the development of *Device*(s). As clearly authorized by IEC61508-2, 7.4.6.1, STM32 *MCU* products can be considered as standard, mass-produced electronic integrated devices, for which stringent development procedures, rigorous testing and extensive experience of use minimize the likelihood of design faults. However, ST internally assesses the compliance of the *Device* development flow, through techniques and measures suggested in the IEC 61508-2 Annex F. A *safety case database* (see Section 5 List of evidences) keeps evidences of the current compliance level to the norm.

UM2037 - Rev 4 page 9/94



## 3.6 Hardware and software diagnostics

This section lists all the safety mechanisms (hardware, software and application-level) considered in the device safety analysis. It is expected that users are familiar with the architecture of the device, and that this document is used in conjunction with the related device datasheet, user manual and reference information. To avoid inconsistency and redundancy, this document does not report device functional details. In the following descriptions, the words *safety mechanism*, *method*, and *requirement* are used as synonyms.

As the document provides information relative to the superset of peripherals available on the devices it covers (not all devices have all peripherals), users are supposed to disregard any recommendations not applicable to their *Device* part number of interest.

Information provided for a function or peripheral applies to all instances of such function or peripheral on *Device*. Refer to its reference manual or/and datasheet for related information.

The implementation guidelines reported in the following section are for reference only. The safety verification executed by ST during the device safety analysis and related diagnostic coverage figures reported in this manual (or related documents) are based on such guidelines. For clarity, safety mechanisms are grouped by *Device* function.

Information is organized in form of tables, one per safety mechanism, with the following fields:

SM CODE Unique safety mechanism code/identifier used also in *FMEA* document. Identifiers use the scheme *mmm\_SM\_x* where *mmm* is a 3- or 4-letter module (function, peripheral) short name, and *x* is a

number. It is possible that the numbering is not sequential (although usually incremental) and/or that

the module short name is different from that used in other documents.

**Description** Short mnemonic description

**Ownership** ST : means that method is available on silicon.

End user: method must be implemented by End user through Application software modification,

hardware solutions, or both.

Detailed implementation

Detailed implementation sometimes including notes about the safety concept behind the introduction

of the safety mechanism.

Error reporting Describes how the fault detection is reported to application software.

Fault detection time Time that the safety mechanism needs to detect the hardware failure.

Addressed fault

model

Reports fault model(s) addressed by the diagnostic (permanent, transient, or both), and other

information:

If ranked for Fault avoidance: method contributes to lower the probability of occurrence of a

failure

• If ranked for Systematic: method is conceived to mitigate systematic errors (bugs) in

application software design

Dependency on Device configuration

Initialization

Reports if safety mechanism implementation or characteristics change among different *Device* part

numbers.

**Periodicity** Continuous : safety mechanism is active in continuous mode.

Periodic: safety mechanism is executed periodically<sup>(1)</sup>.

On-demand: safety mechanism is activated in correspondence to a specified event (for instance,

Specific operation to be executed to activate the contribution of the safety mechanism

reception of a data message).

Startup: safety mechanism is supposed to be executed only at power-up or during off-line

maintenance periods.

Test for the diagnostic

Reports specific procedure (if any and recommended) to allow on-line tests of safety mechanism

efficiency.

Multiple-fault protection

Reports the safety mechanism(s) associated in order to correctly manage a multiple-fault scenario

(refer to Section 4.1.3 Notes on multiple-fault scenario).

Recommendations and known limitations

Additional recommendations or limitations (if any) not reported in other fields.

UM2037 - Rev 4 page 10/94



 In CM systems, safety mechanism can be accounted for diagnostic coverage contribution only if it is executed at least once per PST. For LD and HD systems, constraints from IEC61508-2, 7.4.5.3 must be applied.

# 3.6.1 Arm® Cortex®-M0+ CPU

Table 3. CPU\_SM\_0

| SM CODE                               | CPU_SM_0  |
|---------------------------------------|---|
| Description                           | Periodical core self-test software for Arm® Cortex®-M0+ CPU   |
| Ownership                             | End user or ST  |
| Detailed implementation               | The software test is built around well-known techniques already addressed by IEC 61508:7, A.3.2 (Self-test by software: walking bit one-channel). To reach the required values of coverage, the self-test software is specified by means of a detailed analysis of all the <i>CPU</i> failure modes and related failure modes distribution                        |
| Error reporting                       | Depends on implementation   |
| Fault detection time                  | Depends on implementation   |
| Addressed fault model                 | Permanent   |
| Dependency on Device configuration    | None  |
| Initialization                        | None  |
| Periodicity                           | Periodic  |
| Test for the diagnostic               | Self-diagnostic capabilities can be embedded in the software, according the test implementation design strategy chosen. The adoption of checksum protection on results variables and defensive programming are recommended.   |
| Multiple-fault protection             | CPU_SM_5: external watchdog   |
| Recommendations and known limitations | This method is the main asset in STM32L0 Series safety concept. <i>CPU</i> integrity is a key factor because the defined diagnostics for <i>MCU</i> peripherals are to major part software-based. Startup execution of this safety mechanism is recommended for multiple fault mitigations - refer to Section 4.1.3 Notes on multiple-fault scenario for details. |

UM2037 - Rev 4 page 11/94



# Table 4. CPU\_SM\_1

| SM CODE                               | CPU_SM_1  |
|---------------------------------------|---|
| Description                           | Control flow monitoring in Application software   |
| Ownership                             | End user  |
|                                       | A significant part of the failure distribution of <i>CPU</i> core for permanent faults is related to failure modes directly related to program counter loss of control or hang-up. Due to their intrinsic nature, such failure modes are not addressed by a standard software test method like SM_CPU_0. Therefore it is necessary to implement a run-time control of the <i>Application software</i> flow, in order to monitor and detect deviation from the expected behavior due to such faults. Linking this mechanism to watchdog firing assures that severe loss of control (or, in the worst case, a program counter hang-up) is detected. |
|                                       | The guidelines for the implementation of the method are the following:  |
|                                       | <ul> <li>Different internal states of the Application software are well documented and described<br/>(the use of a dynamic state transition graph is encouraged).</li> </ul>  |
| Detailed implementation               | <ul> <li>Monitoring of the correctness of each transition between different states of the<br/>Application software is implemented.</li> </ul>   |
| ·                                     | Transition through all expected states during the normal Application software program loop is checked.  |
|                                       | A function in charge of triggering the system watchdog is implemented in order to constrain the triggering (preventing the issue of CPU reset by watchdog) also to the correct execution of the above-described method for program flow monitoring. The use of window feature available on internal window watchdog (WWDG) is recommended.  |
|                                       | The use of the independent watchdog (IWDG), or an external one, helps to implement a more robust control flow mechanism fed by a different clock source.  |
|                                       | In any case, safety metrics do not depend on the kind of watchdog in use (the adoption of independent or external watchdog contributes to the mitigation of dependent failures, see Section 4.2.2 Clock)  |
| Error reporting                       | Depends on implementation   |
| Fault detection time                  | Depends on implementation. Higher value is fixed by watchdog timeout interval.  |
| Addressed fault model                 | Permanent and transient   |
| Dependency on Device configuration    | None  |
| Initialization                        | Depends on implementation   |
| Periodicity                           | Continuous  |
| Test for the diagnostic               | NA  |
| Multiple-fault protection             | CPU_SM_0: periodical core self-test software  |
| Recommendations and known limitations | -   |

UM2037 - Rev 4 page 12/94



Table 5. CPU\_SM\_2

| SM CODE                               | CPU_SM_2   |
|---------------------------------------|--|
| Description                           | Double computation in Application software   |
| Ownership                             | End user   |
|                                       | A timing redundancy for safety-related computation is considered to detect transient faults affecting the Arm® Cortex®-M0+ <i>CPU</i> subparts devoted to mathematical computations and data access.   |
|                                       | The guidelines for the implementation of the method are the following:   |
| Detailed implementation               | The requirement needs be applied only to safety-relevant computation, which in case of wrong result could interfere with the system safety functions. Such computation must be therefore carefully identified in the original Application software source code |
|                                       | Both mathematical operation and comparison are intended as computation.  |
|                                       | The redundant computation for mathematical computation is implemented by using copies of the original data for second computation, and by using an equivalent formula if possible  |
| Error reporting                       | Depends on implementation  |
| Fault detection time                  | Depends on implementation  |
| Addressed fault model                 | Transient  |
| Dependency on Device configuration    | None   |
| Initialization                        | Depends on implementation  |
| Periodicity                           | Continuous   |
| Test for the diagnostic               | Not needed   |
| Multiple-fault protection             | CPU_SM_0: periodical core self-test software   |
| Recommendations and known limitations | End user is responsible to carefully avoid that the intervention of optimization features of the used compiler removes timing redundancies introduced according to this condition of use.  |

Table 6. CPU\_SM\_3

| SM CODE                               | CPU_SM_3  |
|---------------------------------------|---|
| Description                           | Arm® Cortex®-M0+ HardFault exceptions   |
| Ownership                             | ST  |
| Detailed implementation               | HardFault exception raise is an intrinsic safety mechanism implemented in Arm® Cortex®-M0+ core, mainly dedicated to intercept systematic faults due to software limitations or error in software design (causing for example execution of undefined operations, unaligned address access). This safety mechanism is also able to detect hardware random faults inside the <i>CPU</i> bringing to such described abnormal operations. |
| Error reporting                       | High-priority interrupt event   |
| Fault detection time                  | Depends on implementation. Refer to functional documentation.   |
| Addressed fault model                 | Permanent and transient   |
| Dependency on Device configuration    | None  |
| Initialization                        | None  |
| Periodicity                           | Continuous  |
| Test for the diagnostic               | It is possible to write a test procedure to verify the generation of the HardFault exception; anyway, given the expected minor contribution in terms of hardware random-failure detection, such implementation is not recommended.  |
| Multiple-fault protection             | CPU_SM_0: periodical core self-test software  |
| Recommendations and known limitations | Enabling related interrupt generation on the detection of errors is highly recommended.   |

UM2037 - Rev 4 page 13/94



# Table 7. CPU\_SM\_4

| SM CODE                               | CPU_SM_4   |
|---------------------------------------|--|
| Description                           | Stack hardening for Application software   |
| Ownership                             | End user   |
|                                       | The stack hardening method is required to address faults (mainly transient) affecting <i>CPU</i> register bank. This method is based on source code modification, introducing information redundancy in register-passed information to called functions.     |
|                                       | The guidelines for the implementation of the method are the following:   |
| Detailed implementation               | <ul> <li>To pass also a redundant copy of the passed parameters values (possibly inverted) and<br/>to execute a coherence check in the function.</li> </ul>  |
|                                       | To pass also a redundant copy of the passed pointers and to execute a coherence check in the function.   |
|                                       | <ul> <li>For parameters that are not protected by redundancy, to implement defensive<br/>programming techniques (plausibility check of passed values). For example enumerated<br/>fields are to be checked for consistency.</li> </ul>                       |
| Error reporting                       | Depends on implementation  |
| Fault detection time                  | Depends on implementation  |
| Addressed fault model                 | Permanent and transient  |
| Dependency on Device configuration    | None   |
| Initialization                        | Depends on implementation  |
| Periodicity                           | On demand  |
| Test for the diagnostic               | Not needed   |
| Multiple-fault protection             | CPU_SM_0: periodical core self-test software   |
| Recommendations and known limitations | This method partially overlaps with defensive programming techniques required by IEC61508 for software development. Therefore in presence of <i>Application software</i> qualified for safety integrity greater or equal to SC2, optimizations are possible. |

UM2037 - Rev 4 page 14/94



Table 8. CPU\_SM\_5

| SM CODE                               | CPU_SM_5  |
|---------------------------------------|---|
| Description                           | External watchdog   |
| Ownership                             | End user  |
|                                       | Using an external watchdog linked to control flow monitoring method (refer to CPU_SM_1) addresses failure mode of program counter or control structures of <i>CPU</i> .   |
| Detailed implementation               | External watchdog can be designed to be able to generate the combination of signals needed on the final system to achieve the safe state. It is recommended to carefully check the assumed requirements about system safe state reported in Section 3.3.1 Safety requirement assumptions. |
|                                       | It also contributes to dramatically reduce potential common cause failures, because the external watchdog is clocked and supplied independently of <i>Device</i> .  |
| Error reporting                       | Depends on implementation   |
| Fault detection time                  | Depends on implementation (watchdog timeout interval)   |
| Addressed fault model                 | Permanent and transient   |
| Dependency on Device configuration    | None  |
| Initialization                        | Depends on implementation   |
| Periodicity                           | Continuous  |
| Test for the diagnostic               | To be defined at system level (outside the scope of Compliant item analysis)  |
| Multiple-fault protection             | CPU_SM_1: control flow monitoring in Application software   |
|                                       | In case of usage of windowed watchdog, <i>End user</i> must consider possible tolerance in <i>Application software</i> execution, to avoid false error reports (affecting system availability).   |
| Recommendations and known limitations | It is worth to note that the use of an external watchdog could be needed anyway when the <i>Device</i> is used to trigger final elements, in order to comply at system level with requirements from IEC61508-2:2010 Table A.1/Table A.14.   |

Table 9. CPU\_SM\_6

| SM CODE                               | CPU_SM_6  |
|---------------------------------------|---|
| Description                           | Independent watchdog  |
| Ownership                             | ST  |
| Detailed implementation               | Using the IDWG watchdog linked to control flow monitoring method (refer to CPU_SM_1) addresses failure mode of program counter or control structures of <i>CPU</i> .  |
| Error reporting                       | Reset signal generation   |
| Fault detection time                  | Depends on implementation (watchdog timeout interval)   |
| Addressed fault model                 | Permanent   |
| Dependency on Device configuration    | None  |
| Initialization                        | IWDG activation. It is recommended to use <i>hardware watchdog</i> in Option byte settings (IWDG is automatically enabled after reset)  |
| Periodicity                           | Continuous  |
| Test for the diagnostic               | WDG_SM_1: Software test for watchdog at startup   |
| Multiple fault protection             | CPU_SM_1: control flow monitoring in Application software   |
| Multiple-fault protection             | WDG_SM_0: periodical read-back of configuration registers   |
| Recommendations and known limitations | The IWDG intervention is able to achieve a potentially "incomplete" local safe state because it can only guarantee that <i>CPU</i> is reset. No guarantee that <i>Application software</i> can be still executed to generate combinations of output signals that might be needed by the external system to achieve the final safe state. If this limitation turn out in a blocking point, <i>End user</i> must adopt CPU_SM_5 |

UM2037 - Rev 4 page 15/94



# Table 10. CPU\_SM\_7

| SM CODE                               | CPU_SM_7   |
|---------------------------------------|--|
| Description                           | Memory protection unit (MPU)   |
| Ownership                             | ST   |
| Detailed implementation               | The CPU memory protection unit is able to detect illegal access to protected memory areas, according to criteria set by End user.  |
| Error reporting                       | Exception raise (MemManage)  |
| Fault detection time                  | Refer to functional documentation  |
| Addressed fault model                 | Systematic (software errors)   |
| Addressed lauk model                  | Permanent and transient (only program counter and memory access failures)  |
| Dependency on Device configuration    | None   |
| Initialization                        | MPU registers must be programmed at start-up   |
| Periodicity                           | On line  |
| Test for the diagnostic               | Not needed   |
| Multiple-fault protection             | MPU_SM_0: Periodical read-back of configuration registers  |
|                                       | The use of memory partitioning and protection by <i>MPU</i> functions is highly recommended when multiple safety functions are implemented in <i>Application software</i> . The <i>MPU</i> can be indeed used to   |
|                                       | enforce privilege rules  |
| Recommendations and known limitations | separate processes   |
| Recommendations and known immations   | enforce access rules   |
|                                       | Hardware random-failure detection capability for <i>MPU</i> is restricted to well-selected failure modes, mainly affecting program counter and memory access <i>CPU</i> functions. The associated diagnostic coverage is therefore not expected to be relevant for the safety concept of <i>Device</i> . |
|                                       | Enabling related interrupt generation on the detection of errors is highly recommended.  |

Table 11. MPU\_SM\_0

| SM CODE                               | MPU_SM_0   |
|---------------------------------------|--|
| Description                           | Periodical read-back of MPU configuration registers  |
| Ownership                             | End user   |
| Detailed implementation               | This method must be applied to MPU configuration registers (also unused by the End user Application software). |
|                                       | Detailed information on the implementation of this method can be found in Section 3.6.5 EXTI controller.       |
| Error reporting                       | Refer to NVIC_SM_0   |
| Fault detection time                  | Refer to NVIC_SM_0   |
| Addressed fault model                 | Refer to NVIC_SM_0   |
| Dependency on Device configuration    | Refer to NVIC_SM_0   |
| Initialization                        | Refer to NVIC_SM_0   |
| Periodicity                           | Refer to NVIC_SM_0   |
| Test for the diagnostic               | Refer to NVIC_SM_0   |
| Multiple-fault protection             | Refer to NVIC_SM_0   |
| Recommendations and known limitations | Refer to NVIC_SM_0   |

UM2037 - Rev 4 page 16/94



# 3.6.2 Embedded Flash memory

Table 12. FLASH\_SM\_0

| SM CODE                               | FLASH_SM_0   |
|---------------------------------------|--|
| Description                           | Periodical software test for Flash memory  |
| Ownership                             | End user or ST   |
| Detailed implementation               | Permanent faults affecting the system Flash memory, memory cells and address decoder, are addressed through a dedicated software test that checks the memory cell contents versus the expected value, using signature-based techniques. According to IEC 61508:2 Table A.5, the effective diagnostic coverage of such techniques depends on the width of the signature in relation to the block length of the information to be protected - therefore the signature computation method is to be carefully selected. Note that the simple signature method (IEC 61508:7 - A.4.2 Modified checksum) is inadequate as it only achieves a low value of coverage. |
|                                       | The information block does not need to be addressed with this test as it is not used during normal operation (no data nor program fetch).  |
| Error reporting                       | Depends on implementation  |
| Fault detection time                  | Depends on implementation  |
| Addressed fault model                 | Permanent  |
| Dependency on Device configuration    | Flash memory size changes according part number  |
| Initialization                        | Memory signatures must be stored in Flash memory as well   |
| Periodicity                           | Periodic   |
| Test for the diagnostic               | Self-diagnostic capabilities can be embedded in the software, according the test implementation design strategy chosen   |
| NA dáinle fault mate stion            | CPU_SM_1: control flow monitoring in application software  |
| Multiple-fault protection             | CPU_SM_0: periodical core self-test software   |
| Recommendations and known limitations | This test is expected to have a relevant time duration – test integration must therefore consider the impact on application software execution.  |
|                                       | The use of internal cyclic redundancy check (CRC) module is recommended. In principle direct memory access (DMA) feature for data transfer can be used.  |
|                                       | Unused Flash memory sections can be excluded from testing.   |
|                                       | Startup execution of this safety mechanism is recommended for multiple fault mitigations - refer to Section 4.1.3 Notes on multiple-fault scenario for details.  |

Table 13. FLASH\_SM\_1

| SM CODE                 | FLASH_SM_1  |
|-------------------------|---|
| Description             | Control flow monitoring in application software   |
| Ownership               | End user  |
| Detailed implementation | Permanent and transient faults affecting the system Flash memory, memory cells and address decoder, can interfere with the access operation by the <i>CPU</i> , leading to wrong data or instruction fetches. |
|                         | Such failures can be detected by control flow monitoring techniques implemented in the application software loaded from Flash memory.   |
|                         | For more details on the implementation, refer to description CPU_SM_1.  |
| Error reporting         | Depends on implementation   |
| Fault detection time    | Depends on implementation. Higher value is fixed by watchdog timeout interval.  |
| Addressed fault model   | Permanent and Transient   |

UM2037 - Rev 4 page 17/94



| SM CODE                               | FLASH_SM_1   |
|---------------------------------------|--|
| Dependency on Device configuration    | None   |
| Initialization                        | Depends on implementation                                    |
| Periodicity                           | Continuous   |
| Test for the diagnostic               | NA   |
| Multiple-fault protection             | CPU_SM_0: periodical core self-test software                 |
| Recommendations and known limitations | CPU_SM_1 correct implementation supersedes this requirement. |

# Table 14. FLASH\_SM\_2

| SM CODE                               | FLASH_SM_2  |
|---------------------------------------|---|
| Description                           | Arm® Cortex®-M0+ HardFault exceptions   |
| Ownership                             | ST  |
| Detailed implementation               | Hardware random faults (both permanent and transient) affecting system Flash memory (memory cells, address decoder) can lead to wrong instruction codes fetches, and eventually to the intervention of the Arm® Cortex®-M0+ HardFault exceptions. Refer to CPU_SM_3 for detailed description. |
| Error reporting                       | Refer to CPU_SM_3   |
| Fault detection time                  | Refer to CPU_SM_3   |
| Addressed fault model                 | Permanent and transient   |
| Dependency on Device configuration    | None  |
| Initialization                        | Refer to CPU_SM_3   |
| Periodicity                           | Continuous  |
| Test for the diagnostic               | Refer to CPU_SM_3   |
| Multiple-fault protection             | Refer to CPU_SM_3   |
| Recommendations and known limitations | Refer to CPU_SM_3   |

## Table 15. FLASH\_SM\_3

| SM CODE                               | FLASH_SM_3   |
|---------------------------------------|--|
| Description                           | Option byte write protection   |
| Ownership                             | ST   |
| Detailed implementation               | This safety mechanism prevents unintended writes on the option byte. The use of this method is encouraged to enhance end application robustness for systematic faults.   |
| Error reporting                       | Write protection exception   |
| Fault detection time                  | Not applicable   |
| Addressed fault model                 | None (Systematic only)   |
| Dependency on Device configuration    | None   |
| Initialization                        | Not needed (enabled by default)  |
| Periodicity                           | Continuous   |
| Test for the diagnostic               | Not needed   |
| Multiple-fault protection             | CPU_SM_0: periodical core self-test software   |
| Recommendations and known limitations | This method addresses systematic faults in software application and it have zero efficiency in addressing hardware random faults affecting the option byte value during running time. No DC value is therefore associated. |

UM2037 - Rev 4 page 18/94



# Table 16. FLASH\_SM\_4

| SM CODE                               | FLASH_SM_4   |
|---------------------------------------|--|
| Description                           | Static data encapsulation  |
| Ownership                             | End user   |
| Detailed implementation               | If static data are stored in Flash memory, encapsulation by a checksum field with encoding capability (such as <i>CRC</i> ) must be implemented. |
|                                       | Checksum validity is checked by application software before static data consuming.   |
| Error reporting                       | Depends on implementation  |
| Fault detection time                  | Depends on implementation  |
| Addressed fault model                 | Permanent and Transient  |
| Dependency on Device configuration    | None   |
| Initialization                        | Depends on implementation  |
| Periodicity                           | On demand  |
| Test for the diagnostic               | Not needed   |
| Multiple-fault protection             | CPU_SM_0: periodical core self-test software   |
| Recommendations and known limitations | This method must be considered as rated "Highly recommended" (++) relating to the information stored in data EEPROM                              |

# Table 17. FLASH\_SM\_5

| SM CODE                               | FLASH_SM_5  |
|---------------------------------------|---|
| Description                           | Option byte redundancy with load verification   |
| Ownership                             | ST  |
| Detailed implementation               | During option byte loading after each power-on reset, the bit-wise complementarity of the option byte and its corresponding complemented option byte is verified. Mismatches are reported as error. |
| Error reporting                       | Option byte error (OPTVERR) generation  |
| Fault detection time                  | Not applicable  |
| Addressed fault model                 | Permanent   |
| Dependency on Device configuration    | None  |
| Initialization                        | None (always enabled)   |
| Periodicity                           | Startup   |
| Test for the diagnostic               | Not needed  |
| Multiple-fault protection             | CPU_SM_0: periodical core self-test software  |
| Recommendations and known limitations | None  |

# Table 18. FLASH\_SM\_6

| SM CODE                 | FLASH_SM_6   |
|-------------------------|--|
| Description             | Flash memory unused area filling code  |
| Ownership               | End user   |
| Detailed implementation | Used Flash memory area must be filled with deterministic data. This way in case that the program counter jumps outside the application program area due to a transient fault affecting <i>CPU</i> , the system evolves in a deterministic way. |
| Error reporting         | NA   |

UM2037 - Rev 4 page 19/94



| SM CODE                               | FLASH_SM_6  |
|---------------------------------------|---|
| Fault detection time                  | NA  |
| Addressed fault model                 | None (Fault avoidance)  |
| Dependency on Device configuration    | None  |
| Initialization                        | NA  |
| Periodicity                           | NA  |
| Test for the diagnostic               | NA  |
| Multiple-fault protection             | NA  |
| Recommendations and known limitations | Filling code can be made of NOP instructions, or an illegal code that leads to a HardFault exception raise. |

Table 19. FLASH\_SM\_8

| SM CODE                               | FLASH_SM_8   |
|---------------------------------------|--|
| Description                           | Read protection (RDP), Write protection (WRP), Proprietary code readout protection (PCROP)   |
| Ownership                             | ST   |
| Detailed implementation               | Flash memory can be protected against illegal reads or erase/write by using these protection features. The combination of these techniques and the related different protection level allows <i>End user</i> to build an effective access protection policy.   |
| Error reporting                       | Refer to functional documentation - in some cases an HardFault error is generated  |
| Fault detection time                  | Refer to functional documentation  |
| Addressed fault model                 | Systematic   |
| Dependency on Device configuration    | None   |
| Initialization                        | Not needed   |
| Periodicity                           | Continuous   |
| Test for the diagnostic               | Not needed   |
| Multiple-fault protection             | Not needed   |
| Recommendations and known limitations | Hardware random-failure detection capability for Flash memory access policy is restricted to well-selected marginal failure modes, mainly affecting program counter and Flash memory interface functions. The associated diagnostic coverage is therefore expected to be not relevant in the framework of STM32L0 Series safety concept. |

## 3.6.3 Embedded SRAM

Table 20. RAM\_SM\_0

| SM CODE                 | RAM_SM_0   |
|-------------------------|--|
| Description             | Periodical software test for static random access memory (SRAM or RAM)   |
| Ownership               | End user or ST   |
| Detailed implementation | To enhance the coverage on SRAM data cells and to ensure adequate coverage for permanent faults affecting the address decoder it is required to execute a periodical software test on the system RAM memory. The selection of the algorithm must ensure the target SFF coverage for both the RAM cells and the address decoder. Evidences of the effectiveness of the coverage of the selected method must be also collected |
| Error reporting         | Depends on implementation  |
| Fault detection time    | Depends on implementation  |
| Addressed fault model   | Permanent  |

UM2037 - Rev 4 page 20/94



| SM CODE                               | RAM_SM_0   |
|---------------------------------------|--|
| Dependency on Device configuration    | RAM size can change according to the part number   |
| Initialization                        | Depends on implementation  |
| Periodicity                           | Periodic   |
| Test for the diagnostic               | Self-diagnostic capabilities can be embedded in the software, according the test implementation design strategy chosen   |
| Multiple-fault protection             | CPU_SM_0: periodical core self-test software   |
| Recommendations and known limitations | Usage of a March test C- is recommended.  Because the nature of this test can be destructive, RAM contents restore must be implemented. Possible interferences with interrupt-serving routines fired during test execution must be also considered (such routines can access to RAM invalid contents). |
|                                       | Note: unused RAM section can be excluded by the testing, under end user responsibility on actual RAM usage by final application software   |
|                                       | Startup execution of this safety mechanism is recommended for multiple fault mitigations - refer to Section 4.1.3 Notes on multiple-fault scenario for details.  |

Table 21. RAM\_SM\_2

| SM CODE                               | RAM_SM_2   |
|---------------------------------------|--|
| Description                           | Stack hardening for application software   |
| Ownership                             | End user   |
| Detailed implementation               | The stack hardening method is used to enhance the application software robustness to SRAM faults that affect the address decoder. The method is based on source code modification, introducing information redundancy in the stack-passed information to the called functions. Method contribution is relevant in case the combination between the final application software structure and the compiler settings requires a significant use of the stack for passing function parameters. |
|                                       | Implementation is the same as method CPU_SM_4  |
| Error reporting                       | Refer to CPU_SM_4  |
| Fault detection time                  | Refer to CPU_SM_4  |
| Addressed fault model                 | Refer to CPU_SM_4  |
| Dependency on Device configuration    | Refer to CPU_SM_4  |
| Initialization                        | Refer to CPU_SM_4  |
| Periodicity                           | Refer to CPU_SM_4  |
| Test for the diagnostic               | Refer to CPU_SM_4  |
| Multiple-fault protection             | Refer to CPU_SM_4  |
| Recommendations and known limitations | Refer to CPU_SM_4  |

UM2037 - Rev 4 page 21/94



Table 22. RAM\_SM\_3

| SM CODE                               | RAM_SM_3   |
|---------------------------------------|--|
| Description                           | Information redundancy for safety-related variables in application software  |
| Ownership                             | End user   |
|                                       | To address transient faults affecting SRAM controller, it is required to implement information redundancy on the safety-related system variables stored in the RAM.  |
|                                       | The guidelines for the implementation of this method are the following:  |
|                                       | <ul> <li>The system variables that are safety-related (in the sense that a wrong value due to a<br/>failure in reading on the RAM affects the safety functions) are well-identified and<br/>documented.</li> </ul> |
| Detailed implementation               | The arithmetic computation or decision based on such variables are executed twice and the two final results are compared.  |
|                                       | Safety-related variables are stored and updated in two redundant locations, and comparison is checked before consuming data.   |
|                                       | Enumerated fields must use non-trivial values, checked for coherence at least one time per <i>PST</i>  |
|                                       | Data vectors stored in SRAM must be protected by a encoding checksum (such as CRC)   |
| Error reporting                       | Depends on implementation  |
| Fault detection time                  | Depends on implementation  |
| Addressed fault model                 | Permanent and transient  |
| Dependency on Device configuration    | None   |
| Initialization                        | Depends on implementation  |
| Periodicity                           | On demand  |
| Test for the diagnostic               | Not needed   |
| Multiple-fault protection             | CPU_SM_0: periodical core self-test software   |
| Recommendations and known limitations | Implementation of this safety method shows a partial overlap with an already foreseen method for Arm® Cortex®-M0+ (CPU_SM_1); optimizations in implementing both methods are therefore possible                    |

Table 23. RAM\_SM\_4

| SM CODE                            | RAM_SM_4  |
|------------------------------------|---|
| Description                        | Control flow monitoring in application software   |
| Ownership                          | End user  |
| Detailed implementation            | In case the end user application software is executed from SRAM, permanent and transient faults affecting the memory (cells and address decoder) can interfere with the program execution.  To address such failures it is needed to implement this method. |
|                                    | For more details on the implementation, refer to description CPU_SM_1   |
| Error reporting                    | Depends on implementation   |
| Fault detection time               | Depends on implementation. Higher value is fixed by watchdog timeout interval.  |
| Addressed fault model              | Permanent and transient   |
| Dependency on Device configuration | None  |
| Initialization                     | Depends on implementation   |
| Periodicity                        | Continuous  |
| Test for the diagnostic            | NA  |

UM2037 - Rev 4 page 22/94



| SM CODE                               | RAM_SM_4   |
|---------------------------------------|--|
| Multiple-fault protection             | CPU_SM_0: periodical core self-test software                     |
| Recommendations and known limitations | Needed just in case of application software execution from SRAM. |
|                                       | CPU_SM_1 correct implementation supersedes this requirement      |

Table 24. RAM\_SM\_5

| SM CODE                               | RAM_SM_5   |
|---------------------------------------|--|
| Description                           | Periodical integrity test for application software in RAM  |
| Ownership                             | End user   |
| Detailed implementation               | In case application software or diagnostic libraries are executed in RAM, it is needed to protect the integrity of the code itself against soft-error corruptions and related code mutations. This method must check the integrity of the stored code by checksum computation techniques, on a periodic basis (at least once per <i>PST</i> ). For implementation details refer to similar method FLASH_SM_0 |
| Error reporting                       | Depends on implementation  |
| Fault detection time                  | Depends on implementation  |
| Addressed fault model                 | Permanent and transient  |
| Dependency on Device configuration    | None   |
| Initialization                        | Depends on implementation  |
| Periodicity                           | Periodic   |
| Test for the diagnostic               | Self-diagnostic capabilities can be embedded in the software, according the test implementation design strategy chosen.  |
| Multiple-fault protection             | CPU_SM_0: periodical core self test software CPU_SM_1: control flow monitoring in application software   |
| Recommendations and known limitations | This method must be implemented only in case of application software or diagnostic libraries are executed from RAM   |

# 3.6.4 System bus architecture/peripherals interconnect matrix

Table 25. BUS\_SM\_0

| SM CODE                            | BUS_SM_0   |
|------------------------------------|--|
| Description                        | Periodical software test for interconnections  |
| Ownership                          | End user   |
| Detailed implementation            | The intra-chip connection resources (Bus Matrix, AHB or APB bridges) needs to be periodically tested for permanent faults detection. Note that STM32L0 Series devices have no hardware safety mechanism to protect these structures. The test executes a connectivity test of these shared resources, including the testing of the arbitration mechanisms between peripherals. |
|                                    | According to IEC 61508:2 Table A.8, A.7.4 the method is considered able to achieve high levels of coverage   |
| Error reporting                    | Depends on implementation  |
| Fault detection time               | Depends on implementation  |
| Addressed fault model              | Permanent  |
| Dependency on Device configuration | None   |
| Initialization                     | Depends on implementation  |
| Periodicity                        | Periodic   |

UM2037 - Rev 4 page 23/94



| SM CODE                   | BUS_SM_0   |
|---------------------------|--|
| Test for the diagnostic   | Not needed   |
| Multiple-fault protection | CPU_SM_0: periodical core self-test software   |
|                           | Implementation can be considered in large part as overlapping with the widely used <i>Periodical read-back of configuration registers</i> required for several peripherals |

# Table 26. BUS\_SM\_1

| SM CODE                               | BUS_SM_1  |
|---------------------------------------|---|
| Description                           | Information redundancy in intra-chip data exchanges   |
| Ownership                             | End user  |
| Detailed implementation               | This method requires to add some kind of redundancy (for example a <i>CRC</i> checksum at packet level) to each data message exchanged inside <i>Device</i> .                                       |
|                                       | Message integrity is verified using the checksum by the application software, before consuming data.  |
| Error reporting                       | Depends on implementation   |
| Fault detection time                  | Depends on implementation   |
| Addressed fault model                 | Permanent and Transient   |
| Dependency on Device configuration    | None  |
| Initialization                        | Depends on implementation   |
| Periodicity                           | On demand   |
| Test for the diagnostic               | Not needed  |
| Multiple-fault protection             | CPU_SM_0: periodical core self-test software  |
| Recommendations and known limitations | Implementation can be in large part overlapping with other safety mechanisms requiring information redundancy on data messages for communication peripherals. Optimizations are therefore possible. |

# Table 27. LOCK\_SM\_0

| SM CODE                               | LOCK_SM_0  |
|---------------------------------------|--|
| Description                           | Lock mechanism for configuration options   |
| Ownership                             | ST   |
| Detailed implementation               | The STM32L0 Series devices feature spread protection to prevent unintended configuration changes for some peripherals and system registers (for example PVD_LOCK, timers); the spread protection detects systematic faults in software application. The use of this method is encouraged to enhance the end application robustness to systematic faults. |
| Error reporting                       | Not generated (when locked, register overwrites are just ignored)  |
| Fault detection time                  | NA   |
| Addressed fault model                 | None (Systematic only)   |
| Dependency on Device configuration    | None   |
| Initialization                        | Depends on implementation  |
| Periodicity                           | Continuous   |
| Test for the diagnostic               | Not needed   |
| Multiple-fault protection             | Not needed   |
| Recommendations and known limitations | No DC associated because this test addresses systematic faults   |

UM2037 - Rev 4 page 24/94



## 3.6.5 EXTI controller

Table 28. NVIC\_SM\_0

| SM CODE                               | NVIC_SM_0  |
|---------------------------------------|--|
| Description                           | Periodical read-back of configuration registers  |
| Ownership                             | End user   |
|                                       | This test is implemented by executing a periodical check of the configuration registers for a system peripheral against its expected value. Expected values are previously stored in RAM and adequately updated after each configuration change. The method mainly addresses transient faults affecting the configuration registers, by detecting bit flips in the registers contents. It addresses also permanent faults on registers because it is executed at least one time within <i>PST</i> after a peripheral update. |
|                                       | Method must be implemented to any configuration register whose contents are able to interfere with NVIC or EXTI behavior in case of incorrect settings. Check includes NVIC vector table.  |
| Detailed implementation               | According to the state-of-the-art automotive safety standard ISO26262, this method can achieve high levels of diagnostic coverage (DC) (refer to ISO26262:5, Table D.4)  |
|                                       | An alternative valid implementation requiring less space in SRAM can be realized on the basis of signature concept:  |
|                                       | <ul> <li>Peripheral registers to be checked are read in a row, computing a CRC checksum (use of hardware CRC is encouraged)</li> </ul>   |
|                                       | Obtained signature is compared with the golden value (computed in the same way after each register update, and stored in SRAM)   |
|                                       | Coherence between signatures is checked by the application software – signature mismatch is considered as failure detection  |
| Error reporting                       | Depends on implementation  |
| Fault detection time                  | Depends on implementation  |
| Addressed fault model                 | Permanent and Transient  |
| Dependency on Device configuration    | None   |
| Initialization                        | Values of configuration registers must be read after the boot before executing the first check   |
| Periodicity                           | Periodic   |
| Test for the diagnostic               | Not needed   |
| Multiple-fault protection             | CPU_SM_0: periodical core self-test software   |
|                                       | This method addresses only failures affecting configuration registers, and not peripheral core logic or external interface.  |
| Recommendations and known limitations | Attention must be paid to registers containing mixed combination of configuration and status bits. Mask must be used before saving register contents affecting signature, and related checks, to avoid false positive detections.  |

UM2037 - Rev 4 page 25/94



Table 29. NVIC\_SM\_1

| SM CODE                               | NVIC_SM_1   |
|---------------------------------------|---|
| Description                           | Expected and unexpected interrupt check   |
| Ownership                             | End user  |
|                                       | According to IEC 61508:2 Table A.1 recommendations, a diagnostic measure for continuous, absence or cross-over of interrupt must be implemented. The method of expected and unexpected interrupt check is implemented at application software level.  |
|                                       | The guidelines for the implementation of the method are the following:  |
|                                       | <ul> <li>The interrupts implemented on the MCU are well documented, also reporting, when possible, the expected frequency of each request (for example, the interrupts related to ADC conversion completion that come on a regular basis).</li> </ul>   |
| Detailed implementation               | <ul> <li>Individual counters are maintained for each interrupt request served, in order to detect in a given time frame the cases of a) no interrupt at all b) too many interrupt requests ("babbling idiot" interrupt source). The control of the time frame duration must be regulated according to the individual interrupt expected frequency.</li> </ul> |
|                                       | <ul> <li>Interrupt vectors related to unused interrupt source point to a default handler that<br/>reports, in case of triggering, a faulty condition (unexpected interrupt).</li> </ul>   |
|                                       | • In case an interrupt service routine is shared between different sources, a plausibility check on the caller identity is implemented.   |
|                                       | <ul> <li>Interrupt requests related to non-safety-related peripherals are handled with the same<br/>method here described, despite their originator safety classification</li> </ul>  |
| Error reporting                       | Depends on implementation   |
| Fault detection time                  | Depends on implementation   |
| Addressed fault model                 | Permanent and Transient   |
| Dependency on Device configuration    | None  |
| Initialization                        | Depends on implementation   |
| Periodicity                           | Continuous  |
| Test for the diagnostic               | Not needed  |
| Multiple-fault protection             | CPU_SM_0: periodical core self-test software  |
| Recommendations and known limitations | In order to decrease the complexity of method implementation, it is suggested to use polling technique (when possible) instead of interrupt for end system implementation   |

# 3.6.6 Direct memory access controller (DMA)

Table 30. DMA\_SM\_0

| SM CODE                            | DMA_SM_0   |
|------------------------------------|--|
| Description                        | Periodical read-back of configuration registers  |
| Ownership                          | End user   |
| Detailed implementation            | This method must be applied to <i>DMA</i> configuration register and channel addresses register as well. |
|                                    | Detailed information on the implementation of this method can be found in Section 3.6.5 EXTI controller  |
| Error reporting                    | Refer to NVIC_SM_0   |
| Fault detection time               | Refer to NVIC_SM_0   |
| Addressed fault model              | Refer to NVIC_SM_0   |
| Dependency on Device configuration | Refer to NVIC_SM_0   |
| Initialization                     | Refer to NVIC_SM_0   |
| Periodicity                        | Refer to NVIC_SM_0   |

UM2037 - Rev 4 page 26/94



| SM CODE                               | DMA_SM_0           |
|---------------------------------------|--------------------|
| Test for the diagnostic               | Refer to NVIC_SM_0 |
| Multiple-fault protection             | Refer to NVIC_SM_0 |
| Recommendations and known limitations | Refer to NVIC_SM_0 |

Table 31. DMA\_SM\_1

| SM CODE                               | DMA_SM_1  |
|---------------------------------------|---|
| Description                           | Information redundancy on data packet transferred via DMA   |
| Ownership                             | End user  |
|                                       | This method is implemented adding to data packets transferred by <i>DMA</i> a redundancy check (such as <i>CRC</i> check, or similar one) with encoding capability. Full data packet redundancy would be overkilling. |
| Detailed implementation               | The checksum encoding capability must be robust enough to guarantee at least 90% probability of detection for a single bit flip in the data packet  |
|                                       | Consistency of data packet must be checked by the application software before consuming data  |
| Error reporting                       | Depends on implementation   |
| Fault detection time                  | Depends on implementation   |
| Addressed fault model                 | Permanent and transient   |
| Dependency on Device configuration    | None  |
| Initialization                        | Depends on implementation   |
| Periodicity                           | On demand   |
| Test for the diagnostic               | Not needed  |
| Multiple-fault protection             | CPU_SM_0: periodical core self-test software  |
| Recommendations and known limitations | To give an example about checksum encoding capability, using just a bit-by-bit addition is unappropriated   |

Table 32. DMA\_SM\_2

| SM CODE                 | DMA_SM_2   |
|-------------------------|--|
| Description             | Information redundancy by including sender or receiver identifier on data packet transferred via <i>DMA</i>  |
| Ownership               | End user   |
| Detailed implementation | This method helps to identify inside the MCU the source and the originator of the message exchanged by <i>DMA</i> .  Implementation is realized by adding an additional field to protected message, with a coding convention for message type identification fixed at <i>Device</i> level. Guidelines for the identification fields are:  Identification field value must be different for each possible couple of sender or receiver on <i>DMA</i> transactions  Values chosen must be enumerated and non-trivial  Coherence between the identification field value and the message type is checked by application software before consuming data.  This method, when implemented in combination with DMA_SM_4, makes available a kind of "virtual channel" between source and destinations entities. |
| Error reporting         | Depends on implementation  |
| Fault detection time    | Depends on implementation  |

UM2037 - Rev 4 page 27/94



| SM CODE                               | DMA_SM_2                                     |
|---------------------------------------|--|
| Addressed fault model                 | Permanent and transient                      |
| Dependency on Device configuration    | None   |
| Initialization                        | Depends on implementation                    |
| Periodicity                           | On demand                                    |
| Test for the diagnostic               | Not needed                                   |
| Multiple-fault protection             | CPU_SM_0: periodical core self-test software |
| Recommendations and known limitations | None   |

# Table 33. DMA\_SM\_3

| SM CODE                               | DMA_SM_3  |
|---------------------------------------|---|
| Description                           | Periodical software test for DMA  |
| Ownership                             | End user  |
| Detailed implementation               | This method requires the periodical testing of the DMA basic functionality, implemented through a deterministic transfer of a data packet from one source to another (for example from memory to memory) and the checking of the correct transfer of the message on the target. Data packets are composed by non-trivial patterns (avoid the use of 0x0000, 0xFFFF values) and organized in order to allow the detection during the check of the following failures:  • incomplete packed transfer  • errors in single transferred word  • wrong order in packed transmitted data |
| Error reporting                       | Depends on implementation   |
| Fault detection time                  | Depends on implementation   |
| Addressed fault model                 | Permanent   |
| Dependency on Device configuration    | None  |
| Initialization                        | Depends on implementation   |
| Periodicity                           | Periodic  |
| Test for the diagnostic               | Not needed  |
| Multiple-fault protection             | CPU_SM_0: periodical core self-test software  |
| Recommendations and known limitations | None  |

# Table 34. DMA\_SM\_4

| SM CODE                 | DMA_SM_4  |
|-------------------------|---|
| Description             | DMA transaction awareness   |
| Ownership               | End user  |
| Detailed implementation | DMA transactions are non-deterministic by nature, because typically driven by external events like communication messages reception. Anyway, well-designed safety systems should keep much control as possible of events – refer for instance to IEC61508:3 Table 2 item 13 requirements for software architecture.                             |
|                         | This method is based on system knowledge of frequency and type of expected <i>DMA</i> transaction. For instance, an externally connected sensor supposed to send periodically some messages to a STM32 peripheral. Monitoring <i>DMA</i> transaction by a dedicated state machine allows to detect missing or unexpected <i>DMA</i> activities. |
| Error reporting         | Depends on implementation   |
| Fault detection time    | Depends on implementation   |

UM2037 - Rev 4 page 28/94



| SM CODE                               | DMA_SM_4   |
|---------------------------------------|--|
| Addressed fault model                 | Permanent and transient  |
| Dependency on Device configuration    | None   |
| Initialization                        | Depends on implementation  |
| Periodicity                           | Continuous   |
| Test for the diagnostic               | Not needed   |
| Multiple-fault protection             | CPU_SM_0: periodical core self-test software   |
| Recommendations and known limitations | Because <i>DMA</i> transaction termination is often linked to an interrupt generation, implementation of this method can be merged with the safety mechanism NVIC_SM_1: expected and unexpected interrupt check. |

UM2037 - Rev 4 page 29/94



# 3.6.7 Universal synchronous/asynchronous and low-power universal asynchronous receiver/ transmitter (USART and LPUART)

Table 35. UART\_SM\_0

| SM CODE                               | UART_SM_0  |
|---------------------------------------|--|
| Description                           | Periodical read-back of configuration registers  |
| Ownership                             | End user   |
|                                       | This method must be applied to UART configuration registers.   |
| Detailed implementation               | Detailed information on the implementation of this method can be found in Section 3.6.5 EXTI controller. |
| Error reporting                       | Refer to NVIC_SM_0   |
| Fault detection time                  | Refer to NVIC_SM_0   |
| Addressed fault model                 | Refer to NVIC_SM_0   |
| Dependency on Device configuration    | Refer to NVIC_SM_0   |
| Initialization                        | Refer to NVIC_SM_0   |
| Periodicity                           | Refer to NVIC_SM_0   |
| Test for the diagnostic               | Refer to NVIC_SM_0   |
| Multiple-fault protection             | Refer to NVIC_SM_0   |
| Recommendations and known limitations | Refer to NVIC_SM_0   |

Table 36. UART\_SM\_1

| SM CODE                               | UART_SM_1   |
|---------------------------------------|---|
| Description                           | Protocol error signals  |
| Ownership                             | ST  |
| Detailed implementation               | USART communication module embeds protocol error checks (like additional parity bit check, overrun, frame error) conceived to detect network-related abnormal conditions. These mechanisms are able anyway to detect a marginal percentage of hardware random failures affecting the module itself. |
|                                       | Error signals connected to these checkers are normally handled in a standard communication software, so the overhead is reduced.  |
| Error reporting                       | Error flag raise and optional Interrupt Event generation  |
| Fault detection time                  | Depends on peripheral configuration (for example baud rate), refer to functional documentation  |
| Addressed fault model                 | Permanent and transient   |
| Dependency on Device configuration    | None  |
| Initialization                        | Depends on implementation   |
| Periodicity                           | Continuous  |
| Test for the diagnostic               | Not required  |
| Multiple-fault protection             | UART_SM_2: Information redundancy techniques on messages  |
| Recommendations and known limitations | USART communication module is fitted by several different configurations – the actual composition of communication error checks depends on selected configuration.  Enabling related interrupt generation on the detection of errors is highly recommended.   |

UM2037 - Rev 4 page 30/94



# Table 37. UART\_SM\_2

| SM CODE                               | UART_SM_2  |
|---------------------------------------|--|
| Description                           | Information redundancy techniques on messages  |
| Ownership                             | End user   |
| Detailed implementation               | This method is implemented adding to data packets transferred by UART a redundancy check (like a <i>CRC</i> check, or similar one) with encoding capability. The checksum encoding capability must be robust enough to guarantee at least 90% probability of detection for a single bit flip in the data packet. |
|                                       | Consistency of data packet must be checked by the application software before consuming data.  |
| Error reporting                       | Depends on implementation  |
| Fault detection time                  | Depends on implementation  |
| Addressed fault model                 | Permanent and Transient  |
| Dependency on Device configuration    | None   |
| Initialization                        | Depends on implementation  |
| Periodicity                           | On demand  |
| Test for the diagnostic               | Not needed   |
| Multiple-fault protection             | CPU_SM_0: periodical core self-test software   |
|                                       | It is assumed that the remote UART counterpart has an equivalent capability of performing the check described.   |
| Recommendations and known limitations | Transmission full redundancy (message repetition) should not be used because its detection capability is limited to a subset of communication unit failure modes.  |
|                                       | To give an example on checksum encoding capability, using just a bit-by-bit addition is unappropriated.  |

UM2037 - Rev 4 page 31/94



Table 38. UART\_SM\_3

| SM CODE                                   | UART_SM_3  |
|---|--|
| Description                               | Information redundancy techniques on messages, including end-to-end protection.  |
| Ownership                                 | End user   |
|   | This method aims to protect the communication between a peripheral and his external counterpart establishing a kind of "protected" channel. The aim is to specifically address communication failure modes as reported in IEC61508:2, 7.4.11.1.  |
|   | Implementation guidelines are the following:   |
| Detailed implementation                   | <ul> <li>Data packet must be protected (encapsulated) by an information redundancy check, like for instance a CRC checksum computed over the packet and added to payload. Checksum encoding capability must be robust enough to guarantee at least 90% probability of detection for a single bit flip in the data packet.</li> <li>Additional field added in payload reporting an unique identification of sender or receiver and an unique</li> </ul> |
|   | increasing sequence packet number  |
|   | Timing monitoring of the message exchange (for example check the message arrival within the expected time window), detecting therefore missed message arrival conditions   |
|   | <ul> <li>Application software must verify before consuming data packet its consistency (CRC check), its<br/>legitimacy (sender or receiver) and the sequence correctness (sequence number check, no packets<br/>lost)</li> </ul>   |
| Error reporting                           | Depends on implementation  |
| Fault detection time                      | Depends on implementation  |
| Addressed fault model                     | Permanent and Transient  |
| Dependency on <i>Device</i> configuration | None   |
| Initialization                            | Depends on implementation  |
| Periodicity                               | On demand  |
| Test for the diagnostic                   | Not needed   |
| Multiple faults protection                | CPU_SM_0: periodical core self-test software   |
| Recommendations and known limitations     | Important note: it is assumed that the remote UART counterpart has an equivalent capability of performing the checks described.  |
|   | A major overlap between the requirements of this method and the implementation of complex communication software protocols can exists. Due to large adoption of these protocols in industrial applications, optimizations can be possible  |

# 3.6.8 Inter-integrated circuit (I2C)

Table 39. IIC\_SM\_0

| SM CODE                            | IIC_SM_0  |
|------------------------------------|---|
| Description                        | Periodical read-back of configuration registers   |
| Ownership                          | End user  |
| Detailed implementation            | This method must be applied to I2C configuration registers.  Detailed information on the implementation of this method can be found in Section 3.6.5 EXTI controller. |
| Error reporting                    | Refer to NVIC_SM_0  |
| Fault detection time               | Refer to NVIC_SM_0  |
| Addressed fault model              | Refer to NVIC_SM_0  |
| Dependency on Device configuration | Refer to NVIC_SM_0  |
| Initialization                     | Refer to NVIC_SM_0  |

UM2037 - Rev 4 page 32/94



| SM CODE                               | IIC_SM_0           |
|---------------------------------------|--------------------|
| Periodicity                           | Refer to NVIC_SM_0 |
| Test for the diagnostic               | Refer to NVIC_SM_0 |
| Multiple-fault protection             | Refer to NVIC_SM_0 |
| Recommendations and known limitations | Refer to NVIC_SM_0 |

# Table 40. IIC\_SM\_1

| SM CODE                               | IIC_SM_1   |
|---------------------------------------|--|
| Description                           | Protocol error signals   |
| Ownership                             | ST   |
| Detailed implementation               | I2C communication module embeds protocol error checks (like overrun, underrun, packet error etc.) conceived to detect network-related abnormal conditions. These mechanisms are able anyway to detect a marginal percentage of hardware random failures affecting the module itself. |
| Error reporting                       | Error flag raise and optional Interrupt Event generation   |
| Fault detection time                  | Depends on peripheral configuration (for example baud rate), refer to functional documentation.  |
| Addressed fault model                 | Permanent and transient  |
| Dependency on Device configuration    | None   |
| Initialization                        | Depends on implementation  |
| Periodicity                           | Continuous   |
| Test for the diagnostic               | Not needed   |
| Multiple-fault protection             | IIC_SM_2: Information redundancy techniques on messages  |
| Recommendations and known limitations | Adoption of SMBus option grants the activation of more efficient protocol-level hardware checks such as CRC-8 packet protection.  Enabling related interrupt generation on the detection of errors is highly recommended.  |

# Table 41. IIC\_SM\_2

| SM CODE                            | IIC_SM_2   |
|------------------------------------|--|
| Description                        | Information redundancy techniques on messages  |
| Ownership                          | End user   |
| Detailed implementation            | This method is implemented adding to data packets transferred by I2C a redundancy check (such as a <i>CRC</i> check, or similar one) with encoding capability. The checksum encoding capability must be robust enough to guarantee at least 90% probability of detection for a single bit flip in the data packet. |
|                                    | Consistency of data packet must be checked by the application software before consuming data.  |
| Error reporting                    | Depends on implementation  |
| Fault detection time               | Depends on implementation  |
| Addressed fault model              | Permanent and transient  |
| Dependency on Device configuration | None   |
| Initialization                     | Depends on implementation  |
| Periodicity                        | On demand  |
| Test for the diagnostic            | Not needed   |

UM2037 - Rev 4 page 33/94



| SM CODE                               | IIC_SM_2  |
|---------------------------------------|---|
| Multiple-fault protection             | CPU_SM_0: periodical core self-test software  |
| Recommendations and known limitations | It is assumed that the remote I2C counterpart has an equivalent capability of performing the check described.   |
|                                       | Transmission full redundancy (message repetition) should not be used because its detection capability is limited to a subset of communication unit failure modes. |
|                                       | To give an example on checksum encoding capability, using just a bit-by-bit addition is unappropriated.   |
|                                       | This method is overlapped with IIC_SM_3 if hardware handled CRC insertion is possible.  |

Table 42. IIC\_SM\_3

| SM CODE                               | IIC_SM_3   |
|---------------------------------------|--|
| Description                           | CRC packet-level   |
| Ownership                             | ST   |
| Detailed implementation               | I2C communication module allows to activate for specific mode of operation (SMBus) the automatic insertion (and check) of <i>CRC</i> checksums to packet data. |
| Error reporting                       | Error flag raise and optional Interrupt Event generation   |
| Fault detection time                  | Depends on peripheral configuration (for example baud rate), refer to functional documentation.  |
| Addressed fault model                 | Permanent and transient  |
| Dependency on Device configuration    | None   |
| Initialization                        | Depends on implementation  |
| Periodicity                           | Continuous   |
| Test for the diagnostic               | Not needed   |
| Multiple-fault protection             | IIC_SM_2: Information redundancy techniques on messages  |
| Recommendations and known limitations | This method can be part of the implementation for IIC_SM_2 Enabling related interrupt generation on the detection of errors is highly recommended.             |

Table 43. IIC\_SM\_4

| SM CODE                            | IIC_SM_4   |
|------------------------------------|--|
| Description                        | Information redundancy techniques on messages, including end-to-end protection.                      |
| Ownership                          | End user   |
| Detailed implementation            | This method aims to protect the communication between a I2C peripheral and his external counterpart. |
|                                    | Refer to UART_SM_3 description for detailed information.   |
| Error reporting                    | Refer to UART_SM_3   |
| Fault detection time               | Refer to UART_SM_3   |
| Addressed fault model              | Refer to UART_SM_3   |
| Dependency on Device configuration | Refer to UART_SM_3   |
| Initialization                     | Refer to UART_SM_3   |
| Periodicity                        | Refer to UART_SM_3   |
| Test for the diagnostic            | Refer to UART_SM_3   |
| Multiple-fault protection          | Refer to UART_SM_3   |

UM2037 - Rev 4 page 34/94



| SM CODE                               | IIC_SM_4   |
|---------------------------------------|--|
| Recommendations and known limitations | Important note: it is assumed that the remote I2C counterpart has an equivalent capability of performing the checks described. |
|                                       | Refer to UART_SM_3 for further notice.   |

# 3.6.9 Serial peripheral interface (SPI)

Table 44. SPI\_SM\_0

| SM CODE                               | SPI_SM_0   |
|---------------------------------------|--|
| Description                           | Periodical read-back of configuration registers  |
| Ownership                             | End user   |
|                                       | This method must be applied to SPI configuration registers.  |
| Detailed implementation               | Detailed information on the implementation of this method can be found in Section 3.6.5 EXTI controller. |
| Error reporting                       | Refer to NVIC_SM_0   |
| Fault detection time                  | Refer to NVIC_SM_0   |
| Addressed fault model                 | Refer to NVIC_SM_0   |
| Dependency on Device configuration    | Refer to NVIC_SM_0   |
| Initialization                        | Refer to NVIC_SM_0   |
| Periodicity                           | Refer to NVIC_SM_0   |
| Test for the diagnostic               | Refer to NVIC_SM_0   |
| Multiple-fault protection             | Refer to NVIC_SM_0   |
| Recommendations and known limitations | Refer to NVIC_SM_0   |

Table 45. SPI\_SM\_1

| SM CODE                               | SPI_SM_1   |
|---------------------------------------|--|
| Description                           | Protocol error signals   |
| Ownership                             | ST   |
| Detailed implementation               | SPI communication module embeds protocol error checks (like overrun, underrun, timeout and so on) conceived to detect network-related abnormal conditions. These mechanisms are able anyway to detect a marginal percentage of hardware random failures affecting the module itself. |
| Error reporting                       | Error flag raise and optional interrupt event generation   |
| Fault detection time                  | Depends on peripheral configuration (for example baud rate), refer to functional documentation.  |
| Addressed fault model                 | Permanent and transient  |
| Dependency on Device configuration    | None   |
| Initialization                        | Depends on implementation  |
| Periodicity                           | Continuous   |
| Test for the diagnostic               | NA   |
| Multiple-fault protection             | SPI_SM_2: Information redundancy techniques on messages  |
| Recommendations and known limitations | Enabling related interrupt generation on the detection of errors is highly recommended.  |

UM2037 - Rev 4 page 35/94



Table 46. SPI\_SM\_2

| SM CODE                               | SPI_SM_2   |
|---------------------------------------|--|
| Description                           | Information redundancy techniques on messages  |
| Ownership                             | End user   |
| Detailed implementation               | This method is implemented adding to data packets transferred by SPI a redundancy check (such as a <i>CRC</i> check, or similar one) with encoding capability. The checksum encoding capability must be robust enough to guarantee at least 90% probability of detection for a single bit flip in the data packet. |
|                                       | Consistency of data packet must be checked by the application software before consuming data.  |
| Error reporting                       | Depends on implementation  |
| Fault detection time                  | Depends on implementation  |
| Addressed fault model                 | Permanent and transient  |
| Dependency on Device configuration    | None   |
| Initialization                        | Depends on implementation  |
| Periodicity                           | On demand  |
| Test for the diagnostic               | Not needed   |
| Multiple-fault protection             | CPU_SM_0: periodical core self-test software   |
| Recommendations and known limitations | It is assumed that the remote SPI counterpart has an equivalent capability of performing the check described.  |
|                                       | Transmission full redundancy (message repetition) should not be used because its detection capability is limited to a subset of communication unit failure modes.  |
|                                       | To give an example on checksum encoding capability, using just a bit-by-bit addition is unappropriated.  |
|                                       | This method is overlapped with SSP_SM_3 if hardware handled CRC insertion is possible.   |

Table 47. SPI\_SM\_3

| SM CODE                               | SPI_SM_3   |
|---------------------------------------|--|
| Description                           | CRC packet-level   |
| Ownership                             | ST   |
| Detailed implementation               | SPI communication module allows to activate automatic insertion (and check) of CRC-8 or CRC-18 checksums to packet data.                           |
| Error reporting                       | Error flag raise and optional Interrupt Event generation   |
| Fault detection time                  | Depends on peripheral configuration (for example baud rate), refer to functional documentation.  |
| Addressed fault model                 | Permanent and transient  |
| Dependency on Device configuration    | None   |
| Initialization                        | Depends on implementation  |
| Periodicity                           | Continuous   |
| Test for the diagnostic               | Not needed   |
| Multiple-fault protection             | SPI_SM_2: Information redundancy techniques on messages  |
| Recommendations and known limitations | This method can be part of the implementation for SPI_SM_2 Enabling related interrupt generation on the detection of errors is highly recommended. |

UM2037 - Rev 4 page 36/94



Table 48. SPI\_SM\_4

| SM CODE                               | SPI_SM_4   |
|---------------------------------------|--|
| Description                           | Information redundancy techniques on messages, including end-to-end protection.  |
| Ownership                             | End user   |
| Detailed implementation               | This method aims to protect the communication between SPI peripheral and his external counterpart.   |
|                                       | Refer to UART_SM_3 description for detailed information.   |
| Error reporting                       | Refer to UART_SM_3   |
| Fault detection time                  | Refer to UART_SM_3   |
| Addressed fault model                 | Refer to UART_SM_3   |
| Dependency on Device configuration    | Refer to UART_SM_3   |
| Initialization                        | Refer to UART_SM_3   |
| Periodicity                           | Refer to UART_SM_3   |
| Test for the diagnostic               | Refer to UART_SM_3   |
| Multiple-fault protection             | Refer to UART_SM_3   |
| Recommendations and known limitations | Important note: it is assumed that the remote SPI counterpart has an equivalent capability of performing the checks described.  Refer to UART_SM_3 for further notice. |

### 3.6.10 USB - 2.0 Universal Serial Bus interface FS module

Table 49. USB\_SM\_0

| SM CODE                               | USB_SM_0   |
|---------------------------------------|--|
| Description                           | Periodical read-back of configuration registers  |
| Ownership                             | End user   |
|                                       | This method must be applied to USB configuration registers.  |
| Detailed implementation               | Detailed information on the implementation of this method can be found in Section 3.6.5 EXTI controller. |
| Error reporting                       | Refer to NVIC_SM_0   |
| Fault detection time                  | Refer to NVIC_SM_0   |
| Addressed fault model                 | Refer to NVIC_SM_0   |
| Dependency on Device configuration    | Refer to NVIC_SM_0   |
| Initialization                        | Refer to NVIC_SM_0   |
| Periodicity                           | Refer to NVIC_SM_0   |
| Test for the diagnostic               | Refer to NVIC_SM_0   |
| Multiple faults protection            | Refer to NVIC_SM_0   |
| Recommendations and known limitations | Refer to NVIC_SM_0   |

UM2037 - Rev 4 page 37/94



## Table 50. USB\_SM\_1

| SM CODE                               | USB_SM_1  |
|---------------------------------------|---|
| Description                           | Protocol error signals  |
| Ownership                             | ST  |
| Detailed implementation               | USB communication module embeds protocol error checks (like overrun, underrun, NRZI, bit stuffing etc.) conceived to detect network-related abnormal conditions. These mechanisms are able anyway to detect a marginal percentage of hardware random failures affecting the module itself |
| Error reporting                       | Error flag raise and optional Interrupt Event generation  |
| Fault detection time                  | Depends on peripheral configuration (for example baud rate), refer to functional documentation  |
| Addressed fault model                 | Permanent and Transient   |
| Dependency on Device configuration    | None  |
| Initialization                        | Depends on implementation   |
| Periodicity                           | Continuous  |
| Test for the diagnostic               | Not needed  |
| Multiple faults protection            | USB_SM_2: Information redundancy techniques on messages   |
| Recommendations and known limitations | Enabling related interrupt generation on the detection of errors is highly recommended.   |

## Table 51. USB\_SM\_2

| SM CODE                               | USB_SM_2   |
|---------------------------------------|--|
| Description                           | Information redundancy techniques on messages  |
| Ownership                             | ST or End user   |
| Detailed implementation               | The implementation of required information redundancy on messages, USB communication module is fitted by hardware capability. It basically allows to activate the automatic insertion (and check) of CRC checksums to packet data. |
| Error reporting                       | Error flag raise and optional Interrupt Event generation   |
| Fault detection time                  | Depends on peripheral configuration (for example baud rate), refer to functional documentation   |
| Addressed fault model                 | Permanent and Transient  |
| Dependency on Device configuration    | None   |
| Initialization                        | Error reporting configuration, if interrupt events are planned   |
| Periodicity                           | Continuous   |
| Test for the diagnostic               | Not needed   |
| Multiple faults protection            | CPU_SM_0: periodical core self-test software   |
| Recommendations and known limitations | None   |

UM2037 - Rev 4 page 38/94



## Table 52. USB\_SM\_3

| SM CODE                               | USB_SM_3  |
|---------------------------------------|---|
| Description                           | Information redundancy techniques on messages, including end-to-end protection.   |
| Ownership                             | End user  |
| Detailed implementation               | This method aims to protect the communication between an USB peripheral and his external counterpart.   |
|                                       | Refer to UART_SM_3 description for detailed information   |
| Error reporting                       | Refer to UART_SM_3  |
| Fault detection time                  | Refer to UART_SM_3  |
| Addressed fault model                 | Refer to UART_SM_3  |
| Dependency on Device configuration    | Refer to UART_SM_3  |
| Initialization                        | Refer to UART_SM_3  |
| Periodicity                           | Refer to UART_SM_3  |
| Test for the diagnostic               | Refer to UART_SM_3  |
| Multiple faults protection            | Refer to UART_SM_3  |
| Recommendations and known limitations | This method apply in case USB bulk or isochronous transfers are used. For other transfers modes the USB hardware protocol already implements several features of this requirement.  Refer to UART_SM_3 for further notice |

# 3.6.11 Touch sensing controller (TSC)

Table 53. TSC\_SM\_0

| SM CODE                               | TSC_SM_0  |
|---------------------------------------|---|
| Description                           | Periodical read-back of configuration registers   |
| Ownership                             | End user  |
| Detailed implementation               | This method must be applied to TSC configuration registers.   |
| Detailed implementation               | Detailed information on the implementation of this method can be found in Section 3.6.5 EXTI controller |
| Error reporting                       | Refer to NVIC_SM_0  |
| Fault detection time                  | Refer to NVIC_SM_0  |
| Addressed fault model                 | Refer to NVIC_SM_0  |
| Dependency on Device configuration    | Refer to NVIC_SM_0  |
| Initialization                        | Refer to NVIC_SM_0  |
| Periodicity                           | Refer to NVIC_SM_0  |
| Test for the diagnostic               | Refer to NVIC_SM_0  |
| Multiple-fault protection             | Refer to NVIC_SM_0  |
| Recommendations and known limitations | Refer to NVIC_SM_0  |

Table 54. TSC\_SM\_1

| SM CODE     | TSC_SM_1                                     |
|-------------|--|
| Description | Multiple acquisition by application software |
| Ownership   | End user                                     |

UM2037 - Rev 4 page 39/94



| SM CODE                               | TSC_SM_1   |
|---------------------------------------|--|
| Detailed implementation               | This method implements a timing information redundancy by executing multiple acquisitions on TSC input data. Multiple acquisition data are then used to determine the acquisition correct state. |
|                                       | This method overlaps on the native features of the TSC module of counting events to ensure a stable acquisition against external noise.  |
| Error reporting                       | Depends on implementation  |
| Fault detection time                  | Depends on implementation  |
| Addressed fault model                 | Transient  |
| Dependency on Device configuration    | None   |
| Initialization                        | Depends on implementation  |
| Periodicity                           | Continuous   |
| Test for the diagnostic               | Not needed   |
| Multiple-fault protection             | CPU_SM_0: periodical core self-test software   |
| Recommendations and known limitations | None   |

## Table 55. TSC\_SM\_2

| SM CODE                               | TSC_SM_2  |
|---------------------------------------|---|
| Description                           | Application-level detection of permanent failures of TSC acquisition  |
| Ownership                             | End user  |
| Detailed implementation               | This method must detect TSC module permanent failure leading to wrong or missing acquisition of touch sensing events.   |
| Error reporting                       | Depends on implementation   |
| Fault detection time                  | Depends on implementation   |
| Addressed fault model                 | Permanent   |
| Dependency on Device configuration    | None  |
| Initialization                        | Depends on implementation   |
| Periodicity                           | Periodic  |
| Test for the diagnostic               | Not needed  |
| Multiple-fault protection             | CPU_SM_0: Periodical core self-test software  |
| Recommendations and known limitations | Due to the strictly application-dependent nature of this solution, no detailed guidelines for its implementation are given here. As a solution fully based on microcontroller resources is impossible, it is necessary to leverage on the contribution from other components of the final system. |

UM2037 - Rev 4 page 40/94



# 3.6.12 Analog-to-digital converters (ADC)

Table 56. ADC\_SM\_0

| SM CODE                               | ADC_SM_0  |
|---------------------------------------|---|
| Description                           | Periodical read-back of configuration registers   |
| Ownership                             | End user  |
| Detailed implementation               | This method must be applied to ADC configuration registers.   |
|                                       | Detailed information on the implementation of this method can be found in Section 3.6.5 EXTI controller |
| Error reporting                       | Refer to NVIC_SM_0  |
| Fault detection time                  | Refer to NVIC_SM_0  |
| Addressed fault model                 | Refer to NVIC_SM_0  |
| Dependency on Device configuration    | Refer to NVIC_SM_0  |
| Initialization                        | Refer to NVIC_SM_0  |
| Periodicity                           | Refer to NVIC_SM_0  |
| Test for the diagnostic               | Refer to NVIC_SM_0  |
| Multiple faults protection            | Refer to NVIC_SM_0  |
| Recommendations and known limitations | Refer to NVIC_SM_0  |

# Table 57. ADC\_SM\_1

| SM CODE                               | ADC_SM_1  |
|---------------------------------------|---|
| Description                           | Multiple acquisition by application software  |
| Ownership                             | End user  |
| Detailed implementation               | This method implements a timing information redundancy by executing multiple acquisitions on the same input signal. Multiple acquisition data are then combined by a filter algorithm to determine the signal correct value   |
| Error reporting                       | Depends on implementation   |
| Fault detection time                  | Depends on implementation   |
| Addressed fault model                 | Permanent and Transient   |
| Dependency on Device configuration    | None  |
| Initialization                        | Depends on implementation   |
| Periodicity                           | Continuous  |
| Test for the diagnostic               | Not needed  |
| Multiple faults protection            | CPU_SM_0: periodical core self-test software  |
| Recommendations and known limitations | It is highly probable that this recommendation is satisfied by design by the end user application software. Usage of multiple acquisitions followed by average operations is a common technique in industrial applications where it is needed to survive with spurious EMI disturbs on sensor lines |

UM2037 - Rev 4 page 41/94



## Table 58. ADC\_SM\_2

| SM CODE                                   | ADC_SM_2  |
|---|---|
| Description                               | Range check by application software   |
| Ownership                                 | End user  |
| Detailed implementation                   | <ul> <li>The guidelines for the implementation of the method are the following:</li> <li>The expected range of the data to be acquired are investigated and adequately documented. Note that in a well-designed application it is improbable that during normal operation an input signal has a very near or over the upper and lower rail limit (saturation in signal acquisition).</li> <li>If the application software is aware of the state of the system, this information is to be used in the range check implementation. For example, if the ADC value is the measurement of a current through a power load, reading an abnormal value such as a current flowing in opposite direction versus the load supply may indicate a fault in the acquisition module.</li> <li>As the ADC module is shared between different possible external sources, the combination of plausibility checks on the different signals acquired can help to cover the whole input range in a very efficient way</li> </ul> |
| Error reporting                           | Depends on implementation   |
| Fault detection time                      | Depends on implementation   |
| Addressed fault model                     | Permanent and Transient   |
| Dependency on <i>Device</i> configuration | None  |
| Initialization                            | Depends on implementation   |
| Periodicity                               | Continuous  |
| Test for the diagnostic                   | Not needed  |
| Multiple faults protection                | CPU_SM_0: periodical core self-test software  |
| Recommendations and known limitations     | The implementation (and the related diagnostic efficiency) of this safety mechanism are strongly application-dependent  |

# Table 59. ADC\_SM\_3

| SM CODE                               | ADC_SM_3  |
|---------------------------------------|---|
| Description                           | Periodical software test for ADC  |
| Ownership                             | End user  |
|                                       | The method is implemented acquiring multiple signals and comparing the read value with the expected one, supposed to be know. Method can be implemented with different level of complexity: |
| Detailed implementation               | Basic complexity: acquisition and check of upper or lower rails (VDD or VSS) and internal reference voltage   |
|                                       | High complexity: in addition to basic complexity tests, acquisition of a DAC output connected to ADC input and checking all voltage excursion and linearity                                 |
| Error reporting                       | Depends on implementation   |
| Fault detection time                  | Depends on implementation   |
| Addressed fault model                 | Permanent   |
| Dependency on Device configuration    | None  |
| Initialization                        | Depends on implementation   |
| Periodicity                           | Periodic  |
| Test for the diagnostic               | Not needed  |
| Multiple faults protection            | CPU_SM_0: periodical core self-test software  |
| Recommendations and known limitations | Combination of two different complexity method can be used to better optimize test frequency in high demand safety functions  |

UM2037 - Rev 4 page 42/94



# 3.6.13 Digital-to-analog converter (DAC)

Table 60. DAC\_SM\_0

| SM CODE                               | DAC_SM_0   |
|---------------------------------------|--|
| Description                           | Periodical read-back of configuration registers  |
| Ownership                             | End user   |
|                                       | This method must be applied to DAC configuration registers.  |
| Detailed implementation               | Detailed information on the implementation of this method can be found in Section 3.6.5 EXTI controller. |
| Error reporting                       | Refer to NVIC_SM_0   |
| Fault detection time                  | Refer to NVIC_SM_0   |
| Addressed fault model                 | Refer to NVIC_SM_0   |
| Dependency on Device configuration    | Refer to NVIC_SM_0   |
| Initialization                        | Refer to NVIC_SM_0   |
| Periodicity                           | Refer to NVIC_SM_0   |
| Test for the diagnostic               | Refer to NVIC_SM_0   |
| Multiple-fault protection             | Refer to NVIC_SM_0   |
| Recommendations and known limitations | Refer to NVIC_SM_0   |

Table 61. DAC\_SM\_1

| SM CODE                               | DAC_SM_1  |
|---------------------------------------|---|
| Description                           | DAC output loopback on ADC channel  |
| Ownership                             | End user  |
| Detailed implementation               | Implementation is realized by routing the active DAC output to one ADC channel, and by checking the output current value with his expected one.   |
| Error reporting                       | Depends on implementation   |
| Fault detection time                  | Depends on implementation   |
| Addressed fault model                 | Permanent and transient   |
| Dependency on Device configuration    | None  |
| Initialization                        | Depends on implementation   |
| Periodicity                           | Continuous or on demand   |
| Test for the diagnostic               | Not needed  |
| Multiple faults protection            | CPU_SM_0: periodical core self-test software  |
| Recommendations and known limitations | Efficiency versus transient failures is linked to final application characteristics. We define as Tm the minimum duration of DAC wrong signal permanence required to violate the related safety function(s). Efficiency is maximized when execution test frequency is higher than 1/Tm. |

## 3.6.14 Comparator (COMP)

Table 62. COMP\_SM\_0

| SM CODE     | COMP_SM_0                                       |
|-------------|---|
| Description | Periodical read-back of configuration registers |
| Ownership   | End user  |

UM2037 - Rev 4 page 43/94



| SM CODE                               | COMP_SM_0  |
|---------------------------------------|--|
|                                       | This method must be applied to COMP configuration registers.   |
| Detailed implementation               | Detailed information on the implementation of this method can be found in Section 3.6.5 EXTI controller. |
| Error reporting                       | Refer to NVIC_SM_0   |
| Fault detection time                  | Refer to NVIC_SM_0   |
| Addressed fault model                 | Refer to NVIC_SM_0   |
| Dependency on Device configuration    | Refer to NVIC_SM_0   |
| Initialization                        | Refer to NVIC_SM_0   |
| Periodicity                           | Refer to NVIC_SM_0   |
| Test for the diagnostic               | Refer to NVIC_SM_0   |
| Multiple-fault protection             | Refer to NVIC_SM_0   |
| Recommendations and known limitations | Refer to NVIC_SM_0   |

# Table 63. COMP\_SM\_1

| SM CODE                               | COMP_SM_1   |
|---------------------------------------|---|
| Description                           | 1002 scheme for comparator  |
| Ownership                             | End user  |
| Detailed implementation               | This safety mechanism is implemented using the two internal comparators to take the same decision. It requires that the comparator voting is handled accordingly. |
| Error reporting                       | Depends on implementation   |
| Fault detection time                  | Depends on implementation   |
| Addressed fault model                 | Permanent and transient   |
| Dependency on Device configuration    | None  |
| Initialization                        | Depends on implementation   |
| Periodicity                           | On demand   |
| Test for the diagnostic               | Not needed  |
| Multiple-fault protection             | CPU_SM_0: periodical core self-test software  |
| Recommendations and known limitations | This method is not compatible with "window" comparator feature.   |

### Table 64. COMP\_SM\_2

| SM CODE                            | COMP_SM_2  |
|------------------------------------|--|
| Description                        | Plausibility check on inputs   |
| Ownership                          | End user   |
| Detailed implementation            | This method is used to redundantly acquire on dedicated ADC channels the analog inputs that are subjected to comparator function, and to periodically check the coherence of the comparator output on the measured values. |
| Error reporting                    | Depends on implementation  |
| Fault detection time               | Depends on implementation  |
| Addressed fault model              | Permanent  |
| Dependency on Device configuration | None   |
| Initialization                     | Depends on implementation  |

UM2037 - Rev 4 page 44/94



| SM CODE                               | COMP_SM_2                                    |
|---------------------------------------|--|
| Periodicity                           | Periodic                                     |
| Test for the diagnostic               | Not needed                                   |
| Multiple-fault protection             | CPU_SM_0: periodical core self-test software |
| Recommendations and known limitations | None   |

## Table 65. COMP\_SM\_3

| SM CODE                               | COMP_SM_3   |
|---------------------------------------|---|
| Description                           | Multiple acquisition by application software  |
| Ownership                             | End user  |
| Detailed implementation               | This method requires that application software takes a decision not on the basis of a comparator single-shot transition, but after multiple events or after the permanence of comparator trigger conditions for a certain amount of time. |
| Error reporting                       | Depends on implementation   |
| Fault detection time                  | Depends on implementation   |
| Addressed fault model                 | Transient   |
| Dependency on Device configuration    | None  |
| Initialization                        | Depends on implementation   |
| Periodicity                           | On demand   |
| Test for the diagnostic               | Not needed  |
| Multiple-fault protection             | CPU_SM_0: periodical core self-test software  |
| Recommendations and known limitations | It is highly probable that this recommendation is satisfied by design on <i>End user</i> application - multiple acquisition is a common technique in industrial applications facing electromagnetic interference on sensor lines.         |

# Table 66. COMP\_SM\_4

| SM CODE                               | COMP_SM_4   |
|---------------------------------------|---|
| Description                           | Comparator Lock mechanism   |
| Ownership                             | ST  |
| Detailed implementation               | This safety mechanism prevents configuration changes for comparator control and status registers; it addresses therefore systematic faults in the software application. |
| Error reporting                       | NA  |
| Fault detection time                  | NA  |
| Addressed fault model                 | None (Fault avoidance)  |
| Dependency on Device configuration    | None  |
| Initialization                        | Lock protection must be enabled through the COMPxLOCK bits of the COMP_CSR register.  |
| Periodicity                           | Continuous  |
| Test for the diagnostic               | NA  |
| Multiple-fault protection             | NA  |
| Recommendations and known limitations | This method does not addresses comparator configuration changes due to soft errors.   |

UM2037 - Rev 4 page 45/94



### 3.6.15 Basic timers TIM 6/7

Table 67. GTIM\_SM\_0

| SM CODE                                   | GTIM_SM_0   |
|---|---|
| Description                               | Periodical read-back of configuration registers   |
| Ownership                                 | End user  |
|   | This method must be applied to basic counter timer TIM6 or TIM7 configuration registers.                |
| Detailed implementation                   | Detailed information on the implementation of this method can be found in Section 3.6.5 EXTI controller |
| Error reporting                           | Refer to NVIC_SM_0  |
| Fault detection time                      | Refer to NVIC_SM_0  |
| Addressed fault model                     | Refer to NVIC_SM_0  |
| Dependency on <i>Device</i> configuration | Refer to NVIC_SM_0  |
| Initialization                            | Refer to NVIC_SM_0  |
| Periodicity                               | Refer to NVIC_SM_0  |
| Test for the diagnostic                   | Refer to NVIC_SM_0  |
| Multiple faults protection                | Refer to NVIC_SM_0  |
| Recommendations and known limitations     | Refer to NVIC_SM_0  |

Table 68. GTIM\_SM\_1

| SM CODE                                   | GTIM_SM_1  |
|---|--|
| Description                               | 1002 for counting timers   |
| Ownership                                 | End user   |
|   | This method implements via software a 1oo2 scheme between two counting resources.  |
|   | The guidelines for the implementation of the method are the following:   |
|   | Two timers are programmed with same time base or frequency.  |
| Detailed implementation                   | • In case of timer use as a time base: use in the application software one of the timer as time base source, and the other one just for check. Coherence check for the 1oo2 is done at application level, comparing two counters values each time the timer value is used to affect safety function. |
|   | • In case of interrupt generation usage: use the first timer as main interrupt source for the service routines, and use the second timer as a "reference" to be checked at the initial of interrupt routine  |
| Error reporting                           | Depends on implementation  |
| Fault detection time                      | Depends on implementation  |
| Addressed fault model                     | Permanent and Transient  |
| Dependency on <i>Device</i> configuration | None   |
| Initialization                            | Depends on implementation  |
| Periodicity                               | On demand  |
| Test for the diagnostic                   | Not needed   |
| Multiple faults protection                | CPU_SM_0: periodical core self-test software   |
| Recommendations and known limitations     | Tolerance implementation in timer checks is recommended to avoid false positive outcomes of the diagnostic   |

UM2037 - Rev 4 page 46/94



### 3.6.16 Advanced, general and low-power timers (TIM2/3/21/22, LPTIM)

Note:

As the timers are equipped with many different channels, each independent from the others, and possibly programmed to realize different features, the safety mechanism is selected individually for each channel.

Table 69. ATIM\_SM\_0

| SM CODE                               | ATIM_SM_0  |
|---------------------------------------|--|
| Description                           | Periodical read-back of configuration registers  |
| Ownership                             | End user   |
| Detailed implementation               | This method must be applied to advanced, general and low-power timers TIM2/3/21/22, LPTIM configuration registers. |
|                                       | Detailed information on the implementation of this method can be found in Section 3.6.5 EXTI controller.           |
| Error reporting                       | Refer to NVIC_SM_0   |
| Fault detection time                  | Refer to NVIC_SM_0   |
| Addressed fault model                 | Refer to NVIC_SM_0   |
| Dependency on Device configuration    | Refer to NVIC_SM_0   |
| Initialization                        | Refer to NVIC_SM_0   |
| Periodicity                           | Refer to NVIC_SM_0   |
| Test for the diagnostic               | Refer to NVIC_SM_0   |
| Multiple faults protection            | Refer to NVIC_SM_0   |
| Recommendations and known limitations | Refer to NVIC_SM_0   |

UM2037 - Rev 4 page 47/94



## Table 70. ATIM\_SM\_1

| SM CODE                                   | ATIM_SM_1  |
|---|--|
| Description                               | 1002 for counting timers   |
| Ownership                                 | End user   |
|   | This method implements via software a 1002 scheme between two counting resources.  |
|   | The guidelines for the implementation of the method are the following:   |
|   | Two timers are programmed with same time base or frequency.  |
| Detailed implementation                   | <ul> <li>In case of timer use as a time base: use in the application software one of the timer as time base<br/>source, and the other one just for check. Coherence check for the 1oo2 is done at application level,<br/>comparing two counters values each time the timer value is used to affect safety function.</li> </ul> |
|   | • In case of interrupt generation usage: use the first timer as main interrupt source for the service routines, and use the second timer as a "reference" to be checked at the initial of interrupt routine  |
| Error reporting                           | Depends on implementation  |
| Fault detection time                      | Depends on implementation  |
| Addressed fault model                     | Permanent and Transient  |
| Dependency on <i>Device</i> configuration | None   |
| Initialization                            | Depends on implementation  |
| Periodicity                               | On demand  |
| Test for the diagnostic                   | Not needed   |
| Multiple faults protection                | CPU_SM_0: periodical core self-test software   |
| Recommendations and known limitations     | Tolerance implementation in timer checks is recommended to avoid false positive outcomes of the diagnostic.  |
| IIIIIIauofis                              | This method apply to timer channels merely used as elapsed time counters   |

Table 71. ATIM\_SM\_2

| SM CODE                               | ATIM_SM_2   |
|---------------------------------------|---|
| Description                           | 1oo2 for input capture timers   |
| Ownership                             | End user  |
| Detailed implementation               | This method is conceived to protect timers used for external signal acquisition and measurement, like "input capture" and "encoder reading". Implementation requires to connect the external signals also to a redundant timer, and to perform a coherence check on the measured data at application level.  Coherence check between timers is executed each time the reading is used by the application software |
| Error reporting                       | Depends on implementation   |
| Fault detection time                  | Depends on implementation   |
| Addressed fault model                 | Permanent and Transient   |
| Dependency on Device configuration    | None  |
| Initialization                        | Depends on implementation   |
| Periodicity                           | On demand   |
| Test for the diagnostic               | Not needed  |
| Multiple faults protection            | CPU_SM_0: periodical core self-test software  |
| Recommendations and known limitations | To reduce the potential effect of common cause failures, it is suggested to use for redundant check a channel belonging to a different timer module and mapped to non-adjacent pin on the device package  |

UM2037 - Rev 4 page 48/94



## Table 72. ATIM\_SM\_3

| SM CODE                                   | ATIM_SM_3   |
|---|---|
| Description                               | Loop-back scheme for PWM outputs  |
| Ownership                                 | End user  |
|   | This method is implemented by connecting the PWM to a separate timer channel to acquire the generated waveform characteristics.   |
|   | The guidelines are the following:   |
|   | Both PWM frequency and duty cycle are measured and checked versus the expected value.   |
| Detailed implementation                   | • To reduce the potential effect of common cause failure, it is suggested to use for the loopback check a channel belonging to a different timer module and mapped to non-adjacent pins on the device package.  |
|   | This measure can be replaced under the end-user responsibility by different loopback schemes already in place in the final application and rated as equivalent. For example if the PWM is used to drive an external power load, the reading of the on-line current value can be used instead of the PWM duty cycle measurement. |
| Error reporting                           | Depends on implementation   |
| Fault detection time                      | Depends on implementation   |
| Addressed fault model                     | Permanent and Transient   |
| Dependency on <i>Device</i> configuration | None  |
| Initialization                            | Depends on implementation   |
| Periodicity                               | Continuous  |
| Test for the diagnostic                   | Not needed  |
| Multiple faults protection                | CPU_SM_0: periodical core self-test software  |
| Recommendations and known limitations     | Efficiency versus transient failures is linked to final application characteristics. We define as Tm the minimum duration of PWM wrong signal permanence (wrong frequency, wrong duty, or both) required to violate the related safety function(s). Efficiency is maximized when execution test frequency is higher than 1/Tm   |

## Table 73. ATIM\_SM\_4

| SM CODE                               | ATIM_SM_4  |
|---------------------------------------|--|
| Description                           | Lock bit protection for timers   |
| Ownership                             | ST   |
| Detailed implementation               | This safety mechanism allows the end user to lock down specified configuration options, avoiding unintended modifications by application software. It addresses therefore software development systematic faults |
| Error reporting                       | NA   |
| Fault detection time                  | NA   |
| Addressed fault model                 | None (Fault avoidance)   |
| Dependency on Device configuration    | None   |
| Initialization                        | Lock protection must be enabled using LOCK bits in the TIMx_BDTR register  |
| Periodicity                           | Continuous   |
| Test for the diagnostic               | NA   |
| Multiple faults protection            | NA   |
| Recommendations and known limitations | This method does not addresses timer configuration changes due to soft-errors  |

UM2037 - Rev 4 page 49/94



# 3.6.17 General-purpose input/output (GPIO)

Table 74. GPIO\_SM\_0

| SM CODE                               | GPIO_SM_0  |
|---------------------------------------|--|
| Description                           | Periodical read-back of configuration registers  |
| Ownership                             | End user   |
|                                       | This method must be applied to GPIO configuration registers.   |
| Detailed implementation               | Detailed information on the implementation of this method can be found in Section 3.6.5 EXTI controller. |
| Error reporting                       | Refer to NVIC_SM_0   |
| Fault detection time                  | Refer to NVIC_SM_0   |
| Addressed fault model                 | Refer to NVIC_SM_0   |
| Dependency on Device configuration    | GPIO availability can differ according to part number  |
| Initialization                        | Refer to NVIC_SM_0   |
| Periodicity                           | Refer to NVIC_SM_0   |
| Test for the diagnostic               | Refer to NVIC_SM_0   |
| Multiple-fault protection             | Refer to NVIC_SM_0   |
| Recommendations and known limitations | Refer to NVIC_SM_0   |

# Table 75. GPIO\_SM\_1

| SM CODE                               | GPIO_SM_1  |
|---------------------------------------|--|
| Description                           | 1002 for input GPIO lines  |
| Ownership                             | End user   |
| Detailed implementation               | This method addresses GPIO lines used as inputs. Implementation is done by connecting the external safety-related signal to two independent GPIO lines. Comparison between the two GPIO values is executed by application software each time the signal is used to affect application software behavior. |
| Error reporting                       | Depends on implementation  |
| Fault detection time                  | Depends on implementation  |
| Addressed fault model                 | Permanent and transient  |
| Dependency on Device configuration    | None   |
| Initialization                        | Depends on implementation  |
| Periodicity                           | On demand  |
| Test for the diagnostic               | Not needed   |
| Multiple-fault protection             | CPU_SM_0: periodical core self-test software   |
| Recommendations and known limitations | To reduce the potential impact of common cause failure, it is recommended to use GPIO lines:  • belonging to different I/O ports (for instance port A and B)  • with different bit port number (for instance PA1 and PB5)  • mapped to non-adjacent pins on the device package                           |

## Table 76. GPIO\_SM\_2

| SM CODE     | GPIO_SM_2                             |
|-------------|---------------------------------------|
| Description | Loopback scheme for output GPIO lines |

UM2037 - Rev 4 page 50/94



| SM CODE                               | GPIO_SM_2   |
|---------------------------------------|---|
| Ownership                             | End user  |
| Detailed implementation               | This method addresses GPIO lines used as outputs. Implementation is done by a loopback scheme, connecting the output to a different GPIO line programmed as input and by using the input line to check the expected value on output port. Comparison is executed by application software periodically and each time output is updated.  |
| Error reporting                       | Depends on implementation   |
| Fault detection time                  | Depends on implementation   |
| Addressed fault model                 | Permanent and transient   |
| Dependency on Device configuration    | None  |
| Initialization                        | Depends on implementation   |
| Periodicity                           | Continuous  |
| Test for the diagnostic               | Not needed  |
| Multiple-fault protection             | CPU_SM_0: periodical core self-test software  |
| Recommendations and known limitations | To reduce the potential impact of common cause failure, it is recommended to use GPIO lines:  • belonging to different I/O ports (for instance port A and B)  • with different bit port number (for instance PA1 and PB5)  • mapped to non-adjacent pins on the device package  Efficiency versus transient failures is linked to final application characteristics. We define as Tm the minimum duration of GPIO output wrong signal permanence required to violate the related safety function(s). Efficiency is maximized when execution test frequency is higher than 1/Tm. |

### Table 77. GPIO\_SM\_3

| SM CODE                               | GPIO_SM_3  |
|---------------------------------------|--|
| Description                           | GPIO port configuration lock register  |
| Ownership                             | ST   |
| Detailed implementation               | This safety mechanism prevents configuration changes for GPIO registers; it addresses therefore systematic faults in software application.           |
| Detailed implementation               | The use of this method is encouraged to enhance the end-application robustness for systematic faults.  |
| Error reporting                       | Depends on implementation  |
| Fault detection time                  | Depends on implementation  |
| Addressed fault model                 | None (Systematic only)   |
| Dependency on Device configuration    | None   |
| Initialization                        | Application software must apply a correct write sequence to LCKK bit (bit 16 of the GPIOx_LCKR register) after writing the final GPIO configuration. |
| Periodicity                           | Continuous   |
| Test for the diagnostic               | Not needed   |
| Multiple-fault protection             | Not needed   |
| Recommendations and known limitations | This method does not address transient faults (soft errors) that can possibly cause bit-flips on GPIO registers at running time.                     |

UM2037 - Rev 4 page 51/94



# 3.6.18 Real-time clock module (RTC)

Table 78. RTC\_SM\_0

| SM CODE                               | RTC_SM_0   |
|---------------------------------------|--|
| Description                           | Periodical read-back of configuration registers  |
| Ownership                             | End user   |
|                                       | This method must be applied to RTC configuration registers.  |
| Detailed implementation               | Detailed information on the implementation of this method can be found in Section 3.6.5 EXTI controller. |
| Error reporting                       | Refer to NVIC_SM_0   |
| Fault detection time                  | Refer to NVIC_SM_0   |
| Addressed fault model                 | Refer to NVIC_SM_0   |
| Dependency on Device configuration    | Refer to NVIC_SM_0   |
| Initialization                        | Refer to NVIC_SM_0   |
| Periodicity                           | Refer to NVIC_SM_0   |
| Test for the diagnostic               | Refer to NVIC_SM_0   |
| Multiple-fault protection             | Refer to NVIC_SM_0   |
| Recommendations and known limitations | Refer to NVIC_SM_0   |

Table 79. RTC\_SM\_1

| SM CODE                            | RTC_SM_1   |
|------------------------------------|--|
| Description                        | Application check of running RTC   |
| Ownership                          | End user   |
|                                    | The application software implements some plausibility check on RTC calendar or timing data, mainly after a power-up and further date reading by RTC.   |
|                                    | The guidelines for the implementation of the method are the following:   |
|                                    | <ul> <li>RTC backup registers are used to store coded information in order to detect the<br/>absence of VBAT during power-off period.</li> </ul>   |
| Detailed implementation            | RTC backup registers are used to periodically store compressed information on current date or time   |
|                                    | The application software executes minimal consistence checks for date reading after power-on (detecting "past" date or time retrieve).   |
|                                    | <ul> <li>Application software periodically checks that RTC is actually running, by reading RTC<br/>timestamp progress and comparing with an elapsed time measurement based on<br/>STM32 internal clock or timers.</li> </ul> |
| Error reporting                    | Depends on implementation  |
| Fault detection time               | Depends on implementation  |
| Addressed fault model              | Permanent and transient  |
| Dependency on Device configuration | None   |
| Initialization                     | Depends on implementation  |
| Periodicity                        | Periodical   |
| Test for the diagnostic            | Not needed   |
| Multiple-fault protection          | CPU_SM_0: periodical core self-test software   |

UM2037 - Rev 4 page 52/94



| SM CODE                               | RTC_SM_1   |
|---------------------------------------|--|
| Recommendations and known limitations | This method provides a limited diagnostic coverage for RTC failure modes. In case of <i>End user</i> application where RTC timestamps accuracy can affect in severe way the safety function (for example, medical data storage devices), it is strongly recommended to adopt more efficient system-level measures. |

## Table 80. RTC\_SM\_2

| SM CODE                               | RTC_SM_2   |
|---------------------------------------|--|
| Description                           | Information redundancy on backup registers   |
| Ownership                             | End user   |
| Detailed implementation               | Data stored in RTC backup registers must be protected by a checksum with encoding capability (for instance, CRC). Checksum must be checked by application software before consuming stored data. |
|                                       | This method guarantees data versus erases due to backup battery failures   |
| Error reporting                       | Depends on implementation  |
| Fault detection time                  | Depends on implementation  |
| Addressed fault model                 | Permanent and Transient  |
| Dependency on Device configuration    | None   |
| Initialization                        | Depends on implementation  |
| Periodicity                           | On demand  |
| Test for the diagnostic               | Not needed   |
| Multiple-fault protection             | CPU_SM_0: periodical core self-test software   |
| Recommendations and known limitations | None   |

# Table 81. RTC\_SM\_3

| SM CODE                               | RTC_SM_3  |
|---------------------------------------|---|
| Description                           | Application-level measures to detect failures in timestamps/event capture   |
| Ownership                             | End user  |
| Detailed implementation               | This method must detect failures affecting the RTC capability to correct execute the timestamps/event capture functions. Due to the nature strictly application-dependent of this solution, no detailed guidelines for its implementation are given here.   |
| Error reporting                       | Depends on implementation   |
| Fault detection time                  | Depends on implementation   |
| Addressed fault model                 | Permanent and transient   |
| Dependency on Device configuration    | None  |
| Initialization                        | Depends on implementation   |
| Periodicity                           | Periodic / On demand  |
| Test for the diagnostic               | Not needed  |
| Multiple-fault protection             | CPU_SM_0: Periodical core self-test software  |
| Recommendations and known limitations | This method must be used only if the timestamps/event capture function is used in the safety function implementation. It is worth noting that the use of timestamp / event capture in safety-related applications with the <i>MCU</i> in Sleep or Stop mode is prevented by the assumed requirement ASR7 (refer to Section 3.3.1 Safety requirement assumptions). |

UM2037 - Rev 4 page 53/94



# 3.6.19 Power controller (PWR)

Table 82. VSUP\_SM\_0

| SM CODE                                   | VSUP_SM_0  |
|---|--|
| Description                               | Periodical read-back of configuration registers  |
| Ownership                                 | End user   |
| Detailed implementation                   | This method must be applied to configuration registers.  |
|   | Detailed information on the implementation of this method can be found in Section 3.6.5 EXTI controller. |
| Error reporting                           | Refer to NVIC_SM_0   |
| Fault detection time                      | Refer to NVIC_SM_0   |
| Addressed fault model                     | Refer to NVIC_SM_0   |
| Dependency on <i>Device</i> configuration | Refer to NVIC_SM_0   |
| Initialization                            | Refer to NVIC_SM_0   |
| Periodicity                               | Refer to NVIC_SM_0   |
| Test for the diagnostic                   | Refer to NVIC_SM_0   |
| Multiple faults protection                | Refer to NVIC_SM_0   |
| Recommendations and known limitations     | Refer to NVIC_SM_0   |

# Table 83. VSUP\_SM\_1

| SM CODE                               | VSUP_SM_1   |
|---------------------------------------|---|
| Description                           | Supply voltage internal monitoring (PVD)  |
| Ownership                             | ST  |
| Detailed implementation               | The device features an embedded programmable voltage detector (PVD) that monitors the VDD power supply and compares it to the VPVD threshold. An interrupt can be generated when VDD drops below the VPVD threshold or when VDD is higher than the VPVD threshold |
| Error reporting                       | Interrupt Event generation  |
| Fault detection time                  | Depends on threshold programming, refer to functional documentation   |
| Addressed fault model                 | Permanent and Transient   |
| Dependency on Device configuration    | None  |
| Initialization                        | Protection enable by PVDE bit and threshold programming in Power control register (PWR_CR)  |
| Periodicity                           | Continuous  |
| Test for the diagnostic               | Not needed  |
| Multiple faults protection            | DIAG_SM_0: Periodical read-back of hardware diagnostics configuration registers   |
| Recommendations and known limitations | Internal monitoring PVD has limited capability to address failures affecting STM32L0 Series internal voltage regulator. Refer to device FMEA for details  |
|                                       | Enabling related interrupt generation on the detection of errors is highly recommended.   |

UM2037 - Rev 4 page 54/94



## Table 84. VSUP\_SM\_2

| SM CODE                               | VSUP_SM_2  |
|---------------------------------------|--|
| Description                           | Independent watchdog   |
| Ownership                             | ST   |
| Detailed implementation               | Failures in the power supplies for digital logic (core or peripherals) may lead to alteration of the application software timing, which can be detected by IWDG as safety mechanism introduced to monitor the application software control flow. Refer to CPU_SM_1 and CPU_SM_6 for further information. |
| Error reporting                       | Reset signal generation  |
| Fault detection time                  | Depends on implementation (watchdog timeout interval)  |
| Addressed fault model                 | Permanent  |
| Dependency on Device configuration    | None   |
| Initialization                        | IWDG activation. It is recommended to use the "Hardware watchdog" in Option byte settings (IWDG is automatically enabled after reset)  |
| Periodicity                           | Continuous   |
| Test for the diagnostic               | Not needed   |
| Multiple faults protection            | CPU_SM_1: control flow monitoring in application software  |
| Recommendations and known limitations | In specific part numbers IWDG can be fed by a power supply independent from the one used for CPU core and main peripherals. Such diversity helps to increase the protection guaranteed by IWDG from main power supply anomalies.   |
|                                       | The adoption of an external watchdog (refer to CPU_SM_5) adds further diversity.   |

# Table 85. VSUP\_SM\_3

| SM CODE                               | VSUP_SM_3  |
|---------------------------------------|--|
| Description                           | Internal temperature sensor check  |
| Ownership                             | End user   |
| Detailed implementation               | The internal temperature sensor must be periodically tested in order to detect abnormal increase of the die temperature – hardware faults in supply voltage system may cause excessive power consumption and consequent temperature rise |
| Error reporting                       | Depends on implementation  |
| Fault detection time                  | Depends on implementation  |
| Addressed fault model                 | Permanent  |
| Dependency on Device configuration    | None   |
| Initialization                        | None   |
| Periodicity                           | Periodic   |
| Test for the diagnostic               | Not needed   |
| Multiple faults protection            | CPU_SM_0: periodical core self-test software   |
| Recommendations and known limitations | This method also mitigates the eventuality of common-cause affecting the MCU and due to too high temperature.  |
|                                       | Refer to the device datasheet to set the threshold temperature   |

UM2037 - Rev 4 page 55/94



## Table 86. VSUP\_SM\_5

| SM CODE                               | VSUP_SM_5  |
|---------------------------------------|--|
| Description                           | System-level power supply management   |
| Ownership                             | End user   |
|                                       | This method is implemented at system level in order to guarantee the stability of power supply value over time. It can include a combination of different overlapped solutions, some listed here below (but not limited to):  • Additional voltage monitoring by external components |
| Detailed implementation               | <ul> <li>Additional voltage monitoring by external components</li> <li>Passive electronics devices able to mitigate overvoltage</li> </ul>   |
|                                       | <ul> <li>Specific design of power regulator in order to avoid power supply perturbation in presence of<br/>a single failure</li> </ul>   |
| Fault detection time                  | Depends on implementation  |
| Addressed fault model                 | Fault avoidance  |
| Dependency on Device configuration    | None   |
| Initialization                        | Depends on implementation  |
| Periodicity                           | Continuous   |
| Test for the diagnostic               | N/A  |
| Multiple faults protection            | N/A  |
| Recommendations and known limitations | Usually this method is already required/implemented to guarantee the stability of each component of the final electronic board   |

## 3.6.20 Reset and clock controller (RCC)

## Table 87. CLK\_SM\_0

| SM CODE                               | CLK_SM_0   |
|---------------------------------------|--|
| Description                           | Periodical read-back of configuration registers  |
| Ownership                             | End user   |
| Detailed implementation               | This method must be applied to configuration registers for clock and reset system (refer to RCC register map). |
| Detailed implementation               | Detailed information on the implementation of this method can be found in Section 3.6.5 EXTI controller.       |
| Error reporting                       | Refer to NVIC_SM_0   |
| Fault detection time                  | Refer to NVIC_SM_0   |
| Addressed fault model                 | Refer to NVIC_SM_0   |
| Dependency on Device configuration    | Refer to NVIC_SM_0   |
| Initialization                        | Refer to NVIC_SM_0   |
| Periodicity                           | Refer to NVIC_SM_0   |
| Test for the diagnostic               | Refer to NVIC_SM_0   |
| Multiple-fault protection             | Refer to NVIC_SM_0   |
| Recommendations and known limitations | Refer to NVIC_SM_0   |

Table 88. CLK\_SM\_1

| SM CODE     | CLK_SM_1                    |
|-------------|-----------------------------|
| Description | Clock security system (CSS) |

UM2037 - Rev 4 page 56/94



| SM CODE                               | CLK_SM_1  |
|---------------------------------------|---|
| Ownership                             | ST  |
| Detailed implementation               | The clock security system (CSS) detects the loss of high-speed external (HSE) oscillator clock activity and executes the corresponding recovery action, such as:  Switch-off HSE Commutation on the HSI Generation of related NMI |
| Error reporting                       | NMI   |
| Fault detection time                  | Depends on implementation (clock frequency value).  |
| Addressed fault model                 | Permanent and transient   |
| Dependency on Device configuration    | None  |
| Initialization                        | CSS protection must be enabled through Clock interrupt register (RCC_CIR) after boot stabilization.   |
| Periodicity                           | Continuous  |
| Test for the diagnostic               | CLK_SM_0: periodical read-back of configuration registers   |
| Multiple-fault protection             | CPU_SM_5: external watchdog   |
| Recommendations and known limitations | It is recommended to carefully read reference manual instruction on NMI generation, in order to correctly managing the faulty situation by <i>Application software</i> .  |

### Table 89. CLK\_SM\_2

| SM CODE                               | CLK_SM_2   |
|---------------------------------------|--|
| Description                           | Independent watchdog   |
| Ownership                             | ST   |
| Detailed implementation               | The independent watchdog IWDG is able to detect failures in internal main MCU clock (lower frequency).   |
| Error reporting                       | Reset signal generation  |
| Fault detection time                  | Depends on implementation (watchdog timeout interval).   |
| Addressed fault model                 | Permanent  |
| Dependency on Device configuration    | None   |
| Initialization                        | IWDG activation. It is recommended to use the <i>hardware watchdog</i> in Option byte settings (IWDG is automatically enabled after reset).                                      |
| Periodicity                           | Continuous   |
| Test for the diagnostic               | Not needed   |
| Multiple-fault protection             | CPU_SM_1: control flow monitoring in application software  |
| Recommendations and known limitations | If IWDG window option is used, <i>End user</i> must consider possible tolerance in application software execution, to avoid false error reports (affecting system availability). |

## Table 90. CLK\_SM\_3

| SM CODE                 | CLK_SM_3   |
|-------------------------|--|
| Description             | Internal clock cross-measure   |
| Ownership               | End user   |
| Detailed implementation | This method is implemented using TIM21 capabilities to be fed by the 32 KHz RTC clock or an external clock source (if available). TIM21 counter progresses are compared with another counter (fed by internal clock). Abnormal values of oscillator frequency can therefore be detected. |

UM2037 - Rev 4 page 57/94



| SM CODE                               | CLK_SM_3   |
|---------------------------------------|--|
| Error reporting                       | Depends on implementation  |
| Fault detection time                  | Depends on implementation  |
| Addressed fault model                 | Permanent  |
| Dependency on Device configuration    | None   |
| Initialization                        | Depends on implementation  |
| Periodicity                           | Periodic   |
| Test for the diagnostic               | Not needed   |
| Multiple-fault protection             | CPU_SM_1: control flow monitoring in application software  |
|                                       | CPU_SM_5: external watchdog  |
| Recommendations and known limitations | Efficiency versus transient faults is negligible. It provides only medium efficiency in permanent clock-related failure mode coverage. |

## 3.6.21 Independent and system window watchdogs (IWDG and WWDG)

|--|

| SM CODE                               | WDG_SM_0   |
|---------------------------------------|--|
| Description                           | Periodical read-back of configuration registers  |
| Ownership                             | End user   |
|                                       | This method must be applied to IWDG/WWDG configuration registers.  |
| Detailed implementation               | Detailed information on the implementation of this method can be found in Section 3.6.5 EXTI controller. |
| Error reporting                       | Refer to NVIC_SM_0   |
| Fault detection time                  | Refer to NVIC_SM_0   |
| Addressed fault model                 | Refer to NVIC_SM_0   |
| Dependency on Device configuration    | Refer to NVIC_SM_0   |
| Initialization                        | Refer to NVIC_SM_0   |
| Periodicity                           | Refer to NVIC_SM_0   |
| Test for the diagnostic               | Refer to NVIC_SM_0   |
| Multiple-fault protection             | Refer to NVIC_SM_0   |
| Recommendations and known limitations | Refer to NVIC_SM_0   |

Table 92. WDG\_SM\_1

| SM CODE                 | WDG_SM_1   |
|-------------------------|--|
| Description             | Software test for watchdog at startup  |
| Ownership               | End user   |
| Detailed implementation | This safety mechanism ensures the right functionality of the internal watchdogs in use. At startup, the software test programs the watchdog with the required expiration timeout, stores a specific non-trivial code in SRAM and waits for the reset signal. After the watchdog reset, the software understands that the watchdog has correctly triggered, and does not execute the procedure again. |
| Error reporting         | Depends on implementation  |
| Fault detection time    | Depends on implementation  |
| Addressed fault model   | Permanent  |

UM2037 - Rev 4 page 58/94



| SM CODE                               | WDG_SM_1  |
|---------------------------------------|---|
| Dependency on Device configuration    | None  |
| Initialization                        | Depends on implementation   |
| Periodicity                           | Startup (see below)   |
| Test for the diagnostic               | Not needed  |
| Multiple-fault protection             | CPU_SM_0: periodical core self-test software  |
| Recommendations and known limitations | In a typical <i>End user</i> application, this test can be executed only at startup and during maintenance or offline periods. It could be associated to IEC61508 concept of "proof test" and so it cannot be accounted for a diagnostic coverage contribution during operating time. |

### 3.6.22 Clock recovery system (CRS)

No safety mechanisms are defined for CRS because of the consequences of CoU\_8 (refer to Table 112). CRS disactivation is guaranteed by Section 3.6.31 Disable and periodic cross-check of unintentional activation of unused peripherals.

### 3.6.23 Debug support (DBG)

Table 93. DBG\_SM\_0

| SM CODE                               | DBG_SM_0   |
|---------------------------------------|--|
| Description                           | Independent watchdog   |
| Ownership                             | ST   |
| Detailed implementation               | The debug unintentional activation due to hardware random fault results in the massive disturbance of <i>CPU</i> operations, leading to intervention of the independent watchdog or alternately, the other system watchdog WWGDG or an external one. |
| Error reporting                       | Reset signal generation  |
| Fault detection time                  | Depends on implementation (watchdog timeout interval).   |
| Addressed fault model                 | Permanent  |
| Dependency on Device configuration    | None   |
| Initialization                        | Depends on implementation  |
| Periodicity                           | Continuous   |
| Test for the diagnostic               | Not needed   |
| Multiple-fault protection             | CPU_SM_1: control flow monitoring in application software  |
| Recommendations and known limitations | None   |

UM2037 - Rev 4 page 59/94



# 3.6.24 Cyclic redundancy-check module (CRC)

Table 94. CRC\_SM\_0

| SM CODE                               | CRC_SM_0   |
|---------------------------------------|--|
| Description                           | CRC self-coverage  |
| Ownership                             | ST   |
| Detailed implementation               | The CRC algorithm implemented in this module (CRC-32 Ethernet polynomial: 0x4C11DB7) offers excellent features in terms of error detection in the message. Therefore permanent and transient faults affecting CRC computations are easily detected by any operations using the module to recompute an expected signature |
| Error reporting                       | Depends on implementation  |
| Fault detection time                  | Depends on implementation  |
| Addressed fault model                 | Permanent and Transient  |
| Dependency on Device configuration    | None   |
| Initialization                        | Depends on implementation  |
| Periodicity                           | Continuous   |
| Test for the diagnostic               | Not needed   |
| Multiple faults protection            | CPU_SM_0: periodical core self-test software   |
| Recommendations and known limitations | None   |

# 3.6.25 System configuration controller (SYSCFG)

Table 95. SYSCFG\_SM\_0

| SM CODE                               | SYSCFG_SM_0  |
|---------------------------------------|--|
| Description                           | Periodical read-back of configuration registers  |
| Ownership                             | End user   |
|                                       | This method must be applied to System Configuration controller configuration registers.  |
| Detailed implementation               | This method is strongly recommended to protect registers related to hardware diagnostics activation and error reporting chain related features.                                    |
|                                       | Detailed information on the implementation of this method can be found in Section 3.6.5 EXTI controller.   |
| Error reporting                       | Refer to NVIC_SM_0   |
| Fault detection time                  | Refer to NVIC_SM_0   |
| Addressed fault model                 | Refer to NVIC_SM_0   |
| Dependency on Device configuration    | Refer to NVIC_SM_0   |
| Initialization                        | Refer to NVIC_SM_0   |
| Periodicity                           | Refer to NVIC_SM_0   |
| Test for the diagnostic               | Refer to NVIC_SM_0   |
| Multiple-fault protection             | Refer to NVIC_SM_0   |
| Recommendations and known limitations | This method is mainly overlapped by several other "configuration register read-backs" required for other <i>MCU</i> peripherals. It is reported here for the sake of completeness. |

UM2037 - Rev 4 page 60/94



Table 96. DIAG\_SM\_0

| SM CODE                               | DIAG_SM_0  |
|---------------------------------------|--|
| Description                           | Periodical read-back of hardware diagnostics configuration registers   |
| Ownership                             | End user   |
| Detailed implementation               | In STM32L0 Series several hardware-based safety mechanisms are available (they are reported in this manual with the wording Ownership=ST). This method must be applied to any configuration register related to diagnostic measure operations, including error reporting. <i>End user</i> must therefore individuate configuration registers related to:  Hardware diagnostic enable  Interrupt/NMI enable (if used for diagnostic error management) |
| Error reporting                       | Refer to NVIC_SM_0   |
| Fault detection time                  | Refer to NVIC_SM_0   |
| Addressed fault model                 | Refer to NVIC_SM_0   |
| Dependency on Device configuration    | Refer to NVIC_SM_0   |
| Initialization                        | Refer to NVIC_SM_0   |
| Periodicity                           | Refer to NVIC_SM_0   |
| Test for the diagnostic               | Refer to NVIC_SM_0   |
| Multiple-fault protection             | Refer to NVIC_SM_0   |
| Recommendations and known limitations | Refer to NVIC_SM_0   |

# 3.6.26 Flexible static memory controller (FSMC)

Table 97. FSMC\_SM\_0

| SM CODE                                   | FSMC_SM_0   |
|---|---|
| Description                               | Control flow monitoring in application software   |
| Ownership                                 | End user  |
| Detailed implementation                   | If FSMC is used to connect an external memory containing software code to be executed by the CPU, permanent and transient faults affecting the FSMC memory controller are able to interfere with the access operation by the CPU, leading to wrong data or instruction fetches. A strong control flow mechanism linked to a system watchdog is able to detect such failures, in case they interfere with the expected flow of the application software. |
|   | The implementation of this method is identical to the one reported for CPU_SM_1, refer there for details  |
| Error reporting                           | Depends on implementation   |
| Fault detection time                      | Depends on implementation. Higher value is fixed by watchdog timeout interval   |
| Addressed fault model                     | Permanent and Transient   |
| Dependency on <i>Device</i> configuration | FSMC interface is available only on selected part numbers   |
| Initialization                            | Depends on implementation   |
| Periodicity                               | Continuous  |
| Test for the diagnostic                   | N/A   |
| Multiple faults protection                | CPU_SM_0: Periodical core self test software  |
| Recommendations and known limitations     | This mechanism must be used just if FSMC external memory is used to store executable programs   |

UM2037 - Rev 4 page 61/94



## Table 98. FSMC\_SM\_1

| SM CODE                                   | FSMC_SM_1   |
|---|---|
| Description                               | Information redundancy on external memory connected to FSMC   |
| Ownership                                 | End user  |
| Detailed implementation                   | If FSMC interface is used to connect an external memory where safety-relevant data are stored, information redundancy techniques for stored data are able to address faults affecting the FSMC interface. The possible techniques are:                            |
|   | To use redundant copies of safety relevant data and perform coherence check before consuming.   |
|   | To organize data in arrays and compute the checksum field to be checked before use  |
| Error reporting                           | Depends on implementation   |
| Fault detection time                      | Depends on implementation   |
| Addressed fault model                     | Permanent and Transient   |
| Dependency on <i>Device</i> configuration | FSMC interface is available only on selected part numbers   |
| Initialization                            | Depends on implementation   |
| Periodicity                               | On demand   |
| Test for the diagnostic                   | Not needed  |
| Multiple faults protection                | CPU_SM_0: Periodical core self test software  |
| Recommendations and known limitations     | This mechanism must be used just if FSMC external memory is used to store safety-related data.  This safety mechanism can overlap with information redundancy techniques implemented at system level to address failure of physical device connected to FSMC port |

## Table 99. FSMC\_SM\_2

| SM CODE                               | FSMC_SM_2  |
|---------------------------------------|--|
| Description                           | Periodical read-back of FSMC configuration registers   |
| Ownership                             | End user   |
|                                       | This method must be applied to FSMC configuration registers.   |
| Detailed implementation               | Detailed information on the implementation of this method can be found in Section 3.6.5 EXTI controller. |
| Error reporting                       | Refer to NVIC_SM_0   |
| Fault detection time                  | Refer to NVIC_SM_0   |
| Addressed fault model                 | Refer to NVIC_SM_0   |
| Dependency on Device configuration    | FSMC interface is available only on selected part numbers  |
| Initialization                        | Refer to NVIC_SM_0   |
| Periodicity                           | Refer to NVIC_SM_0   |
| Test for the diagnostic               | Refer to NVIC_SM_0   |
| Multiple faults protection            | Refer to NVIC_SM_0   |
| Recommendations and known limitations | Refer to NVIC_SM_0   |

UM2037 - Rev 4 page 62/94



## Table 100. FSMC\_SM\_3

| SM CODE                               | FSMC_SM_3  |  |
|---------------------------------------|--|--|
| Description                           | ECC engine on NAND interface in FSMC module  |  |
| Ownership                             | ST   |  |
| Detailed implementation               | The FMC NAND Card controller includes two error correction code computation hardware blocks, one per memory bank. They reduce the host CPU workload when processing the ECC by software.                   |  |
|                                       | ECC mechanism protects data integrity on the external memory connected to NAND port  |  |
| Error reporting                       | Refer to functional documentation  |  |
| Fault detection time                  | ECC bits are checked during a memory reading   |  |
| Addressed fault model                 | Permanent and Transient  |  |
| Dependency on Device configuration    | FSMC interface is available only on selected part numbers  |  |
| Initialization                        | None   |  |
| Periodicity                           | Continuous   |  |
| Test for the diagnostic               | Not needed   |  |
| Multiple faults protection            | FSMC_SM_2: Periodical read-back of FSMC configuration registers  |  |
| Recommendations and known limitations | This method has negligible efficiency in detecting hardware random failures affecting the FSMC interface. It can be part of End user safety concept because addressing memories outside STM32L0 Series MCU |  |

## 3.6.27 True random number generator (RNG)

Table 101. RNG\_SM\_0

| SM CODE                               | RNG_SM_0   |
|---------------------------------------|--|
| Description                           | Periodical read-back of RNG configuration register RNG_CR  |
| Ownership                             | End user   |
|                                       | This method must be applied to RNG configuration registers.  |
| Detailed implementation               | Detailed information on the implementation of this method can be found in Section 3.6.5 EXTI controller. |
| Error reporting                       | Refer to NVIC_SM_0   |
| Fault detection time                  | Refer to NVIC_SM_0   |
| Addressed fault model                 | Refer to NVIC_SM_0   |
| Dependency on Device configuration    | RNG module available only on specific part numbers   |
| Initialization                        | Refer to NVIC_SM_0   |
| Periodicity                           | Refer to NVIC_SM_0   |
| Test for the diagnostic               | Refer to NVIC_SM_0   |
| Multiple-fault protection             | Refer to NVIC_SM_0   |
| Recommendations and known limitations | Refer to NVIC_SM_0   |

Table 102. RNG\_SM\_1

| SM CODE     | RNG_SM_1                         |
|-------------|----------------------------------|
| Description | RNG module entropy on-line tests |
| Ownership   | ST and End user                  |

UM2037 - Rev 4 page 63/94



| SM CODE                               | RNG_SM_1  |
|---------------------------------------|---|
| Detailed implementation               | RNG module include an internal diagnostic for the analog source entropy that can be used to detect failures on the module itself. Furthermore, the required test on generated random number difference between the previous one (as required by FIPS PUB 140-2) can be exploited as well. |
|                                       | Implementation:   |
|                                       | Check for RNG error conditions.   |
|                                       | Check the difference between generated random number and the previous one.  |
| Farance                               | CEIS, SEIS error bits in RNG status register (RNG_SR)   |
| Error reporting                       | Application software error for FIPS PUB 140-2 test fail   |
| Fault detection time                  | Depends on implementation.  |
| Addressed fault model                 | Permanent and transient   |
| Dependency on Device configuration    | RNG module available only on specific part numbers  |
| Initialization                        | Depends on implementation.  |
| Periodicity                           | Continuous  |
| Test for the diagnostic               | N/A   |
| Multiple-fault protection             | CPU_SM_0: Periodical core self test software  |
| Recommendations and known limitations | -   |

# 3.6.28 Advanced encryption standard hardware accelerator (AES)

| Table ' | 103. | <b>AES</b> | SM | 0 |
|---------|------|------------|----|---|
|---------|------|------------|----|---|

| SM CODE                               | AES_SM_0   |
|---------------------------------------|--|
| Description                           | Periodical read-back of AES configuration registers  |
| Ownership                             | End user   |
|                                       | This method must be applied to AES configuration registers.  |
| Detailed implementation               | Detailed information on the implementation of this method can be found in Section 3.6.5 EXTI controller. |
| Error reporting                       | Refer to NVIC_SM_0   |
| Fault detection time                  | Refer to NVIC_SM_0   |
| Addressed fault model                 | Refer to NVIC_SM_0   |
| Dependency on Device configuration    | AES module available only on specific part numbers   |
| Initialization                        | Refer to NVIC_SM_0   |
| Periodicity                           | Refer to NVIC_SM_0   |
| Test for the diagnostic               | Refer to NVIC_SM_0   |
| Multiple faults protection            | Refer to NVIC_SM_0   |
| Recommendations and known limitations | Refer to NVIC_SM_0   |

Table 104. AES\_SM\_1

| SM CODE     | AES_SM_1                                   |
|-------------|--|
| Description | Encryption/decryption collateral detection |
| Ownership   | ST   |

UM2037 - Rev 4 page 64/94



| SM CODE                               | AES_SM_1  |
|---------------------------------------|---|
| Detailed implementation               | Encryption and decryption operations performed by AES module are composed by several data manipulations and checks, with different level of complexity according to the selected chaining algorithm. A major part of the hardware random failures affecting AES module leads to algorithm violations/errors. Leading to decoding errors on the receiver side. |
| Error reporting                       | Several error conditions can happen, check functional documentation.  |
| Fault detection time                  | Depends on peripheral configuration   |
| Addressed fault model                 | Permanent and Transient   |
| Dependency on Device configuration    | AES module available only on specific part numbers  |
| Initialization                        | Depends on implementation.  |
| Periodicity                           | Continuous  |
| Test for the diagnostic               | NA  |
| Multiple faults protection            | AES_SM_2: Information redundancy techniques on messages   |
| Recommendations and known limitations | -   |

Table 105. AES\_SM\_2

| SM CODE                               | AES_SM_2   |
|---------------------------------------|--|
| Description                           | Information redundancy techniques on messages, including end-to-end protection.  |
| Ownership                             | End user   |
| Detailed implementation               | This method aim to protect the communication between a peripheral and his external counterpart. It is used in AES local safety concept to address failures not detected by the encryption/decryption features.  Refer to UART_SM_3 description for detailed information. |
| Error reporting                       | Refer to UART_SM_3   |
| Fault detection time                  | Refer to UART_SM_3   |
| Addressed fault model                 | Refer to UART_SM_3   |
| Dependency on Device configuration    | AES module available only on specific part numbers   |
| Initialization                        | Refer to UART_SM_3   |
| Periodicity                           | Refer to UART_SM_3   |
| Test for the diagnostic               | Refer to UART_SM_3   |
| Multiple-fault protection             | Refer to UART_SM_3   |
| Recommendations and known limitations | Important note: it is assumed that the remote counterpart has an equivalent capability of performing the checks described.  Refer to UART_SM_3 for further notice.   |

Note: Hardware random failure consequences on potential security feature violations are **not** detailed in this manual.

UM2037 - Rev 4 page 65/94



# 3.6.29 Firewall (FW)

Table 106. FWR\_SM\_0

| SM CODE                               | FWR_SM_0  |
|---------------------------------------|---|
| Description                           | Periodical read-back of Firewall configuration registers  |
| Ownership                             | End user  |
| Datelladianalamatakan                 | This method must be applied to Firewall configuration registers (also unused by End user application software). |
| Detailed implementation               | Detailed information on the implementation of this method can be found in Section 3.6.5 EXTI controller.        |
| Error reporting                       | Refer to NVIC_SM_0  |
| Fault detection time                  | Refer to NVIC_SM_0  |
| Addressed fault model                 | Refer to NVIC_SM_0  |
| Dependency on Device configuration    | Refer to NVIC_SM_0  |
| Initialization                        | Refer to NVIC_SM_0  |
| Periodicity                           | Refer to NVIC_SM_0  |
| Test for the diagnostic               | Refer to NVIC_SM_0  |
| Multiple-fault protection             | Refer to NVIC_SM_0  |
| Recommendations and known limitations | Refer to NVIC_SM_0  |

## 3.6.30 Liquid crystal display controller (LCD)

**Table 107. LCD\_SM\_0** 

| SM CODE                               | LCD_SM_0  |
|---------------------------------------|---|
| Description                           | Periodical read-back of LCD configuration registers and buffer memory.  |
| Ownership                             | End user  |
| Detailed implementation               | This method must be applied to LCD configuration registers and to the buffer memory as well.  Detailed information on the implementation of this method can be found in Section |
|                                       | 3.6.5 EXTI controller.  |
| Error reporting                       | Refer to NVIC_SM_0  |
| Fault detection time                  | Refer to NVIC_SM_0  |
| Addressed fault model                 | Refer to NVIC_SM_0  |
| Dependency on Device configuration    | Refer to NVIC_SM_0  |
| Initialization                        | Refer to NVIC_SM_0  |
| Periodicity                           | Refer to NVIC_SM_0  |
| Test for the diagnostic               | Refer to NVIC_SM_0  |
| Multiple-fault protection             | Refer to NVIC_SM_0  |
| Recommendations and known limitations | Refer to NVIC_SM_0  |

**Table 108. LCD\_SM\_1** 

| SM CODE     | LCD_SM_1                       |
|-------------|--------------------------------|
| Description | LCD acquisition by ADC channel |

UM2037 - Rev 4 page 66/94



| SM CODE                               | LCD_SM_1  |  |
|---------------------------------------|---|--|
| Ownership                             | End user  |  |
| Detailed implementation               | Correct generation of LCD driving signals is checked by ADC reading versus expected value   |  |
| Error reporting                       | Depends on implementation   |  |
| Fault detection time                  | Depends on implementation   |  |
| Addressed fault model                 | Permanent   |  |
| Dependency on Device configuration    | None  |  |
| Initialization                        | None  |  |
| Periodicity                           | Periodic  |  |
| Test for the diagnostic               | Not needed  |  |
| Multiple faults protection            | CPU_SM_0: periodical core self-test software  |  |
| Recommendations and known limitations | This method is conceived to mainly detect permanent failures affecting analog parts and therefore the execution on periodic way is acceptable. Diagnostic coverage achievable depends on the quantity of LCD signals checked. |  |

Note:

The above-described safety mechanism addresses the LCD interface included in STM32 MCUs. Because actual capability of correct image generation on LCD is not addressed by this safety mechanism, in case such feature is considered safety relevant the End user is warned to evaluate the adoption of adequate system-level measures.

### 3.6.31 Disable and periodic cross-check of unintentional activation of unused peripherals

This section reports the safety mechanism that addresses peripherals not used by the safety application, or not used at all.

Table 109. FFI\_SM\_0

| SM CODE                               | FFI_SM_0  |  |
|---------------------------------------|---|--|
| Description                           | Unused peripherals disable  |  |
| Ownership                             | End user  |  |
|                                       | This method contributes to the reduction of the probability of cross-interferences caused by peripherals not used by the software application, in case a hardware failure causes an unintentional activation. |  |
| Detailed implementation               | After the system boot, the application software must disable all unused peripherals with this procedure:  |  |
|                                       | Enable reset flag on AHB and APB peripheral reset register  |  |
|                                       | Disable clock distribution on AHB and APB peripheral clock enable register  |  |
| Error reporting                       | NA  |  |
| Fault detection time                  | NA  |  |
| Addressed fault model                 | NA  |  |
| Dependency on Device configuration    | None  |  |
| Initialization                        | NA  |  |
| Periodicity                           | Startup   |  |
| Test for the diagnostic               | Not needed  |  |
| Multiple faults protection            | FFI_SM_1: Periodical read-back of interference avoidance registers  |  |
| Recommendations and known limitations | None  |  |

UM2037 - Rev 4 page 67/94



## Table 110. FFI\_SM\_1

| SM CODE                               | FFI_SM_1   |  |
|---------------------------------------|--|--|
| Description                           | Periodical read-back of interference avoidance registers   |  |
| Ownership                             | End user   |  |
| Detailed implementation               | This method contributes to the reduction of the probability of cross-interferences between peripherals that can potentially conflict on the same input/output pins, including for instance unused peripherals. This diagnostic measure must be applied to following registers:  clock enable and disable registers  alternate function programming registers |  |
|                                       | Detailed information on the implementation of this method can be found in Section 3.6.5 EXTI controller.   |  |
| Error reporting                       | Refer to NVIC_SM_0   |  |
| Fault detection time                  | Refer to NVIC_SM_0   |  |
| Addressed fault model                 | Refer to NVIC_SM_0   |  |
| Dependency on Device configuration    | Refer to NVIC_SM_0   |  |
| Initialization                        | Refer to NVIC_SM_0   |  |
| Periodicity                           | Refer to NVIC_SM_0   |  |
| Test for the diagnostic               | Refer to NVIC_SM_0   |  |
| Multiple faults protection            | Refer to NVIC_SM_0   |  |
| Recommendations and known limitations | Refer to NVIC_SM_0   |  |

UM2037 - Rev 4 page 68/94



#### 3.6.32 System

Table 111. DUAL\_SM\_0

| SM CODE                                   | DUAL_SM_0  |  |  |
|---|--|--|--|
| Description                               | Cross-check between two STM32 MCUs   |  |  |
| Ownership                                 | End user   |  |  |
| Detailed implementation                   | This method is implemented in the spirit of technique described in IEC61508-7, A.3.5 "Reciprocal comparison by software", which is rated in IEC61508-2 Table A.4 as capable to achieve high level of diagnostic coverage.  |  |  |
|   | The two processing units exchange data reciprocally, and a fail in the comparison is considered as a detection of a failure in one of the two unit. The guidelines for the implementation are the following:   |  |  |
|   | <ul> <li>Data exchanged include output results, intermediate results <sup>(1)</sup> and the results of each software-<br/>implemented safety mechanisms executed on periodical basis on both MCUs (for example CPU_SM_0)</li> </ul>  |  |  |
|   | • Software routines devoted to data exchange/comparison must be logically separated from the software implementing the safety function(s).   |  |  |
|   | • Systematic capability of data exchange/comparison software must be equal or above the one of the software implementing the safety function(s).   |  |  |
|   | <ul> <li>Independency and lack of interference between the software implementing the data exchange/<br/>comparison and the one implementing the safety function(s) must be proven.</li> </ul>  |  |  |
|   | <ul> <li>Frequency of data exchange/comparison is imposed by the system PST (refer to <sup>(1)</sup> related timing<br/>constraints for "periodic" safety mechanisms), except for output results which needs to be exchanged/<br/>compared at the same rate they are potentially updated.</li> </ul> |  |  |
| Fault detection time                      | Depends on implementation  |  |  |
| Addressed fault model                     | Permanent and transient  |  |  |
| Dependency on <i>Device</i> configuration | None   |  |  |
| Initialization                            | Depends on implementation  |  |  |
| Periodicity                               | Periodic   |  |  |
| Test for the diagnostic                   | N/A  |  |  |
| Multiple faults protection                | CPU_SM_0: periodical core self-test software (individually executed on both processing units)  |  |  |
| Recommendations and known limitations     | This method is usually rated as "optional" because it is not strictly needed in the framework of 1002 architecture described in Section 3.2.4; anyway, it is included here only for its use in such an architecture.   |  |  |
|   | This method can provide additional safety margin for systems needing further protection against fault accumulation.  |  |  |
|   | Because this method could be a potential source of common cause failure between the two 1002 channels (in case of incorrect implementation), End User is recommended to carefully follow above the reported guidelines (box "Detailed Implementation").  |  |  |

- 1. It is defined here "intermediate result" the value of each variable able to directly influence the final individual channel output. To give some examples:
  - if final output is a value resulting from some computation (for example a PWM rate), "intermediate results" are the values of each variable included in such computation.
  - if final output if the result of a decision (for example GPIO value decided on the basis of the comparison between values), "intermediate results" are the values of each variable involved in such decision.

#### 3.7 Conditions of use

The table below provides a summary of the safety concept recommendations reported in Section 3.6: Description of hardware and software diagnostics. The conditions of use to be applied to STM32L0 Series devices are reported in form of safety mechanism requirements. Exception is represented by some conditions of use introduced by FMEA analysis in order to correctly address specific failure modes. These conditions of use are reported at the end of the table presented in this section.

Rank column reports how related safety mechanism has been considered during the analysis, with following meaning:

UM2037 - Rev 4 page 69/94



- M = this safety mechanism is always operating during normal operations no end user activity can deactivate it.
- ++ = Highly recommended being a common practice and considered in this safety manual for the computation of the safety metrics to achieve *SIL2* on a single *MCU*.
- + = Recommended as additional safety measure, but not considered in this Safety Manual for the computation of safety metrics. STM32L0 Series users can skip the implementation in case it is in contradiction with functional requirements or overlapped by another mechanism marked as "++".
- o = optional, not needed or related to specific *MCU* configuration

The "X" marker in the *Perm* and *Trans* columns in the table below, indicates that the related safety mechanism is effective for such fault model.

Table 112. List of safety mechanisms

| Device function                                   | Diagnostic | Description   | Rank             | Perm | Trans |
|---|------------|---|------------------|------|-------|
| Arm <sup>®</sup> Cortex <sup>®</sup> -<br>M0+ CPU | CPU_SM_0   | Periodical core self-test software for Arm <sup>®</sup> Cortex <sup>®</sup> -M0+ <i>CPU</i> | ++               | ×    | -     |
|   | CPU_SM_1   | Control flow monitoring in Application software   | ++               | Х    | Х     |
|   | CPU_SM_2   | Double computation in Application software  | ++               | -    | Х     |
|   | CPU_SM_3   | Arm® Cortex®-M0+ HardFault exceptions   | М                | Х    | Х     |
|   | CPU_SM_4   | Stack hardening for Application software  | +                | Х    | Х     |
|   | CPU_SM_5   | External watchdog   | ++ (1)           | Х    | Х     |
|   | CPU_SM_6   | Independent watchdog  | ++(1)            | Х    | Х     |
|   | CPU_SM_7   | MPU - Memory protection unit  | ++ (2)           | Х    | Х     |
|   | MPU_SM_0   | Periodical read-back of MPU configuration registers   | ++(2)            | Х    | Х     |
|   | FLASH_SM_0 | Periodical software test for Flash memory   | ++               | Х    | -     |
|   | FLASH_SM_1 | Control flow monitoring in application software   | ++               | Х    | Х     |
|   | FLASH_SM_2 | Arm® Cortex®-M0+ HardFault exceptions   | М                | Х    | Х     |
| Embedded Flash                                    | FLASH_SM_3 | Option byte write protection  | М                | -    | -     |
| memory  | FLASH_SM_4 | Static data encapsulation   | +                | Х    | Х     |
|   | FLASH_SM_5 | Option byte redundancy with load verification   | М                | Х    | Х     |
|   | FLASH_SM_6 | Flash memory unused area filling code   | +                | -    | -     |
|   | FLASH_SM_8 | Read/Write/Proprietary code protection  | +                | -    | -     |
|   | RAM_SM_0   | Periodical software test for SRAM memory  | ++               | Х    | -     |
|   | RAM_SM_2   | Stack hardening for application software  | +                | Х    | Х     |
| Embedded<br>SRAM                                  | RAM_SM_3   | Information redundancy for system variables in application software                         | ++               | X    | Х     |
| 0.2   | RAM_SM_4   | Control flow monitoring in application software   | o <sup>(3)</sup> | Х    | Х     |
|   | RAM_SM_5   | Periodical integrity test for application software in RAM                                   | O <sup>(3)</sup> | Х    | Х     |
| Cuatan hus  | BUS_SM_0   | Periodical software test for interconnections   | ++               | Х    | -     |
| System bus architecture                           | BUS_SM_1   | Information redundancy in intra-chip data exchanges   | ++               | Х    | Х     |
|   | NVIC_SM_0  | Periodical read-back of configuration registers   | ++               | Х    | Х     |
| EXTI controller                                   | NVIC_SM_1  | Expected and unexpected interrupt check by application software                             | ++               | Х    | Х     |

UM2037 - Rev 4 page 70/94



| Device function  | Diagnostic | Description  | Rank | Perm | Trans |
|------------------|------------|--|------|------|-------|
| DMA              | DMA_SM_0   | Periodical read-back of configuration registers  | ++   | Х    | Х     |
|                  | DMA_SM_1   | Information redundancy on data packet transferred via DMA  | ++   | Х    | Х     |
|                  | DMA_SM_2   | Information redundancy by including sender or receiver identifier on data packet transferred via DMA | ++   | ×    | Х     |
|                  | DMA_SM_3   | Periodical software test for DMA   | ++   | Х    | -     |
|                  | DMA_SM_4   | DMA transaction awareness  | ++   | Х    | Х     |
|                  | UART_SM_0  | Periodical read-back of configuration registers  | ++   | X    | Х     |
| LISART and       | UART_SM_1  | Protocol error signals   | ++   | Х    | Х     |
| USART and LPUART | UART_SM_2  | Information redundancy techniques on messages  | ++   | Х    | Х     |
|                  | UART_SM_3  | Information redundancy techniques on messages, including end-to-end protection                       | ++   | X    | Х     |
|                  | IIC_SM_0   | Periodical read-back of configuration registers  | ++   | Х    | Х     |
|                  | IIC_SM_1   | Protocol error signals   | ++   | Х    | Х     |
| I2C              | IIC_SM_2   | Information redundancy techniques on messages  | ++   | Х    | Х     |
| 120              | IIC_SM_3   | CRC packet-level   | +    | Х    | Х     |
|                  | IIC_SM_4   | Information redundancy techniques on messages, including end-to-end protection                       | +    | Х    | Х     |
|                  | SPI_SM_0   | Periodical read-back of configuration registers  | ++   | Х    | Х     |
|                  | SPI_SM_1   | Protocol error signals   | ++   | Х    | Х     |
| SPI              | SPI_SM_2   | Information redundancy techniques on messages  | ++   | Х    | Х     |
|                  | SPI_SM_3   | CRC packet-level   | +    | Х    | Х     |
|                  | SPI_SM_4   | Information redundancy techniques on messages, including end-to-end protection                       | +    | Х    | Х     |
|                  | USB_SM_0   | Periodical read-back of configuration registers  | ++   | Х    | Х     |
|                  | USB_SM_1   | Protocol error signals   | ++   | Х    | Х     |
| USB              | USB_SM_2   | Information redundancy techniques on messages  | ++   | Х    | Х     |
|                  | USB_SM_3   | Information redundancy techniques on messages, including end-to-end protection                       | +    | Х    | Х     |
|                  | TSC_SM_0   | Periodical read-back of configuration registers  | ++   | Х    | Х     |
| TSC              | TSC_SM_1   | Multiple acquisition by application software   | ++   | -    | Х     |
|                  | TSC_SM_2   | Application-level detection of permanent failures of TSC acquisition                                 | +    | Х    | -     |
|                  | ADC_SM_0   | Periodical read-back of configuration registers  | ++   | Х    | Х     |
| 450              | ADC_SM_1   | Multiple acquisition by application software   | ++   | -    | Х     |
| ADC              | ADC_SM_2   | Range check by application software  | ++   | Х    | Х     |
|                  | ADC_SM_3   | Periodical software test for ADC   | ++   | Х    | -     |
| DAG              | DAC_SM_0   | Periodical read-back of configuration registers  | ++   | Х    | Х     |
| DAC              | DAC_SM_1   | DAC output loopback on ADC channel   | ++   | Х    | Х     |
|                  | COMP_SM_0  | Periodical read-back of configuration registers  | ++   | Х    | Х     |
| COMP             | COMP_SM_1  | 1002 scheme for comparator   | ++   | Х    | Х     |
|                  | COMP_SM_2  | Plausibility check on inputs   | +    | Х    | -     |

UM2037 - Rev 4 page 71/94



| Device function             | Diagnostic  | Description  | Rank   | Perm | Trans |
|-----------------------------|-------------|--|--------|------|-------|
| COMP                        | COMP_SM_3   | Multiple acquisition by application software                                 | +      | -    | Х     |
| COMP                        | COMP_SM_4   | Comparator LOCK mechanism  | +      | -    | -     |
| Basic timers                | GTIM_SM_0   | Periodical read-back of configuration registers                              | ++     | Х    | Х     |
| TIM6/7                      | GTIM_SM_1   | 1002 for counting timers   | ++     | Х    | Х     |
|                             | ATIM_SM_0   | Periodical read-back of configuration registers                              | ++     | Х    | Х     |
| Advanced, general and low-  | ATIM_SM_1   | 1002 for counting timers   | ++     | Х    | Х     |
| power timers                | ATIM_SM_2   | 1002 for input capture timers  | ++     | Х    | Х     |
| (TIM/2/3/21/22,<br>LPTIM1/2 | ATIM_SM_3   | Loopback scheme for PWM outputs  | ++     | Х    | Х     |
|                             | ATIM_SM_4   | Lock bit protection for timers   | +      | -    | -     |
| CRC                         | CRC_SM_0    | CRC self-coverage  | ++     | Х    | Х     |
|                             | GPIO_SM_0   | Periodical read-back of configuration registers                              | ++     | Х    | Х     |
| ODIO                        | GPIO_SM_1   | 1002 for input GPIO lines  | ++     | Х    | Х     |
| GPIO                        | GPIO_SM_2   | Loopback scheme for output GPIO lines  | ++     | Х    | Х     |
|                             | GPIO_SM_3   | GPIO port configuration lock register  | +      | -    | -     |
|                             | RTC_SM_0    | Periodical read-back of configuration registers                              | ++     | Х    | Х     |
|                             | RTC_SM_1    | Application check of running RTC   | ++     | Х    | Х     |
| RTC                         | RTC_SM_2    | Information redundancy on backup registers                                   | +      | Х    | Х     |
|                             | RTC_SM_3    | Application-level measures to detect failures in timestamps or event capture | 0      | Х    | Х     |
|                             | VSUP_SM_0   | Periodical read-back of configuration registers                              | ++     | Х    | Х     |
|                             | VSUP_SM_1   | Supply voltage monitoring  | ++     | Х    | -     |
| PWR                         | VSUP_SM_2   | Independent Watchdog   | ++     | Х    | -     |
|                             | VSUP_SM_3   | Internal temperature sensor check  | 0      | -    | -     |
|                             | VSUP_SM_5   | System-level power supply management   | +      | -    | -     |
|                             | CLK_SM_0    | Periodical read-back of configuration registers                              | ++     | Х    | Х     |
| DOG                         | CLK_SM_1    | CSS Clock Security System  | ++     | Х    | -     |
| RCC                         | CLK_SM_2    | Independent Watchdog   | ++     | Х    | -     |
|                             | CLK_SM_3    | Internal clock cross-measure   | +      | Х    | -     |
| IVA/DO (VA/VA/DO            | WDG_SM_0    | Periodical read-back of configuration registers                              | ++     | Х    | Х     |
| IWDG/WWDG                   | WDG_SM_1    | Software test for watchdog at startup  | 0      | Х    | -     |
| Debug                       | DBG_SM_0    | Independent watchdog   | ++     | Х    | Х     |
|                             | LOCK_SM_0   | Lock mechanism for configuration options                                     | +      | -    | -     |
| System or                   | SYSCFG_SM_0 | Periodical read-back of configuration registers                              | ++     | Х    | Х     |
| peripheral control          | DIAG_SM_0   | Periodical read-back of hardware diagnostics configuration registers         | ++     | Х    | Х     |
|                             | FSMC_SM_0   | Control flow monitoring in application software                              | ++ (4) | Х    | Х     |
| Flexible static memory      | FSMC_SM_1   | Information redundancy on external memory connected to FSMC                  | ++(4)  | Х    | Х     |
| controller<br>(FSMC)        | FSMC_SM_2   | Periodical read-back of FSMC configuration registers.                        | ++     | Х    | Х     |
|                             | FSMC_SM_3   | ECC engine on NAND interface in FSMC module                                  | 0      | Х    | Х     |

UM2037 - Rev 4 page 72/94



| Device function  | Diagnostic | Description  | Rank | Perm | Trans |
|--|------------|--|------|------|-------|
| RNG  | RNG_SM_0   | Periodical read-back of RNG configuration register RNG_CR.   | ++   | Х    | Х     |
|  | RNG_SM_1   | RNG module entropy on-line tests   | ++   | Х    | -     |
|  | AES_SM_0   | Periodical read-back of AES configuration registers  | ++   | X    | X     |
| AES  | AES_SM_1   | Encryption/decryption collateral detection   | ++   | X    | Х     |
|  | AES_SM_2   | Information redundancy techniques on messages, including end-to-end protection   | ++   | X    | X     |
| Firewall (FW)  | FWR_SM_0   | Periodical read-back of Firewall configuration registers   | 0    | Х    | Х     |
| LCD  | LCD_SM_0   | Periodical read-back of LCD configuration registers and buffer memory.   | ++   | Х    | Х     |
|  | LCD_SM_1   | LCD acquisition by ADC channel   | ++   | Х    | -     |
| Part separation  | FFI_SM_0   | Unused peripherals disable   | ++   | -    | -     |
| (no interference)  | FFI_SM_1   | Periodical read-back of interference avoidance registers   | ++   | -    | -     |
| Arm <sup>®</sup> Cortex <sup>®</sup> -<br>M0+ <i>CPU</i>         | CoU_1      | The reset condition of Arm® Cortex®-M0+ CPU must be compatible as valid safe state at system level   | ++   | -    | -     |
| Debug  | CoU_2      | Device debug features must not be used in safety function(s) implementation  | ++   | -    | -     |
| Arm <sup>®</sup> Cortex <sup>®</sup> -<br>M0+ / Supply<br>system | CoU_3      | Low power mode state must not be used in safety function(s) implementation   | ++   | -    | -     |
| <i>Device</i> peripherals  | CoU_4      | End user must implement the required combination of safety mechanism/CoUs for each STM32 peripheral used in implementation of safety function(s) | ++   | X    | Х     |
| Flash memory subsystem   | CoU_5      | During Flash memory bank mass erase and reprogramming there must not be safety functions(s) executed by <i>Device</i> .                          | ++   | -    | -     |
| CPU subsystem  | CoU_7      | In case of multiple safety functions implementations, methods to guarantee their mutual independence must include MPU use.                       | ++   | -    | -     |
| CRS  | CoU_8      | CRS features must not be used in safety function(s) implementation   | ++   | -    | -     |
| Device   | DUAL_SM_0  | Cross-check between two STM32 MCUs   | 0    | Х    | Х     |

To achieve on the single MCU local safety metrics compatible with SIL2 target, method CPU\_SM\_6 could be sufficient. Anyway, to understand the rationale behind "++" classification for both methods, refer to the "Recommendations" row of related description in Section 3.6 for more details.

- 3. Must be considered ranked as "++" if the application software is executed on RAM.
- 4. Can be considered ranked as "o" depending on the intended use of external memory connected to FSMC.

The above-described safety mechanism or conditions of use are conceived with different levels of abstraction depending on their nature: the more a safety mechanism is implemented as application-independent, the wider is its possible use on a large range of end-user applications.

The safety analysis highlights two major partitions inside the MCU:

UM2037 - Rev 4 page 73/94

<sup>2.</sup> Can be considered ranked as "+" if only one safety function is implemented and the presence of non-safety related software is excluded.



- System-critical *MCU* modules. Every *End user* application is affected, from safety point of view, by a failure on these modules. Because they are used by every end user application, related methods or safety mechanism are mainly conceived to be application-independent. The system-critical modules on the *Device* are: CPU, RCC, PWR, bus matrix and interconnect, and Flash memory and RAM (including their interfaces).
- Peripheral modules. Such modules could be not used by the end-user application, or they could be used for non-safety related tasks. Related safety methods are therefore implemented mainly at application level, as Application software solutions or architectural solutions.

UM2037 - Rev 4 page 74/94



# 4 Safety results

This section reports the results of the safety analysis of the STM32L0 Series devices, according to IEC 61508 and to ST methodology flow, related to the hardware random and dependent failures.

# 4.1 Random hardware failure safety results

The analysis for random hardware failures of STM32L0 Series devices reported in this safety manual is executed according to STMicroelectronics methodology flow for safety analysis of semiconductor devices in compliance with IEC61508. The accuracy of results obtained are guaranteed by three factors:

- STMicroelectronics methodology flow strict adherence to IEC61508 requirements and prescriptions
- the use, during the analysis, of detailed and reliable information on microcontroller design
- the use of state-of-the-art fault injection methods and tools for safety metrics verification

The device safety analysis explored the overall and exhaustive list of device failure modes, to individuate for each of them an adequate mitigation measure (safety mechanism). The overall list of device failure modes is maintained in related *FMEA* document, provided on demand by local STMicroelectronics sales office.

In summary, with the adoption of the safety mechanisms and conditions of use reported in Section 3.7 Conditions of use, it is possible to achieve the integrity levels summarized in the following table.

| Number of devices used | Safety<br>architecture    | Target     | Safety analysis result                           |
|------------------------|---------------------------|------------|--|
| 1                      | 1001/1001D                | SIL2 LD    | Achievable                                       |
|                        |                           | SIL2 HD/CM | Achievable with potential performance impact (1) |
| 2                      | 2 1002 SIL3 LD SIL3 HD/CM | Achievable |  |
| 2                      |                           | SIL3 HD/CM | Achievable with potential performance impact     |

Table 113. Overall achievable safety integrity levels

The resulting relative safety metrics (diagnostic coverage (DC) and safe failure fraction (SFF)) and absolute safety metrics (probability of failure per hour (PFH), probability of dangerous failure on demand (PFD)) are not reported in this section but in the failure mode effect diagnostic analysis (FMEDA) snapshot, due to:

- a large number of different STM32L0 Series parts,
- · a possibility to declare non-safety-relevant unused peripherals, and
- a possibility to enable or not the different available safety mechanisms.

The *FMEDA* snapshot is a static document reporting the safety metrics computed at different detail levels (at microcontroller level and for microcontroller basic functions) for a given combination of safety mechanisms and for a given part number. If *FMEDA* computation sheet is needed, early contact the local STMicroelectronics sales representative, in order to receive information on expected delivery dates for specific device target part number.

Note:

Safety metrics computations are restricted to STM32L0 Series boundary, hence they do not include the WDTe, PEv, and VMONe processes described in Section 3.3.1 Safety requirement assumptions).

#### 4.1.1 Safety analysis result customization

The safety analysis executed for STM32L0 Series devices documented in this safety manual considers all microcontroller modules to be safety-related, thus able to interfere with the safety function, with no exclusion. This is in line with the conservative approach to be followed during the analysis of a general-purpose microcontroller, in order to be agnostic versus the final application. This means that no microcontroller module has been declared *safe* as per IEC61508-4, 3.6.8. Therefore, all microcontroller modules are included in *SFF* computations.

UM2037 - Rev 4 page 75/94

Note that the potential performance impact related to some above-reported target achievements is mainly related to the need of execution of periodical software-based diagnostics (refer to safety mechanism description for details). The impact is therefore strictly related to how much "aggressive" the system level PST is (see Section 3.3.1 Safety requirement assumptions).



In actual *End user* applications, not all the STM32L0 Series parts or modules implement a safety function. That happens if:

- · The part is not used at all (disabled), or
- The part implements functions that are not safety-related (for example, a GPIO line driving a *power-on* signaling light on an electronic board).

Implementing safety mechanisms on such parts would be a useless effort for *End user*. The safety analysis results can therefore be customized.

End user can define a STM32L0 Series part as non-safety-related based on:

- Collecting rationales and evidences that the part does not contribute to safety function.
- Collecting rationales and evidences that the part does not interfere with the safety function during normal operation, due to final system design decisions.
- Fulfilling the general condition for the mitigation of intra-MCU interferences (see Table 1).

For a non-safety-related part, End user is allowed to:

- Exclude the part from computing metrics to report in FMEDA, and
- Not implement safety mechanisms as listed in Table 112. List of safety mechanisms.

With regard to SFF computation, this section complies with the *no part / no effect* definition as per IEC 61508-4, 3.6.13 / 3.6.14.

#### 4.1.2 General requirements for freedom from interferences (FFI)

A dedicated analysis has highlighted a list of general requirements to be followed in order to mitigate potential interferences between *Device* internal modules in case of internal failures (freedom from interferences, FFI). These precautions are integral part of the *Device* safety concept and they can play a relevant role when multiple microcontroller modules are declared as *non-safety-related* by *End user* as per Section 4.1.1 Safety analysis result customization.

End user must implement the safety mechanisms listed in Table 114 (implementation details in Section 3.6 Hardware and software diagnostics) regardless any evaluation of their contribution to safety metrics.

| Diagnostic | Description   |
|------------|---|
| FFI_SM_0   | Unused peripheral disable   |
| FFI_SM_1   | Periodical read-back of interference avoidance registers  |
| BUS_SM_0   | Periodical software test for interconnections   |
| NVIC_SM_0  | Periodical read-back of configuration registers   |
| NVIC_SM_1  | Expected and unexpected interrupt check by application software                                       |
| DMA_SM_0   | Periodical read-back of configuration registers   |
| DMA_SM_2   | Information redundancy including sender or receiver identifier on data packet transferred via DMA (1) |
| DMA_SM_4   | DMA transactions awareness <sup>(1)</sup>   |
| GPIO_SM_0  | Periodical read-back of configuration registers   |

Table 114. List of general requirements for FFI

1. To be implemented only if DMA is actually used

# 4.1.3 Notes on multiple-fault scenario

According to the requirements of IEC61508, the safety analysis for STM32L0 Series devices considered multiple-fault scenarios. Furthermore, following the spirit of ISO26262 (the reference and state-of-the-art standard norm for integrated circuit safety analysis), the analysis investigated possible causes preventing the implemented safety mechanisms from being effective, in order to determine appropriate counter-measures. In the *Multiple-fault protection* field, the tables in Section 3.6 Hardware and software diagnostics report the safety mechanisms required to properly manage a multiple-fault scenario, including mitigation measures against failures making safety mechanisms ineffective.

It is strongly recommended that the safety concept includes such mitigation measures, and in particular for systems operating during long periods, as they tend to accumulate errors.

UM2037 - Rev 4 page 76/94



Indeed, fault accumulation issue has been taken into account during STM32L0 Series devices safety analysis. Another potential source of multiple error condition is the accumulation of permanent failures during power-off periods. Indeed, if the end system is not powered, no safety mechanism are active and so able to early detect the insurgence of such failures. To mitigate this potential issue, it is strongly recommended to execute all periodic safety mechanism at each system power-up; this measure guarantees a fresh system start with a fault-free hardware. This recommendation is given for periodic safety mechanisms rated as "++" (highly recommended) in the Device safety concept, and mainly for the most relevant ones in term of failure distribution: CPU\_SM\_0, FLASH\_SM\_0, RAM\_SM\_0. This startup execution is strongly recommended regardless the safety functions mode of operations and/or the value of PST.

# 4.2 Analysis of dependent failures

The analysis of dependent failures is important for microcontroller and microprocessor devices. The main subclasses of dependent failures are *CCFs*. Their analysis is ruled by the IEC 61508:2 annex E that lists the design requirements to be verified to allow the use of on-chip redundancy for integrated circuits with one common semiconductor substrate.

As there is no on-chip redundancy on STM32L0 Series devices, the CCF quantification through the  $\beta$ IC computation method - as required by Annex E.1, item i - is not required. Note that, in the case of 10o2 safety architecture implementation, *End user* is required to evaluate the  $\beta$  and  $\beta$ D parameters (used in PFH computation) that reflect the common cause factors between the two channels.

The *Device* architecture and structures can be potential sources of dependent failures. These are analyzed in the following sections. The referred safety mechanisms are described in Section 3.6 Hardware and software diagnostics.

#### 4.2.1 Power supply

Power supply is a potential source of dependent failures, because any alteration can simultaneously affect many modules, leading to not-independent failures. The following safety mechanisms address and mitigate those dependent failures:

- VSUP SM 1: detection of abnormal value of supply voltage;
- VSUP\_SM\_2: the independent watchdog is different from the digital core of the MCU, and this diversity
  helps to mitigate dependent failures related to the main supply alterations. As reported in VSUP\_SM\_2
  description, separate power supply for IWDG or/and the adoption of an external watchdog (CPU\_SM\_5)
  increase such diversity.

The adoption of such safety mechanisms is therefore highly recommended despite their minor contribution to the safety metrics to reach the required safety integrity level. Refer to Section 3.6.19 Power controller (PWR) for the detailed safety mechanism descriptions.

#### 4.2.2 Clock

System clocks are a potential source of dependent failures, because alterations in the clock characteristics (frequency, jitter) can affect many parts, leading to not-independent failures. The following safety mechanisms address and mitigate such dependent failures:

- CLK\_SM\_1: the clock security system is able to detect hard alterations (stop) of system clock and activate
  the adequate recovery actions.
- CLK\_SM\_2: the independent watchdog has a dedicated clock source. The frequency alteration of the system clock leads to the watchdog window violations by the triggering routine on the application software, leading to the *MCU* reset by watchdog.

The adoption of such safety mechanism is therefore highly recommended despite their minor contribution to the safety metrics to reach the required safety integrity level. Refer to Section 3.6.20 Reset and clock controller (RCC) for detailed safety mechanisms description.

UM2037 - Rev 4 page 77/94



#### 4.2.3 DMA

The *DMA* function can be involved in data transfers operated by most of the peripherals. Failures of *DMA* can interfere with the behavior of the system peripherals or application software, leading to dependent failures. The adoption of the following safety mechanisms is therefore highly recommended (refer to Section 3.6.6 Direct memory access controller (DMA) for description):

- DMA SM 0
- DMA\_SM\_1
- DMA\_SM\_2

Note: Only DMA\_SM\_0 must be implemented if DMA is not used for data transfer.

#### 4.2.4 Internal temperature

The abnormal increase of the internal temperature is a potential source of dependent failures, as it can affect many *MCU* parts. The following safety mechanism mitigates this potential effect (refer to Section 3.6.19 Power controller (PWR) for description):

VSUP\_SM\_3: the internal temperature read and check allows the user to quickly detect potential risky conditions before they lead to a series of internal failures.

UM2037 - Rev 4 page 78/94



# 5 List of evidences

A *safety case database* stores all the information related to the safety analysis performed to derive the results and conclusions reported in this safety manual.

The safety case database is composed of the following:

- · safety case with the full list of all safety-analysis-related documents
- STMicroelectronics' internal *FMEDA* tool database for the computation of safety metrics, including estimated and measured values
- safety report, a document that describes in detail the safety analysis executed on STM32L0 Series devices and the clause-by-clause compliance to IEC 61508
- STMicroelectronics' internal fault injection campaign database including tool configuration and settings, fault injection logs and results

As these materials contain STMicroelectronics' confidential information, they are only available for the purpose of audit and inspection by authorized bodies, without being published, which conforms to Note 2 of IEC 61508:2, 7.4.9.7.

UM2037 - Rev 4 page 79/94



# 6 Change impact analysis for other safety standards

The safety analysis reported in this safety manual is executed according to the IEC 61508 safety norm. This section reports the outcome of a change impact analysis with respect to different safety standards. For each new safety standard addressed, the following items are considered:

- Differences in the suggested hardware architecture (architectural categories), and how to map to safety architectures of IEC 61508.
- Differences in the safety integrity level definitions and metrics computation methods, and how to recompute and judge the safety performances of the devices according to the new standard.

The safety standards examined within this change impact analysis are:

- ISO 13849-1:2015, ISO13849-2:2012 Safety of machinery and Safety-related parts of control systems,
- IEC 62061:2005+AMD1:2012+AMD2:2015 Safety of machinery and Functional safety of safety-related electrical, electronic and programmable electronic control systems,
- IEC 61800-5-2:2016 Adjustable speed electrical power drive systems Part 5-2: Safety requirements Functional

# 6.1 ISO 13849-1:2015, ISO 13849-2:2012

ISO 13849-1 is a type B1 standard. It provides a guideline for the development of Safety-related parts of machinery control systems (SRP/CS) including programmable electronics, hardware and software.

#### 6.1.1 ISO 13849 architectural categories

ISO 13849-1:2015 reports in section 4.4, Figure 4 a typical safety function diagrammatic presentation. Under the assumption that the compliant item as defined in section is used to implement the b (logic), the equivalence of the ISO 13849 representation with the one in Section 3.2.1 is evident. The mapping of ISO 13849 architectures with the one described in Section 3 is possible.

ISO 13849-1:2015 in section  $\S 6$  defines in details five different categories. The following table lists for each category the possible implementation by one of the IEC 61508 compliant architectures described in this manual in Section 3. It is worth to note that for each category, the achievable PL is decided by the specific values of diagnostic coverage (DC)<sub>avg</sub> and mean time to dangerous failure (MTTFd) (refer to Section 6.1.2 for details on computations).

UM2037 - Rev 4 page 80/94



| ISO13849-1:2015 |        | Link to IEC61508-compliant safety                           | Notes (a cuetus inte   |  |
|-----------------|--------|---|--|--|
| Category        | Clause | architectures   | Notes/constraints  |  |
| В               | 6.2.3  | Possible with 1001 architecture                             | No requirements for <i>MTTFd</i> and <i>DC</i> <sub>avg</sub> are given for category B, anyway it is recommended to follow safety manual recommendation.   |  |
| 1               | 6.2.4  | Not recommended   | Category not recommended because of the NOTE1 in IEC13849-1, section §6.2.4.   |  |
| 2               | 6.2.5  | Possible with 1001 architecture (external WDT is mandatory) | The adoption of external WDT (CPU_SM_5) acting as TE is mandatory.  Constraints on <i>DC</i> <sub>avg</sub> and <i>MTTFd</i> can be satisfied but computations are needed <sup>(1)</sup> .  Constraints on <i>CCF</i> are satisfied <sup>(2)</sup> .           |  |
| 3               | 6.2.6  | Possible with 1002 architecture + DUAL_SM_0                 | Constraints on <i>DC</i> <sub>avg</sub> and <i>MTTFd</i> can be satisfied but computations are needed <sup>(1)</sup> Constraints on <i>CCF</i> are satisfied <sup>(2)</sup> .  |  |
| 4               | 6.2.7  | Possible with 1002 architecture + DUAL_SM_0                 | Implementation of DUAL_SM_0 scheme is mandatory to mitigate fault accumulation.  Constraints on <i>DC</i> <sub>avg</sub> and <i>MTTFd</i> can be satisfied but computations are needed <sup>(1)</sup> Constraints on <i>CCF</i> are satisfied <sup>(2)</sup> . |  |

Table 115. ISO 13849 architectural categories

- Computations related to DC<sub>avg</sub> and MTTFd can involve also other components than Device because used in the safety function implementation (sensors, actuators, etc). The figures need therefore to be evaluated at system level – refer to Section 6.1.2 for the correct interpretation of Device data in such a computation.
- CCF additional requirements expressed in ISO13849-1, Annex F table F.1 are basically enforcing the
  system implementation and therefore outside the scope of this manual. It is worth to note that the complete
  safety analysis resulting as output of the IEC61508 compliance activity (this manual) helps to claim the
  score for item #4 in Table F.1.

#### 6.1.2 ISO 13849 safety metrics computation

Appendix C of ISO 13849 presents tables of standardized mean time to dangerous failure (MTTFd) for the various electric or electronics components. However, table C.3 in ISO 13849 points to ICs manufacturer's data while attempting to classify *MTTFd* for programmable ICs. As a consequence, safety analysis results of this Safety Manual can be re-mapped in ISO 13849 domain, because even computed for IEC 61508 they are definitely more and more accurate in the definition of dangerous failures identification.

When for a certain component PFH << 1 it can be assumed that MTTFd = 1 / PFH.

It is worth to note that according ST methodology, FMEDA data includes failure rate related to transient faults without any assumption about their potential partial safeness. Because of this assumption, *PFH* values in Device FMEDA leads to very conservative values for computed *MTTFd*.

In ISO 13849-1 the DC for each single component has the same meaning of the IEC 61508 metric; results of this safety manual and related FMEA/FMEDA can therefore be reused. However, this standard defines the concept of  $DC_{\text{avg}}$  applicable to the whole SRP/CS in the form of the equation defined in Annex E, formula E.1, where the contribution of each part of the control system is weighted with respect to MTTFd of the various subsystems of the channel. The End User is therefore responsible for the computations of the overall  $DC_{\text{avg}}$ .

The standard denies any possibility of fault exclusion while calculating  $DC_{avg}$  (ISO13849-2 Tab.D.21 no exclusion allowed), which is also the assumption of *Device* analysis documented in this safety manual.

Note: Each architectural solution analyzed in this safety manual results in PFH values producing high MTTFd.

UM2037 - Rev 4 page 81/94



#### 6.2 IEC 62061:2005+AMD1:2012+AMD2:2015

This standard is applicable in the specification, design and verification or validation of safety-related electrical control systems (SRECS) of machines. *SRECS* is the electrical or electronics control system of the machine which failure could lead to reduction or loss of safety. *SRECS* implements a safety-related control function (SRCF) to prevent any increase of the risk.

Because STM32xx has been classified as Type B according IEC61508 (refer to Section 3.2.2 ), it must be considered as a "complex component" in IEC62061 definition.

#### 6.2.1 IEC 62061 architectural categories

IEC 62061 defines a set of basic system architectures to be used for the design of safety-related electrical control systems (safety-related electrical control systems (SRECS)) implementing their *SRCF*s. The following table lists for each system architecture the possible implementation/mapping by/to one of the IEC 61508 compliant architectures described in this manual in Section 3.

Safety metrics related to STM32xx *MCU* can be reused from IEC61508 analysis (refer to device FMEDA), while their combination with the ones related to other devices included in the system is full responsibility of *End user*.

| IEC 62061    |           | Link to IEC61508-compliant safety   | Notes/constraints  |  |
|--------------|-----------|---|--|--|
| Architecture | Clause    | architectures   | Notes/Constraints  |  |
| А            | 6.7.8.2.2 | Equivalent of 1001, with <i>HFT</i> = 0, no diagnostic function(s) implemented.   | -  |  |
| В            | 6.7.8.2.3 | Equivalent to 1002 with <i>HFT</i> = 1, a single failure does not lead to the loss of <i>SRCF</i> .  No diagnostic function(s) implemented. | -  |  |
| С            | 6.7.8.2.4 | Equivalent of 1001 architecture.  | All requirements related to 1001 architecture must be implemented. |  |
| D            | 6.7.8.2.5 | Equivalent of 1002 architecture.  | All requirements related to 1002 architecture must be implemented. |  |

Table 116. IEC 62061 architectural categories

# 6.2.2 IEC 62061 safety metrics computation

The failure rate ( $\lambda$ ) in T is the smaller proof test interval or the life time of the subsystem.

As seen in ISO 13849, the approximation §6.7.8.2.1 NOTE2 is still considered valid, hence

 $\lambda = 1 / MTTFd$ , where it is assumed that 1 >>  $\lambda \times T$ .

So, as  $PFH_D = \lambda_D x$  1h, so PFD = 1 / MTTFd.

Safety analysis executed for STM32L0 Series devices according to IEC 61508 is more and more accurate for the definition of dangerous failure identifications that can be re-mapped in IEC 62061 domain. Thus, values of  $\lambda$ , *PFH* and *SFF* that are reported in the *FMEDA* (refer to Section 4 Safety results), are still valid and can be reused.

For evaluation of *CCF* in basic architectures with *HFT* = 1, *End user* can rely to what reported in Section 4.2 Analysis of dependent failures, and to the guidelines included in IEC 61508:2010-6 Annex D.

Alternatively, *End user* can apply the simplified approach from the standard (refer to Annex F) to calculate the  $\beta$  factor value to be used in formulas for *PFD*.

UM2037 - Rev 4 page 82/94



# 6.3 IEC 61800-5-2:2016

The scope of this standard is the functional safety of adjustable speed electric drive systems.

# 6.3.1 IEC 61800 architectural categories

Because IEC 61800 definitions for *HFT* and for architectures are equivalent to the ones of IEC61508, the remapping is straightforward.

The STM32xx MCU is considered as Type B for the consideration reported in Section 3.2.2 .

# 6.3.2 IEC 61800 safety metrics computation

The PFH of a safety function performed by *PDS(SR)* is evaluated by the application of IEC 61508-2. The strong link with the norm IEC 61508 is reflected also by the adoption in IEC 61800-5-2 of the same relevant metrics *PFH*, and SFF. So, results of this safety manual (and related *FMEA* and *FMEDA*) can be re-mapped in IEC 61800 domain.

UM2037 - Rev 4 page 83/94



# **Revision history**

Table 117. Document revision history

| Date        | Version | Changes  |
|-------------|---------|--|
| 18-Mar-2016 | 1       | Initial release.   |
|             |         | Changed document classification to ST Restricted.  |
| 13-Dec-2017 | 2       | Updated Section 1.1 Purpose and Section 3.6.3 Embedded SRAM.   |
|             |         | Updated 'Correlation matrix between SIL and ASIL' figure.  |
|             |         | Minor text edits across the whole document.  |
|             |         | Changed document classification, from ST Restricted to Public.   |
|             |         | Updated:   |
|             |         | Section Introduction   |
|             |         | Section 1.1 Purpose and scope  |
|             |         | Section 1.2 Normative references   |
|             |         | Section 3.3 Safety analysis assumptions  |
|             |         | Section 3.6.7 Universal synchronous/asynchronous and low-power universal asynchronous receiver/transmitter (USART and LPUART)      (TNACCIONAGE) |
|             |         | • Section 3.6.16 Advanced, general and low-power timers (TIM2/3/21/22, LPTIM)  |
|             |         | Section 3.6.17 General-purpose input/output (GPIO)   |
| 20-Jun-2018 | 3       | Section 3.7 Conditions of use  |
|             |         | Section 4 Safety results   |
|             |         | Section 5 List of evidences  |
|             |         | Removed:   |
|             |         | 'Ygitech fRMethodology process' section.   |
|             |         | Appendix A: Overview of fRMethodology  |
|             |         | Appendix D: fRSTL_STM32L0_SIL2/3 product and its use in the framework of this manual.  |
|             |         | Added:   |
|             |         | Section 3.2.3 Reference safety architectures - 1001.   |
|             |         | Section 3.2.4 Reference safety architectures - 1002.   |
|             |         | Updated functional safety documentation framework.   |
|             |         | Added:   |
|             |         | Section 1.3 Reference documents.   |
|             |         | Section 3.6.22 Clock recovery system (CRS).  |
|             |         | Section 3.6.32 System.   |
|             |         | Updated:   |
|             |         | Section Introduction.  |
|             |         | Section 1.2 Normative references.  |
| 13-Feb-2020 | 4       | Section 2 Device development process.  |
|             |         | Section 3.2.2 Safety functions performed by Compliant item.  |
|             |         | • Section 3.2.4 Reference safety architectures - 1002.   |
|             |         | Section 3.3.1 Safety requirement assumptions.  |
|             |         | Section 3.6 Hardware and software diagnostics adding footnote.   |
|             |         | Section 3.6.7 Universal synchronous/asynchronous and low-power universal seventhronous receiver/transmitter (USART and LRUART)                   |
|             |         | universal asynchronous receiver/transmitter (USART and LPUART).  Section 3.6.8 Inter-integrated circuit (I2C)                                    |
|             |         | <ul> <li>Section 3.6.8 Inter-integrated circuit (I2C).</li> <li>Section 3.6.12 Analog-to-digital converters (ADC).</li> </ul>                    |
|             |         | Section 3.6.19 Power controller (PWR)  |
|             |         | Section 6.6.16 Tower controller (1 vert).  |

UM2037 - Rev 4 page 84/94



| Date        | Version       | Changes  |
|-------------|---------------|--|
| 13-Feb-2020 | 4 (continued) | <ul> <li>Section 3.7 Conditions of use.</li> <li>Section 4.1.3 Notes on multiple-fault scenario adding paragraph on fault accumulation issue.</li> <li>Section 4.2 Analysis of dependent failures.</li> <li>Section 6 Change impact analysis for other safety standards.</li> <li>Section 6.1.1 ISO 13849 architectural categories.</li> <li>Section 6.1.2 ISO 13849 safety metrics computation.</li> <li>Section 6.2 IEC 62061:2005+AMD1:2012+AMD2:2015.</li> <li>Section 6.2.1 IEC 62061 architectural categories.</li> <li>Section 6.2.2 IEC 62061 safety metrics computation.</li> <li>Section 6.3 IEC 61800-5-2:2016.</li> <li>Section 6.3.1 IEC 61800 architectural categories.</li> <li>Section 6.3.2 IEC 61800 safety metrics computation.</li> <li>Changed appendix in paragraphs.</li> <li>Removed:</li> <li>ISO 13849 work products from Section 6.1 ISO 13849-1:2015, ISO 13849-2:2012.</li> <li>ISO 62061 work products from Section 6.2 IEC 62061:2005+AMD1:2012+AMD2:2015.</li> <li>IEC 61800 work products from Section 6.3 IEC 61800-5-2:2016.</li> </ul> |

UM2037 - Rev 4 page 85/94



# **Glossary**

**Application software** within the software executed by *Device*, the part that ensures functionality of *End user's* application and integrates safety functions

**CCF** common cause failure

**CM** continuous mode

**Compliant item** any item subject to claim with respect to the clauses of IEC 61508 series of standards

**COTS** commercial off-the-shelf

CoU conditions of use

**CPU** central processing unit

CRC cyclic redundancy check

**DC** diagnostic coverage

**Device** depending on context, any single or all of the STM32L0 Series silicon products

**DMA** direct memory access

**DTI** diagnostic test interval

**ECM** engine control module

**ECU** electronic control unit

**End user** individual person or company who integrates *Device* in their application, such as an electronic control board

**EUC** equipment under control

FIT failure in time

**FMEA** failure mode effect analysis

**FMEDA** failure mode effect diagnostic analysis

**HD** high-demand

**HFT** hardware fault tolerance

**HW** hardware

**ITRS** international technology roadmap for semiconductors

LD low-demand

MCU microcontroller unit

MPU memory protection unit

MTBF mean time between failures

MTTFd mean time to dangerous failure

NA not applicable/available

PDS(SR) safety-related power drive system

PEc programmable electronics - core

PEd programmable electronics - diagnostic

PFD probability of dangerous failure on demand

PFH probability of failure per hour

PL performance level

PST process safety time

SFF safe failure fraction

SIL safety integrity level

SILCL safety integrity level claim limit

SRCF safety-related control function

**SRECS** safety-related electrical control systems

**SRP/CS** safety-related parts of machinery control systems

UM2037 - Rev 4 page 86/94



# **Contents**

| 1 | Abo  | ut this c | document  | 2  |
|---|------|-----------|---|----|
|   | 1.1  | Purpos    | se and scope  | 2  |
|   | 1.2  | Norma     | tive references   | 2  |
|   | 1.3  | Refere    | nce documents   | 2  |
| 2 | Devi | ce deve   | elopment process  | 4  |
| 3 | Refe | rence s   | afety architecture  | 5  |
|   | 3.1  | Safety    | architecture introduction   | 5  |
|   | 3.2  | Compli    | iant item   | 5  |
|   |      | 3.2.1     | Definition of Compliant item  | 5  |
|   |      | 3.2.2     | Safety functions performed by Compliant item  | 5  |
|   |      | 3.2.3     | Reference safety architectures - 1001   | 6  |
|   |      | 3.2.4     | Reference safety architectures - 1002   | 7  |
|   | 3.3  | Safety    | analysis assumptions  | 8  |
|   |      | 3.3.1     | Safety requirement assumptions  | 8  |
|   | 3.4  | Electric  | cal specifications and environment limits   | 9  |
|   | 3.5  | System    | natic safety integrity  | 9  |
|   | 3.6  | Hardwa    | are and software diagnostics  | 9  |
|   |      | 3.6.1     | Arm® Cortex®-M0+ CPU  | 11 |
|   |      | 3.6.2     | Embedded Flash memory   | 16 |
|   |      | 3.6.3     | Embedded SRAM   | 20 |
|   |      | 3.6.4     | System bus architecture/peripherals interconnect matrix   | 23 |
|   |      | 3.6.5     | EXTI controller   | 25 |
|   |      | 3.6.6     | Direct memory access controller (DMA)   | 26 |
|   |      | 3.6.7     | Universal synchronous/asynchronous and low-power universal asynchronous rectransmitter (USART and LPUART) |    |
|   |      | 3.6.8     | Inter-integrated circuit (I2C)  | 32 |
|   |      | 3.6.9     | Serial peripheral interface (SPI)   | 35 |
|   |      | 3.6.10    | USB - 2.0 Universal Serial Bus interface FS module  | 37 |
|   |      | 3.6.11    | Touch sensing controller (TSC)  | 39 |
|   |      | 3.6.12    | Analog-to-digital converters (ADC)  | 40 |



|   |      | 3.6.13   | Digital-to-analog converter (DAC)  | 42 |
|---|------|----------|--|----|
|   |      | 3.6.14   | Comparator (COMP)  | 43 |
|   |      | 3.6.15   | Basic timers TIM 6/7   | 45 |
|   |      | 3.6.16   | Advanced, general and low-power timers (TIM2/3/21/22, LPTIM)                       | 46 |
|   |      | 3.6.17   | General-purpose input/output (GPIO)  | 49 |
|   |      | 3.6.18   | Real-time clock module (RTC)   | 51 |
|   |      | 3.6.19   | Power controller (PWR)   | 53 |
|   |      | 3.6.20   | Reset and clock controller (RCC)   | 56 |
|   |      | 3.6.21   | Independent and system window watchdogs (IWDG and WWDG)                            | 58 |
|   |      | 3.6.22   | Clock recovery system (CRS)  | 59 |
|   |      | 3.6.23   | Debug support (DBG)  | 59 |
|   |      | 3.6.24   | Cyclic redundancy-check module (CRC)   | 59 |
|   |      | 3.6.25   | System configuration controller (SYSCFG)   | 60 |
|   |      | 3.6.26   | Flexible static memory controller (FSMC)   | 61 |
|   |      | 3.6.27   | True random number generator (RNG)   | 63 |
|   |      | 3.6.28   | Advanced encryption standard hardware accelerator (AES)                            | 64 |
|   |      | 3.6.29   | Firewall (FW)  | 66 |
|   |      | 3.6.30   | Liquid crystal display controller (LCD)  | 66 |
|   |      | 3.6.31   | Disable and periodic cross-check of unintentional activation of unused peripherals | 67 |
|   |      | 3.6.32   | System   | 68 |
|   | 3.7  | Conditi  | ons of use   | 69 |
| 4 | Safe | ty resul | ts   | 75 |
|   | 4.1  | Randor   | m hardware failure safety results  | 75 |
|   |      | 4.1.1    | Safety analysis result customization   | 75 |
|   |      | 4.1.2    | General requirements for freedom from interferences (FFI)                          | 76 |
|   |      | 4.1.3    | Notes on multiple-fault scenario   | 76 |
|   | 4.2  | Analysi  | s of dependent failures  | 77 |
|   |      | 4.2.1    | Power supply   | 77 |
|   |      | 4.2.2    | Clock  | 77 |
|   |      | 4.2.3    | DMA  | 78 |
|   |      | 4.2.4    | Internal temperature   | 78 |
| 5 | List | of evide | nces   | 79 |



| 6   | Cha   | nge imp | pact analysis for other safety standards | 80 |
|-----|-------|---------|--|----|
|     | 6.1   | ISO 13  | 3849-1:2015, ISO 13849-2:2012            | 80 |
|     |       | 6.1.1   | ISO 13849 architectural categories       | 80 |
|     |       | 6.1.2   | ISO 13849 safety metrics computation     | 81 |
|     | 6.2   | IEC 62  | 2061:2005+AMD1:2012+AMD2:2015            | 82 |
|     |       | 6.2.1   | IEC 62061 architectural categories       | 82 |
|     |       | 6.2.2   | IEC 62061 safety metrics computation     | 82 |
|     | 6.3   | IEC 61  | 1800-5-2:2016                            | 83 |
|     |       | 6.3.1   | IEC 61800 architectural categories       | 83 |
|     |       | 6.3.2   | IEC 61800 safety metrics computation     | 83 |
| Rev | ision | history | ·  | 84 |
| Glo | ssarv |         |  | 86 |



# **List of tables**

| Document sections versus IEC 61508-2 Annex D safety requirements | 2  |
|--|--|
| SS1 and SS2 safe state details                                   | 9  |
| CPU SM 0   | . 11   |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
| <del>-</del> -   |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
| <b>-</b> -   |  |
|  |  |
|  |  |
|  |  |
| <del>-</del> -   |  |
|  |  |
| <del>-</del> -   |  |
| <del></del>  |  |
| IIC_SM_4   | . 34   |
| SPI_SM_0   | . 35   |
| SPI_SM_1   | . 35   |
| SPI_SM_2   | . 36   |
| SPI_SM_3   | . 36   |
| SPI_SM_4   | . 37   |
| USB_SM_0   | . 37   |
| USB_SM_1   | . 38   |
| USB_SM_2   | . 38   |
| USB_SM_3   |  |
|  | SS1 and SS2 safe state details  CPU_SM_0.  CPU_SM_1.  CPU_SM_2.  CPU_SM_3.  CPU_SM_3.  CPU_SM_4.  CPU_SM_6.  CPU_SM_6.  CPU_SM_6.  CPU_SM_7.  MPU_SM_0.  FLASH_SM_0.  FLASH_SM_1.  FLASH_SM_1.  FLASH_SM_2.  FLASH_SM_3.  FLASH_SM_4.  FLASH_SM_5.  FLASH_SM_5.  FLASH_SM_6.  RAM_SM_0.  RAM_SM_0.  RAM_SM_0.  RAM_SM_1.  RAM_SM_2.  RAM_SM_6.  BUS_SM_0.  BUS_SM_1.  LOCK_SM_0.  NVIC_SM_0.  NVIC_SM_0.  NVIC_SM_0.  NVIC_SM_1.  UART_SM_1.  UART_SM_1.  UART_SM_1.  UART_SM_2.  UART_SM_3.  IIC_SM_3.  IIC_SM_4.  UART_SM_3.  IIC_SM_1.  IIC_SM_2.  IIC_SM_3.  IIC_SM_4.  SPI_SM_0.  SPI_SM_1.  SPI_SM_1.  SPI_SM_2.  SPI_SM_4.  USB_SM_0.  USB_SM_1. |



| ISC_SM_0    |   |
|-------------|---|
|             |   |
|             |   |
|             |   |
|             |   |
| ADC_SM_2    | 42  |
| ADC_SM_3    | 42  |
| DAC_SM_0    | 43  |
| DAC_SM_1    | 43  |
|             |   |
| COMP_SM_1   | 44  |
| COMP_SM_2   | 44  |
| COMP_SM_3   | 45  |
| COMP_SM_4   | 45  |
| GTIM_SM_0   | 46  |
| GTIM_SM_1   | 46  |
| ATIM_SM_0   | 47  |
| ATIM_SM_1   | 48  |
| ATIM_SM_2   | 48  |
| ATIM_SM_3   | 49  |
| ATIM_SM_4   | 49  |
| GPIO_SM_0   | 50  |
| GPIO_SM_1   | 50  |
| GPIO_SM_2   | 50  |
| GPIO_SM_3   | 51  |
| RTC_SM_0    | 52  |
| RTC_SM_1    | 52  |
| RTC_SM_2    | 53  |
| RTC_SM_3    | 53  |
| VSUP_SM_0   | 54  |
| VSUP_SM_1   | 54  |
| VSUP_SM_2   | 55  |
|             |   |
| VSUP_SM_5   | 56  |
| CLK_SM_0    | 56  |
| CLK_SM_1    | 56  |
| CLK_SM_2    | 57  |
| CLK_SM_3    | 57  |
| WDG_SM_0    | 58  |
| WDG_SM_1    | 58  |
| DBG_SM_0    | 59  |
| CRC_SM_0    | 60  |
| SYSCFG_SM_0 | 60  |
| DIAG_SM_0   | 61  |
| FSMC_SM_0   | 61  |
| FSMC_SM_1   | 62  |
| FSMC_SM_2   | 62  |
| FSMC_SM_3   | 63  |
| RNG_SM_0    | 63  |
| RNG_SM_1    | 63  |
| AES_SM_0    | 64  |
| AES_SM_1    | 64  |
| AES_SM_2    | 65  |
| FWR_SM_0    | 66  |
|             | ISC SM_1 TSC SM_1 TSC SM_2 ADC_SM_0 ADC_SM_0 ADC_SM_0 ADC_SM_1 ADC_SM_3 DAC_SM_1 ADC_SM_0 DAC_SM_1 COMP_SM_0 COMP_SM_0 COMP_SM_0 COMP_SM_1 COMP_SM_2 COMP_SM_4 GTIM_SM_0 GTIM_SM_0 GTIM_SM_0 ATIM_SM_0 ATIM_SM_1 ATIM_SM_2 ATIM_SM_2 ATIM_SM_2 ATIM_SM_3 ATIM_SM_3 ATIM_SM_4 GPIO_SM_1 GPIO_SM_1 GPIO_SM_1 GPIO_SM_1 GPIO_SM_1 GPIO_SM_1 STC_SM_0 RTC_SM_0 RTC_SM_1 RTC_SM_1 RTC_SM_1 RTC_SM_1 SUSUP_SM_0 VSUP_SM_1 VSUP_SM_5 CLK_SM_0 CLK_SM_1 CLK_SM_0 CLK_SM_1 CLK_SM_0 CLK_SM_1 CLK_SM_0 CLK_SM_1 CLK_SM_0 CLK_SM_1 CLK_SM_0 SYSOFG_SM_0 SYSOFG_SM_0 SYSOFG_SM_0 SYSOFG_SM_0 SYSOFG_SM_0 SYSOFG_SM_0 SYSOFG_SM_0 RNC_SM_0 FSMC_SM_1 FSMC_SM_0 FSMC_SM_1 FSMC_SM_0 FSMC_SM_1 FSMC_SM_0 RNC_SM_0 RNC_SM_0 RNC_SM_0 RNC_SM_0 RNC_SM_0 RNC_SM_0 RSS_SM_1 FSS_SM_0 AES_SM_1 FSS_SM_0 AES_SM_0 |

# **UM2037**

# List of tables



| <b>Table 107.</b> | LCD_SM_0                                   | 66 |
|-------------------|--|----|
| <b>Table 108.</b> | LCD_SM_1                                   | 66 |
| <b>Table 109.</b> | FFI_SM_0                                   | 67 |
| <b>Table 110.</b> | FFI_SM_1                                   | 68 |
| <b>Table 111.</b> | DUAL_SM_0                                  | 69 |
| <b>Table 112.</b> | List of safety mechanisms                  | 70 |
| <b>Table 113.</b> | Overall achievable safety integrity levels | 75 |
|                   | List of general requirements for FFI       |    |
| <b>Table 115.</b> | ISO 13849 architectural categories         | 81 |
| <b>Table 116.</b> | IEC 62061 architectural categories         | 82 |
| Table 117.        | Document revision history                  | 84 |





# **List of figures**

| Figure 1. | STMicroelectronics product development process | 4 |
|-----------|--|---|
| Figure 2. | STM32 as Compliant item                        | 5 |
| Figure 3. | 1001 reference architecture                    | 6 |
| Figure 4. | 1002 reference architecture                    | 7 |
| Figure 5. | Allocation and target for STM32 PST            | 8 |

UM2037 - Rev 4 page 93/94



#### **IMPORTANT NOTICE - PLEASE READ CAREFULLY**

STMicroelectronics International NV and its affiliates ("ST") reserve the right to make changes corrections, enhancements, modifications, and improvements to ST products and/or to this document any time without notice.

This document is provided solely for the purpose of obtaining general information relating to an ST product. Accordingly, you hereby agree to make use of this document solely for the purpose of obtaining general information relating to the ST product. You further acknowledge and agree that this document may not be used in or in connection with any legal or administrative proceeding in any court, arbitration, agency, commission or other tribunal or in connection with any action, cause of action, litigation, claim, allegation, demand or dispute of any kind. You further acknowledge and agree that this document shall not be construed as an admission, acknowledgment or evidence of any kind, including, without limitation, as to the liability, fault or responsibility whatsoever of ST or any of its affiliates, or as to the accuracy or validity of the information contained herein, or concerning any alleged product issue, failure, or defect. ST does not promise that this document is accurate or error free and specifically disclaims all warranties, express or implied, as to the accuracy of the information contained herein. Accordingly, you agree that in no event will ST or its affiliates be liable to you for any direct, indirect, consequential, exemplary, incidental, punitive, or other damages, including lost profits, arising from or relating to your reliance upon or use of this document.

Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgment, including, without limitation, the warranty provisions thereunder.

In that respect please note that ST products are not designed for use in some specific applications or environments described in above mentioned terms and conditions.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of purchasers' products.

Information furnished is believed to be accurate and reliable. However, ST assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to <a href="https://www.st.com/trademarks">www.st.com/trademarks</a>. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2020 STMicroelectronics – All rights reserved

UM2037 - Rev 4 page 94/94