



Getting started with the X-CUBE-SBSFU STM32Cube Expansion Package

Introduction

This user manual describes how to get started with the X-CUBE-SBSFU STM32Cube Expansion Package.

The X-CUBE-SBSFU secure boot and secure firmware update solution allows the update of the STM32 microcontroller built-in program with new firmware versions, adding new features and correcting potential issues. The update process is performed in a secure way to prevent unauthorized updates and access to confidential on-device data.

The secure boot (Root of Trust services) is an immutable code, always executed after a system reset, that checks STM32 static protections, activates STM32 runtime protections, and then verifies the authenticity and integrity of user application code before every execution to ensure that invalid or malicious code cannot be run.

The secure firmware update application receives the firmware image via a UART interface with the YMODEM protocol, checks its authenticity, and checks the integrity of the code before installing it. The firmware update is done on the complete firmware image, or only on a portion of the firmware image. Examples are provided for single-slot configuration to maximize firmware image size, and for dual-slot configuration to ensure safe image installation and enable over-the-air firmware update capability commonly used in IoT devices. For a complex system, the firmware image configuration can be extended up to three images. Examples can be configured to use asymmetric or symmetric cryptographic schemes with or without firmware encryption.

The secure key management services provide cryptographic services to the user application through the PKCS #11 APIs (KEY ID-based APIs) that are executed inside a protected and isolated environment. User application keys are stored in the protected and isolated environment for their secured update: authenticity check, data decryption, and data integrity check.

STSAFE-A110 is a tamper-resistant secure element (Hardware Common Criteria EAL5+ certified) used to host X509 certificates and keys and perform verifications that are used for firmware image authentication during secure boot and secure firmware update procedures.

X-CUBE-SBSFU is built on top of STM32Cube software technology, making the portability across different STM32 microcontrollers easy. It is provided as a reference code to demonstrate the best use of STM32 security protections.

X-CUBE-SBSFU is classified ECCN 5D002.



Contents

1	General information	9
1.1	Terms and definitions	9
1.2	References	11
2	STM32Cube overview	12
3	Secure boot and secure firmware update (SBSFU)	14
3.1	Product security introduction	14
3.2	Secure boot	14
3.3	Secure firmware update	15
3.4	Cryptography operations	16
4	Key management services	18
5	Protection measures and security strategy	20
5.1	STM32L4 series, STM32L4+ series, and STM32L0 series	22
5.2	STM32F4 series, STM32F7 series, and STM32L1 series	24
5.3	STM32G0 series, STM32G4 series, and STM32H7 series	26
5.4	STM32WB series	30
5.5	STM32L4+ series combined with STSAFE-A110	32
6	Package description	35
6.1	General description	35
6.2	Architecture	37
6.2.1	STM32CubeHAL	37
6.2.2	Board support package (BSP)	37
6.2.3	Cryptographic Library	38
6.2.4	Secure engine (SE) middleware	38
6.2.5	Key management services (KMS) middleware	38
6.2.6	STSAFE-A middleware	38
6.2.7	Secure boot and secure firmware upgrade (SBSFU) application	39
6.2.8	User application	40
6.3	Folder structure	41

6.4	APIs	42
6.5	Application compilation process with IAR Systems® toolchain	43
7	Hardware and software environment setup	45
7.1	Hardware setup	45
7.2	Software setup	45
7.2.1	Development toolchains and compilers	45
7.2.2	Software tools for programming STM32 microcontrollers	45
7.2.3	Terminal emulator	46
7.2.4	X-CUBE-SBSFU firmware image preparation tool	46
8	Step-by-step execution	47
8.1	STM32 board preparation	48
8.2	Application compilation	51
8.3	Tera Term connection	52
8.3.1	ST-LINK disable	52
8.3.2	Tera Term launch	52
8.3.3	Tera Term configuration	52
8.3.4	Welcome screen display	54
8.4	SBSFU application execution	54
8.4.1	Download request	54
8.4.2	Send firmware	54
8.4.3	File transfer completion	56
8.4.4	System restart	56
8.5	User application execution	57
8.5.1	Download a new firmware image	58
8.5.2	Test protections	59
8.5.3	Test secure engine user code	59
8.5.4	Multiple downloads	60
8.5.5	Firmware image validation	60
8.6	Programming a new software when the securities are activated	61
9	Understanding the last execution status message at boot-up	62
Appendix A	Secure-engine protected environment	64
A.1	Firewall-based secure engine isolation	65

A.1.1	SE core call gate mechanism	65
A.1.2	SE interface	66
A.2	MPU-based secure engine isolation	67
A.2.1	Principle	67
A.2.2	Constraints	70
Appendix B	Dual-slot configuration	71
B.1	Elements and roles	71
B.2	Mapping definition	73
Appendix C	Single-slot configuration.	74
C.1	Elements and roles	74
C.2	Mapping definition	74
Appendix D	Cryptographic schemes handling	75
D.1	Cryptographic schemes contained in this package	75
D.2	Asymmetric verification and symmetric encryption schemes	76
D.2.1	Cryptographic schemes with full software implementation	76
D.2.2	AES CTR decryption with OTFDEC peripheral	77
D.3	Symmetric verification and encryption scheme	78
D.4	X509 certificate-based asymmetric scheme without firmware encryption.	79
D.5	Asymmetric verification and symmetric encryption schemes	80
D.6	Secure boot and secure firmware update flow	81
Appendix E	Firmware image preparation tool	83
E.1	Tool location	83
E.2	Inputs	83
E.3	Outputs	84
E.4	IDE integration.	84
E.5	Partial Image	85
Appendix F	KMS.	86
F.1	Key update process description	86
F.2	SBSFU static keys generation.	87
F.3	Using KMS & X509 cryptographic scheme	88

F.4	UserApp menu	89
Appendix G	SBSFU with STM32 and STSAFE-A110	90
G.1	Introduction to STSAFE-A110	90
G.2	Certificate generation	92
G.3	STSAFE-A110 provisioning	93
G.4	STM32 and firmware image provisioning	93
G.5	STSAFE-A110 ordering	94
Appendix H	STM32WB series specificities	95
H.1	Compilation process	95
H.2	Key provisioning	96
H.3	Wireless stack/FUS update	97
Appendix I	STM32H7 series specificities	99
I.1	JTAG connection capability with configured secure memory	99
I.2	External flash memory on STM32H7B3xx devices	99
I.3	STM32H750Bxx devices specificities	102
Appendix J	Validation of the new firmware image	104
Revision history	106

List of tables

Table 1. List of acronyms 9

Table 2. List of terms 10

Table 3. Cryptographic scheme comparison 17

Table 4. MPU regions in the STM32F4 series, STM32F7 series, and STM32L1 series 26

Table 5. MPU regions in the STM32G0 series, STM32G4 series, and STM32H7 series. 28

Table 6. Error messages at boot-up 62

Table 7. MPU regions for secure engine isolation 68

Table 8. Cryptographic scheme list 75

Table 9. Document revision history 106



List of figures

Figure 1.	Secure boot Root of Trust.	15
Figure 2.	Typical in-field device update scenario.	15
Figure 3.	KMS functions overview.	19
Figure 4.	SBSFU security IPs vs. STM32 series (1 of 2).	20
Figure 5.	SBSFU security IPs vs. STM32 series (2 of 2).	21
Figure 6.	STM32L4, STM32L4+, and STM32L0 protection overview during SBSFU execution	22
Figure 7.	STM32F4, STM32F7, and STM32L1 protection overview during SBSFU execution	24
Figure 8.	STM32G0, STM32G4, and STM32H7 protection overview during SBSFU execution	26
Figure 9.	STM32G0, STM32G4, and STM32H7 protection overview during user application execution	29
Figure 10.	STM32WB protection overview during SBSFU execution	30
Figure 11.	STM32L4+ with STSAFE-A110 protection overview during SBSFU execution	32
Figure 12.	Software architecture overview.	37
Figure 13.	Project folder structure (1 of 2).	41
Figure 14.	Project folder structure (2 of 2).	42
Figure 15.	Application compilation steps	44
Figure 16.	Firmware image preparation tool IDE integration	46
Figure 17.	Step-by-step execution	47
Figure 18.	STM32 board preparation.	48
Figure 19.	STM32CubeProgrammer connection menu	49
Figure 20.	STM32CubeProgrammer Option bytes screen.	50
Figure 21.	STM32CubeProgrammer erasing.	50
Figure 22.	STM32CubeProgrammer connection menu	51
Figure 23.	Tera Term connection screen.	52
Figure 24.	Tera Term setup screen	53
Figure 25.	SBSFU welcome screen display.	54
Figure 26.	SBSFU encrypted firmware transfer start.	55
Figure 27.	SBSFU encrypted firmware transfer in progress	55
Figure 28.	SBSFU reboot after encrypted firmware transfer	56
Figure 29.	User application execution	57
Figure 30.	Encrypted firmware download via a user application	58
Figure 31.	User application test protection menu	59
Figure 32.	<i>Option Bytes</i> menu	61
Figure 33.	FLASH mass deletion.	61
Figure 34.	Firewall call gate mechanism	65
Figure 35.	Secure engine call-gate mechanism.	66
Figure 36.	Secure engine interface	67
Figure 37.	SBSFU running in the unprivileged level of software execution for standard operations . .	68
Figure 38.	SBSFU requesting a secure engine service.	69
Figure 39.	Exiting a secure engine service	69
Figure 40.	Internal user flash memory mapping: Example of the NUCLEO-L476RG with 512-byte headers.	72
Figure 41.	User application vector table (example of the STM32L4 series)	73
Figure 42.	Asymmetric verification and symmetric encryption.	76
Figure 43.	AES CTR decryption with OTFDEC peripheral.	77
Figure 44.	Symmetric verification and encryption	78
Figure 45.	X509 asymmetric verification	79
Figure 46.	Certificate chain	80

Figure 47.	SBSFU dual-slot boot flows	81
Figure 48.	SBSFU single-slot boot flows	82
Figure 49.	Encrypted object creation	86
Figure 50.	Secure update procedure	87
Figure 51.	KMS key storage	88
Figure 52.	Certificate chain overview	89
Figure 53.	KMS menu	89
Figure 54.	Certificate chain overview	90
Figure 55.	Pairing key and certificate provisioning overview	91
Figure 56.	Batch files using openssl	92
Figure 57.	Provisioning in STM32 and firmware image	93
Figure 58.	Compile with loader integration (NUCLEO-WB55RG Nucleo mapping)	95
Figure 59.	Firmware upgrade services panel	96
Figure 60.	Wireless stack update scenario	98
Figure 61.	JTAG connection capability on STM32H7B3xx MCUs and STM32H753xx MCUs	99
Figure 62.	STM32H7B3xx: MPU isolation and secure user memory with external flash memory	100
Figure 63.	Memory mapping for STM32H7B3xx devices with external flash memory	101
Figure 64.	STM32H750xx - MPU isolation	102
Figure 65.	STM32H750xx - Image preparation	103
Figure 66.	Image state handling	105

1 General information

The X-CUBE-SBSFU Expansion Package comes with examples running on the STM32F4 series, STM32F7 series, STM32G0 series, STM32G4 series, STM32H7 series, STM32L0 series, STM32L1 series, STM32L4 series, STM32L4+ series, and STM32WB series. An example combining STM32 microcontroller and STSAFE-A110 is also provided for the STM32L4+ series.

X-CUBE-SBSFU is provided as a reference code for standalone STM32 system solution examples demonstrating the best use of STM32 protections to protect assets against unauthorized external and internal access. X-CUBE-SBSFU proposes also a system solution example combining STM32 and STSAFE-A110, which demonstrates hardware secure element protections for secure authentication services and secure data storage.

X-CUBE-SBSFU is a starting point for OEMs to develop their SBSFU as a function of their product security requirement levels.

The X-CUBE-SBSFU secure boot and secure firmware update Expansion Package runs on STM32 32-bit microcontrollers based on the Arm^{®(a)} Cortex[®]-M processor.



1.1 Terms and definitions

[Table 1](#) presents the definition of acronyms that are relevant for a better understanding of this document.

Table 1. List of acronyms

Acronym	Description
AAD	Additional authenticated data
AES	Advanced encryption standard
CBC	AES cipher block chaining
CKS	Customer key storage
CTR	AES counter-based cipher mode
DMA	Direct memory access
DSA	Digital signature algorithm
ECC	Elliptic curve cryptography
ECCN	Export control classification number
ECDSA	Elliptic curve digital signature algorithm
FSM	Finite-state machine
GCM	AES Galois/counter mode
GUI	Graphical user interface

a. Arm is a registered trademark of Arm Limited (or its subsidiaries) in the US and/or elsewhere.

Table 1. List of acronyms (continued)

Acronym	Description
HAL	Hardware abstraction layer
HDP	Hide protect memory (also named secure user memory)
IDE	Integrated development environment
IV	Initialization vector
IWDG	Independent watchdog
FW	Firmware
FWALL	Firewall
KMS	Key management services
MAC	Message authentication code
MCU	Microcontroller unit
MPU	Memory protection unit
NONCE	Number used only once
OTFDEC	On-the-fly decryption
PCROP	Proprietary code read-out protection
PEM	Privacy enhanced mail
RDP	Read protection
SB	Secure boot
SE	Secure engine
SFU	Secure firmware update
SM	State machine
UART	Universal asynchronous receiver/transmitter
UUID	Universally unique identifier
WRP	Write protection

[Table 2](#) presents the definition of terms that are relevant for a better understanding of this document.

Table 2. List of terms

Term	Description
Firmware image	A binary image (executable) is run by the device as a user application.
Firmware header	Bundle of meta-data describing the firmware image to be installed. It contains firmware information and cryptographic information.
mbedTLS	mbed implementation of the TLS and SSL protocols and the respective cryptographic algorithms.
<i>sfb</i> file	Binary file packing the firmware header and the firmware image.

1.2 References

STMicroelectronics related documents

Public documents are available online from the STMicroelectronics website at www.st.com. Contact STMicroelectronics when more information is needed.

1. Application note *How to integrate the X-CUBE-SBSFU STM32Cube Expansion Package* (AN5056)
2. Application note *Introduction to security for STM32 MCUs* (AN5156)
3. User manual *STM32CubeProgrammer software description* (UM2237)
4. Datasheet *Authentication, state-of-the-art security for peripherals and IoT devices* (DS12911)

Other documents

5. *PKCS #11 Cryptographic Token Interface Current Mechanisms Specification Version 2.40*
<https://docs.oasis-open.org/pkcs11/pkcs11-curr/v2.40/os/pkcs11-curr-v2.40-os.html>^(a)

a. The URL belongs to a third-party. It might be moved, modified, and/or inactivated by them at any time. STMicroelectronics is not responsible for the content of the referenced website.

2 STM32Cube overview

What is STM32Cube?

STM32Cube is an STMicroelectronics original initiative to improve designer productivity significantly by reducing development effort, time, and cost. STM32Cube covers the whole STM32 portfolio.

STM32Cube includes:

- A set of user-friendly software development tools to cover project development from conception to realization, among which are:
 - STM32CubeMX, a graphical software configuration tool that allows the automatic generation of C initialization code using graphical wizards
 - STM32CubeIDE, an Eclipse®-based IDE, providing code edition, compilation, programming, and debugging capabilities
 - STM32CubeCLT, an all-in-one command-line development toolset with code compilation, board programming, and debug features
 - STM32CubeIDE for Visual Studio Code (STM32VSCode), a complete IDE based on VS Code® platform
 - STM32CubeProgrammer (STM32CubeProg), a programming tool available in graphical and command-line versions
 - STM32CubeMonitor (STM32CubeMonitor, STM32CubeMonPwr, STM32CubeMonRF, STM32CubeMonUCPD) powerful monitoring tools to fine-tune the behavior and performance of STM32 applications in real time
 - STM32CubeWiSE (STM32CubeWiSEcg, STM32CubeWiSEre), graphical tools designed to evaluate and test the capabilities of sub-GHz radios and protocols
- STM32Cube MCU and MPU Packages, comprehensive embedded-software platforms specific to each microcontroller and microprocessor series (such as STM32CubeL4 for the STM32L4 series and STM32L4+ series), which include:
 - STM32Cube hardware abstraction layer (HAL), ensuring maximized portability across the STM32 portfolio
 - STM32Cube low-layer APIs, ensuring the best performance and footprints with a high degree of user control over hardware
 - A consistent set of middleware components such as FAT file system, RTOS, USB Host and Device, touch library, and graphics
 - All embedded software utilities with full sets of peripheral and applicative examples
- STM32Cube Expansion Packages, which contain embedded software components that complement the functionalities of the STM32Cube MCU and MPU Packages with:
 - Middleware extensions and applicative layers
 - Examples running on some specific STMicroelectronics development boards

How does this software complement STM32Cube?

The proposed software is based on the STM32CubeHAL, the hardware abstraction layer for the STM32 microcontroller. The package extends STM32Cube by providing middleware components:

- Secure engine for managing all critical data and operations, such as cryptography operations accessing the firmware encryption keys and others
- Key management services offering cryptographic services via PKCS #11 APIs
- STSAFE-A for managing hardware secure element features

The package includes different sample applications to provide a complete SBSFU solution:

- SE_CoreBin application: provides a binary including all the 'trusted' code.
- Secure boot and secure firmware upgrade (SBSFU) application:
 - Secure boot (Root of Trust)
 - Local download via UART Virtual COM
 - Firmware installation management
- User application:
 - Downloads a new firmware in the dual-slot mode of operation
 - Provides examples of testing protection mechanisms
 - Provides examples using KMS APIs

The sample applications are delivered in dual-slot and single-slot modes of operation and can be configured in different cryptographic schemes.

*Note: The single-slot configuration is demonstrated in examples named 1_Image.
The dual-slot configuration is demonstrated in examples named 2_Images.*

This user manual describes the typical use of the package:

- Based on the NUCLEO-L476RG board
- With sample applications operating in dual-slot mode and configured with asymmetric authentication and symmetric firmware encryption

More information about the configuration options and the single-slot mode of operation are provided in the appendices of this document.

Note: The KMS feature is available on the STM32L4 series and STM32L4+ series with the example provided on the B-L475E-IOT01A and B-L4S5I-IOT01A boards.

Note: The STSAFE-A110 feature is available on the STM32L4+ series with an example provided on the B-L4S5I-IOT01A board.

3 Secure boot and secure firmware update (SBSFU)

3.1 Product security introduction

A device deployed in the field operates in an untrusted environment and it is therefore subject to threats and attacks. To mitigate the risk of attack, the goal is to allow only authentic firmware to run on the device. Allowing the update of firmware images to fix bugs, or introduce new features or countermeasures, is commonplace for connected devices, but it is prone to attacks if not executed securely.

Consequences may be damaging such as firmware cloning, malicious software download, or device corruption. Security solutions have to be designed to protect sensitive data (potentially even the firmware itself) and critical operations.

Typical countermeasures are based on cryptography (with an associated secret key) and memory protections:

- Cryptography ensures integrity (the assurance that data has not been corrupted), authentication (the assurance that a certain entity is who it claims to be) and confidentiality (the assurance that only authorized users can read sensitive data) during firmware transfer.
- Memory protection mechanisms prevent external attacks (for example by accessing the device physically through JTAG) and internal attacks from other embedded processes.

The following chapters describe solutions implementing confidentiality, integrity, and authentication services to address the most common threats for an IoT end-node device.


3.2 Secure boot

Secure boot (SB) asserts the integrity and authenticity of the user application image that is executed: cryptographic checks are used to prevent any unauthorized or maliciously modified software from running. The secure boot process implements a Root of Trust (refer to [Figure 1](#)): starting from this trusted component (1), every other component is authenticated (2) before its execution (3).

The **integrity** is verified to be sure that the image that is going to be executed has not been corrupted or maliciously modified.

An **authenticity** check aims to verify that the firmware image is coming from a trusted and known source to prevent unauthorized entities to install and execute code.

Figure 1. Secure boot Root of Trust




3.3 Secure firmware update

Secure firmware update (SFU) provides a secure implementation of in-field firmware updates, enabling the download of new firmware images to a device in a secure way.

As shown in [Figure 2](#), two entities are typically involved in a firmware update process:

- Server
 - OEM manufacturer server/web service
 - Stores the new version of device firmware
 - Communicates with the device and sends the new image version in an encrypted form if it is available
- Device
 - Deployed in the field
 - Embeds a code running firmware update process.
 - Communicates with the server and receives a new firmware image.
 - Authenticates, decrypts and installs the new firmware image then executes it.

Figure 2. Typical in-field device update scenario



Firmware update runs through the following steps:

1. If a firmware update is needed, a new encrypted firmware image is created and stored in the server.
2. The new encrypted firmware image is sent to the device deployed in the field through an untrusted channel.
3. The new image is downloaded, checked, and installed.

The firmware update can be done on the complete firmware image, or only on a portion of the firmware image (only for dual-slot configuration).

The firmware update is vulnerable to the threats presented in [Section 3.1: Product security introduction](#): cryptography is used to ensure confidentiality, integrity, and authentication.

Confidentiality is implemented to protect the firmware image, which may be a key asset for the manufacturer. The firmware image sent over the untrusted channel is encrypted so that only devices having access to the encryption key can decrypt the firmware package.

The **integrity** is verified to be sure that the received image is not corrupted.

The **authenticity** check aims to verify that the firmware image is coming from a trusted and known source, to prevent unauthorized entities to install and execute code.

3.4 Cryptography operations

The X-CUBE-SBSFU STM32Cube Expansion Package is delivered with four cryptographic schemes using both asymmetric and symmetric cryptography.

The default cryptographic scheme demonstrates ECDSA asymmetric cryptography for firmware verification and AES-CBC symmetric cryptography for firmware decryption. Thanks to asymmetric cryptography, firmware verification can be performed with public-key operations so that no secret information is required in the device.

The alternative cryptographic schemes provided in the X-CUBE-SBSFU Expansion Package are:

- ECDSA asymmetric cryptography for firmware verification with AES-CBC or AES-CTR symmetric cryptography for firmware encryption
- ECDSA asymmetric cryptography for firmware verification without firmware encryption
- X509 certificate-based ECDSA asymmetric cryptography for firmware verification without firmware encryption
- AES-GCM symmetric cryptography for both firmware verification and encryption.

[Table 3](#) presents the various security features associated with each of the cryptographic schemes.

Table 3. Cryptographic scheme comparison

Features	Asymmetric with AES encryption	Asymmetric without encryption	X509 certificate-based asymmetric without encryption	Symmetric (AES-GCM) ⁽¹⁾
Confidentiality	AES-CBC encryption, or AES-CTR encryption for STM32 MCUs supporting OTFDEC processing (firmware binary)	No, the user firmware is in a clear format.		AES-GCM encryption (firmware binary)
Integrity	SHA256 (Firmware header and binary firmware)			AES-GCM Tag (firmware header and firmware binary)
Authentication	– SHA256 of the firmware header is ECDSA signed – SHA256 of the firmware binary stored in the firmware header			
Cryptographic keys in device	Private AES-CBC/ES-CTR key (secret) Public ECDSA key	Public ECDSA key	Public ECDSA key in X509 certificate chain (stored in STSAFE-A or KMS)	Private AES-GCM key (secret)

1. For the symmetric cryptographic scheme, it is highly recommended to configure a unique symmetric key for each product.

4 Key management services

Key management services (KMS) middleware provides cryptographic services through the standard PKCS #11 APIs (specified by OASIS) allowing to abstract the key value to the caller (using object ID and not directly the key-value). KMS is executed inside a protected/isolated environment to ensure that the key value cannot be accessed by an unauthorized code running outside the protected/isolated environment.

KMS also offers the possibility to use cryptographic services with keys that are managed securely outside the STM32 microcontroller, such as by an STSAFE-A110 secure element for example (rooting based on token ID).


KMS only supports a subset of PKCS #11 APIs:

- Object management functions: creation/update/deletion
- AES encryption functions
- AES decryption functions
- Digesting functions
- RSA and ECDSA Signing/Verifying functions
- Key management functions: key generation/derivation

KMS manages three types of keys:

- Static Embedded keys:
 - Predefined keys are embedded within the code. Such keys cannot be modified.
- Updatable keys with Static ID:
 - Keys IDs are predefined in the system
 - The key value can be updated in an NVM storage via a secure procedure using static embedded root keys (authenticity check, data integrity check, and data decryption)
 - Key cannot be deleted
- Updatable keys with dynamic ID:
 - Key IDs are defined when creating the keys
 - The key value is created using internal functions. Typically, the `DeriveKey()` function creates dynamic objects.
 - Key can be deleted

Figure 3. KMS functions overview



For more details regarding the OASIS PKCS #11 standard, refer to [\[5\]](#).

5 Protection measures and security strategy

Cryptography ensures integrity, authentication, and confidentiality. However, the use of cryptography alone is not enough: a set of measures and system-level strategies are needed for protecting critical operations and sensitive data (such as a secret key), and the execution flow, to resist possible attacks.

Secure software coding techniques such as doubling critical tests, doubling critical actions, checking parameter values, and testing a flow control mechanism, are implemented to resist basic fault-injection attacks.

The security strategy is based on the following concepts:

- Ensure single entry point at reset: Force code execution to start with secure boot code
- Make SBSFU code and SBSFU secrets immutable: No possibility to modify or alter them once security is fully activated
- Create a protected enclave isolated from SBSFU application and user applications to store secrets such as keys, and to run critical operations such as cryptographic algorithms
- Limit surface execution to SBSFU code during SBSFU application execution
- Remove JTAG access to the device
- Monitor the system: intrusion detection and SBSFU execution time

Figure 4 and Figure 5 give a high-level view of the security mechanisms activated on each STM32 series.

Figure 4. SBSFU security IPs vs. STM32 series (1 of 2)






Figure 5. SBSFU security IPs vs. STM32 series (2 of 2)



5.1 STM32L4 series, STM32L4+ series, and STM32L0 series

Figure 6 illustrates how the system, the code, and the data are protected in the X-CUBE-SBSFU application example for the STM32L4 series, STM32L4+ series, and STM32L0 series.

Figure 6. STM32L4, STM32L4+, and STM32L0 protection overview during SBSFU execution



Protections against outer attacks

Outer attacks refer to attacks triggered by external tools such as debuggers or probes, trying to access the device. In the SBSFU application example, RDP, tamper, DAP, and IWDG protections are used to protect the product against outer attacks:

- **RDP** (Read Protection): Read Protection Level 2 is mandatory to achieve the highest level of protection and to implement a Root of Trust:
 - External access via the JTAG hardware interface to RAM and flash memory is forbidden. This prevents attacks aiming to change SBSFU code and therefore mining the Root of Trust.
 - Option bytes cannot be changed. This means that other protections such as WRP and PCROP cannot be changed anymore.

Caution - RDP level 1 is not proposed for the following reasons:

1. Secure boot/Root of Trust (single entry point and immutable code) cannot be ensured, because Option bytes (WRP) can be modified in RDP L1.
2. Device internal flash memory can be fully reprogrammed (after flash memory mass erasure via RDP L0 regression) with a new firmware without any security.
3. Secrets in RAM protected by the firewall can be accessed by attaching the debugger via the JTAG hardware interface on a system reset.

In case JTAG hardware interface access is not possible at customer product, and in case the customer uses a trusted and reliable user application code, then the above highlighted risks are not valid.

- **Tamper**: the anti-tamper protection is used to detect physical tampering actions on the device and to take related countermeasures. In the case of tampering detection, the SBSFU application example forces a reboot.
- **DAP** (Debug Access Port): the DAP protection consists of de-activating the DAP (Debug Access Port). Once de-activated, JTAG pins are no longer connected to the STM32 internal bus. DAP is automatically disabled with RDP Level 2.
- **IWDG** (Independent Watchdog): IWDG is a free-running down-counter. Once running, it cannot be stopped. It must be refreshed periodically before it causes a reset. This mechanism allows the control of SBSFU execution duration.

Protections against inner attacks

Inner attacks refer to attacks triggered by code running in the STM32. Attacks may be due to either malicious firmware exploiting bugs or security breaches, or unwanted operations. In the SBSFU application example, WRP, firewall, PCROP, and MPU protections preserve the product from inner attacks:

- **FWALL** (firewall): the firewall is configured to protect the code, volatile and non-volatile data. Protected code is accessible through a single entry point (the call gate mechanism is described in [Appendix A](#)). Any attempt to jump and try to execute any of the functions included in the code section without passing through the entry point generates a system reset.
In the KMS example, keys and cryptographic services are executed inside the isolated environment under firewall protection.


- **PCROP**⁽¹⁾ (proprietary code readout protection): a section of flash memory is defined as execute-only through PCROP protection. It is not possible to access this section in reading or writing. Being an execute-only area, a key is protected with PCROP only if it is 'embedded' in a piece of code: executing this code moves the key to a specific pointer in RAM. Placed behind the firewall, its execution is impossible from the outside.
- **WRP** (write protection): write protection is used to protect trusted code from external attacks or even internal modifications such as unwanted writings/erase operations on critical code/data.
- **MPU** (memory protection unit): the MPU is used to make an embedded system more robust by splitting the memory map for flash memory and SRAMs into regions having their access rights. In the SBSFU application example, MPU is configured to ensure that no other code is executed from any memories during SBSFU code execution. When leaving the SBSFU application, the MPU configuration is updated to authorize also the execution of the user application code.

1. Read protection is tightly coupled with write protection for the STM32L0 series: when activated, any read-protected sector is also write-protected. For this reason, read protection cannot be activated.

5.2 STM32F4 series, STM32F7 series, and STM32L1 series

Figure 7 illustrates how the system, the code, and the data are protected in the X-CUBE-SBSFU application example for the STM32F4 series, STM32F7 series, and STM32L1 series.

Figure 7. STM32F4, STM32F7, and STM32L1 protection overview during SBSFU execution



Protections against outer attacks

Outer attacks refer to attacks triggered by external tools such as debuggers or probes, trying to access the device. In the SBSFU application example, RDP, tamper, DAP, and IWDG protections are used to protect the product against outer attacks:

- **RDP** (Read Protection): Read Protection Level 2 is mandatory to achieve the highest level of protection and to implement a Root of Trust:
 - External access via the JTAG hardware interface to RAM and flash memory is forbidden. This prevents attacks aiming to change SBSFU code and therefore mining the Root of Trust.
 - Option bytes cannot be changed. This means that other protections such as WRP and PCROP cannot be changed anymore.

Caution - RDP level 1 is not proposed for the following reasons:

1. Secure boot/Root of Trust (single entry point and immutable code) cannot be ensured, because Option bytes (WRP) can be modified in RDP L1.
2. Device internal flash memory can be fully reprogrammed (after flash memory mass erasure via RDP L0 regression) with a new firmware without any security.
3. Secrets in RAM protected by the firewall can be accessed by attaching the debugger via the JTAG hardware interface on a system reset.

In case JTAG hardware interface access is not possible at customer product, and in case the customer uses a trusted and reliable user application code, then the above highlighted risks are not valid.

- **Tamper**: the anti-tamper protection is used to detect physical tampering actions on the device and to take related countermeasures. In the case of tampering detection, the SBSFU application example forces a reboot.
- **DAP** (Debug Access Port): the DAP protection consists of de-activating the DAP (Debug Access Port). Once de-activated, JTAG pins are no longer connected to the STM32 internal bus. DAP is automatically disabled with RDP Level 2.
- **IWDG** (Independent Watchdog): IWDG is a free-running down-counter. Once running, it cannot be stopped. It must be refreshed periodically before it causes a reset. This mechanism allows the control of SBSFU execution duration.

Protections against inner attacks

Inner attacks refer to attacks triggered by code running in the STM32. Attacks may be due to either malicious firmware exploiting bugs or security breaches, or unwanted operations. In the SBSFU application example, WRP and MPU protections preserve the product from inner attacks:

- **WRP** (write protection): write protection is used to protect trusted code from external attacks or even internal modifications such as unwanted writing or erase operations on critical code or data.
- **MPU** (memory protection unit): the protected environment managing all critical data and operations (secure engine) is isolated from the other software components by leveraging the MPU. The secure engine code and data can be accessed only through a privileged level of software execution. Therefore, software running at a non-privileged level cannot call secure engine services or access critical data. This strict access control to secure engine services and resources is implemented by defining specific MPU regions as described in [Table 4](#).

Table 4. MPU regions in the STM32F4 series, STM32F7 series, and STM32L1 series

Region content	Privileged permission	Unprivileged permission
Secure engine code and constants	Read-only (execution allowed)	No access
Secure engine stack and VDATA	Read/write (not executable)	No access

Besides, the MPU also ensures that only authorized code is granted execution permission when the secure boot and secure firmware update processes are running. This is the reason why the MPU configuration is updated before launching the user application to authorize its execution. Nevertheless, the secure engine isolation settings and supervisor call mechanisms still apply when running the user application (not only when running the SBSFU code).


5.3 STM32G0 series, STM32G4 series, and STM32H7 series

Figure 8 illustrates how the system, the code, and the data are protected in the X-CUBE-SBSFU application example for the STM32G0 series, STM32G4 series, and STM32H7 series^(a).

For the specificities of STM32H7B3xx devices, refer to appendix [I.2: External flash memory on STM32H7B3xx devices](#).

For the specificities of STM32H750xx devices, refer to appendix [I.3: STM32H750Bxx devices specificities](#).

Figure 8. STM32G0, STM32G4, and STM32H7 protection overview during SBSFU execution



- a. X-CUBE-SBSFU complements the STM32CubeH7 MCU Package, which applies to the STM32H7 series but the STM32H7Rx/Sx MCUs. Similarly, the X-CUBE-SBSFU application note (AN5056) and user manual (UM2262) do not apply to the STM32H7Rx/Sx MCUs.

Protections against outer attacks

Outer attacks refer to attacks triggered by external tools such as debuggers or probes, trying to access the device. In the SBSFU application example, RDP, tamper, DAP, and IWDG protections are used to protect the product against outer attacks:

RDP (Read Protection):

- Read Protection Level 2 allows achieving the highest level of protection and to implement a Root of Trust.
 - External access via the JTAG HW interface to RAM and flash memory is forbidden. This prevents attacks aiming to change SBSFU code and therefore mining the Root of Trust.
 - Option bytes cannot be changed. This means that other protections such as WRP and PCROP cannot be changed anymore.
- Read Protection level 1 allows achieving a lower level of protection than RDP level 2 for the following reasons:
 - Code/Data stored in internal flash memory can be modified (removing immutability), once Option bytes (WRP) is reset (not possible in RDP Level 2).
 - Device internal flash memory can be fully reprogrammed in RDP level 1 (after flash memory massive erasure via RDP L0 regression) with a new firmware without any security.
 - Secrets in RAM can be accessed by attaching the debugger via the JTAG HW interface on a system reset⁽¹⁾.
- Read Protection Level 0 does not support any protection and full product access is allowed.

Secure boot/Root of Trust: After reset, that part of the customer code is forced to run first using the *BOOT_Lock* configuration. It is isolated from the rest of the runtime firmware using the Securable memory area protection.

Tamper: The anti-tamper protection is used to detect physical tampering actions on the device and to take related countermeasures. In the case of tampering detection, the SBSFU application example forces a reboot.

DAP (Debug Access Port): The DAP protection consists of de-activating the DAP (Debug Access Port). Once de-activated, JTAG pins are no longer connected to the STM32 internal bus. DAP is automatically disabled with RDP Level 2.

IWDG (Independent Watchdog): IWDG is a free-running down-counter. Once running, it cannot be stopped. It must be refreshed periodically before it causes a reset. This mechanism allows the control of SBSFU execution duration.

1. Not possible on the STM32H7 series. Refer to [Appendix I](#) for more details.

Protections against inner attacks

Inner attacks refer to attacks triggered by code running in the STM32. Attacks may be due to either malicious firmware exploiting bugs or security breaches, or unwanted operations.

In the SBSFU application example, PCROP, WRP, and MPU protections preserve the product from inner attacks:

- **PCROP** (proprietary code readout protection): a section of flash memory is defined as execute-only through PCROP protection. It is not possible to access this section in reading or writing. Being an execute-only area, a key is protected with PCROP only if it is 'embedded' in a piece of code: executing this code moves the key to a specific pointer in RAM. Placed behind the firewall, its execution is impossible from the outside.
- **WRP** (write protection): write protection is used to protect trusted code from external attacks or even internal modifications such as unwanted writings/erase operations on critical code/data.
- **MPU** (memory protection unit): the protected environment managing all critical data and operations (secure engine) is isolated from the other software components by leveraging the Memory Protection Unit (MPU). The secure engine code and data can be accessed only through a privileged level of software execution. Therefore, software running at a non-privileged level cannot call secure engine services or access critical data. This strict access control to secure engine services and resources is implemented by defining specific MPU regions described in [Table 5](#).

Table 5. MPU regions in the STM32G0 series, STM32G4 series, and STM32H7 series

Region content	Privileged permission	Unprivileged permission
Secure engine code and constants	Read-only (execution allowed)	No access
Secure engine stack and VDATA	Read/write (not executable)	No access


Besides, the MPU also ensures that only authorized code is granted execution permission when the secure boot and secure firmware update processes are running. Before launching the user application, the MPU protection is disabled but the secure user memory protection is activated.

- **Secure user memory**: when the secure user memory protection is activated, any access to the securable memory area (fetch, read, programming, erase) is rejected, generating a bus error. All the code and secrets located inside the secure user memory (a protected environment) are fully hidden. Secure engine stack and data are cleared when launching the user application as not under secure user memory protection.

The code executed to activate the secure user memory must be located outside the protected memory. In SBSFU, this code is located in RAM.

Figure 9 illustrates the closure of secure user memory when starting the user application.


Figure 9. STM32G0, STM32G4, and STM32H7 protection overview during user application execution



5.4 STM32WB series

Figure 10 illustrates how the system, the code, and the data are protected in the X-CUBE-SBSFU application example for the STM32WB series.

Figure 10. STM32WB protection overview during SBSFU execution



Protections against outer attacks

Outer attacks refer to attacks triggered by external tools such as debuggers or probes, trying to access the device. In the SBSFU application example, RDP, tamper, DAP, and IWDG protections are used to protect the product against outer attacks:

- **RDP** (Read Protection): Read Protection Level 2 is mandatory to achieve the highest level of protection and to implement a Root of Trust:
 - External access via the JTAG hardware interface to RAM and flash memory is forbidden. This prevents attacks aiming to change SBSFU code and therefore mining the Root of Trust.
 - Option bytes cannot be changed. This means that other protections such as WRP and PCROP cannot be changed anymore.

Caution - RDP level 1 is not proposed for the following reasons:

1. Secure boot/Root of Trust (single entry point and immutable code) cannot be ensured, because Option bytes (WRP) can be modified in RDP L1.
2. Device internal flash memory can be fully reprogrammed (after flash memory mass erase via RDP L0 regression) with a new firmware without any security.
3. Secrets in RAM protected by the firewall can be accessed by attaching the debugger via the JTAG hardware interface on a system reset.

In case JTAG hardware interface access is not possible at customer product, and in case the customer uses a trusted and reliable user application code, then the above highlighted risks are not valid.

- **Tamper**: the anti-tamper protection is used to detect physical tampering actions on the device and to take related countermeasures. In the case of tampering detection, the SBSFU application example forces a reboot.
- **DAP** (Debug Access Port): the DAP protection consists of de-activating the DAP (Debug Access Port). Once de-activated, JTAG pins are no longer connected to the STM32 internal bus. DAP is automatically disabled with RDP Level 2.
- **IWDG** (Independent Watchdog): IWDG is a free-running down-counter. Once running, it cannot be stopped. It must be refreshed periodically before it causes a reset. This mechanism allows the control of SBSFU execution duration.

Protections against inner attacks

Inner attacks refer to attacks triggered by code running in the STM32. Attacks may be due to either malicious firmware exploiting bugs or security breaches, or unwanted operations. In the SBSFU application example, CKS, WRP, and MPU protections preserve the product from inner attacks:


- **CKS** (customer key storage): the SBSFU symmetric key is isolated in the Cortex®-M0+ core secure flash memory and therefore cannot be accessed from the Cortex®-M4 core. Before each AES cryptographic decryption/encryption, the Cortex®-M4 core requests the Cortex®-M0+ code to load the key into the AES hardware accelerator key register (only accessible from the Cortex®-M0+ core).
- **WRP** (write protection): write protection is used to protect trusted code from external attacks or even internal modifications such as unwanted writings/erase operations on critical code/data. Moreover, WRP allows protecting the SBSFU public key.
- **MPU** (memory protection unit): the MPU is used to make an embedded system more robust by splitting the memory map for flash memory and SRAMs into regions having their access rights. In the SBSFU application example, the MPU is configured to ensure that no other code is executed from any memory during SBSFU code

execution. When leaving the SBSFU application, the MPU configuration is updated to authorize also the execution of the user application code.

5.5 STM32L4+ series combined with STSAFE-A110

Figure 11 illustrates how the system, the code, and the data are protected in the X-CUBE-SBSFU application example featuring the STM32L4+ series combined with STSAFE-A110.

Figure 11. STM32L4+ with STSAFE-A110 protection overview during SBSFU execution



STM32 microcontroller protections against outer attacks

Outer attacks refer to attacks triggered by external tools such as debuggers or probes, trying to access the device. In the SBSFU application example, RDP, tamper, DAP, and IWDG protections are used to protect the product against outer attacks:

- **RDP** (Read Protection): Read Protection Level 2 is mandatory to achieve the highest level of protection and to implement a Root of Trust:
 - External access via the JTAG hardware interface to RAM and flash memory is forbidden. This prevents attacks aiming to change SBSFU code and therefore mining the Root of Trust.
 - Option bytes cannot be changed. This means that other protections such as WRP and PCROP cannot be changed anymore.

Caution - RDP level 1 is not proposed for the following reasons:

1. Secure boot/Root of Trust (single entry point and immutable code) cannot be ensured, because Option bytes (WRP) can be modified in RDP L1.
2. Device internal flash memory can be fully reprogrammed (after flash memory mass erase via RDP L0 regression) with a new firmware without any security.
3. Secrets in RAM protected by the firewall can be accessed by attaching the debugger via the JTAG hardware interface on a system reset.

In case JTAG hardware interface access is not possible at customer product, and in case the customer uses a trusted and reliable user application code, then the above highlighted risks are not valid.

- **Tamper**: the anti-tamper protection is used to detect physical tampering actions on the device and to take related countermeasures. In the case of tampering detection, the SBSFU application example forces a reboot.
- **DAP** (Debug Access Port): the DAP protection consists of de-activating the DAP (Debug Access Port). Once de-activated, JTAG pins are no longer connected to the STM32 internal bus. DAP is automatically disabled with RDP Level 2.
- **IWDG** (Independent Watchdog): IWDG is a free-running down-counter. Once running, it cannot be stopped. It must be refreshed periodically before it causes a reset. This mechanism allows the control of SBSFU execution duration.

STM32 microcontroller protections against inner attacks

Inner attacks refer to attacks triggered by code running in the STM32. Attacks may be due to either malicious firmware exploiting bugs or security breaches, or unwanted operations. In the SBSFU application example, WRP, firewall, PCROP, and MPU protections preserve the product from inner attacks:

- **FWALL** (firewall): the firewall is configured to protect the code, volatile and non-volatile data. Protected code is accessible through a single entry point (the call gate mechanism is described in [Appendix A](#)). Any attempt to jump and try to execute any of the functions included in the code section without passing through the entry point generates a system reset.

- **PCROP** (proprietary code readout protection): a section of flash memory is defined as execute-only through PCROP protection. It is not possible to access this section in reading or writing. Being an execute-only area, a key is protected with PCROP only if it is 'embedded' in a piece of code: executing this code moves the key to a specific pointer in RAM. Placed behind the firewall, its execution is impossible from the outside.
- **WRP** (write protection): write protection is used to protect trusted code from external attacks or even internal modifications such as unwanted writings/erase operations on critical code/data.
- **MPU** (memory protection unit): the MPU is used to make an embedded system more robust by splitting the memory map for flash memory and SRAMs into regions having their access rights. In the SBSFU application example, MPU is configured to ensure that no other code is executed from any memories during SBSFU code execution. When leaving the SBSFU application, the MPU configuration is updated to authorize also the execution of the user application code.

STSAFE-A secure element protections

The STSAFE-A110 is a highly secure solution with a secure operating system running on the latest generation of secure microcontrollers:

- **Security features:** The chip is CC EAL5+ AVA_VAN5 Common Criteria certified and provides the following protections.
 - Active shield
 - Monitoring of environmental parameters
 - Protection mechanism against faults
 - Unique serial number on each die
 - Protection against side-channel attacks
- **Secure operating system:** STSAFE-A110 runs a secure operating system offering protection against logical and physical attacks.
- **Secure channel and device binding:** STSAFE-A110 allows a secure channel to be set up with the STM32 to prevent eavesdropping of sensitive information on the I²C line and to ensure pairing of a specific STM32 with a specific STSAFE-A110 (to prevent cloning).

The secure channel is based on symmetric cryptography: two AES 128-bit keys (the so-called host pairing keys) are used to implement services such as command authorization, command data encryption, response data encryption, and response authentication.

6 Package description

This section details the X-CUBE-SBSFU package content and the way to use it.

6.1 General description

X-CUBE-SBSFU is a software package for STM32 microcontrollers.

It provides a complete solution to build secure boot and secure firmware update applications:

- Support of symmetric and asymmetric cryptography approaches with the AES-GCM, AES-CBC, and ECDSA algorithms for decryption, verification, or both with the use of X-CUBE-CRYPTOLIB
- Support of X509 certificate chain verification of firmware image and firmware updates^(a)
- Two modes of operation:
 - The dual-slot configuration with one active slot and one download slot, which enables safe image programming, with resume capability in the case of an interruption of the installation procedure
 - The single-slot configuration with one active slot, which maximizes the user application size
- Integration of security peripherals and mechanisms to implement an SBSFU Root of Trust. RDP, WRP, PCROP, firewall, MPU, secure user memory, tamper, and IWDG are combined to achieve the highest security level^(b).
- Use of a secure engine (SE) module as part of the middleware to provide a protected environment managing all critical data and operations such as secure key storage, cryptographic operations, and others
- Integration of secure key management services (KMS) offering symmetric and asymmetric cryptographic services via the PKCS #11 APIs and offering secure key storage, update services
- Integration of the STSAFE-A110 secure element to provide the system with a tamper-resistant Root of Trust (CC EAL5+ AVA_VAN5 Common Criteria certified), to

a. Specific to the STSAFE-A110.

b. The availability of security IPs depends on the STM32 series.

offload the host MCU of ECDSA cryptographic operations. More information about STSAFE-A110 can be found at www.st.com/stsafe-a110.

- Availability of the user application example source code.
- The firmware image configuration can be extended up to three images for a complex system with multiple firmware (such as protocol stack, middleware, and user application.)
- User application can validate the installation of the new active image(s) in case of successful validation of new image through “self-test”.
- Management of interruption during code execution inside the firewall is now supported for applications requiring low latency on interruption handling.
- Availability of the firmware image preparation tool provided both as executable and source code.

X-CUBE-SBSFU is ported on the STM32F4 series, STM32F7 series, STM32G0 series, STM32G4 series, STM32H7 series, STM32L0 series, STM32L1 series, STM32L4 series, STM32L4+ series, and STM32WB series. X-CUBE-SBSFU is also ported on the STM32L4+ series combined with STSAFE-A110 mounted on the B-L4S5I-IOT01A board.

The package includes sample applications that the developer can use to start experimenting with the code.

The package is provided as a zip archive containing the source code.

The following integrated development environments are supported:

- IAR Systems® - IAR Embedded Workbench®(a)
- Keil® - MDK-ARM(a)
- STMicroelectronics - STM32CubeIDE


*Note: The KMS feature is available on the STM32L4 series and STM32L4+ series with an example provided on the B-L475E-IOT01A and B-L4S5I-IOT01A boards.
The STSAFE-A110 feature is available on the STM32L4+ series with an example provided on the B-L4S5I-IOT01A board.*

a. On Windows® only.

6.2 Architecture

This section describes the software components of the X-CUBE-SBSFU package illustrated in [Figure 12](#).

Figure 12. Software architecture overview



6.2.1 STM32CubeHAL

The HAL driver layer provides a generic multi-instance simple set of APIs (application programming interfaces) to interact with the upper layers (application, libraries and stacks). It is composed of generic and extension APIs. It is directly built around a generic architecture and allows the layers that are built upon, such as the middleware layer, implementing their functionalities without dependencies on the specific hardware configuration for a given microcontroller unit (MCU).

This structure improves the library code re-usability and guarantees an easy portability onto other devices.

6.2.2 Board support package (BSP)

The software package needs to support the peripherals on the STM32 boards apart from the MCU. This software is included in the board support package (BSP). This is a limited set of APIs which provides a programming interface for certain board-specific peripherals such as the LED and the User button.

6.2.3 Cryptographic Library

Three different cryptographic middleware are supported:

- X-CUBE-CRYPTOLIB supports symmetric and asymmetric key approaches (AES-GCM, AES-CBC, ECDSA) as well as hash computation (SHA256) for decryption and verification. Software cryptographic functions are used to avoid storing secret keys in hardware cryptography peripheral registers that are not protected.
- mbedTLS: cryptographic services delivered as open-source code. Similarly as for X-CUBE-CRYPTOLIB, the symmetric and asymmetric key approaches (AES-GCM, AES-CBC, ECDSA), as well as hash computation (SHA256) for decryption and verification, are supported. Examples are provided for the 32L496GDISCOVERY, B-L475E-IOT01A, STM32F413HDISCOVERY, STM32F769IDISCOVERY, NUCLEO-WB55RG^(a), and NUCLEO-H753ZI boards under the folder `2_images_OSC`.
- mbed-crypto: cryptographic services delivered as open-source code. This middleware provides a PSA cryptography API implementation. Examples are provided for B-L4S5I-IOT01A board, under the folders `2_Images_KMS` and `2_Images_STSAFE`.

6.2.4 Secure engine (SE) middleware

The secure engine middleware provides a protected environment to manage all critical data and operations (such as cryptography operations accessing firmware encryption keys and others). Protected code and data are accessible through a single entry point (call gate mechanism) and it is therefore not possible to run or access any SE code or data without passing through it, otherwise, a system reset is generated (refer to [Appendix A](#) to get details about call gate mechanism).

Note: *Secure engine critical operations can be extended with other functions depending on user application needs. Only trusted code is to be added to the secure engine environment because it has access to the secrets.*

6.2.5 Key management services (KMS) middleware

The secure key management services provide cryptographic services to the user application through the PKCS #11 APIs (KEY ID-based APIs) that are executed inside the secure enclave. User application keys are stored in the secure enclave and can be updated securely (authenticity check, decryption, and integrity check before the update).

6.2.6 STSAFE-A middleware

STSAFE-A middleware provides a complete set of APIs to access all the STSAFE-A110 device features from STM32 microcontrollers.

It integrates both low-level communication drivers to interface with the STSAFE-A110 hardware, and higher-level processing exporting a set of command APIs to easily access the device features from the STM32 microcontroller.

a. NUCLEO-WB55RG is referred to as P-NUCLEO-WB55.Nucleo in the X-CUBE-SBSFU package.

6.2.7 Secure boot and secure firmware upgrade (SBSFU) application

Secure boot (Root of Trust)

- Checks and applies the security mechanisms of the STM32 platform to protect critical operations and secrets from attacks
- Authenticates and verifies the user application before each execution

Local download via UART Virtual COM

- Detects firmware download requests
- Downloads in STM32 flash memory the new encrypted firmware image (header and encrypted firmware) via the UART Virtual COM using YMODEM protocol and the Tera Term tool (see [Note](#))

Firmware installation management

- Detects new firmware version to install
 - From local download service via the UART interface
 - Downloaded via the user application (dual-slot variant only)
- Secures firmware upgrade:
 - Authentication and integrity check
 - Firmware decryption
 - Firmware installation
 - Anti-rollback mechanisms to avoid re-installation of previous firmware version
- Supports multiple images:
 - Up to three active slots and three download slots for a complex system with multiple firmware, such as protocol stack, middleware, and user application
 - Specific cryptographic keys per slot
 - Simultaneous image installation to ensure compatibility between firmware
- Supports single-slot configuration for maximizing the user application size
- Supports dual-slot configuration for safe image programming
 - Installation process with firmware image validation. A rollback on the previous firmware image is triggered at the next reset if the new firmware image is not validated by the user application. The option is available under the `ENABLE_IMAGE_STATE_HANDLING` compilation switch. Refer to [Appendix J](#) to get details about firmware image validation.
 - Resume firmware installation: in the case of power off during the installation process, installation is resumed at the next power on.
 - Installation with the SWAP area to limit needed memory overhead. The rollback option is then possible. Refer to [Appendix B](#) to get details about the management of multiple slots.
 - Installation without the SWAP area to keep the download area encrypted. This is required when the download slot is located in external flash memory without OTFDEC IP as for 2_Images_ExtFlash of B-L475E-IOT01A and STM32WB5MM-DK boards.
 - Partial update: flexibility to update the complete firmware image or a portion of it.

Note An example of a standalone loader is provided in the `2_Images_Ext` variant of `STM32H7B3I-DK` and `STM32H750B-DK` boards. Refer to [Appendix I](#) for details.

For STM32WB series, the standalone YMODEM loader is replaced by the BLE_Ota loader. Refer to [Appendix H](#) for details.

6.2.8 User application

- Provides an example for downloading the user application via YMODEM protocol over a UART. Over The Air download mechanisms, such as Bluetooth® LE, Wi-Fi®, or others, can be implemented in the user application. As an example, the YMODEM loader is replaced by a BLE_Ota loader of the STM32WB series with a NUCLEO-WB55RG Nucleo board^(a) or an STM32WB5MM-DK Discovery board.
- Provides examples testing the protection mechanisms.
- Provides an example for using some of the functionalities exported by SE such as getting information about the current firmware image.
- Provides examples using KMS exported services through a standard PKCS #11 interface: AES-GCM/CBC encryption/decryption, RSA signature/verification, key provisioning, AES ECB key derivation, ECDSA key pair generation, and ECDH Diffie-Hellman key derivation.
- Provides examples to demonstrate STSAFE-A exported services through a standard PKCS #11 interface: ECDSA signature generation using a device-unique private key, device certificate reading, signature verification, ECDSA key pair generation, ECDH Diffie-Hellman key derivation. These services are typically used in the context of a TLS exchange and are candidate building blocks for the development of an IoT node connected with a cloud-based service.

a. NUCLEO-WB55RG is referred to as P-NUCLEO-WB55.Nucleo in the X-CUBE-SBSFU package.

6.3 Folder structure

A top-level view of the folder structure is shown in [Figure 13](#) and [Figure 14](#).

Figure 13. Project folder structure (1 of 2)





Figure 14. Project folder structure (2 of 2)



Note: Single-slot configuration is demonstrated in the application named *1_Image*.
Dual slots configuration is demonstrated in examples named *2_Images*.

6.4 APIs

Detailed technical information about the APIs is provided in a compiled HTML file located in the *STM32_Secure_Engine*, *STM32_Key_Management_Services*, and *STSAFE_A1xx* folders of the software package where all the functions and parameters are described.


6.5 Application compilation process with IAR Systems® toolchain

[Figure 15](#) outlines the steps needed to build the application and to demonstrate secure boot and secure firmware update:

- Step 1: Core binaries preparation
This step is needed to create the secure engine core binary including all the 'trusted' code and keys mapped in the firewall code section. The SE callgate function is specified as the entry point for the binary. The binary is linked with the SBSFU code in step 2.
- Step 2: SBSFU
This step compiles the SBSFU source code implementing the state machine and configuring the protections. It also links the code with the SECore binary generated at step 1 to generate a single SBSFU binary including the SE trusted code. It also generates a file including symbols for the user application to call the SE interface methods, a set of user-friendly APIs wrapping the single SE call gate API.
- Step 3: user application example
It generates:
 - The user application binary file that is uploaded to the device using the secure firmware update process (*UserApp.sfb*).
 - A binary file concatenating the SBSFU binary, the user application binary in clear format, and the corresponding firmware header.These three elements are placed properly for both the SBSFU and user application to run when the binary file is programmed into the device with a flasher tool. Hence, no firmware installation procedure is required for SBSFU to start and boot the user application. This is a convenient way to test the user application with a single programming stage.

Note: Refer to [Appendix H](#) for specificities of the STM32WB series and to [Appendix I](#) for 2_Images_ExtFlash variant of the STM32H7B3I-DK and STM32H750B-DK Discovery boards.

Figure 15. Application compilation steps



7 Hardware and software environment setup

This section describes the hardware and software setup procedures.

7.1 Hardware setup

To set up the hardware environment, one of the supported boards introduced in [Section 6.1: General description](#) must be connected to a personal computer via a USB cable. This connection with the PC allows the user:

- Programming the board
- Interacting with the board via a UART console
- Debugging when the protections are disabled

7.2 Software setup

This section lists the minimum requirements for the developer to set up the SDK, run the sample scenario, and customize applications.

7.2.1 Development toolchains and compilers

Select one of the Integrated Development Environments supported by the STM32Cube Expansion Package.

Take into account the system requirements and setup information provided by the selected IDE provider.

7.2.2 Software tools for programming STM32 microcontrollers

ST-LINK utility

STM32 ST-LINK Utility (STSW-LINK004) is a full-featured software interface for programming STM32 microcontrollers. It provides an easy-to-use and efficient environment for reading, writing, and verifying a memory device.

Refer to the STSW-LINK004 STM32 ST-LINK Utility software on www.st.com.

Caution: Make sure to use an up-to-date version of ST-LINK.

STM32CubeProgrammer

STM32CubeProgrammer (STM32CubeProg) is an all-in-one multi-OS software tool for programming STM32 microcontrollers. It provides an easy-to-use and efficient environment for reading, writing, and verifying device memory through both the debug interface (JTAG and SWD) and the bootloader interface (UART and USB).

STM32CubeProgrammer offers a wide range of features to program STM32 microcontroller internal memories (such as flash memory, RAM, and OTP) as well as external memories. STM32CubeProgrammer also allows option programming and upload, programming content verification, and microcontroller programming automation through scripting.

STM32CubeProgrammer is delivered in GUI (graphical user interface) and CLI (command-line interface) versions.

Refer to the STM32CubeProgrammer software (STM32CubeProg) on www.st.com.

7.2.3 Terminal emulator

A terminal emulator software is needed to run the demonstration.

The example in this document is based on Tera Term, an open-source free software terminal emulator that can be downloaded from the <https://osdn.net/projects/ttssh2/> web page. Any other similar tool can be used instead (YMODEM protocol support is required).

7.2.4 X-CUBE-SBSFU firmware image preparation tool


The X-CUBE-SBSFU Expansion Package for STM32Cube is delivered with the *prepareimage* tool handling the cryptographic keys and firmware image preparation.

The *prepareimage* tool is delivered in Python™ script form.

A Python™ interpreter as well as the elements listed in *Middlewares\ST\STM32_Secure_Engine\Utilities\KeysAndImages\readme.txt* are required.

The tool is fully integrated into the supported IDEs and compilation process as shown in [Figure 16](#).

Figure 16. Firmware image preparation tool IDE integration



More information about the preparation tool is provided in [Appendix E: Firmware image preparation tool](#).


8 Step-by-step execution

The following steps describe a dual-slot SBSFU scenario executed on the NUCLEO-L476RG board with the default cryptographic scheme, further illustrated in [Figure 17](#):

1. Download the SBSFU application
2. SBSFU is running: download UserApp#A
3. UserApp#A is installed
4. UserApp#A is running, download UserApp#B
5. UserApp#B is installed then running

The UserApp#A and UserApp#B binaries are generated based on the user application example project. Defining the application as #A or #B is done by changing the value of the UserAppId variable declared in the *main.c* of the application.

Figure 17. Step-by-step execution




8.1 STM32 board preparation

The target Option bytes setting is the following for the NUCLEO-L476RG board:

- RDP Level 0 is set
- Write protection is disabled on all flash memory pages
- PCROP protection is disabled^(a)
- BFB2 bit disabled
- Chip is erased^(b)

Option bytes setting can differ from one STM32 series to another as illustrated in [Figure 18](#).

Figure 18. STM32 board preparation



a. Automatically done when switching from RDP level 1 to RDP level 0 except on STM32H7 series.

b. Automatically done when switching from RDP level 1 to RDP level 0.

Option bytes setting is verified using the STM32CubeProgrammer through the following four steps:

1. Connect the board in 'Under reset' mode (refer to [Figure 19](#))

Figure 19. STM32CubeProgrammer connection menu



It is recommended to upgrade the firmware version of ST-LINK through the button 'Firmware upgrade'

2. Verify 'Option bytes' configuration (refer to [Figure 20](#))

Figure 20. STM32CubeProgrammer Option bytes screen

Option bytes

Read Out Protection

Name	Value	Description
RDP	AA	Read protection option byte The read protection is used to protect the software code stored in Flash memory. AA : Level 0, no protection BB : or any value other than 0xAA and 0xCC: Level 1, read protection CC : Level 2, chip protection

PCROP Protection (Bank 1)

Name	Value	Description
PCROP1_STRT	Value: 0x1fff Address: 0x82bffe	Flash Bank 1 PCROP start address
PCROP1_END	Value: 0x0 Address: 0x8000000	Flash Bank 1 PCROP End address Deactivation of PCROP can be done by enabling PCROP_RDP and changing RDP from level 1 to level 0
PCROP_RDP	<input type="checkbox"/>	Unchecked : PCROP zone is kept when RDP is decreased Checked : PCROP zone is erased when RDP is decreased

Write Protection (Bank 1)

Name	Value	Description
WRP1A_STRT	Value: 0x18 Address: 0x8030000	The address of the first page of the Bank 1 WRP first area
WRP1A_END	Value: 0x15 Address: 0x802a000	The address of the last page of the Bank 1 WRP first area
WRP1B_STRT	Value: 0xff Address: 0x81fe000	The address of the first page of the Bank 1 WRP second area
WRP1B_END	Value: 0x0 Address: 0x8000000	The address of the last page of the Bank 1 WRP second area

Start address > End address -> feature not activated

The STM32CubeProgrammer Option bytes screen is specific to the STM32 microcontroller series.

3. Erase chip: menu Target/Erase chip

Figure 21. STM32CubeProgrammer erasing

Erasing & Programming

Download

File path: Browse

Start address: 0x08000000

☐ Skip flash erase before programming

☐ Verify programming

☐ Run after programming

Start Programming

Automatic Mode

☒ Full chip erase

☐ Download file


Erase flash memory **Erase external memory**

Erase selected sectors **Full chip erase**

Select	Index	Start Address	Size
<input type="checkbox"/>	0	0x08000000	8K
<input type="checkbox"/>	1	0x08002000	8K
<input type="checkbox"/>	2	0x08004000	8K
<input type="checkbox"/>	3	0x08006000	8K
<input type="checkbox"/>	4	0x08008000	8K
<input type="checkbox"/>	5	0x0800A000	8K
<input type="checkbox"/>	6	0x0800C000	8K
<input type="checkbox"/>	7	0x0800E000	8K

4. Disconnect

Figure 22. STM32CubeProgrammer connection menu



8.2 Application compilation

With the selected toolchain (IAR Embedded Workbench®, MDK-ARM, or STM32CubeIDE) rebuild all the projects as explained in [Section 6.5: Application compilation process with IAR Systems® toolchain](#).

Download the SB SFU project software to the target without starting a debug session (security protections managed by SBSFU forbid JTAG connection as it is interpreted as an external attack).

8.3 Tera Term connection

Tera Term connection is achieved by applying in sequence the steps described from [Section 8.3.1](#) to [Section 8.3.4](#).

8.3.1 ST-LINK disable

The security mechanisms managed by SBSFU forbid JTAG connection (interpreted as an external attack). The ST-LINK must be disabled to establish a Tera Term connection. The following procedure applies from ST-LINK firmware version V2J29 onwards^(a):


- Power cycle the board after programming SBSFU (unplug/plug the USB cable).
- The SBSFU application starts and configures the security mechanisms in development mode. In product mode, security mechanisms are only checked to be at the correct values.
- Power cycle the board a second time (unplug/plug the USB cable): the SBSFU application starts with the configured securities turned on and the Tera Term connection is possible.

8.3.2 Tera Term launch

The Tera Term launch requires that the port is selected as *COMxx: STMicroelectronics STLink Virtual COM port*.

[Figure 23](#) illustrates an example based on the selection of port COM54.

Figure 23. Tera Term connection screen




8.3.3 Tera Term configuration

The Tera Term configuration is performed through the *General* and *Serial port* setup menus.

[Figure 24](#) illustrates the *General setup* and *Serial port setup* menus.

- Make sure the ST-LINK debugger/programmer embedded on the board runs the proper firmware version (V2J29 or higher). If this is not the case, upgrade this firmware first.

Figure 24. Tera Term setup screen



A configuration is saved using *menu Setup/Save setup*.

Caution: After each plug/unplug of the USB cable, the *Tera Term Serial port setup* menu may have to be validated again to restart the connection. **Press the *Reset* button to display the welcome screen.**

8.3.4 Welcome screen display

The welcome screen is displayed on the Tera Term as illustrated in [Figure 25](#).

Figure 25. SBSFU welcome screen display



8.4 SBSFU application execution

At each reboot, the application checks if the user has requested a new firmware download by keeping the User button pressed.

If there is no download request, the application checks the status of the user firmware

- Since the board was erased, no firmware is available.
- The application cannot jump to firmware and goes back to check if there is a download request.


8.4.1 Download request

When no user firmware is present, SBSFU automatically waits for the download procedure to start. Otherwise, the download request is obtained by holding the User button on the STM32 Nucleo board.

8.4.2 Send firmware


For sending the firmware (*.sfb), use the *File > Transfer > YMODEM > Send* menu in Tera Term as shown in [Figure 26](#).

Figure 26. SBSFU encrypted firmware transfer start



Once the *UserApp.sfb* file is selected, the YMODEM transfer starts. Transfer progress is reported as shown in [Figure 27](#).

Figure 27. SBSFU encrypted firmware transfer in progress



The progress gauge stalls for a short time at the beginning of the procedure while SBSFU verifies the firmware header validity and erases the flash memory slot where the firmware image is downloaded.

8.4.3 File transfer completion

After the file transfer is completed, the system forces a reboot as shown in [Figure 28](#).

Figure 28. SBSFU reboot after encrypted firmware transfer

```

No valid FW found in the active slots nor new FW to be installed
Waiting for the local download to start...
[SB00T] STATE: DOWNLOAD NEW USER FIRMWARE
File Transfer YMODEM Send ...
[SB00T] STATE: REBOOT STATE MACHINE
***** End of Execution *****

[SB00T] System Security Check successfully passed. Starting...

=====
(C) COPYRIGHT 2017 STMicroelectronics
=====
Secure Boot and Secure Firmware Update

[SB00T] SECURE ENGINE INITIALIZATION SUCCESSFUL
[SB00T] STATE: CHECK STATUS ON RESET
INFO: A Reboot has been triggered by a Software reset!
[SB00T] STATE: CHECK NEW FIRMWARE TO DOWNLOAD
[SB00T] STATE: CHECK KMS BLOB TO INSTALL
[SB00T] STATE: CHECK USER FW STATUS
[SB00T] LOADING CERTS FROM SECURE ENGINEOK
[SB00T] Verifying the Certificate chain... OK
[SB00T] Verify Header Signature... OK
New FW to be installed from slot SLOT_DUAL_1
[SB00T] STATE: INSTALL NEW USER FIRMWARE
Image preparation done.
Swapping the firmware images.....
***** End of Execution *****

[SB00T] System Security Check successfully passed. Starting...

=====
(C) COPYRIGHT 2017 STMicroelectronics
=====
Secure Boot and Secure Firmware Update

[SB00T] SECURE ENGINE INITIALIZATION SUCCESSFUL
[SB00T] STATE: CHECK STATUS ON RESET
INFO: A Reboot has been triggered by a Software reset!
[SB00T] STATE: CHECK NEW FIRMWARE TO DOWNLOAD
[SB00T] STATE: CHECK KMS BLOB TO INSTALL
[SB00T] STATE: CHECK USER FW STATUS
A FW is detected in the slot SLOT_ACTIVE_1
[SB00T] STATE: VERIFY USER FW SIGNATURE
[SB00T] LOADING CERTS FROM SECURE ENGINEOK
[SB00T] Verifying the Certificate chain... OK
[SB00T] Verify Header Signature... OK
[SB00T] STATE: EXECUTE USER FIRMWARE

```

The system status that is printed as shown in [Figure 28](#) consequently provides the following information:

- There is no firmware to download.
- The firmware is detected as encrypted. The user firmware is decrypted.
- If the decryption is OK, the user firmware is installed.
- If the installation is OK, the user firmware signature is verified.
- If the verification is OK, the user firmware is executed.

8.4.4 System restart

Pressing the Reset button forces the system to restart: the user application is started by SBSFU.

Note: *Holding the User button during reset, triggers the forced download state instead of the user application execution.*

8.5 User application execution

The user application is executed according to the selection illustrated in [Figure 29](#) and further described from [Section 8.5.1](#) to [Section 8.5.3](#).

Figure 29. User application execution



8.5.1 Download a new firmware image

The download of a new firmware image is performed through the same steps as those presented for SBSFU in [Section 8.4](#).

1. Send firmware:
 - In Tera Term, click on *File > Transfer > YMODEM > Send*
 - Select *UserApp.sfb* (compiled as *UserApp#B*)
2. The system reboots.
3. The secure boot state machine handles the new image:
 - Firmware header is verified
 - Firmware is decrypted
 - Firmware is installed
 - Firmware signature is verified
 - Firmware is executed

Figure 30. Encrypted firmware download via a user application



```
= [SBOOT] System Security Check successfully passed. Starting...

=====
=                (C) COPYRIGHT 2017 STMicroelectronics                =
=                Secure Boot and Secure Firmware Update                =
=====


= [SBOOT] SECURE ENGINE INITIALIZATION SUCCESSFUL
= [SBOOT] STATE: CHECK STATUS ON RESET
= [SBOOT] INFO: A Reboot has been triggered by a Software reset!
= [SBOOT] STATE: CHECK NEW FIRMWARE TO DOWNLOAD
= [SBOOT] STATE: CHECK KMS BLOB TO INSTALL
= [SBOOT] STATE: CHECK USER FW STATUS
= [SBOOT] A FW is detected in the slot SLOT_ACTIVE_1
= [SBOOT] STATE: VERIFY USER FW SIGNATURE
= [SBOOT] LOADING CERTS FROM SECURE ENGINEOK
= [SBOOT] Verifying the Certificate chain... OK
= [SBOOT] Verify Header Signature... OK
= [SBOOT] STATE: EXECUTE USER FIRMWARE

=====
=                (C) COPYRIGHT 2017 STMicroelectronics                =
=                User App #B                                          =
=====
```

8.5.2 Test protections

An example of the test protection menu is shown in [Figure 31](#). The actual menu depends on the STM32 series.

Figure 31. User application test protection menu



The test protection menu is printed at each test attempt of a prohibited operation or error injection as a function of the test run:

- CORRUPT IMAGE test (#1)
 - Causes a signature verification failure at the next boot.
- Firewall tests (#2, #3)
 - Causes a reset trying to access protected code or data (either in RAM or flash memory)
- PCROP test (#4)
 - Causes an error trying to access the PCROP region protecting the keys
- WRP test (#5)
 - Causes an error trying to erase write protected code
- IWDG test (#6)
 - Causes a reset simulating a deadlock by not refreshing the watchdog
- TAMPER test (#7)
 - Causes a reset if a tamper event is detected
 - to generate a tamper event, the user must connect PA0 (CN7.28) to GND (It may be enough to put a finger close to CN7.28).

Returning to the previous menu is obtained by pressing the x key.

8.5.3 Test secure engine user code

The version and size of the current user firmware are retrieved using a secure engine service and printed in the console.

8.5.4 Multiple downloads

In a multiple-image configuration, this menu allows selecting the target slot for download. Several slots can be successfully downloaded. Then, the installation is triggered by selecting the #4 function.

8.5.5 Firmware image validation

This feature is only available if the `ENABLE_IMAGE_STATE_HANDLING` compilation switch is defined.

The slot identification parameter selected can be either 1, 2, 3, or 255. The value 255 indicates that all new firmware images are validated through a single request. Refer to [Appendix J](#) for more details.


8.6 Programming a new software when the securities are activated

After programming binary in flash memory with all securities enabled it is not possible anymore to update SBSFU directly. You need first to disable the securities preventing the erasure of the SBSFU software.

Launch the Cube Programmer application, and open the *Option Bytes* menu.


The *Option Bytes* menu looks like this (RDP Level 1 and WRP protection):

Figure 32. Option Bytes menu



Update the fields as follows. Set RDP to level 0 and set the WRP size to 0 and the start address as 0x00000000. Then click on *Apply* for mass deletion of the FLASH to occur:

Figure 33. FLASH mass deletion



After this step, your FLASH is fully erased and you can program the software again.

9 Understanding the last execution status message at boot-up

[Table 6](#) lists the main error messages together with their explanation.

Table 6. Error messages at boot-up

Error message	Meaning
No error. Success	No problem is encountered.
Memory fault	Memory fault is reported by the MPU fault handler.
Hard fault	Arm® Cortex®-M hard fault exception
Tampering fault	TAMPER-detection report
SE lock cannot be set.	Error encountered while trying to configure secure engine in <i>Firmware execution</i> unprivileged mode before starting the active firmware
FW too big	This error means that during a local download procedure the header indicated a firmware size bigger than the capacity of the download slot.
File not correctly received	During a local download procedure, the download operation did not complete successfully (YMODEM protocol issue).
Firmware header authentication error	During a local download procedure, the header could not be authenticated successfully. This error is reached only if the header stored in RAM is altered (otherwise the download is bypassed without triggering a critical failure).
Firmware decryption error	Error encountered while decrypting the content of the download slot. This error reports a decryption or authentication issue as the final stage of the decryption is a check of the signature.
Firmware signature check error	Error encountered while verifying the signature of the decrypted firmware during an installation procedure. In the example code, this error may not be reached as a signature issue may be captured at the decrypt stage (reporting " Decrypt failure ").
Flash memory error	Flash memory error is encountered during an installation procedure.
External flash memory configuration error	Error when switching external flash memory in memory-mapped mode.
Header erasing error	Flash memory error is encountered when trying to erase the header.
Header validation error	Flash memory error encountered when trying to update the header to validate the installation.
Additional code detected beyond firmware	The unused part of the slot is not empty (malicious code suspected)
Error during swap process	Error encountered during an installation procedure: failure while swapping the images (previous firmware and decrypted firmware).
Error during rollback process	Error encountered during the rollback installation process to the previous firmware image.
Backed-up firmware not identified	Backed-up firmware not identified: the fingerprint of the previous firmware image is not correct.
Backup copy error	Flash memory error detected when saving the download slot in the backup slot

Table 6. Error messages at boot-up (continued)

Error message	Meaning
Download slot erasing error	Flash memory error detected when erasing the download slot after installation
Trailer erasing error	Flash memory error detected when erasing the trailer area
Trailer update error	Flash memory error detected when updating the trailer area
Magic tag update error	Flash memory error detected when updating the clean tag inside the trailer area
Firmware version rejected (anti-rollback)	Error encountered during an installation procedure: the firmware version cannot be accepted (newer firmware already installed or lower version than min. allowed version)
CM0 update process error	Error detected during firmware upgrade service (FUS) or wireless stack update performed by CM0+
Unknown error.	Undocumented error (unexpected exception or unexpected state machine issue)

Appendix A Secure-engine protected environment

The secure engine (SE) concept defines a protected enclave exporting a set of secure functions executed in a trusted environment.

The following functionalities are provided by SE to the SBSFU application example:

- Secure engine initialization function
- Secure cryptographic functions
 - AES-GCM and AES-CBC decryption
 - SHA256 hash and ECDSA verification
 - Sensitive data (secret key, AES context) never leaves the protected environment and cannot be accessed from unprotected code
- Secure read/write access to firmware image Information
 - Read and write operation on a protected flash memory area
 - Access to this area is allowed only to protected code
- Secure image state handling
- Secure service to lock some functions in the secure engine
 - One-way lock mechanism: once locked, no way to unlock it except via a system reset
 - Once locked, functions execution is no more possible via the call gate mechanism
 - Functionalities that are locked via the lock mechanism in secure engine example:
 - Secure engine initialization function
 - Secure encryption functions with OEM key
 - Secure read/write access to firmware image Information
 - Secure service to lock some functions in a secure engine

Note: Functionalities exported by SE can be extended depending on final user application needs.

For the STM32WB series, SE provides two additional services:

- Drive wireless stack/FUS update performed by CM0+ core.
- Lock SBSFU symmetric key stored inside CM0+ flash memory area before leaving SBSFU execution program.

In the KMS variant, SE functionalities are extended with the secure key management services providing cryptographic services to the user application through the PKCS #11 APIs (KEY ID-based APIs) are executed inside the secure-engine protected environment. User application keys are stored in this protected/isolated environment.

In the STSAFE-A variant, KMS is extended with STSAFE-A middleware, to provide access to keys and services provided by the secure element through a standard interface. Communication with the STSAFE-A110 is secured with symmetric keys stored in the protected/isolated environment.

To deal with the firewall call gate mechanism and to provide the user with a set of secure APIs, SE is designed with a two-level architecture, composed of SE Core and SE Interface.

The call gate concept and the two-level architecture apply also when using the MPU to protect the secure engine, as described in appendix [A.2: MPU-based secure engine isolation](#).


A.1 Firewall-based secure engine isolation

A.1.1 SE core call gate mechanism

The firewall is opened or closed using a specific 'call gate' mechanism: a single entry point (placed at the 2nd word of the Code segment base address) must be used to open the gate and execute the code protected by the firewall. If the protected code is accessed without passing through the call gate mechanism then a system reset is generated.

As the only way to respect the call gate sequence is to pass through the single call gate entry point, therefore, if the application requires to have multiple functions protected by the firewall and called from unprotected code outside it (e.g. encrypt and decrypt functions), a way to select which of the internal functions to execute is needed. A solution is to use a parameter to specify which function to execute, for instance, `CallGate(F1_ID)`, `CallGate(F2_ID)`, and so on. According to the parameter, the right function is internally called.

Figure 34. Firewall call gate mechanism




Caution: The code section must include all the code executed when the firewall is open. For instance, if the call sequence is `callgate` → `f1()` → `f1a()` → `f1b()`, all the three functions `f1()`, `f1a()`, and `f1b()` must be included in the code section.

[Figure 35](#) shows the steps to perform cryptographic operations (that require access to the key) to respect the call gate mechanism.

For the cryptographic functions:

1. The SBSFU code calls the call gate function to open the firewall and to execute protected code
2. The call gate function checks parameters and securities and then calls the requested Crypto function
3. The SE Crypto function calls an internal ReadKey function that moves the keys into the protected section of SRAM1 and then uses them in the cryptographic operations.

Figure 35. Secure engine call-gate mechanism




A.1.2 SE interface

Code protected by the firewall must be non-interruptible and it is up to the user code to disable interrupts before opening the firewall.

SE interface provides a user-friendly wrapper handling the entrance and exit to a protected enclave where the actual SE call gate function is executed as illustrated in [Figure 36](#).

Figure 36. Secure engine interface




SE interface mechanism simplifies the control access to the call gate independent from user implementation. SE interface APIs are shared with the user application, which therefore executes sensitive operations (if not locked via the secure engine lock service) in a secure way using the services provided by SE.

Interruption management inside the firewall isolated environment can be activated when low latency on interruption handling is required. Examples are provided in the *2_Images_OSC* variant for 32L496GDISCOVERY and B-L475E-IOT01A boards. *Section 7.3: How to activate interruption management inside firewall isolated environment* of the application note AN5056 describes in detail all the steps required to activate this option.

A.2 MPU-based secure engine isolation

A.2.1 Principle

The MPU-based secure engine isolation relies on the concept of privileged and unprivileged levels of software execution. The software must run in an unprivileged level of execution by default (when SBSFU or the User application is running), except for very specific actions like platform initialization or interrupt handling. This is described in [Figure 37](#).

Figure 37. SBSFU running in the unprivileged level of software execution for standard operations

When the software runs in an unprivileged mode, any attempt to access the secure engine code or data results in an MPU fault: this ensures the isolation of the critical assets.

This isolation of the secure engine is implemented thanks to specific MPU regions as shown in [Table 7](#).

Table 7. MPU regions for secure engine isolation


Region content	Privileged permission	Unprivileged permission
Secure engine code and constants	Read-only (execution allowed)	No access
Secure engine stack and VDATA	Read/write (not executable)	No access

To run a secure engine service, the caller must first enter the privileged level of software execution through a controlled access point. This is done using the concept of SE interface (refer to [Section A.1.2: SE interface](#), keeping in mind that MPU protection replaces the firewall protection). It abstracts the request to get the privileged level of software execution: this request consists of triggering a supervisor (SVC) call.

In the SBSFU example delivered in the X-CUBE-SBSFU Expansion Package, the SBSFU application implements an SVC handler to catch this SVC call and process it with another SE interface service to enter the secure engine via its call gate as shown in [Figure 38](#).

Note: *The SVC handler must be trusted because it is a key element of secure engine access control.*

Figure 38. SBSFU requesting a secure engine service




The SE call gate mechanism uses the concepts described in [Section A.1.1: SE core call gate mechanism](#) to provide a unique entry point to secure engine services. The difference with [Section A.1.1](#) is that the MPU protection replaces the firewall protection; the constraints for the placement of the call gate code are only the MPU region constraints (the call gate must be located in the privileged code region).

When the secure engine processing ends, the call gate concept provides a single exit point and the SVC call return sequence applies. This return sequence brings the software back to the unprivileged level of execution. Then, any further direct access to the secure engine code and data generates an MPU fault.

The secure engine service exit is described in [Figure 39](#).

Figure 39. Exiting a secure engine service



A.2.2 Constraints

The MPU-based secure engine isolation relies fully on the fact that a privileged level of software execution is required to access the secure engine services. The SVC handler is the controlled access point to a privileged level of execution (this must be trusted code). Additionally, any piece of code running in privileged mode must be trusted also (interrupt routines, initialization code, and others) so that the controlled access point is not bypassed. It is key to partition the software very carefully and avoid granting a privileged level of execution when not required (the software must run in an unprivileged mode as much as possible).

The MPU controls the Cortex®-M access to the memory. Any peripheral acting as a master on the bus may access the secure engine code and data without triggering an MPU fault (for instance a DMA peripheral). It is therefore required to make sure that only trusted code can program these peripherals. For instance, in the X-CUBE-SBSFU example for 32F413HDISCOVERY, an MPU region covers the DMA registers to make sure it is not possible to program these peripherals in the unprivileged mode of execution: only the privileged code can configure the DMAs.

Last but not least, for the STM32F4 series and the STM32F7 series, secure engine protection is ensured only as long as the required MPU settings are maintained. If the user application code is not fully trusted or if a bug can be exploited by a hacker, the MPU configuration must be maintained during User application execution.

This latter constraint does not exist for the STM32 series with secure user memory. Before launching the user application, the MPU protection is disabled and the secure user memory protection is activated. When secured, any access to the securable memory area (fetch, read, programming, erase) is rejected, generating a bus error. All the code and secrets located inside secure user memory (a protected environment) are fully hidden.

Appendix B Dual-slot configuration

Some SBSFU application examples handle two slots located in internal flash memory.


B.1 Elements and roles

- Active slot:
 - This slot contains the active firmware (firmware header and firmware). This is the user application that is launched at boot time by SBSFU (after verifying its validity).
- Download slot:
 - This slot is used to store the downloaded firmware (firmware header and encrypted firmware) to be installed at the next reboot.
 - In the case of a partial image, the size of this slot can be lower than the size of the active slot (which contains the full image). The download slot can be sized according to the maximum possible partial image.
- Swap region:
 - This is a flash memory area used to swap the content of active and download slots.
 - Nevertheless, this area is not a buffer used for every swap of the flash memory sector. It is used to move the first sector, hence creating a shift in flash memory allowing swapping the two slots sector by sector.

Figure 40 represents the mapping on NUCLEO-L476RG. The mapping order for slots and swap elements depends on the STM32 series:

- For the STM32 series with secure user memory, the active slot header must be mapped just after the SBSFU code to be protected by the secure user memory.
- For the STM32L4 series and STM32L4+ series, the firewall code and data (active slot header) segments must be located at the same offset from the base address in each bank (ensuring that secrets are always protected even if the banks are swapped).

**Figure 40. Internal user flash memory mapping:
Example of the NUCLEO-L476RG with 512-byte headers**




B.2 Mapping definition

The mapping definition is located in the *Linker_Common* folder for each example.

To start the application, SBSFU initializes the SP register with the user application stack pointer value, then jumps to the user application reset vector. Refer to [Figure 41](#).

Figure 41. User application vector table (example of the STM32L4 series)



Appendix C Single-slot configuration

Some SBSFU application examples handle one single slot located in internal flash memory.

This mode of operation allows maximizing the user firmware size by:

- Reducing the SBSFU footprint in flash memory
- Allocating more flash memory space for the user application

These benefits come at the cost of some features:

- Safe firmware image programming cannot be ensured: as soon as the installation is interrupted (power off), the firmware update process must be restarted from the beginning (including the download phase).
- No rollback is possible if the new firmware image is not correct.
- The user application cannot download a new firmware image: the local download procedure is the only way to update the active user code.

C.1 Elements and roles

Active slot:

- This slot contains the active firmware (firmware header and firmware). This is the user application that is launched at boot time by SBSFU (after verifying its validity).
- This slot is directly updated when a new firmware image is downloaded and installed (after firmware header verification)

C.2 Mapping definition

The mapping definition is located in the *Linker_Common* folder for each example.

To start the application, SBSFU initializes the SP register with the user application stack pointer value, then jumps to the user application reset vector, Refer to [Figure 41: User application vector table \(example of the STM32L4 series\)](#).

Appendix D Cryptographic schemes handling

Four cryptographic schemes are provided as examples to illustrate the cryptographic operations. The default cryptographic scheme uses both symmetric (AES-CBC) and asymmetric (ECDSA) cryptography. So, it handles a private key (AES128 private key) as well as a public key (ECC key).

Two alternate schemes are provided. They are selected using a SECoreBin compiler switch (named 'SECBOOT_CRYPTO_SCHEME').

The X509 certificate-based asymmetric scheme is configured in the STSAFE-A variant and the KMS variant for the B-L4S5I-IOT01A board.

D.1 Cryptographic schemes contained in this package

[Table 8](#) shows the cryptographic scheme selected with the SECBOOT_CRYPTO_SCHEME compiler switch.

Table 8. Cryptographic scheme list

SECBOOT_CRYPTO_SCHEME value	Authentication	Confidentiality	Integrity
SECBOOT_ECCDSA_WITH_AES128_CBC_SHA256 (default)	ECDSA	AES128-CBC	SHA256
SECBOOT_ECCDSA_WITH_AES128_CTR_SHA256 ⁽¹⁾	ECDSA	AES128-CTR	SHA256
SECBOOT_ECCDSA_WITHOUT_ENCRYPT_SHA256	ECDSA	None ⁽²⁾	SHA256
SECBOOT_AES128_GCM_AES128_GCM_AES128_GCM ⁽³⁾	AES-GCM		
SECBOOT_X509_ECDSA_WITHOUT_ENCRYPT_SHA256	ECDSA	None ⁽²⁾	SHA256


1. This cryptographic scheme is selected for products with external flash memory and OTFDEC support.
2. The SBSFU project must also be configured to deal with a clear firmware image by setting the compiler switch SFU_IMAGE_PROGRAMMING_TYPE to the value SFU_CLEAR_IMAGE.
3. For the symmetric cryptographic scheme, it is highly recommended to configure a unique symmetric key for each product.

D.2 Asymmetric verification and symmetric encryption schemes

D.2.1 Cryptographic schemes with full software implementation

These schemes (SECBOOT_ECCDSA_WITH_AES128_CBC_SHA256, SECBOOT_ECCDSA_WITHOUT_ENCRYPT_SHA256) are implemented for firmware decryption and verification as illustrated in [Figure 42](#).

Figure 42. Asymmetric verification and symmetric encryption




D.2.2 AES CTR decryption with OTFDEC peripheral

The OTFDEC peripheral embedded in the STM32H7B3xx MCUs offers the possibility to decrypt the content directly with a low latency penalty and without the need for SRAM allocation. The OTFDEC is a hardware block that decrypts on-the-fly bus (AHB) traffic based on the read-request address information.

Scheme SECBOOT_ECCDSA_WITH_AES128_CTR_SHA256 is implemented for firmware decryption and verification as illustrated in [Figure 43](#).


Figure 43. AES CTR decryption with OTFDEC peripheral



D.3 Symmetric verification and encryption scheme

This scheme (SECBOOT_AES128_GCM_AES128_GCM_AES128_GCM) is implemented for firmware decryption and verification as illustrated in [Figure 44](#).


Figure 44. Symmetric verification and encryption



D.4 X509 certificate-based asymmetric scheme without firmware encryption

This scheme (SECBOOT_X509_ECDSA_WITHOUT_ENCRYPT_SHA256) is implemented for firmware verification as illustrated in [Figure 45](#).

Figure 45. X509 asymmetric verification




The X509 certificate-based asymmetric scheme makes use of a chain of X509 certificates to deliver the public key used to verify the firmware header signature.

In the example provided, two certificates (the Root CA and OEM CA (first intermediate CA)) are embedded in secure element STSAFE-A110, or KMS non-volatile memory, while the second intermediate CA and leaf certificate (firmware signing certificate) are delivered as part of the firmware header.

D.5 Asymmetric verification and symmetric encryption schemes

Figure 46. Certificate chain



To use the public key contained in the leaf certificate, the certificate chain is first verified by the SBSFU code to ensure that the delivered firmware signing public key is authentic. Once the certificate chain is verified, the firmware signing public key is used to verify the firmware header signature.

D.6 Secure boot and secure firmware update flow

Figure 47 and Figure 48 indicate how the cryptographic operations (asymmetric cryptographic scheme with firmware encryption) are integrated into the SBSFU execution boot flows.

Figure 47. SBSFU dual-slot boot flows





Figure 48. SBSFU single-slot boot flows



Appendix E Firmware image preparation tool

The X-CUBE-SBSFU STM32Cube Expansion Package is delivered with the *prepareimage* firmware image preparation tool allowing:

- Taking into account the selected cryptographic scheme and keys
- Encrypting the firmware image when required
- Generating partial firmware image, by extracting binary differences between two full images
- Generating the firmware header with all the data required for the authentication and integrity checks

The *prepareimage* tool is delivered in Python™ script form.

A Python™ interpreter as well as the elements listed in *Middlewares\ST\STM32_Secure_Engine\Utilities\KeysAndImages\readme.txt* are required.

The Python™ scripts, delivered as source code, offer the possibility to define additional cryptographic schemes flexibly.

Note: Refer to [Appendix F](#) and [Appendix G](#) for KMS and STSAFE-A specificities.

E.1 Tool location

The Python™ scripts are located in the secure engine component, in folder *Middlewares\ST\STM32_Secure_Engine\Utilities\KeysAndImages*.

E.2 Inputs

The package is delivered with some default keys and cryptography settings in folder *Applications\2_Images\2_Images_SECoreBin\Binary*.

Each of the following files can be used as such, or modified to take the user settings into account:

- *ECCKEY1.txt*: private ECC key in PEM format. It is used to sign the firmware header. This key is **not** embedded in the SECoreBin, only the corresponding public key is generated by the tools in the *se_key.s* file
- *nonce.bin*: this is either a nonce (when AES-GCM is used) or an IV (when AES-CBC is used). This value is added automatically by the tools to the firmware header.
- *OEM_KEY_COMPANY1_key_AES_CBC.bin*: symmetric AES-CBC key. This key is used for the AES-CBC encryption and decryption operations and is embedded in the *se_key.s* file. This file is exclusive with *OEM_KEY_COMPANY1_key_AES_GCM.bin*
- *OEM_KEY_COMPANY1_key_AES_GCM.bin*: symmetric AES-GCM key. This key is used for all AES-GCM operations and is embedded in the *se_key.s* file. This file is exclusive with *OEM_KEY_COMPANY1_key_AES_CBC.bin*

The tool uses the appropriate set of files based on the cryptographic scheme selected using *SECBOOT_CRYPTO_SCHEME* in *Applications\2_Images\2_Images_SECoreBin\Inc\se_crypto_config.h*.

E.3 Outputs

The tool generates:

- The *se_key.s* file compiled in the SECoreBin project: this file contains the keys (private symmetric key and public ECC key when applicable) embedded in the device and the code to access them. When running the tool from the IDE, this file is located in *Applications\2_Images\2_Images SECoreBin\EWARM*. In the case of multiple-image configuration, one set of keys is generated per image.
- An *sfb* file packing the user firmware header and the encrypted user firmware image (when the selected cryptographic scheme enables user firmware encryption). When running the tool from the IDE, this file is generated in *Applications\2_Images\2_Images UserApp\Binary*.
- A *bin* file concatenating the SBSFU binary, UserApp binary, and active firmware image header. Programming this file into the device with a flasher tool makes the UserApp installation process simple since the firmware header and firmware image are already correctly installed. It is not needed to use the SBSFU application for installing the UserApp.

For STM32 devices with OTFDEC support and external flash memory, two separate binary files are generated:

- A first binary concatenating SBSFU binary and active firmware image header (*SBSFU_UserApp_Header.bin*) to program into the internal flash memory.
- A second binary (*UserApp.sfb*) to program into the external memory at the active slot start address.

Refer to [Appendix I](#) and [Appendix H](#) for the specificities of STM32H7B3xx, STM32H750xx, STM32WB55xx, and STM32WB5Mxx devices.

Caution:

- Before programming the *bin* file into the device, a mass deletion must be performed. to detect any malicious software, SBSFU verifies at startup that there is no additional code after UserApp in the active slot.
- When the active slot is located in external flash memory, the active slot must be erased before programming the *bin* file.
- Two log files, *output.txt*, located in *Applications\2_Images\2_Images SECoreBin\EWARM* and in *Applications\2_Images\2_Images UserApp\EWARM* to trace the executions of *prebuild.bat* and *postbuild.bat*.

E.4 IDE integration

The *prepareimage* tool is integrated with the IDEs for:

- Pre-build actions for the SECoreBin application: at this stage, the cryptographic keys are managed
- Post-build actions for the UserApp application: at this stage, the firmware image is built

When compiling with the IDE, the keys and the firmware image are handled. No extra action is required from the user. At the end of the compilation steps:

- The required keys are embedded in the SECoreBin binary
- The firmware image to be installed is generated in the proper format, with the appropriate firmware header, as an *sfb* file. This *sfb* file can be transferred over the YMODEM protocol for installation by SBSFU.
- The *bin* file that can be programmed for the test of UserApp (*SBFU_UserApp.bin*).

The batch files integrating the tool in the IDE are located in the folder *Applications\2_Images\2_Images SECoreBin\EWARM*:

- *prebuild.bat*: invoking the tool to perform the pre-build actions when compiling the SECoreBin project
- *postbuild.bat*: invoking the tool to perform the post-build actions when compiling the UserApp project

E.5 Partial Image

A partial image contains only the binary portion of the new firmware image to install, versus the active firmware image.

Partial-image usage presents various benefits:

- Smaller firmware image to download (reduced download duration)
- Faster firmware image installation
- Memory mapping optimization, with possibly smaller download slot (maximum size of partial image) and bigger active slot (maximum size of the full image)

This feature is available on the dual-slot variant only (not available on the single-slot variant).

For the partial-image feature, the header structure includes two instances of the firmware tag:

- Partial firmware tag: tag of the partial image only. This tag is checked by SBSFU during the image installation phase.
- Firmware tag: tag of the full image (after the installation of the partial image). This tag is checked by SBSFU during the image boot phase.

The *prepareimage* tool can be used to generate partial firmware image, starting from the active image and the new firmware image to install:

1. Perform first a binary comparison between the two full images in clear
2. Then apply the usual image preparation procedure

Refer to the detailed procedure *Example for partial update* described in the *readme.txt* file of the *prepareimage* tool (*Middlewares\ST\STM32_Secure_Engine\Utilities\KeysAndImages\readme.txt*).

Appendix F KMS

F.1 Key update process description

PKCS #11 APIs manage keys through objects containing a different type of information:

- Object header: giving information about the object itself, such as attribute size, number of attributes and object ID
- Object attributes: such as type, size, and value

Static embedded keys are embedded in the code and cannot be modified. On the contrary, updatable keys can be modified in an NVM storage located inside the protected/isolated environment:

- An updatable key with dynamic ID can be created via a secure object creation procedure running inside the protected/isolated environment ensuring that the key remains inside the protected/isolated environment (key value is stored in the NVM storage and only the object ID is returned to the application).
- An updatable key with static ID can be updated in the NVM storage via a secure update procedure using static embedded root keys (authenticity check, data integrity check, and data decryption). It means that the key must be provided to KMS in a specific format to ensure key authenticity, integrity, and confidentiality. KMS example is provided with a tool allowing to automatically generate the encrypted object based on ECDSA asymmetric cryptography for data authenticity/integrity verification and based on AES-CBC symmetric cryptography for data confidentiality. Once an encrypted object is downloaded into the device, the SBSFU application detects it at the next system reset and processes it via the KMS secure update procedure (`C_STM_ImportBlob()` function).

Figure 49 and *Figure 50* illustrate the key creation and update procedure.

Figure 49. Encrypted object creation






Figure 50. Secure update procedure



F.2 SBSFU static keys generation

With KMS middleware integration, SBSFU keys are no more stored in a section under PCROP protection but inside the KMS code running in the secure enclave as shown in [Figure 51](#). During the SECoreBin compilation stage, *prebuild.bat* updates SBSFU static embedded keys inside *kms_platf_objects_config.h* located in *Applications\2_Images\2_Images SECoreBin\EWARM* (instead of the *se_key.s* file update done in the standard variant).

Figure 51. KMS key storage




F.3 Using KMS & X509 cryptographic scheme

This cryptographic scheme shown in [Figure 52](#) is based on a four-certificate chain principle:

1. Root CA certificate: root certificate to be provisioned once inside KMS embedded keys (as described in [Section F.2](#))
2. OEM CA certificate: first intermediate certificate from the OEM to be provisioned once inside KMS embedded keys (as described in [Section F.2](#))
3. OEM Divisional CA certificate: second intermediate certificate from the OEM to be inserted inside the header of each new firmware image
4. Firmware Signing certificate: firmware signing certificate from the OEM to be inserted inside the header of each new firmware image

Figure 52. Certificate chain overview



Note: For certificate generation details, refer to [Section G.2](#).

F.4 UserApp menu

A specific menu is added providing examples using KMS services exported services through a standard PKCS #11 interface: AES-GCM/CBC encryption/decryption, RSA signature/verification, key provisioning, AES ECB key derivation, ECDSA key pair generation, and ECDH Diffie-Hellman key derivation.

Figure 53. KMS menu



Appendix G SBSFU with STM32 and STSAFE-A110

G.1 Introduction to STSAFE-A110

STSAFE-A110 is a tamper-resistant secure element (hardware common criteria EAL5+ certified) used to host X509 certificates and keys and perform verifications that are used for firmware image authentication during secure boot and secure firmware update procedures.


STSAFE-A110 is connected to STM32 using the I²C hardware interface. Pairing keys must be provisioned inside STSAFE-A110 and STM32 to secure the system:

- **Host_Mac_Key:** a symmetric key used to pair a specific STM32 with a specific STSAFE-A110 to establish secure communication between STM32 and STSAFE-A110 using CMAC calculation (block-cipher-based MAC)
- **Host_Cipher_Key:** a symmetric key used to encrypt I²C communication between STM32 and STSAFE-A110 to establish a secure communication channel

To combine an STSAFE-A110 with an STM32 for an SBSFU application, cryptographic scheme *X509 certificate-based asymmetric scheme without firmware encryption* is used (refer to [Appendix D: Cryptographic schemes handling](#) for more details). This cryptographic scheme is based on a four-certificate chain principle:

- **Root CA Cert:** root certificate to be provisioned once inside the STSAFE-A110
- **OEM CA Cert:** first intermediate certificate from the OEM to be provisioned once inside the STSAFE-A110
- **OEM Divisional CA Cert:** second intermediate certificate from the OEM to be inserted inside the header of each new firmware image
- **Firmware Signing Cert:** firmware signing certificate from the OEM to be inserted inside the header of each new firmware image


Figure 54. Certificate chain overview



As explained above, the STM32, STSAFE-A110, and firmware image must be provisioned with some keys and or certificates:

- STM32: pairing keys must be inserted inside the SBSFU application code (inside the part that is executed inside the protected environment) to be able to communicate securely with an STSAFE-A110 component^(a).
- STSAFE-A110:
 - Pairing keys must be provisioned inside the STSAFE-A110 to be able to communicate securely with an STM32 component^(a). Pairing keys are stored in `se_key.s` (section `SE_ReadKey`), as executable code, located in the project `2_Images_STSAFE\2_Images_SECoreBin`.
 - Root CA Cert and OEM CA Cert must be provisioned inside the STSAFE-A110 to be able to verify OEM Divisional CA Cert and Firmware Signing Cert that are received as part of the header of the new firmware image to be installed on the STM32^(a).
- Firmware image: OEM Divisional CA Cert and Firmware Signing Cert must be inserted in the header of the new firmware image to be installed on the STM32^(a).

Figure 55. Pairing key and certificate provisioning overview




a. A full code example for the provisioning of keys and certificates inside STSAFE-A110 is provided. The project is called 'STSAFE-A Provisioning'. More information in [Section G.3](#).

G.2 Certificate generation

Generation of the certificates is done using *openssl* via a set of batch files provided in the STSAFE-A110 project example variant as shown in [Figure 56](#):

- GEN_SBSFU_SAMPLE_ROOT_CA_ECC_NIST_P256.bat: generates the Root CA public and private ECC keys and a self-signed root certificate.
- GEN_SBSFU_SAMPLE_INTER1_OEM1_CA_ECC_NIST_P256.bat: generates the First Intermediate CA (OEM CA) ECC key pair and a certificate signed by the RootCA.
- GEN_SBSFU_SAMPLE_INTER2_OEM1_CA_ECC_NIST_P256.bat: generates the Second Intermediate CA (OEM Divisional CA) ECC key pair and a certificate signed by the OEM CA.
- GEN_SBSFU_SAMPLE_FWSIGN_OEM1_CA_ECC_NIST_P256.bat: generates the Firmware Signing ECC key pair and a certificate signed by the OEM Divisional CA.

Figure 56. Batch files using *openssl*



G.3 STSAFE-A110 provisioning

To provision STSAFE-A110 with pairing keys and certificates that are used in the context of the SBSFU application example, a provisioning tools application project is provided as an example in the X-CUBE-SBSFU package (*2_Images_STSAFE\STSAFE_Provisioning*).

STSAFE_PAIRING_keys.bin must be updated to provide the same keys in the STM32.


Refer to the *readme* file in this project to get details on the procedure and the steps executed by this project.

G.4 STM32 and firmware image provisioning

To provision the STM32 with the pairing keys and insert the certificates in the firmware image headers, the prepare image tool concept of the X-CUBE-SBSFU Expansion Package is used (refer to [Appendix E: Firmware image preparation tool](#) for more details):

- IDE pre-build script is used to insert pairing keys inside the SBSFU code
- IDE post-build script is used to insert certificated inside the firmware image header

Figure 57. Provisioning in STM32 and firmware image



G.5 STSAFE-A110 ordering

To use the STSAFE-A110 in the context of the SBSFU application example, the STSAFE-A110 must be personalized at the STMicroelectronics manufacturing stage with some specific data (such as private keys for instance) corresponding to a profile called 'Generic sample profile or SPL2'. This profile of personalization is described inside the application note *STSAFE-A110 generic sample profile description* (AN5435) that can be found at <https://www.st.com/en/secure-mcus/stsafe-a110.html#documentation>.

Board B-L4S5I-IOT01A (<https://www.st.com/en/evaluation-tools/b-l4s5i-iot01a.html>) already contains STSAFE-A110 soldered onboard and loaded with generic sample profile as described in AN5435.

SPL02 profile contains:

The order codes (sales references) for the STSAFE-A110, which are:

- STSAFA110S8SPL02 (SO8N package)
- STSAFA110DFSPL02 (UFDFPN8 package).


Appendix H STM32WB series specificities

H.1 Compilation process

A specific project (BLE_Ota) implementing the firmware download feature over Bluetooth® LE protocol is provided.

Figure 58 outlines the additional step 0 to compile then integrate the loader into SBSFU during the compilation process.

Figure 58. Compile with loader integration (NUCLEO-WB55RG Nucleo mapping)



Note: NUCLEO-WB55RG is referred to as P-NUCLEO-WB55.Nucleo in the X-CUBE-SBSFU package.

H.2 Key provisioning

Before the first execution of the SBSFU example, the symmetric key used for AES cryptographic functions must be provisioned into the Cortex® M0+. Follow the instruction list from the SECoreBin *readme.txt* file.


Another way to provision the AES key is to use a recent STM32CubeProgrammer release. Since STM32CubeProgrammer V2.5.0, Cortex-M0+ key provisioning is available as a firmware upgrade service (FUS).

First, connect to bootloader USB interface:

- nBOOT1 & nSWBOOT0 checked
- Correct boot mode is selected by setting Boot0 pin to VDD:
 - With a NUCLEO-WB55RG Nucleo board^(a): Jumper is ON between CN7.5(VDD) and CN7.7(Boot0).
 - With an STM32WB5MM-DK board: a jumper is on CN13(VDD-Boot0) after the pin header soldering, and another jumper selects 'USB MCU' on JP2.
- Connect a USB cable to USB_USER interface
- Power ON (unplug/plug USB cable connected to ST-LINK)

Then, the function key provisioning of the firmware upgrade services panel is allowed as shown in [Figure 59](#).

Figure 59. Firmware upgrade services panel



a. NUCLEO-WB55RG is referred to as P-NUCLEO-WB55.Nucleo in the X-CUBE-SBSFU package.

H.3 Wireless stack/FUS update

The wireless stack/FUS update is performed by FUS running on CM0+. SBSFU running on CM4 triggers and controls this operation.

The download area containing the new wireless stack/FUS to update must be located inside internal flash memory, close to the secure flash memory, for two reasons:


1. CM0+ cannot access external flash memory.
2. The area between the beginning of the download area till the beginning of the secure flash memory is automatically erased by CM0+ at the end of the update process.

Depending on the needed firmware image size, an external flash memory may be required for the download slot. In this case, the active slot is also used to download and update a new wireless stack/FUS and an additional backup slot is configured in external flash memory to reinstall the firmware image once the wireless stack/FUS update is completed. An example of such configuration is provided with the STM32WB5MM-DK board in the *2_Images_ExtFlash* variant.

Figure 60 shows a wireless stack update scenario:

1. BLE_Ota application downloads the new wireless stack in the internal flash memory, overwriting the user application.
2. BLE_Ota application sets the *SBSFU bypass* mode and resets the device.
3. In the *SBSFU bypass* mode, SBSFU requests to CM0+ FUS application to manage the firmware upgrade.
4. The FUS application detects the new CM0+ firmware in the internal flash memory and securely manages the firmware update.
5. Once completed, the FUS application resets the device.
6. At reset, SBSFU detects that the upgrade is completed and resets the *SBSFU bypass* mode.
7. SBSFU detects that there is no valid firmware in the download slot and detects that the active slot is empty.
8. SBSFU detects a valid firmware version in the backup slot (with the same firmware tag as the active header).
9. SBSFU copies the backup slot into the download slot and resets the device to trigger an installation.
10. Standard firmware installation process follows.

Figure 60. Wireless stack update scenario




Appendix I STM32H7 series specificities

I.1 JTAG connection capability with configured secure memory

[Figure 61](#) shows that, when a secure memory is configured, the JTAG pins are disabled during SBSFU execution. Connecting the STM32CubeProgrammer tool (STM32CubeProg) is not possible. The connection becomes possible once UserApp is started (the hotplug mode must be selected in the ST-LINK configuration panel).

There is no way to connect the STM32CubeProgrammer tool (STM32CubeProg) if the user application cannot be executed or started because of any potential problem during the SBSFU application execution. To mitigate this risk, the switch `SFU_SECURE_USER_PROTECT_ENABLE` is enabled only after the development phase with the activation of the `SFU_FINAL_SECURE_LOCK_ENABLE` switch.

Figure 61. JTAG connection capability on STM32H7B3xx MCUs and STM32H753xx MCUs




I.2 External flash memory on STM32H7B3xx devices

The STM32H7B3xx microcontrollers offer the possibility to store the firmware images in external memory in case the user application requires more memory size than what is available in internal flash memory.

OTFDEC write-only key registers are configured by secure engine protected-enclave before starting user application as illustrated in [Figure 62](#).

Figure 62. STM32H7B3xx: MPU isolation and secure user memory with external flash memory



During the installation process, active slot firmware remains encrypted to ensure confidentiality. On-the-fly decryption is performed by OTFDEC peripheral during the execution of the user application from the external flash memory.


A specific cryptographic scheme (SECBOOT_ECCDSA_WITH_AES128_CTR_SHA256) is provided to illustrate the cryptographic operations required for this configuration: This cryptographic scheme uses AES-CTR encryption and asymmetric (ECDSA) cryptography.

In such configuration with an external flash memory, the loader functionality may be executed either from internal flash memory or from RAM to store downloaded firmware in external flash memory during program execution.

To offer the same level of security as other STM32 microcontrollers, the header of the active slot must not be accessible during user application execution. For this reason, the header of the active slot is stored in the internal flash memory to be protected through the secure user memory.

To illustrate this capability, an application called *2 images ExtFlash* is provided for the STM32H7B3I-DK board in the X-CUBE-SBSFU Expansion Package. [Figure 63](#) shows the typical memory mapping for such a configuration.

Figure 63. Memory mapping for STM32H7B3xx devices with external flash memory



As a consequence, two separate binary files are generated at the end of the user application compilation:

- A first binary concatenating SBSFU binary and active firmware image header (*SBSFU_UserApp_Header.bin*) to be programmed into the internal flash memory.
- A second binary (*UserApp.sfb*) to be programmed into the external memory at the active slot start address.


Both binary files must be programmed to start SBSFU with an already installed firmware image.

I.3 STM32H750Bxx devices specificities

STM32H750Bxx devices provide 128 Kbytes of internal flash memory in a single sector. As shown in [Figure 64](#), the active slot, as well as the download slot, are mapped in external flash memory. As a consequence, some features are not available:

- Firmware confidentiality cannot be ensured as the user application is decrypted before its execution.
- WRP protection cannot be set on internal flash memory since the anti-rollback mechanism is based on counters stored in internal flash memory. SBSFU immutable code is guaranteed with HDP protection during user application execution but cannot be guaranteed during boot execution.
- Loader functionality provided in the user application must be executed from RAM. The compilation process is modified to take this new application into account as shown in [Figure 65](#).

Figure 64. STM32H750xx - MPU isolation




As a consequence two separate binary files are generated at the end of the user application compilation:

- SBSFU binary to be programmed into the internal flash memory
- A second binary concatenating the active firmware image header and the user application binary to be programmed into the external memory at the active slot start address

Both binary files must be programmed to start SBSFU with an already installed firmware image.

Figure 65. STM32H750xx - Image preparation



Appendix J Validation of the new firmware image

Before the completion of the firmware update process, the user may need to control the validity of the new image via the execution of the self-test. To enable this mechanism, the switch `ENABLE_IMAGE_STATE_HANDLING` must be activated.


This feature can be activated only on a dual-slot configuration example with the swap installation process selected.

A parameter called *FwImageState* is stored in the header of the image to indicate the state of the firmware image and is updated according to the process of installation and validation of the new image.

At the first user application start-up, if the execution is correct (for example after self-tests execution) the user application must call a running service `SE_APP_Validate(slot_id)` if available or update dedicated flags in RAM otherwise to validate the firmware image. If not done, a rollback on the previous firmware image is performed by SBSFU at the next reset.

The flow is described in [Figure 66](#).

Figure 66. Image state handling



In a multiple image configuration, the slot identification parameter can be either 1, 2, 3, or 255. The value 255 indicates that all new firmware images are validated through a single request. The objective is to ensure firmware compatibility between all new images in case of interruption during the validation phase.

Revision history

Table 9. Document revision history

Date	Revision	Changes
7-Dec-2017	1	Initial release.
20-Dec-2017	2	Removed references to the integration guide in Chapter 7: Understanding the last execution status message at boot-up and B.2 Mapping definition . Updated Table 4: Error messages at boot-up and Section 5.2.2: Software tools for programming STM32 microcontrollers .
20-Apr-2018	3	Document scope extended to asymmetric and symmetric cryptography schemes. Added single-image mode. Extended support of the STM32L4 Series: <ul style="list-style-type: none"> – Updated all chapters – Updated Appendix A secure-engine protected environment and Appendix B Dual-image handling – Added Appendix C Single-image handling, Appendix D Cryptographic schemes handling, and Appendix E Firmware image preparation tool – Removed the MSC appendix
18-Dec-2018	4	Product scope extended to the STM32F4 Series, STM32F7 Series, and STM32G0 Series: <ul style="list-style-type: none"> – Updated Section 5: Protection measures and security strategy, Chapter 8: Step-by-step execution, and Section B.1: Elements and Roles – Added Section A.2: MPU-based secure engine isolation Secure library offer extended to mbedTLS: <ul style="list-style-type: none"> – Updated Section 6.2.3: Cryptographic Library, and Section 6.3: Folder structure
22-Jul-2019	5	Updated the entire document: <ul style="list-style-type: none"> – Product scope extended to the STM32G4 Series, STM32H7 Series, STM32L0 Series, STM32L1 Series, and STM32WB Series – Added the integration of the STSAFE-A100 – Added secure key management services with PKCS #11 APIs – Added Appendix F KMS, Appendix G SBSFU with STM32 and STSAFE-A100, Appendix H STM32WB Series specificities, Appendix I STM32H7 Series specificities – Removed Appendix SBSFU application state machine

Table 9. Document revision history (continued)

Date	Revision	Changes
4-Feb-2020	6	<p>Added AES-CTR encryption of external Flash for the microcontrollers supporting OTFDEC processing:</p> <ul style="list-style-type: none"> – Added I.2: JTAG connection for STM32H7B3 devices and I.3: External Flash on STM32H7B3 devices – Updated E.3: Outputs – Updated Figure 5: SBSFU security IPs vs. STM32 Series (2 of 2), Figure 14: Project folder structure (2 of 2), Figure 39: Asymmetric verification and symmetric encryption and Figure 43: SBSFU dual-image boot flows – Updated Table 3: Cryptographic scheme comparison and Table 8: Cryptographic scheme list
3-Sep-2020	7	<p>Updated:</p> <ul style="list-style-type: none"> – Safe element STSAFE-A110 replaces old STSAFE-A100. <p>Added:</p> <ul style="list-style-type: none"> – Multi-image support (up to three active images can be configured) in Introduction and General description – Image state handling: state information added for each active image, to indicate the progress of installation procedure in Appendix A and Appendix J – New board B-L4S5I-IOT01A, with the secure element STSAFE-A110 in STM32Cube overview, General description, Section 6.2.3: Cryptographic Library, Appendix D, and Appendix G – Application 2 images External Flash for B-L475E-IOT01A in Section 6.2.7: Secure boot and secure firmware upgrade (SBSFU) application – Management of interruption during code execution inside the firewall in General description and Appendix A – Section 8.6: Programming a new software when the securities are activated
19-Oct-2020	8	Updated Protections against outer attacks in Section 5.3
22-Jun-2021	9	<p>Updated:</p> <ul style="list-style-type: none"> – Former figures updated to clearer versions <p>Added:</p> <ul style="list-style-type: none"> – Section 8.5.4: Multiple downloads – Section 8.5.5: Firmware image validation – Section I.3: STM32H750B devices specificities – Figure 59: Firmware upgrade services panel – Figure 62: STM32H7B3: MPU isolation and secure user memory with external Flash – Figure 64: STM32H750 - MPU isolation – Figure 65: STM32H750 - Image preparation

Table 9. Document revision history (continued)

Date	Revision	Changes
14-Dec-2021	10	<p>Updated:</p> <ul style="list-style-type: none"> – Section 2: STM32Cube overview – Figure 4, Figure 5, Figure 11, Figure 14, Figure 18, Figure 55, and Figure 56 – Figure 58 title <p>Added:</p> <ul style="list-style-type: none"> – References to STM32L4+ Series – Figure 60: Wireless stack update scenario – Section H.3: Wireless stack/FUS update
05-Dec-2025	11	<p>Updated:</p> <ul style="list-style-type: none"> – Section 1.2: References – P-NUCLEO-WB55, replaced by NUCLEO-WB55RG – The <i>prepareimage</i> tool information in Section 7.2.4: X-CUBE-SBSFU firmware image preparation tool and Appendix E: Firmware image preparation tool, including E.1: Tool location and E.4: IDE integration – Figure 15, Figure 16, Figure 26, and Figure 27. <p>Added:</p> <ul style="list-style-type: none"> – Compatible STM32H7 MCUs in Section 5.3: STM32G0 series, STM32G4 series, and STM32H7 series <p>Minor text edits across the whole document.</p>

IMPORTANT NOTICE – READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice.

In the event of any conflict between the provisions of this document and the provisions of any contractual arrangement in force between the purchasers and ST, the provisions of such contractual arrangement shall prevail.

The purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgment.

The purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of the purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

If the purchasers identify an ST product that meets their functional and performance requirements but that is not designated for the purchasers' market segment, the purchasers shall contact ST for more information.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2025 STMicroelectronics – All rights reserved