How to implement an external circuit to improve ORGD robustness of the ST-ONE and ST-ONEMP

Introduction

To reduce the noise on the ORGD pin, it is important to implement an external circuit as highlighted in the figure below. A resistor of 470 kΩ is connected in series with a diode. These two components are placed between the VDRV pin and the gate of OR-FET.

Figure 1. EVLONE65W schematic with ORGD external circuit



Revision history

Table 1. **Document revision history**

Date	Version	Changes
05-Feb-2023	1	Initial release.

Contents

IMPORTANT NOTICE – READ CAREFULLY

STMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST’s terms and conditions of sale in place at the time of order acknowledgment.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of purchasers’ products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.