

Datasheet

Galvanic isolated octal high-side power solid state relay with SPI interface for high inductive loads







Product status link ISO808A ISO808A-1



Features

- V_{CC(AMR)} = 45 V
- Wide process side op. range V_{CC} = 9.2 to 36 V
- $R_{DS}(on) = 0.125 \Omega \text{ per channel (TYP)}$
- Fast demagnetization of inductive loads V_{DEMAG(TYP)} = V_{CC} 54 V
- · Per channel process side op. current
 - ISO808A/ISO808AQ I_{OUT} < 0.7 A
 - ISO808A-1/ISO808AQ-1 I_{OUT} < 1 A
- Low process and logic sides supply current
- Under-voltage shut down with auto restart and hysteresis
- Logic side 5 V and 3.3 V TTL/CMOS and MCU compatible I/Os
- Logic side SPI interface
- Common output enable/disable pin
- · Reset function for IC outputs disable
- High common mode transient immunity
- Short circuit protection on output channels
 - ISO808A/ISO808AQ I_{LIM(MIN)} = 0.7 A
 - ISO808A-1/ISO808AQ-1 I_{LIM(MIN)} = 1 A
- Per-channel over-temperature protection with thermal independence of separate channels
- Case over-temperature protection
- Over-voltage protection (V_{CC} clamping)
- Loss of GND and V_{CC} protections
- Common fault open drain diagnostic
- V_{CC} Power Good open drain diagnostic for 24 V applications
- Designed to meet IEC 61000-4-2, IEC 61000- 4-4, IEC 61000-4-5 and IEC 61000-4-8
- UL1577 and UL508 certified
- Safety limits according to IEC 60747-17 (former VDE 0884-11)
- PowerSO-36 and TFQFPN32 Package

Applications

- Programmable logic control
- Industrial PC peripheral input/output
- Numerical control machines
- Drivers for all type of loads (resistive, capacitive, inductive)



Description

The ISO808A, ISO808A-1 (PowerSO-36) and ISO808AQ, ISO808AQ-1 (TFQFPN32) are galvanic isolated 8-channel drivers featuring a low supply current. Each driver contains 2 independent galvanic isolated voltage domains (V_{CC} and V_{DD} for the Process and Control Logic stages, respectively). The ICs are intended for driving any kind of load with one side connected to ground.

The Control Logic Stage features an 8-bit Output Status Register (where the MCU sets the ON/OFF status of the output channels in the Process Stage), daisy chaining is allowed. The two stages communicate through the galvanic isolation channel by an ST proprietary protocol.

Active channel current limitation (OVL) combined with thermal shutdown (OVT), independent for each channel, protects the device against overload.

Built-in thermal shut down protects each channel from over-temperature and overload: each overheated channel automatically turns OFF after its junction temperature triggers the protection threshold (T_{JSD}). The channel turns back ON if its junction temperature decreases lower than restart threshold (T_{JR}).

An additional case temperature sensor protects the whole chip against over-temperature (OVC event): if the case temperature triggers the T_{CSD} threshold then overloaded channels are turned OFF and will restart only when case temperature decreased down to the reset threshold (T_{CR}). Non overloaded channels continue to operate normally.

Other embedded functions are loss of ground protection, V_{CC} and V_{DD} UVLOs (with hysteresis), watchdog and V_{CC} Power GOOD.

An internal circuit provides an OR-wired not latched common \overline{FAULT} indicator signaling the channel OVT. The \overline{PGOOD} diagnostic pin is activated if V_{CC} goes below the power good threshold. Both \overline{FAULT} and \overline{PGOOD} pins are open drain, active low, fault indication pins.

DS14170 - Rev 6 page 2/46



1 Block diagram

Figure 1. Block diagram vcc VDD UVLO_{cc} UVLO_{cc} \overline{SS} CLK FAST DEMAG THERMAL SDI JUNCTION Galvanic Isolation CURRENT LIMITATION OUT1 CONTROL CONTROL SDO LOGIC LOGIC х8 OUT_EN OUT8 THERMAL CASE **FAULT PGOOD** GND_{DD} GND_CC

DS14170 - Rev 6 page 3/46




2 Pin connection

NC 1 36 OUT1 VDD 2 OUT1 OUT_EN 3 OUT2 *SS* 4 OUT2 CLK OUT3 SDI 6 OUT3 PGOOD | OUT4 NC OUT4 NC 9 OUT5 TAB = VCC NC 10 27 OUT5 NC 11 OUT6 NC 12 OUT6 SDO 13 OUT7 FAULT 14 OUT7 GND_{DD} 15 22 OUT8 21 OUT8 NC 16 NC 17 NC NC 18 19 GND_{cc}

Figure 2. Pin connection PowerSO-36 (top through view)





DS14170 - Rev 6 page 4/46



Table 1. Pin description

Pin			Description		
PowerSO-36	TFQFPN32	Name	Description		
1	-	N.C.	Not connected		
2	20	V_{DD}	Positive Control Logic Stage supply		
3	21	OUT_EN	Output enable		
4	22	SS	Chip select		
5	23	CLK	Serial Clock Digital Input		
6	24	SDI	SPI device Input (MOSI)		
7	25	PGOOD	Power Good diagnostic pin - active low		
8	26	NC	Not connected		
9	27	NC	Not connected		
10	28	NC	Not connected		
11	29	NC	Not connected		
12	30	NC	Not connected		
13	31	SDO	SPI device Output (MOSI)		
14	32	FAULT	Common fault (OVT and Internal Communication Error) pin - active low		
15	1	GND _{DD}	Input logic ground, negative logic supply		
16	-	NC	Not connected		
17	-	NC	Not connected		
18	2	NC	Not connected		
19	3	GND _{CC}	Output (process stage) power ground		
-	TAB(GND _{CC})	TAB(GND _{CC})	Connect to GND _{CC} on the application board		
20	-	NC	Not connected		
21	4				
22	5	OUT8	Channel 8 power output ⁽¹⁾		
23	6				
24	7	OUT7	Channel 7 power output ⁽¹⁾		
25	8	0.170			
26	9	OUT6	Channel 6 power output ⁽¹⁾		
27	10	OUT	0		
28	11	OUT5	Channel 5 power output ⁽¹⁾		
29	12	OUT4	Ob (4)		
30	13	OUT4	Channel 4 power output ⁽¹⁾		
31	14	OUT2	Channel 2 review side 4(1)		
32	15	OUT3	Channel 3 power output ⁽¹⁾		
33	16	OUTO	Channel 2 navier sutput(1)		
34	17	OUT2	Channel 2 power output ⁽¹⁾		
35	18	OUT4	Channel 1 navior output(1)		
36	19	OUT1	Channel 1 power output ⁽¹⁾		
TAB	TAB(V _{CC})	V _{CC}	Exposed tab internally connected to V _{CC} positive Process Stage supply voltage		

^{1.} Connect the two pins on the same net of the application board

DS14170 - Rev 6 page 5/46



Absolute maximum ratings

Table 2. Absolute maximum ratings

Symbol	Parameter	Min.	Max.	Unit
V _{CC}	Process Stage supply voltage	-0.3	+45	V
V _{DD}	Control Logic Stage supply voltage	-0.3	+6	V
V _{IN}	DC Input pins (SS, CLK, SDI and OUT_EN) voltage	-0.3	V _{DD}	٧
V _{SDO}	DC SDO pin voltage	-0.3	V_{DD}	V
V _{FAULT} , V _{PGOOD}	FAULT and PGOOD pins voltage	-0.3	+6.0	V
I _{GNDdd}	DC digital ground Reverse Current		-25	mA
I _{OUT}	Channel Output Current (continuous)		Internally limited	Α
I _{GNDcc}	DC Power Ground Reverse Current		-250	mA
I _{RX}	Reverse Output Current (from OUTx pins to V _{CC})		-6 ⁽¹⁾	Α
I _{IN}	DC Input pins (SS, CLK, SDI and OUT_EN) current	-10	+10	mA
I _{FAULT} , I _{PGODD}	FAULT and PGOOD pins current	-10	+10	mA
V _{ESD}	Electrostatic discharge with Human Body Model (R = 1.5 KΩ; C = 100 pF)		2000	٧
V	Isolation DC voltage applied between GND _{DD} and GND _{CC} pins for PowerSO-36		180	V
V _{IO}	Isolation DC voltage applied between $\ensuremath{GND_{DD}}$ and $\ensuremath{GND_{CC}}$ pins for TFQFPN32		75	V
FAC	Single pulse avalanche energy per channel, all channels driven simultaneously @T _{AMB} = 125 °C, I _{OUT} = 0.6 A (PowerSO-36)		2.11	
EAS	Single pulse avalanche energy per channel, all channels driven simultaneously @T _{AMB} = 125 °C, I _{OUT} = 0.6 A (TFQFPN32)		0.48	J
P _{TOT}	Power dissipation		Internally limited (2)	W
TJ	Junction operating temperature		Internally limited (2)	°C
T _{STG}	Storage temperature		-40 to 150	°C

^{1.} this value is intended with each couple of OUTx pins shorted on the application board

DS14170 - Rev 6 page 6/46

^{2.} Protection functions are intended to avoid IC damage in fault conditions and are not intended for continuous operation. Continuous or repetitive operation of protection functions may reduce the IC lifetime.



4 Thermal data

Table 3. Thermal data

Symbol	Parameter	Max. v	alue	Unit
Syllibol	Faranieter	PowerSO-36	TFQFPN32	
R _{th j-case}	Thermal resistance, junction-to-case (1)	0.8	1	°C/W
R _{th j- amb}	Thermal resistance, junction-to-ambient (2)	16.9 ⁽³⁾	25 ⁽⁴⁾	C/VV

- 1. Rth between the die and the bottom case surface measured by cold plate as per JESD51-12.
- 2. JESD51-7.
- 3. Maximum power dissipation = 3.8W (@ T_{amb} = 85°C, T_{J} < 150°C)
- 4. Maximum power dissipation = 2.6W (@ T_{amb} = 85°C, T_{J} < 150°C)

DS14170 - Rev 6 page 7/46



5 Electrical characteristics

9.2 V \leq V_{CC} \leq 36 V; 2.75 V \leq V_{DD} \leq 5.5 V; -40 °C < T_J < 125 °C, unless otherwise specified.

Table 4. Power section

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{CC}	Operating voltage range		9.2		36	V
V _{CC(THON)}	V _{CC} undervoltage turn-on threshold	V _{DD} = 3.3 V, V _{CC} increasing		8.4	9.2	V
V _{CC(THOFF)}	V _{CC} undervoltage turn-off threshold	V _{DD} = 3.3 V, V _{CC} decreasing	7.7	8.1		V
V _{CC(HYS)}	V _{CC} undervoltage hysteresis			0.15		V
V _{CCclamp}	Clamp on VCC pin	I _{clamp} = 20 mA	47	52	57	V
V _{CC(PGON)}	V _{CC} Power Good turn-on threshold	V _{DD} = 3.3 V, VCC increasing		16.6	18.7	V
V _{CC(PGOFF)}	V _{CC} Power Good turn-off threshold	V _{DD} = 3.3 V, VCC decreasing	14.5	16.1		V
V _{CC(PG- HYS)}	V _{CC} Power Good hysteresis			0.5		V
D	ON state registence (see Figure 4)	I _{OUT} = 0.5 A, T _J = 25 °C		0.125	0.16	
R _{DS(ON)}	ON-state resistance (see Figure 4)	I _{OUT} = 0.5 A, T _J = 125 °C			0.26	Ω
	Device events events	All channels in OFF-state, V _{CC} = 36 V		5.5		^
I _{CC}	Power supply current	All channels in ON-state, V _{CC} = 36 V		16		- mA
I _{LGND}	Ground disconnection output current	V _{CC} = V _{GND} = 0 V V _{OUT} = -24 V			500	μA
V _{OUT(OFF)}	OFF-state output voltage	Channel OFF and I _{OUT} = 0 A			3	V
I _{OUT(OFF)}	OFF-state output current	Channel OFF and V _{OUT} = 0 V			5	μA

Table 5. Digital supply voltage

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{DD}	Operating voltage range		2.75		5.5	V
V _{DD(THON)}	V _{DD} undervoltage turn-on threshold	V _{CC} = 24 V, V _{DD} increasing	2.55		2.75	V
V _{DD(THOFF)}	V _{DD} undervoltage turn-off threshold	V _{CC} = 24 V, V _{DD} decreasing	2.45		2.65	V
V _{DD(HYS)}	V _{DD} undervoltage hysteresis		0.04	0.1		V
loo	V _{DD} supply current	V _{DD} = 5 V and SPI not transmitting		4.5	6	mA
I _{DD}	VDD supply current	V _{DD} = 3.3 V and SPI not transmitting		4.4	5.9	mA

DS14170 - Rev 6 page 8/46



Table 6. Diagnostic pin and output protection function

Symbol	Para	neter	Test conditions	Min.	Тур.	Max.	Unit
V _{FAULT}	FAULT pin open drain volta	age output low	I _{FAULT} = 5 mA			0.4	V
I _{LFAULT}	FAULT output leakage curr	ent	V _{FAULT} = 5 V			1	μA
V _{PGOOD}	PGOOD pin open drain vo	tage output low	I _{PGOOD} = 5 mA			0.4	V
I _{LPGOOD}	PGOOD output leakage current		V _{PGOOD} = 5 V			1	μA
I _{PEAK}	Maximum DC output curre	nt before limitation				2.7	Α
1	Short-circuit current	ISO808A, ISO808AQ	V 24 V: B: 0 0	0.7		4.0	
I _{LIM}	limitation	ISO808A-1, ISO808AQ-1	V_{CC} = 24 V; R_{LOAD} = 0 Ω	1		1.9	A
Hyst	I _{LIM} tracking limits				0.3		Α
T _{JSD}	Junction shutdown temper	ature		150	175	200	°C
T _{JR}	Junction reset temperature				160		°C
T _{JHYST}	Junction thermal hysteresis	S			15		°C
T _{CSD}	Case shutdown temperatu	re		125	130	135	°C
T _{CR}	Case reset temperature				115		°C
T _{CHYST}	Case thermal hysteresis				15		°C
V _{DEMAG}	Output voltage at turn-off		I _{OUT} = 0.5 A; I _{LOAD} >= 1 mH	V _{CC} -50	V _{CC} -54	V _{CC} -58	V

Table 7. Power switching characteristics (V_{CC} = 24 V; R_{LOAD} = 48 Ω ; -40 °C < T_J < 125 °C)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
dV/dt(ON)	Turn-on voltage slope			0.7		V/µs
tr	Rise time	(see Figure 5)		19	32	μs
dV/dt(OFF)	Turn-off voltage slope	(see Figure 5)		1.5		V/µs
tf	Fall time			7	23	μs
td(ON)	Turn-ON delay time	(see Figure 6)		15	24	μs
td(OFF)	Turn-OFF delay time	(See Figure 0)		43	80	μs
t _{w(OUT_EN)}	OUT_EN pulse width	(see Figure 11, Figure 12)	150			ns
t _{p(OUT_EN)}	OUT_EN propagation delay	(See Figure 11, Figure 12)		40	80	μs

DS14170 - Rev 6 page 9/46





Figure 4. R_{DS(on)} measurement





DS14170 - Rev 6 page 10/46






Figure 6. td(ON)-td(OFF) definition

Table 8. Logic inputs and output

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{IL}	SS, CLK, SDI and OUT_EN low level voltage		-0.3		0.3 x V _{DD}	V
V _{IH}	SS, CLK, SDI and OUT_EN high level voltage		0.7 x V _{DD}		V_{DD}	V
VIH	33, GER, 351 and 301_ER High level voltage		0.7 X VDD		+0.3	v
V _{I(HYST)}	SS, CLK, SDI and OUT_EN hysteresis	V_{DD} = 5 V		100		mV
I _{IN}	SS, CLK, SDI and OUT_EN current	V _{IN} = 5 V	10	55	90	μA
V _{SDOH}	SDO high level voltage	I _{SDO} = -1 mA	V _{DD} -0.2			V
V _{SDOL}	SDO low level voltage	I _{SDO} = +2 mA			0.2	V

DS14170 - Rev 6 page 11/46



Table 9. Serial interface timings (V_{DD} = 5 V; V_{CC} = 24 V; -40 °C < T_{J} < 125 °C)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
f _{CLK}	SPI clock frequency				20	MHz
T _{CLK}	SPI clock period		50			ns
tr(CLK) tf(CLK)	SPI clock rise/fall time (see Figure 8, Figure 9)				5	ns
tsu(SS)	SS setup time (see Figure 8, Figure 9)		80			ns
th(SS)	SS hold time (see Figure 8, Figure 9)		80			ns
tc(SS)	SS disable time (see Figure 8, Figure 9)		20			μs
tw(CLK)	CLK high time (see Figure 8, Figure 9)		15			ns
tsu(SDI)	Data input setup time (see Figure 8, Figure 9)		6			ns
th(SDI)	Data input hold time (see Figure 8, Figure 9)		6			ns
ta(SDO)	Data output access time (see Figure 8, Figure 9)	R _{PULL-DOWN} = 300 Ω			25	ns
tdis(SDO)	Data output disable time (see Figure 8, Figure 9)	$C_{LOAD} = 50 \text{ pF}$			20	ns
tv(SDO)	Data output valid time (see Figure 8, Figure 9)	CLOAD - 30 βi			20	ns
4	Jitter on single channel t _{CYCLE (SS)} = 20 μs				6	μs
t _{JITTER}	Jitter on single channel $t_{CYCLE\ (SS)}$ < 20 μs				20	

Table 10. Internal communication timings (V_{DD} = 5 V; V_{CC} = 24 V; -40 °C < T_{J} < 125 °C)

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
f _{refresh}	Refresh delay			15		kHz
t _{WD}	Watchdog time		272	320	400	μs

Table 11. Insulation and safety-related specifications

Cumbal	Parameter	Test conditions	Val	Unit	
Symbol	Parameter	rest conditions	PowerSO36	TFQFPN32	
CLR ⁽¹⁾	Clearance (minimum external air gap)	Measured from input terminals to output terminals, shortest distance through air	2.6	3.3	mm
CPG ⁽¹⁾	Creepage (minimum external tracking)	Measured from input terminals to output terminals, shortest distance path along body	2.6	3.3	mm
CTI ⁽²⁾	Comparative tracking index (tracking resistance)		≥400	≥600	V
	Isolation group	Material group	II	I	-

- 1. Creepage and clearance requirements should be applied according to the specific equipment isolation standard of an application. Care should be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the PCB do not reduce this distance.
- 2. When high voltage is applied across the isolator, electric discharges on or close to the surface of the package, can cause localized deterioration in the mold compound, resulting in a partially conducting path from one side of the isolator to the other. This phenomenon is called tracking. The ability of a material to withstand tracking is quantified by a comparative tracking index (CTI). Using a mold compound with a higher CTI allows the use of smaller packages and saves board space.

DS14170 - Rev 6 page 12/46



Table 12. Insulation characteristics

Cumbal	Davamatav	Test condition	Val	ue	Unit	
Symbol	Parameter	lest condition	PowerSO36	TFQFPN32	Unit	
In accord	ance with IEC 60747-17					
		Method a, type test,				
		tm = 10 s	1500	1500	V_{PEAK}	
V _{PR}	Input-to-output test voltage	partial discharge < 5 pC				
VPR	input-to-output test voltage	Method b, 100% production test,				
		tm = 1 s	1758	1758	V_{PEAK}	
		partial discharge < 5 pC				
V _{IOTM}	Transient overvoltage	Type test; t _{ini} = 60 s	3537	4245	V _{PEAK}	
V _{IOSM}	Maximum surge insulation voltage	Type test	3537	4245	V _{PEAK}	
R _{IO}	Insulation resistance	Type test V _{IO} = 500 V, T _{STG} = 60 s	>10 ⁹	>10 ⁹	Ω	
UL1577						
V _{ISO}	Insulation withstand voltage	1 min. type test	2000/2830	2500/3536	V _{RMS} /V _{PEAK}	
V _{ISO} test	Insulation withstand test	1 s 100% production	2500/3537	3000/4245	V _{RMS} /V _{PEAK}	
Common	Mode Transient Immunity					
dV _{ISO} /dt	CMTI	Type test at V _{CM} = 500 V	±25	±25	V/ns	

Table 13. Safety limits

Symbol	Parameter	Test conditions		Unit		
Input safety, Logic side						
T_{SI}	Safety temperature of Logic side	-	150	°C		
P _{SI}	Safety power of Logic side ⁽¹⁾	$V_{DD} \le 6.0 \text{ V}, V_{LOGIC(x)} \le 6.0 \text{ V}, I_{LOGIC(x)} \le 10 \text{ mA}, T_J \le T_{SI}$	0.9	W		
Output safety, Process side						
T _{SO}	Safety temperature of Process side	-	150	°C		
P _{SO}	Safety power of Process side ⁽¹⁾	$V_{CC} \le 36 \text{ V}, I_{OUT(x)} \le 1.5 \text{ A}, T_J \le T_{SO}$	5	W		

^{1.} The above limits are measured according to IEC 60747-17. Respecting the above limits prevents potential damage to the isolation barrier upon failure on logic or process side circuitry. The user should apply these values to protect the IC and ensure the safety of the embedded isolation barrier. LOGIC(x) stands for any pin on the logic side; OUT(x) stands for any of the 8 output pins on the process side.

DS14170 - Rev 6 page 13/46



6 Functional description

6.1 Serial interface

An integrated SPI peripheral provides a fast communication interface between an external micro-controller and the IC purposing to drive ON/OFF the Power Stage outputs. Daisy chaining is allowed.

It follows the timing requirement established by the synchronous serial communication standard and works up to 20 MHz communication speed.

The communication implemented expects 8-bit data communication; the frame sent by the micro-controller only contains the status of the channels (ON or OFF), while the frame received by the micro-controller is all "0" if no fault event is triggered or all "1" if at least one fault has been triggered on the output stage.

Table 14. SDI frame

MSB							LSB
IN7	IN6	IN5	IN4	IN3	IN2	IN1	IN0

Table 15. SDO frame

MSB							LSB
0	0	0	0	0	0	0	0

6.2 Serial data in (SDI)

This pin is the IC input of the serial command frame (MOSI). SDI is reading on CLK rising edges and , thus, the micro-controller must change SDI state during the CLK falling edges.

The bits sent through the SDI line are shifted in the internal Output Status Register. In daisy chaining communication, the micro-controller keeps the \overline{SS} low after the 8th bit to allow the shift of the Output Status Register to the SDO line. The bits in the Output Status Register are frozen by the internal logic when the \overline{SS} goes high.

6.3 Serial data out (SDO)

This pin is the IC output of the serial fault frame (MISO). The information on SDO is updated on CLK falling edges, whereas the micro-controller reads the SDO frame on CLK rising edges, as established by standard. At communication start-up, when the \overline{SS} falling edge is coming, only the first bit of the frame is just available. SDO pin is tri-stated when the \overline{SS} signal is high.

In daisy chaining communication the SDO line will transfer the content of the internal Output Status Register after the 8th CLK pulse.

6.4 Serial data clock (CLK)

The CLK line is the IC input clock for serial data sampling. SDO is updated on CLK falling edges, and then sampled on the rising edge. The SDI line is sampled on SCK rising edges.

When the \overline{SS} signal is high (slave not selected), the micro-controller should drive the CLK low (settings for MCU SPI port are CPHA = 0 and CPOL = 0).

6.5 Slave select (\overline{SS})

The slave select \overline{SS} signal is used to enable the <u>serial</u> communication <u>shift</u> register. Data is flushed in through the SDI pin and out from the SDO pin only when the \overline{SS} pin is low. On the \overline{SS} pin falling edge, the Fault Register (containing IC fault conditions) is frozen, so any changing on the channel status will be latched until the next \overline{SS} falling edge event, the SDO is enabled and the internal refresh is disabled too. On the \overline{SS} pin rising edge event, the 8 bits in the Output Status Register are frozen and the outputs of the Process Stage are driven accordingly. If more than 8 bits are flushed into the IC, only the last 8 are evaluated, the other ones are flushed out from the SDO pin after fault condition bits. In this way a proper communication is granted in a daisy chain configuration.

DS14170 - Rev 6 page 14/46









Figure 8. SPI input timing diagram



DS14170 - Rev 6 page 15/46






Figure 9. SPI output timing diagram

6.5.1 Watchdog

The IC is composed by two chips (Logic Stage and Process Stage) supplied by two independent and galvanic isolated sources (V_{DD}/GND_{DD} and V_{CC}/GND_{CC} pins, respectively).

The IC provides a watchdog function in order to guarantee a safe condition for the Process Stage when V_{DD} (or GND_{DD}) supply voltage is missing. At the end of each SPI communication, the channel status register is transferred to the Process Stage that both reset an internal timeout counter and turns ON/OFF the outputs accordingly. If the Logic Stage does not update the output status within t_{WD} , all the outputs of the Process Stage are disabled until a new update request is received (this also happens if \overline{SS} stays low for longer than t_{WD}).

Independently of the SPI communication, the Logic Stage chip periodically sends a refresh signal to the Process Stage chip. The refresh signal is also considered a valid update signal to reset the timeout counter on the Process Stage, so the isolated side watchdog does not protect the system from a failure of the host controller (e.g., MCU freezing).




Figure 10. Watchdog behavior


DS14170 - Rev 6 page 16/46




6.5.2 Output enable (OUT_EN)

This pin provides a fast way to disable all the outputs simultaneously. When the OUT_EN pin is driven low for at least $t_{W(OUT_EN)}$, all eight outputs are disabled. This timing execution is compatible with an external reset push from the operator, safety requirements, and permits, in a PLC system, a micro-controller polling for obtain all internal information during a reset procedure.

Note that the OUT_EN signal acts as a reset for the internal data register driving the output switches: when the OUT_EN is low, SDO is pulled down and the output stage is forced OFF. To re-enable SDO, it is necessary to raise the OUT_EN pin; to enable the output stage again, it is then necessary to raise the OUT_EN pin and send the desired output configuration by an SPI command.





6.6 FAULT and PGOOD indications

The FAULT pin is an active low open drain output indicating fault conditions. This pin is activated when at least one of the following conditions occurs:

- Junction over-temperature (T_{JX} >T_{JSD}) of one or more channels of the Process Stage or case shut-down protection (Tc > Tcsd) is active.
- No module-8 SPI communication (the number of bits sent through the SDI is not a multiple of 8)
- Internal communication error. In fact, the IC is able to identify (and report to the micro-controller) if any
 errors occur in the data transmission between isolation. When it occurs, the output stage maintains the
 previous ON/OFF status.

The $\overline{\text{PGOOD}}$ pin is an active low open drain output indicating if the supply voltage of the Process Stage chip is lower than the internal threshold (see Figure 13).

Note: When SS signal is low the transmission between Control Logic Stage and Process Stage is inhibited and the status of PGOOD is not refreshed (PGOOD refresh time < 120 µs).

DS14170 - Rev 6 page 17/46






Figure 13. Power GOOD pin behavior

6.7 Truth table

Table 16. Truth table

x = maintain the previous condition.

Condition	Status register BIT _x	OUTx	Fault register BIT _x	FAULT	PGOOD
Normal operation	1	ON	0	H (not active)	H (not active)
Normal operation	0	OFF	0	TT (Hot active)	TT (HOL active)
Thermal Junction (T _{JX} > T _{JSD})	1	OFF	1	L (active)	Don't care
Thermal surretion (TJX > TJSD)	0	OFF	1	H (not active)	Don't care
Thermal Case T _C > T _{CSD}	See	Figure 2	21	H (not active)(1)	Don't care
V _{CC} UVLO FAULT	0	OFF	X	X	L (active)
(Figure 13)	1	OH	^		
POWER GOOD FAULT	1	ON	Don't care	Don't care	L (active)
(Figure 13)	0	OFF	Don't care	Don't care	L (active)
V _{DD} UVLO (Watchdog)	X	OFF	X	H (not active)	H (not active)
SPI FAULT (module-8 violation)	X	Х	Don't care	L (active)	Don't care
Internal communication error	X	Х	Х	L (active)	Don't care


^{1.} Usually, the thermal case is consequence of thermal junction event latching the FAULT pin low until the thermal junction event resets. If the thermal case is triggered without any thermal junction event (for example in case of very high ambient temperature) then the FAULT pin is not activated

DS14170 - Rev 6 page 18/46



6.7.1 Junction over-temperature

The thermal status of the device is updated during each transmission sequence between the two isolated stages. When \overline{SS} is low, the communication between the two stages is disabled. In this case, the thermal status of the device cannot be updated, and the \overline{FAULT} indication could be different to the actual status. In any case, the thermal protections of the channel outputs in the Process Stage are always operative.






Figure 14. Thermal status update

DS14170 - Rev 6 page 19/46





7 Power section


7.1 Current limitation


The current limitation process is activated when the current sense connected on the output stage measures a current value higher than a fixed threshold. When this condition is verified, the gate voltage is modulated to avoid output current increasing over the limitation value.

The following figures (where BIT_X is intended as Xth bit of the Output Status Register) show typical output current waveforms with different load conditions.










DS14170 - Rev 6 page 20/46





7.2 Thermal protection

The device is protected against overheating due to overload conditions. During driving period, if the output is overloaded, the device suffers two different thermal stresses, the first one related to the junction, and the second related to the case.

The two faults have different trigger thresholds: the junction protection threshold (T_{JSD}) is higher than that of the case protection (T_{CSD}) . Generally, the first protection that is activated in thermal stress conditions is the junction thermal shutdown. The output is turned off when the temperature is higher than the related threshold and turned back on when it falls below the reset threshold (T_{JR}) . This behavior continues while the fault on the output is present.

If the thermal protection is active and the temperature of the package increases over the fixed case protection threshold, the case protection is activated, and the output is switched off and back on when the junction temperature of each channel in fault and case temperature are below the respective reset thresholds.




Figure 21. Thermal protection flowchart

DS14170 - Rev 6 page 21/46







Figure 22. Thermal protection and fault behavior (T_{JSD} triggered before T_{CSD})





DS14170 - Rev 6 page 22/46



8 Reverse polarity protection

Reverse polarity protection can be implemented on board using two different solutions (or both, which is recommended):

- 1. Placing a resistor (R_{GND}) between IC GND pin and load GND
- 2. Placing a diode in parallel to a resistor between IC GND pin and load GND

If option 1 is selected, the minimum resistance value must be selected according to the following equation:

$$R_{GND} \ge \frac{V_{CC}}{I_{GND_{CC}}} \tag{1}$$

where $I_{GND_{CC}}$ is the DC reverse ground pin current and can be found in Table 2.

The power dissipated by R_{GND} during reverse polarity is:

$$P_D = \frac{\left(V_{CC}\right)^2}{R_{GND}} \tag{2}$$

If option 2 is selected, the diode has to be chosen by taking into account $V_{RRM} > |V_{CC}|$ and its power dissipation capability:

$$P_D \ge I_S \times V_F \tag{3}$$

Note:

In normal operation (no reverse polarity), there is a voltage drop (ΔV) between GND of the device and GND of the system. Using option 1, ΔV = Rgnd * Icc. Using option 2, ΔV = VF@(IF).

+Vdd +Vcc

Inputi

GNDdd

GNDcc

RGND

Diode

Load

Figure 24. Reverse polarity protection

Note: Input(i) is intended as any input pin on logic side.

This schematic can be used with any type of load.

DS14170 - Rev 6 page 23/46



9 Reverse polarity on VDD

The reverse polarity on V_{DD} can be implemented on board by placing a diode between the GND_{DD} pin and GND digital ground.

The diode must be chosen by taking into account V_{RRM}>|V_{DD}| and its power dissipation capability:

$$P_D \ge I_{DD} \times V_F \tag{4}$$

Note:

In normal operation (no reverse polarity), there is a voltage drop ($\Delta V = VF@(Idd)$) between GND_{DD} of the device and digital ground of the system. In order to guarantee to proper

triggering of the input signal, $\Delta V(max.)$ must result lower than $V_{IH(MIN)}$.

+Vdd +Vcc

Inputi

GNDdd

GNDcc

RGND

Diode

Load

Figure 25. V_{DD} reverse polarity protection

Note: Input(i) is intended as any input pin on logic side.

DS14170 - Rev 6 page 24/46



10 Demagnetization energy

Figure 26. Single pulse demagnetization energy vs. load current (Typical values at T_{AMB} = 125 °C)




Figure 26 shows the single pulse (not repetitive) demagnetization capability per channel, all channels switched simultaneously

Figure 27. Single pulse inductive load capability vs. load current (T_{AMB} = 125 °C)




Figure 27 shows the single pulse (not repetitive) inductive load capability per channel, all channels switched simultaneously


DS14170 - Rev 6 page 25/46



11 Conventions

11.1 Supply voltage and power conventions

Figure 28. Supply voltage and power output conventions



- (1): intended as any input pin on logic side
- (2): intended as any open drain pin on logic side


DS14170 - Rev 6 page 26/46



12 Thermal information

12.1 Thermal impedance

Figure 29. Simplified thermal model of the process stage



DS14170 - Rev 6 page 27/46



13 Daisy chaining

The ISO808A can be daisy-chained by connecting the MOSI port of the microcontroller to the SDI pin of the first IC of the chain; the SDO pin of the first IC of the chain to the SDI pin of the second (and similarly for the next ICs of chain); the SDO pin of the last IC of the chain to the MISO port of the microcontroller.

The $t_{cycle(SS)}$ (see Figure 8) must take into account the internal communication timing ($f_{refresh}$ and t_{WD}): it is recommended $t_{cycle(SS)}$ (max.) < 136 μ s. The maximum number of ICs that can be daisy chained depends on the SPI clock frequency set by the microcontroller.




Figure 30. Example of daisy-chaining connection

DS14170 - Rev 6 page 28/46



14 Package information

To meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions, and product status are available at: www.st.com. ECOPACK is an ST trademark.

14.1 PowerSO-36 package information

DETAIL B

DETAIL

Figure 31. PowerSO-36 package outline

DS14170 - Rev 6 page 29/46



Table 17. PowerSO-36 package mechanical data

Dim.		mm	
Dilli.	Min.	Тур.	Max.
A			3.6
a1	0.10		0.30
a2			3.30
b	0.22		0.38
С	0.23		0.32
D ⁽¹⁾	15.80		16.00
D1	9.40		9.80
Е	13.90		14.50
E1 ⁽¹⁾	10.90		11.10
E2			2.90
E3	5.80		6.20
е		0.65	
e3		11.05	
G	0		0.10
Н	15.50		15.90
h			1.10
L	0.80		1.10
N			10°
S	0°		8°

^{1. &}quot;D" and "E1" do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15mm (0.006"). Critical dimensions are "a3", "E" and "G"

DS14170 - Rev 6 page 30/46






Figure 32. PowerSO-36 suggested footprint

Table 18. PowerSO-36 footprint data

Dim	mm
А	9.5
В	14.7-15.0
С	12.5-12.7
D	6.3
E	0.42
G	0.65

DS14170 - Rev 6 page 31/46



14.2 TFQFPN32 package information

D3 D4 <u>e2</u> e2 e3 E3 b(18x) 14x) E4 PIN1 ID _ k z3 _z1_ e4 е5 **BOTTOM VIEW A**2 SIDE VIEW PIN1 INDEX TOP VIEW

Figure 33. TFQFPN32 package outline

DS14170 - Rev 6 page 32/46



Figure 34. TFQFPN32 package detail outline

Section A—A not in scale





Figure 35. TFQFPN32 suggested footprint (measured in mm)



DS14170 - Rev 6 page 33/46



Table 19. TFQFPN32 package mechanical data

Dim.		mm					
Dim.	Min.	Тур.	Max.				
А	0.95	1.00	1.05				
A1	0	-	0.05				
A2	-	0.20 REF	-				
b ⁽¹⁾	0.20	0.25	0.30				
b1 ⁽¹⁾	0.25	0.30	0.35				
D	10.90	11.0	11.10				
E ⁽¹⁾	8.90	9.00	9.10				
D2	4.30	4.40	4.50				
E2	6.70	6.80	6.90				
D3	1.40	1.50	1.60				
E3	3.20	3.30	3.40				
D4	1.13	1.23	1.33				
E4	1.00	1.10	1.20				
е	-	0.65	-				
e2	-	0.40	-				
e3	-	1.05	-				
e4	-	3.15	-				
e5	-	4.85	-				
k	0	0.30	-				
z1	-	0.80	-				
z2	-	4.07	-				
z3	-	3.80	-				
z4	-	1.10	-				
z5	-	1.15	-				
z6	-	2.85	-				
L ⁽¹⁾	0.45	0.50	0.55				

^{1.} Dimensions "b" and "L" are measured on terminal plating surface.

DS14170 - Rev 6 page 34/46



Table 20. Tolerance of form and position

Symbol	Tolerance of form and position	Definition	Notes
Aaa	0.15	The bilateral profile tolerance that controls the position of the plastic body sides. The centers of the profile zones are defined by the basic dimensions D and E.	-
Bbb	0.10	The tolerance that controls the position of the entire terminal pattern with respect to datums A and B. The center of the tolerance zone for each terminal is defined by the basic dimension "e" as related to datum's A and B.	-
Ccc	0.10	The tolerance located parallel to the seating plane in which the top surface of the package must be located.	-
ddd	0.08	The tolerance that controls the position of the terminals to each other. The centers of the profile zones are defined by basic dimension "e".	This tolerance is normally compounded with tolerance zone defined by bbb.
eee	0.08	The unilateral tolerance located above the seating plane where in the bottom surface of all terminals must be located.	This tolerance is commonly known as the "coplanarity" of the package terminals.
fff	0.10	Thetolerance that controls the position of the exposed metal heat feature. The center of the tolerance zone will be datum's defined by the centerlines of the package body.	-
REF	-	-	No tolerance for A2


DS14170 - Rev 6 page 35/46



15 Packing information


15.1 PowerSO-36 packing information

Figure 36. PowerSO-36 carrier tape



1) Cumulative tolerance of 10 sprocket holes: 0.2nm 2) Camber: Inn/100nn nax

Figure 37. PowerSO-36 shipping tube



DS14170 - Rev 6 page 36/46



15.2 TFQFPN32 packing information

Figure 38. Tape and reel packing method concept





Figure 39. Winding direction



DS14170 - Rev 6 page 37/46







Figure 40. Reel dimensions (as per EIA-481 specification)


Figure 41. Leader and Trailer dimensions (as per EIA-481 specification)



DS14170 - Rev 6 page 38/46







DS14170 - Rev 6 page 39/46



16 Ordering information

 Table 21. Ordering information

Part number	Package	Packaging
ISO808A	PowerSO-36	Tube
ISO808A-1	PowerSO-36	Tube
ISO808ATR	PowerSO-36	Tape and reel
ISO808ATR-1	PowerSO-36	Tape and reel
ISO808AQTR	TFQFPN32	Tape and reel
ISO808AQTR-1	TFQFPN32	Tape and reel

DS14170 - Rev 6 page 40/46



Revision history

Table 22. Document revision history

Date	Revision	Changes
21-Dec-2022	1	Initial release.
12-Sep-2023	2	Throughout the document added reference to TFQFPN32 package: changed Section ISO808A cover image; updated table in Section Product status link / summary; updated Section Features with ISO808AQ/ ISO808AQ-1; updated first row in Section Description; added Figure 3; updated Table 1; updated Table 2; updated Table 3; updated Table 6, Table 11 and Table 12; updated Figure 15, Figure 16, Figure 17, Figure 18, Figure 19, Figure 20, Figure 22, Figure 23 and Figure 26; added Figure 27; added Section 14.2 and Section 15.2; updated Table 21
22-Dec-2023	3	Added reference to safety limits certification according IEC 60747-17 in front page and Table 13. Replaced Figure 3 and added a new row in Table 1. In Table 3 added a footnote regarding the maximum power dissipation based on the package version.
18-Mar-2024	4	Fixed typo on VDE number in the front page
04-Sep-2024	5	Replaced Figure 3; fixed value of T _{JR} parameter in Table 6
24-Jul-2025	6	Changed Ipeak value in Table 6

DS14170 - Rev 6 page 41/46



Contents

1	Block diagram3						
2	Pin o	connection	4				
3	Abso	olute maximum ratings	6				
4	Ther	rmal data	7				
5	Elec	trical characteristics	8				
6	Functional description						
	6.1	14					
	6.2	14					
	6.3	Serial data out (SDO)	14				
	6.4	Serial data clock (CLK)	14				
	6.5	Slave select (SS)	14				
		6.5.1 Watchdog	16				
		6.5.2 Output enable (OUT_EN)	17				
	6.6	FAULT and PGOOD indications					
	6.7	Truth table					
		6.7.1 Junction over-temperature	19				
7	Power section						
	7.1	Current limitation					
	7.2	Thermal protection					
8	Reve	erse polarity protection	23				
9	Reve	erse polarity on VDD	24				
10	Dem	nagnetization energy	25				
11	Con	Conventions					
	11.1	Supply voltage and power conventions	26				
12	Ther	Thermal information					
	12.1	Thermal impedance	27				
13	Dais	sy chaining	28				
14	Pack	kage information	29				
	14.1	PowerSO-36 package information	29				
	14.2	TFQFPN32 package information					
15	Pack	king information	36				
	15.1	PowerSO-36 packing information	36				
	15.2	TFQFPN32 packing information	37				

ISO808A, ISO808A-1





16	Ordering information	10
Rev	sion history	11

DS14170 - Rev 6 page 43/46



List of figures

Figure 1.	Block diagram	3
Figure 2.	Pin connection PowerSO-36 (top through view)	4
Figure 3.	Pin connection TFQFPN32 (top through view)	4
Figure 4.	R _{DS(on)} measurement	. 10
Figure 5.	dV/dT definition	. 10
Figure 6.	td(ON)-td(OFF) definition	. 11
Figure 7.	SPI mode diagram	. 15
Figure 8.	SPI input timing diagram	. 15
Figure 9.	SPI output timing diagram	. 16
Figure 10.	Watchdog behavior	. 16
Figure 11.	OUT_EN without effect on output	. 17
Figure 12.	OUT_EN effective on output channel	. 17
Figure 13.	Power GOOD pin behavior	. 18
Figure 14.	Thermal status update	. 19
Figure 15.	Switching on resistive load	. 20
Figure 16.	Switching on bulb lamp	. 20
Figure 17.	Switching on light inductive load	. 20
Figure 18.	Switching on heavy inductive load	. 20
Figure 19.	Short-circuit (with OVT) during ON state	. 21
Figure 20.	Switching on short-circuit (with OVT)	. 21
Figure 21.	Thermal protection flowchart	. 21
Figure 22.	Thermal protection and fault behavior (T _{JSD} triggered before T _{CSD})	. 22
Figure 23.	Thermal protection and fault behavior (T _{CSD} triggered before T _{JSD})	. 22
Figure 24.	Reverse polarity protection	. 23
Figure 25.	V _{DD} reverse polarity protection	. 24
Figure 26.	Single pulse demagnetization energy vs. load current (Typical values at T _{AMB} = 125 °C)	. 25
Figure 27.	Single pulse inductive load capability vs. load current (T _{AMB} = 125 °C)	. 25
Figure 28.	Supply voltage and power output conventions	. 26
Figure 29.	Simplified thermal model of the process stage	. 27
Figure 30.	Example of daisy-chaining connection	. 28
Figure 31.	PowerSO-36 package outline	. 29
Figure 32.	PowerSO-36 suggested footprint	. 31
Figure 33.	TFQFPN32 package outline	. 32
Figure 34.	TFQFPN32 package detail outline	. 33
Figure 35.	TFQFPN32 suggested footprint (measured in mm)	. 33
Figure 36.	PowerSO-36 carrier tape	. 36
Figure 37.	PowerSO-36 shipping tube	. 36
Figure 38.	Tape and reel packing method concept	. 37
Figure 39.	Winding direction	. 37
Figure 40.	Reel dimensions (as per EIA-481 specification)	. 38
Figure 41.	Leader and Trailer dimensions (as per EIA-481 specification)	. 38
Figure 42.	TEQEPN32 carrier tape	. 39

DS14170 - Rev 6 page 44/46





List of tables

Table 1.	Pin description	. 5
Table 2.	Absolute maximum ratings	. 6
Table 3.	Thermal data	. 7
Table 4.	Power section	. 8
Table 5.	Digital supply voltage	. 8
Table 6.	Diagnostic pin and output protection function	. 9
Table 7.	Power switching characteristics (V _{CC} = 24 V; R _{LOAD} = 48 Ω ; -40 °C < T _J < 125 °C)	. 9
Table 8.	Logic inputs and output	11
Table 9.	Serial interface timings (V _{DD} = 5 V; V _{CC} = 24 V; -40 °C < T _J < 125 °C)	12
Table 10.	Internal communication timings (V _{DD} = 5 V; V _{CC} = 24 V; -40 °C < T _J < 125 °C)	12
Table 11.	Insulation and safety-related specifications	12
Table 12.	Insulation characteristics	13
Table 13.	Safety limits	13
Table 14.	SDI frame	14
Table 15.	SDO frame	14
Table 16.	Truth table	18
Table 17.	PowerSO-36 package mechanical data	30
Table 18.	PowerSO-36 footprint data	31
Table 19.	TFQFPN32 package mechanical data	34
Table 20.	Tolerance of form and position	35
Table 21.	Ordering information	40
Table 22.	Document revision history	41

DS14170 - Rev 6 page 45/46



IMPORTANT NOTICE - READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice.

In the event of any conflict between the provisions of this document and the provisions of any contractual arrangement in force between the purchasers and ST, the provisions of such contractual arrangement shall prevail.

The purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgment.

The purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of the purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

If the purchasers identify an ST product that meets their functional and performance requirements but that is not designated for the purchasers' market segment, the purchasers shall contact ST for more information.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2025 STMicroelectronics - All rights reserved

DS14170 - Rev 6 page 46/46