SR6P7C4

建议
Design Win

Stellar SR6 P7 line, 32-bit Arm® Cortex®-R52+ automotive integration MCU 6x Cortex®-R52+ cores, 20 MB NVM (2x 19.5 MB "OTA X2") 8.2 MB RAM, with embedded virtualization, safety and security

下载数据摘要

产品概述

描述

Stellar integration MCUs have been designed to meet the requirements of domain controllers and ECUs with high integration requested in the architectures of connected update-able automated and electrified cars. They have superior real-time and safe performance (with highest ASIL-D capability). Bringing HW based virtualization technology to MCUs, they ease the development and integration of multiple source SW onto the same HW while maximizing the resulting SW performance. They offer high efficiency OTA reprogramming capability with fast new image download and activation at almost no memory overhead thanks to SR6 unique built-in dual image storage tailored to OTA reprogramming needs and provide high speed security cryptographic services, for instance for network authentication.

  • 所有功能

      • AEC-Q100 automotive qualification on going
      • Stellar integration MCUs:
        • Have superior real-time and safe performance (with highest ASIL-D capability)
        • Bring HW based virtualization technology to MCUs for simplified multiple SW integration at optimized performance
        • Have built-in fast and cost effective OTA reprogramming capability (with built-in dual image storage)
        • Offer high speed security cryptographic services, for example for network authentication
    • Cores
      • 32-bit Arm v8-R compliant CPU cores:
        • 6 Cortex-R52 cores (4 of them with checker cores, 2 in split-lock configuration) allowing usage as either 6 cores (4 of them in lockstep configuration) or 5 cores (all of them in lockstep configuration), single precision FPU, new privilege level for real-time virtualization
        • 2 NEON extensions (for example SIMD, dual precision FPU)
      • 2 Cortex-M4 multi purpose accelerators (data move and [pre]-processing). 1 in lockstep configuration
      • 4 eDMA engines in lockstep configuration
    • Memories
      • Up to 20 MB on-chip NVM non volatile memory
        • PCM (phase change memory) as non volatile memory
        • 19.5 MB code NVM, with embedded memory replication for OTA (over-the-air) reprogramming with up to 2x 19.5 MB
        • 512 KB HSM dedicated code NVM
      • 640 KB data NVM (512 KB + 128 KB dedicated to HSM)
      • Up to 8400 KB on-chip general-purpose SRAM
    • Security: hardware security module - 2nd generation
      • On-chip high performance security module with EVITA full support
      • Symmetric and asymmetric cryptography processor
      • High performance lock-stepped AES-light security sub-system for fast ASIL-D cryptographic services
    • Safety: comprehensive new generation ASIL-D safety concept
      • New state of the art safety measures at all level of the architecture for most efficient implementation of ISO26262 ASIL-D functionalities
      • Complete HW virtualization architecture build on Cortex-R52 new privilege mode (best-in class SW isolation, real-time support for multiple virtual machine/applications)
    • Peripheral, IOs, communication interfaces
      • 10 LINFlexD modules
      • 2 dual-channel FlexRay controllers
      • 10 queued serial peripheral interface (SPIQ) modules
      • 4 microsecond channels (MSC) and 2 microsecond plus (MSC-Plus) channels
      • 2 SENT modules (15 channels each)
      • 2 PSI5 modules (2 channels each)
      • Enhanced analog-to-digital converter system with
        • 12 separate 12-bit SAR analog converters (including one supervisor/safety ADC).
        • 4 separate 9-bit SAR analog converters (2 channels each) with fast comparator mode
        • 12 separate 16-bit sigma-delta analog converter with embedded DSP processor on each SD ADC
        • Interconnection with GTM timer for autonomous ADC/GTM subsystem operation
      • Advanced timed I/O capability
        • Generic timer module (GTM4154)
      • Communication interfaces
        • 2 ethernet controllers 100/1000 Mbps, compliant IEEE 802.3-2008: IPv4 and IPv6 checksum modules, AVB, VLAN and EMC optimized SGMII
        • 11 modular controller area network (MCAN) modules, and 1 time-triggered controller area network (M-TTCAN), all supporting flexible data rate (ISO CAN-FD)
    • External memory interfaces
      • 2 OctalSPI to support Hyperbus™ memory (Flash/RAM) devices

EDA符号、封装和3D模型

STMicroelectronics - SR6P7C4

Speed up your design by downloading all the EDA symbols, footprints and 3D models for your application. You have access to a large number of CAD formats to fit with your design toolchain.

Please select one model supplier :

Symbols

符号

Footprints

封装

3D model

3D模型

质量与可靠性

产品型号 Marketing Status 等级规格 符合RoHS级别 材料声明**
SR6P7C4A0xxCxxx
建议
FPBGA 292 17x17x0.8 工业 -

SR6P7C4A0xxCxxx

Package:

FPBGA 292 17x17x0.8

Material Declaration**:

Marketing Status

建议

Package

FPBGA 292 17x17x0.8

Grade

Industrial

RoHS Compliance Grade

-

(**) st.com上提供的材料声明表单可能是基于包装系列中最常用的封装的通用文档。因此,它们可能不是100%适用于特定的设备。有关特定设备的信息,请联系 销售支持

样片和购买

Swipe or click the button to explore more details Don't show this again
产品型号
供货状态
Budgetary Price (US$)*/Qty
从ST订购
Order from distributors
包装类型
RoHS
Country of Origin
ECCN (US)
ECCN (EU)
温度(ºC)
CPU Clock Frequency (MHz) (max)
最小值
最大值
SR6P7C4A0xxCxxx
Available at distributors

经销商的可用性 SR6P7C4A0xxCxxx

代理商名称
地区 库存 最小订购量 第三方链接

代理商库存报告日期:

无法联系到经销商,请联系我们的销售办事处

SR6P7C4A0xxCxxx 建议

Budgetary Price (US$)*/Qty:
-
包:
包装类型:
RoHS:
Country of Origin:
ECCN (US):
ECCN (EU):

产品型号:

SR6P7C4A0xxCxxx

Operating Temperature (°C)

Min:

Max:

CPU Clock Frequency (MHz) (max):

400

Swipe or click the button to explore more details Don't show this again

(*) 建议转售单价(美元)仅用于预算用途。如需以当地货币计价的报价,请联系您当地的 ST销售办事处 或我们的 经销商