ST Life.augmented
sense_power

Clock Distribution

ST's two- and four-channel unity-gain clock distribution circuits feature an individual clock-enable pin for each output. The devices driven by the clock outputs are isolated and interference between them is minimized. Each of the clock buffers can be disabled to lower the power consumption, optimizing battery life in handheld devices.

By distributing a single master clock to multiple clock domains, designers eliminate multiple individual clock sources for circuits supporting GSM, Bluetooth, WLAN, WiMAX or other RF communications, as well as in set-top-box applications.

Feedback Form
Customer Feedback