| |
| ST’s products will ease our customers' certifications |
Hardware features that include: |
 |
Dual Watchdog architecture that eliminates need for external Watchdog |
| |
One has its own independent clock (RC), the other is windowed |
| |
Started by hardware (option byte in flash) |
 |
Internal timer clocked on RC that allows frequency deviation detection |
 |
I/Os in high impedance state under reset |
| |
Software features that include: |
 |
Class B self diagnostic routines for the STM32 (RAM, Flash, external clock and core testing). These routines, with associated documentation, are available free of charge from ST on request. Contact your nearest ST offices |
 |
All libraries (standard and application specific) developed to maximize MISRA C compliancy. Refer to www.st.com/stm32 |
| |
Requirements for Class B |
| |
 |
A list of MCU “components” are evaluated for Class B compliance |
 |
Some aspects are application specific and rely on customer’s know-how and system architecture
Communication protocol
Plausibility check on analog inputs
Motor parameters dependant routines
interrupts |
 |
Some others are purely related to the micro and can be made generic and are addressed by ST's self-tes routines
Core self-diagnostic
RAM functional test
ROM/Flash integrity
Crystal/resonator clock frequency |
|
CPU registers |
CPU program counter |
Interrupt handling and execution |
Clock |
Invariable memory |
Variable memory |
Internal Addressing |
Internal data path |
External addressing, if any |
External communication |
Timing |
I/O periphery |
Analog A/D and D/A |
Analog multiplexer |
|