STHVUP64

量産中
Design Win

64 channels ±100 V, ±0.2/0.4 A, 3/5-level RTZ, TR switch, high-speed ultrasound pulser with integrated transmit beamformer

データブリーフのダウンロード
概要
サンプル & 購入
ソリューション
ドキュメント
CADリソース
ツール & ソフトウェア
品質 & 信頼性
はじめる
Partner products
Sales Briefcase

製品概要

概要

The STHVUP64 is monolithic, high-voltage and high-speed pulse generator features 64 independent channels integrating a 64-channel beamformer for pulse generation in multi-channel medical ultrasound applications targeted at low power ultra-portable system.

A pure analog section provides each channel two half-bridges (two high-voltage P-channel and two high-voltage N-channel MOSFETs), a clamping-to-ground circuit and a transmitting/receiving switch structure which guarantees an effective isolation during the transmission phase. Each channel features also integrated high-voltage level translators, noise blocking diodes and an anti-leakage circuit.

Through a dedicated bit, channels can be programmed as a 3-level output or as a 5-level output. In 3-level mode, the two half-bridges are driven in parallel to provide a default peak current of 400 mA. However, it is also possible to program a low-consumption mode to decrease the overall power consumption: in this case, only one half-bridge is used and the output current lowers down to 200 mA. In 5-level mode, the two half-bridges can be driven independently, and each half-bridge has a current capability of 200 mA. The clamp circuit, used to force the XDCR<63:0> output pins down to GND, has a resistance of 45 Ω and a peak current capability of 0.32 A. The 64 independent T/R switches can be used in a multiplexing configuration.

The STHVUP64 also includes some global blocks: thermal protection circuits, undervoltage checks on VDDP3V3, VDDM3V3 and DVDD, a power-on-reset (POR) on DVDD and a global self-biased high-voltage MOSFET gate driver with internal check of the correct value and of the HV supplies.

All functions are managed by a digital core working at a maximum clock frequency of 200 MHz. This block manages the delay profiles used in the beamformer, the waveform generation and the various global settings and grants that all the device operations are performed in the correct sequence.

  • 特徴

    • 0 to 200 V output signal peak-to-peak
    • Gate drivers self-biased architecture, no filtering capacitors required
    • Pulsed wave (PW) and continuous wave (CW) mode operations:3 or 5-level output waveformHigh Impedance stateProgrammable ±200 mA or ±400 mA source and sink current in 3-level configuration±200 mA source and sink current in 5-level configuration
    • Fully integrated real clamping-to-ground function45 Ω clamp resistance
    • Fully integrated transmitting/receiving switches (TR_SW)45 Ω ON-resistance18 pF ON-capacitance3 pF OFF-capacitance at LVOUT pinCompliant with receiver multiplexing function
    • Auxiliary integrated circuitsNoise blocking diodesThermal protectionUndervoltage protection and bias supply checks
    • Programmable power management to optimize the performances in case of ultra-portable applications
    • Beamforming in transmission modeProgrammable single channel delay for beam steering and beam focusingClock frequency up to 200 MHz5 ns delay resolution From 5 ns to 20 us delay range @ 200 MHz3 us minimum delay table writing time
    • Embedded memory to store transmission patterns32 states for waveform definitionWaveform compression algorithm
    • Easy driving controlControl through standard Quad Serial Peripheral Interface (QSPI) Few input signals to drive several devices Single Interrupt as alert signalSingle Trigger to manage transmitting (TX) and receiving (RX) phases, fully automatic and programmableAnti-glitch on trigger signal during TX phase
    • Checksum control
    • Very low package thermal resistance
    • Latch-up free due to HV SOI technology
    • Just a few passive components needed
    • Small package: BGA 10mm x 10mm with 196 balls and 0.65mm pitch

EDAシンボル / フットプリント / 3Dモデル

STMicroelectronics - STHVUP64

アプリケーションに適したEDAシンボル、フットプリント、および3Dモデルをダウンロードしてご利用頂けます。また、ご使用の設計ツールチェーンに対応したさまざまなCADフォーマットもご利用頂けます。

Symbols

EDAシンボル

Footprints

フットプリント

3D model

3Dモデル

品質 & 信頼性

製品型番 マーケティング・ステータス パッケージ グレード RoHSコンプライアンスグレード 材料宣誓書**
STHVUP64
量産中
FCBGA196 10x10x1.4 0.65P 0.35B インダストリアル Ecopack2 (**)

STHVUP64

Package:

FCBGA196 10x10x1.4 0.65P 0.35B

Material Declaration**:

PDF XML

Marketing Status

量産中

Package

FCBGA196 10x10x1.4 0.65P 0.35B

Grade

Industrial

RoHS Compliance Grade

Ecopack2 (**)

(**) st.comで提供している材料宣誓書は、パッケージ・ファミリ内で最も一般的に使用されているパッケージに基づく汎用ドキュメントの場合があります。そのため、特定の製品では100%正確ではない可能性があります。特定の製品情報については、セールスサポートまでお問い合わせください

サンプル & 購入

Swipe or click the button to explore more details Don't show this again
製品型番
Order from distributors
STから購入
製品ステータス
ECCN (US)
ECCN (EU)
梱包タイプ
パッケージ
温度(℃) Country of Origin
Budgetary Price (US$)*/Qty
最小
最大
STHVUP64 Available at distributors

販売代理店在庫 STHVUP64

販売代理店
地域 在庫 最小発注数量 パートナー企業リンク

販売代理店在庫データ:

販売代理店に在庫がない場合は、STのセールス・オフィスまでお問い合わせください

量産中
EAR99 NEC Tray FCBGA196 10x10x1.4 0.65P 0.35B - - SOUTH KOREA

STHVUP64 量産中

パッケージ:
FCBGA196 10x10x1.4 0.65P 0.35B
ECCN (US):
EAR99
Budgetary Price (US$)*/Qty:
-

製品型番:

STHVUP64

ECCN (EU):

NEC

梱包タイプ:

Tray

Operating Temperature (°C)

最小:

-

最大:

-

Country of Origin:

SOUTH KOREA

Swipe or click the button to explore more details Don't show this again

(*)概算用の参考価格(US$)です。現地通貨でのお見積りについては、STのセールス・オフィスまたは販売代理店までお問い合わせください。