-
The SPC58 H Line is a general-purpose MCU targeting high-end Body, Networking and Security applications. SPC58 H Line extends the Chorus Series of successful 40nm Automotive MCUs. and offers a seamless extension with compatible devices from 2 M up to 10 Mbytes Flash. Combining the 3x PowerPC cores (200Mhz) with a rich set of communication interfaces like 2x Ethernet, 16x ISO CAN FD and 24x LIN, it introduces new features to support Connected Gateway applications with Gigabit ethernet MAC for fast download, an hyperbus interface to extend the internal RAM and the eMMC interface to allow big data file storage.
To manage OTA update while the application keeps running, the 10 Mbyte flash can be programmed in background and its context swapped on reset.
The Smart Standby domain including RAM, RTC, ADC and a new low power SPI module increases the contact monitoring capability keeping the consumption extremely low (< 160 μA) and guaranteeing a fast start-up on wake-up event (< 500 μs).
The SPC58 H Line offers the highest performance and integrated devices available in high-efficiency pin count packages like eTQFP144 fully scalable up to FPBGA386. Designed according to ISO 26262, the SPC58 H Line supports ASIL-B/D offering 1 lockstep core as well as a EVITA full Security supporting asymmetric keys. With its 100 Mbit IPC the Chorus H Line is designed for system scalability coupling 2 Chorus H devices to build a system with 6 cores, 20 Mbytes flash and 2x Gigabit ethernet.Key Features
- AEC-Q100 qualified
- High performance e200z4 triple core:
- 32-bit Power Architecture technology CPU
- Core frequency as high as 200 MHz
- Variable Length Encoding (VLE)
- Floating Point, End-to-End Error Correction
- 10496 KB (10240 KB code Flash + 256 KB data Flash) on-chip Flash memory:
- Supports read during program and erase operations, and multiple blocks allowing EEPROM emulation
- Supports read while read between the two code Flash partitions
- Hardware support for Flash context switching (for FOTA with multi software versions)
- 1088 KB on-chip general-purpose SRAM (in addition to 192 KB core local data RAM):
- 64 KB in CPU_0, 64 KB in CPU_1 and 64 KB in CPU_2
- 224 KB HSM dedicated Flash memory (192 KB code + 32 KB data)
- Multi-channel direct memory access controller (eDMA):
- One eDMA with 64 channels
- One eDMA with 16 channels
- One interrupt controller (INTC)
- Comprehensive new generation ASIL-D safety concept:
- ASIL-D of ISO 26262
- One CPU channel in lockstep
- Logic BIST
- FCCU for collection and reaction to failure notifications
- Memory BIST
- Cyclic redundancy check (CRC) unit
- Memory Error Management Unit (MEMU) for collection and reporting of error events in memories
- Crossbar switch architecture for concurrent access to peripherals, Flash, or RAM from multiple bus masters with end-to-end ECC
- Body cross triggering unit (BCTU):
- Triggers ADC conversions from any eMIOS channel
- Triggers ADC conversions from up to 2 dedicated PIT_RTIs
- Enhanced modular IO subsystem (eMIOS):
- up to 96 timed IO channels with 16-bit counter resolution
- Enhanced analog-to-digital converter system with:
- 4 independent fast 12-bit SAR analog converters
- One supervisor 12-bit SAR analog converter
- One standby 10-bit SAR analog converter
- 100 ADC channels
- Communication interfaces:
- 24 LINFlexD modules
- 10 deserial serial peripheral interface (DSPI) modules
- 1 deserial serial peripheral interface (DSPI_LP) module available in low power mode
- 16 MCAN interfaces with advanced shared memory scheme and ISO CAN-FD support
- Dual-channel FlexRay controller
- One SD/SDIO/eMMC module
- One OctalSPI module with double Chip Select
- Two independent Ethernet controllers, one 10/100Mbps and the other one 10/100Mbps or 1Gbps, compliant IEEE 802.3-2008 and OPEN RGMII EPL v2.3
- Four I2C modules
- Two PSI5 modules
- Low power capabilities:
- Versatile low power modes
- Ultra low power standby with RTC
- Smart Wake-up Unit for contact monitoring
- Fast wakeup schemes
- Dual phase-locked loops with stable clock domain for peripherals and FM modulation domain for computational shell
- Nexus development interface (NDI) per IEEE-ISTO 5001-2003 standard, with some support for 2010 standard
- Boot assist Flash (BAF) supports factory programming using a serial bootload through the asynchronous CAN or LIN/UART
- Low power supply options:
- Single internal linear regulator with external ballast
- External low voltage supply (1.2 V)
- Temperature range:
- -40 °C to 105 °C
- -40 °C to 125 °C
Featured Videos
First Automotive MCUs introducing Phase Change Memory (PCM)
All tools & software
All resources
Product Specifications (1)
| Resource title | Latest update | |||
|---|---|---|---|---|
| 31 Jul 2020 |
31 Jul 2020
|
Application Notes (5 of 10)
| Resource title | Latest update | |||
|---|---|---|---|---|
| 24 Nov 2020 |
24 Nov 2020
|
|||
| 30 Jun 2020 |
30 Jun 2020
|
|||
| 13 Sep 2018 |
13 Sep 2018
|
|||
| 24 Mar 2020 |
24 Mar 2020
|
|||
| 12 Feb 2019 |
12 Feb 2019
|
|||
| 10 Nov 2020 |
10 Nov 2020
|
|||
| 22 Apr 2020 |
22 Apr 2020
|
|||
| 21 Oct 2020 |
21 Oct 2020
|
|||
| 02 Oct 2020 |
02 Oct 2020
|
|||
| 13 Sep 2018 |
13 Sep 2018
|
Technical Notes & Articles (5 of 9)
| Resource title | Latest update | |||
|---|---|---|---|---|
| 25 Sep 2019 |
25 Sep 2019
|
|||
| 20 May 2020 |
20 May 2020
|
|||
| 30 Aug 2019 |
30 Aug 2019
|
|||
| 02 Oct 2020 |
02 Oct 2020
|
|||
| 08 Sep 2020 |
08 Sep 2020
|
|||
| 10 Nov 2020 |
10 Nov 2020
|
|||
| 10 Nov 2020 |
10 Nov 2020
|
|||
| 10 Nov 2020 |
10 Nov 2020
|
|||
| 21 Jul 2020 |
21 Jul 2020
|
User Manuals (3)
| Resource title | Latest update | |||
|---|---|---|---|---|
| 04 Nov 2020 |
04 Nov 2020
|
|||
| 22 May 2020 |
22 May 2020
|
|||
| 16 Jun 2015 |
16 Jun 2015
|
Reference Manuals (1)
| Resource title | Latest update | |||
|---|---|---|---|---|
| 26 May 2015 |
26 May 2015
|
Application Notes for related Tools & Software (3)
| Resource title | Latest update | |||
|---|---|---|---|---|
| 13 Sep 2018 |
13 Sep 2018
|
|||
| 12 Feb 2019 |
12 Feb 2019
|
|||
| 13 Sep 2018 |
13 Sep 2018
|
Presentations (2)
| Resource title | Latest update | |||
|---|---|---|---|---|
| 04 Feb 2016 |
04 Feb 2016
|
|||
| 30 Oct 2015 |
30 Oct 2015
|
Brochures (1)
| Resource title | Latest update | |||
|---|---|---|---|---|
| 23 Mar 2020 |
23 Mar 2020
|
EDA Symbols, Footprints and 3D Models
STMicroelectronics - SPC58NH92C5
Speed up your design by downloading all the EDA symbols, footprints and 3D models for your application. You have access to a large number of CAD formats to fit with your design toolchain.
Symbols
Footprints
3D models
Quality and Reliability
| Part Number | Marketing Status | Package | Grade | RoHS Compliance Grade | Material Declaration** |
|---|---|---|---|---|---|
| SPC58NH92C5RMH0X |
Target
|
FPBGA 19X19X1.8 386 | Automotive | Ecopack2 |
|
SPC58NH92C5RMH0X
Package:
FPBGA 19X19X1.8 386Material Declaration**:
(**) The Material Declaration forms available on st.com may be generic documents based on the most commonly used package within a package family. For this reason, they may not be 100% accurate for a specific device. Please contact our sales support for information on specific devices.
Sample & Buy
| Part Number | Order from Distributors | Order from ST | Marketing Status | ECCN (US) | ECCN (EU) | Packing Type | Package | Temperature (°C) | CPU Clock Frequency (MHz) (max) | Flash Size (kB) (Data) | Features set | Country of Origin | Budgetary Price (US$)*/Qty | More info | ||
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| min | max | |||||||||||||||
| SPC58NH92C5RMH0X | No availability of distributors reported, please contact our sales office |
Target
|
5A991B4A | 5A002A4 | Tray | FPBGA 19X19X1.8 386 | -40 | 125 | 200 | 256 | - | FRANCE | ||||
Marketing Status
TargetECCN (US)
5A991B4ABudgetary Price (US$)*/Qty
(*) Suggested Resale Price per unit (USD) for BUDGETARY USE ONLY. For quotes, prices in local currency, please contact your local ST Sales Office or our Distributors
