STG5223

Obsolete
Design Win

Low voltage 0.5 Ω dual SPDT switch with break-before-make

Download datasheet

Product overview

Description

The STG5223 is a high-speed CMOS dual analog SPDT (single pole dual throw) switch or dual 2:1 multiplexer/demultiplexer bus switch fabricated in silicon gate C2MOS technology. It is designed to operate from 1.65 to 4.3 V, making this device ideal for portable applications.

It offers very low ON resistance (<0.5 ) at VCC = 3.0 V. The nIN inputs are provided to control the switches. The switches nS1 are ON (connected to common ports Dn) when the nIN input is held high and OFF (high impedance state exists between the two ports) when nIN is held low. The switches nS2 are ON (connected to common ports Dn) when the nIN input is held low and OFF (high impedance state exists between the two ports) when IN is held high. Additional key features are fast switching speed, break-beforemake delay time and ultra low power consumption. All inputs and outputs are equipped with protection circuits against static discharge, giving them ESD immunity and transient excess voltage immunity.

  • All features

    • ESD performance: HMB > 2 kV (MIL STD 883 method 3015)
    • Ultra low power dissipation: Icc = 0.2 μA (max.) at TA = 85 °C
    • Wide operating voltage range: VCC (opr) = 1.65 V to 4.3 V single supply
    • Low ON resistance:RON = 0.50 (max. TA = 25 °C) at VCC = 4.3 VRON = 0.55 (max. TA = 25 °C) at VCC = 3.6 VRON = 0.55 (max. TA = 25 °C) at VCC = 3.0 V
    • Latch-up performance exceeds 300 mA (JESD 17)
    • 5 V tolerant and 1.8 V compatible threshold on digital control input at VCC = 1.65 to 4.3 V

EDA Symbols, Footprints and 3D Models

The STMicroelectronics team - STG5223

Speed up your design by downloading all the EDA symbols, footprints and 3D models for your application. You have access to a large number of CAD formats to fit with your design toolchain.

Please select one model supplier :

Symbols

Symbols

Footprints

Footprints

3D model

3D models