


5 V low drop linear voltage regulator for automotive application

Datasheet - production data



- Enable input for enabling/disabling the voltage regulator
- Thermal shutdown and short circuit protection
- Wide temperature range ($T_j = -40^{\circ}\text{C}$ to 150°C)

Description

The L5050S is a 5 V low dropout linear voltage regulator suitable for automotive applications, available in a SO-8 package. The LDO delivers up to 50 mA of load current, and consumes as low as 5 μA of quiescent current with device disabled. High output voltage accuracy ($\pm 2\%$) is kept over wide temperature range, line and load variation. Enable feature allows output enabling or disabling. The maximum input voltage is 40 V. The regulator output current is internally limited and the device is protected against short circuit, overload and over temperature conditions. In addition, only low value ceramic capacitor on output is required for stability.

Features

Max DC supply voltage	V_S	40 V
Max output voltage tolerance	ΔV_o	$\pm 2\%$
Max dropout voltage	V_{dp}	500 mV
Output current	I_o	50 mA
Quiescent current	I_{qn}	5 μA ⁽¹⁾

1. Typical value valid with $E_n = \text{LOW}$.


- AEC-Q100 qualified 
- Operating DC supply voltage range 5.6 V to 40 V
- Low dropout voltage
- Low quiescent current consumption
- Precision output voltage 5 V $\pm 2\%$

Table 1. Device summary

Package	Order codes
	Tape & reel
SO-8	L5050STR

L5050S

Contents

1	Block diagram and pins description	5
2	Electrical specifications	6
2.1	Absolute maximum ratings	6
2.2	Electrical characteristics	6
2.3	Electrical characteristics curves	8
3	Protection features	11
3.1	Voltage regulator	11
3.2	Enable	12
4	Package and PCB thermal data	13
5	Package information	16
5.1	ECOPACK	16
5.2	SO-8 package information	16
5.3	SO-8 packing information	18
6	Revision history	19

List of tables

Table 1.	Device summary	1
Table 2.	Pins description	5
Table 3.	Absolute maximum ratings	6
Table 4.	Thermal data	6
Table 5.	General	6
Table 6.	Enable	7
Table 7.	SO-8 thermal parameter	14
Table 8.	SO-8 package mechanical data	16
Table 9.	Revision history	19

List of figures

Figure 1.	Functional block diagram – L5050S	5
Figure 2.	Pins configuration	5
Figure 3.	Output voltage vs. T_j	8
Figure 4.	Output voltage vs. V_s	8
Figure 5.	Output voltage vs. V_{En}	8
Figure 6.	Drop voltage vs. output current	8
Figure 7.	Current consumption vs. output current	8
Figure 8.	Current consumption vs. output current (at light condition)	8
Figure 9.	Current consumption vs input voltage ($I_o = 0.15$ mA)	9
Figure 10.	Current consumption vs input voltage ($I_o = 50$ mA)	9
Figure 11.	Current limitation vs T_j	9
Figure 12.	Current limitation vs input voltage	9
Figure 13.	Short circuit current vs T_j	9
Figure 14.	Short circuit current vs input voltage	9
Figure 15.	V_{En_high} vs T_j	10
Figure 16.	V_{En_low} vs T_j	10
Figure 17.	PSRR	10
Figure 18.	Application schematic – L5050S	11
Figure 19.	Stability region	11
Figure 20.	Maximum load variation response	12
Figure 21.	SO-8 PC board	13
Figure 22.	$R_{thj-amb}$ vs PCB copper area in open box free air condition	13
Figure 23.	SO-8 thermal impedance junction ambient single pulse	14
Figure 24.	Thermal fitting model of a Vreg in SO-8	14
Figure 25.	SO-8 package outline	16
Figure 26.	SO-8 tape and reel shipment (suffix “TR”)	18

1 Block diagram and pins description

Figure 1. Functional block diagram – L5050S




Figure 2. Pins configuration




Table 2. Pins description

Pin name	L5050S Pin number	Function
N.C.	1	—
GND	2	Ground reference for regulator.
Vo	3	5 V regulated output. Block to GND with a ceramic capacitor (≥ 220 nF for regulator stability).
N.C.	4	—
N.C.	5	—
V _S	6	Supply voltage, block directly to GND on the IC with a capacitor.
En	7	Enable pin: high signal to switch the regulator on.
N.C.	8	—

2 Electrical specifications

2.1 Absolute maximum ratings

Stressing the device above the rating listed in the [Table 3: Absolute maximum ratings](#) may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE program and other relevant quality documents.

Table 3. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V _s	DC supply voltage	-0.3 to 40	V
I _s	Input current	Internally limited	
V _o	DC output voltage	-0.3 to 6	V
I _o	DC output current	Internally limited	
V _{En}	Enable input	-0.3 to 40	
T _j	Junction operating temperature	-40 to 150	°C
V _{ESD HBM}	ESD HBM voltage level (HBM-MIL STD 883C)	±2	kV
V _{ESD CDM}	ESD CDM voltage level (CDM)	±750	V

Table 4. Thermal data

Item	Symbol	Parameter	Value ⁽¹⁾	Unit
A.001	R _{th-jamb}	Thermal resistance junction to ambient	110	°C/W

1. PCB: double layer; FR4 area = 77 mm x 86 mm; PCB thickness = 1.6 mm; Cu thickness = 70 μm (front and back side).

2.2 Electrical characteristics

Values specified in this section are for V_S = 5.6 V to 31 V, T_j = - 40 °C to +150 °C, unless otherwise stated.

Table 5. General

Item	Pin	Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit
A.002	V _o	V _o	Output voltage	V _S = 5.6 to 31 V; I _o = 5 to 50 mA	4.9	5	5.1	V
A.003	V _o	I _{short}	Short circuit current	V _S = 5.6 to 31 V	200	380	550	mA
				V _S = 10.5 V	200	370	450	
A.004	V _o	I _{lim} ⁽¹⁾	Output current limitation	V _S = 10.5 V	100	225	450	mA
A.005	V _S , V _o	V _{line}	Line regulation voltage	V _S = 5.6 to 18 V; I _o = 5 to 50 mA			50	mV

Table 5. General (continued)

Item	Pin	Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit
A.006	V _o	V _{load}	Load regulation voltage	I _o = 5 to 50 mA, V _S = 5.6 to 31 V			55	mV
A.007	V _S , V _o	V _{dp}	Drop voltage	I _o = 50 mA			500	mV
A.008	V _S , V _o	SVR	Ripple rejection	fr = 100 Hz ⁽²⁾		60		dB
A.009	V _o	I _{o_{th_H}}	Normal consumption mode output current		4			mA
A.010	V _o	I _{o_{th_L}}	Very low consumption mode output current				0.1	mA
A.011	V _S , V _o	I _{qn}	Current consumption with regulator disabled I _{qn} = I _{Vs} – I _o	V _S = 13.5 V, En = low		5	10	μA
A.012	V _S , V _o	I _{qn_1}	Current consumption with regulator enabled I _{qn_1} = I _{Vs} – I _o	I _o = 0.1 mA to 0.3 mA; En = high		50	70	μA
A.013	V _S , V _o	I _{qn_50}	Current consumption with regulator enabled I _{qn_50} = I _{Vs} – I _o	I _o = I _{o_{th_H}} to 50 mA; En = high		2	4.2	mA
A.014		T _w	Thermal protection temperature ⁽³⁾		150		190	°C
A.015		T _{w_hy}	Thermal protection temperature hysteresis			10		°C

1. Measured output current when the output voltage has dropped 200 mV from its nominal value obtained at V_S=10.5 V and I_o = 25 mA.
2. Guaranteed by design.
3. Thermal protection is guaranteed by design and characterization.

Table 6. Enable

Item	Pin	Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit
A.016	En	V _{En_low}	En input low voltage				1	V
A.017	En	V _{En_high}	En input high voltage		3			V
A.018	En	V _{En_hyst}	En input hysteresis			800		mV
A.019	En	I _{leak}	Pull down current	V _{En} = 5 V		3	10	μA

2.3 Electrical characteristics curves




Figure 9. Current consumption vs input voltage (Io = 0.15 mA)




Figure 10. Current consumption vs input voltage (Io = 50 mA)




Figure 11. Current limitation vs Tj




Figure 12. Current limitation vs input voltage




Figure 13. Short circuit current vs Tj




Figure 14. Short circuit current vs input voltage




Figure 15. VEn_high vs Tj




Figure 16. VEn_low vs Tj





Figure 17. PSRR




3 Protection features

3.1 Voltage regulator

Voltage regulator uses a p-channel MOS transistor as a regulating element. With that structure, a very low dropout voltage at current up to 50mA is obtained. The output voltage is regulated up to transient input supply voltage of 40 V. The high-precision of the output voltages ($\pm 2\%$) is obtained with a pre-trimmed reference voltage. The voltage regulator automatically adapts its own quiescent current to the output current level. In light load conditions, the quiescent current goes down to 50 μA only in low consumption mode. This procedure features a certain hysteresis on the output current (see [Figure 8](#)). Short-circuit protection to GND and a thermal shutdown are provided.

Figure 18. Application schematic – L5050S



The input capacitor C_1 is necessary as backup supply for short battery voltage interruption which may occur on the line. Its value should be chosen according to the relevant application requirement. The second input capacitor $C_2 \geq 220 \text{ nF}$ is needed when the C_1 is too distant from the VS pin and it compensates smooth line disturbances. The C_0 ceramic capacitor, connected to the output pin, is for bypassing to GND the high-frequency noise and it guarantees stability even during sudden line and load variations. Suggested value is $C_0 = 220 \text{ nF}$ with $\text{ESR} \geq 100 \text{ m}\Omega$.

Stability region is reported in [Figure 19](#).

Figure 19. Stability region





Figure 20. Maximum load variation response




3.2 Enable

The L5050S features one enable input. A high signal switches the regulator element ON. In standby mode, the output is disabled and the current consumption of the device (quiescent current) is typically 5 μA .

4 Package and PCB thermal data

Figure 21. SO-8 PC board



Layout condition of Rth and Zth measurements (PCB: double layer; FR4 area = 77 mm x 86 mm; PCB thickness = 1.6 mm; Cu thickness = 70 μm (front and back side); Cu thickness on vias of 0.025 mm in PCB with a dissipation area of 2cm² (picture on the right).

Figure 22. Rthj-amb vs PCB copper area in open box free air condition





Figure 23. SO-8 thermal impedance junction ambient single pulse



Equation 1: Pulse calculation formula

$$Z_{TH\delta} = R_{TH} \cdot \delta + Z_{THtp} \cdot (1 - \delta)$$

where

$$\delta = (tp)/T$$

Figure 24. Thermal fitting model of a Vreg in SO-8




Table 7. SO-8 thermal parameter

Area/island (cm ²)	FP	2
R1 (°C/W)	3.2	
R2 (°C/W)	4.2	
R3 (°C/W)	7.9	

Table 7. SO-8 thermal parameter (continued)

Area/island (cm ²)	FP	2
R4 (°C/W)	26.5	
R5 (°C/W)	27	
R6 (°C/W)	41.6	27.1
C1 (W.s/°C)	0.00001	
C2 (W.s/°C)	0.0015	
C3 (W.s/°C)	0.014	
C4 (W.s/°C)	0.04	
C5 (W.s/°C)	0.165	
C6 (W.s/°C)	1.4	3

5 Package information

5.1 ECOPACK

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.

5.2 SO-8 package information

Figure 25. SO-8 package outline




Table 8. SO-8 package mechanical data

Symbol	Millimeters		
	Min	Typ.	Max
A			1.75
A1	0.10		0.25
A2	1.25		
b	0.28		0.48
c	0.17		0.23
D ⁽¹⁾	4.80	4.90	5.00


Table 8. SO-8 package mechanical data (continued)

Symbol	Millimeters		
	Min	Typ.	Max
E	5.80	6.00	6.20
E1 ⁽²⁾	3.80	3.90	4.00
e		1.27	
h	0.25		0.50
L	0.40		1.27
L1		1.04	
k	0°		8°
ccc			0.10

1. Dimension D does not include mold flash, protrusions or gate burrs. Mold flash, protrusions or gate burrs shall not exceed 0.15 mm in total (both side).
2. Dimension "E1" does not include interlead flash or protrusions. Interlead flash or protrusions shall not exceed 0.25 mm per side.

5.3 SO-8 packing information

Figure 26. SO-8 tape and reel shipment (suffix "TR")



6 Revision history

Table 9. Revision history

Date	Revision	Changes
18-Dec-2018	1	Initial release.
08-Apr-2019	2	Updated <i>Description</i> in cover page. Updated <i>Table 1: Device summary</i> . Updated <i>Section 3.1: Voltage regulator</i> .
15-Apr-2019	3	Deleted figure SO-8 tube shipment (no suffix).

IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST’s terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers’ products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2019 STMicroelectronics – All rights reserved