STM32H742

The STM32H742 line offers the performance of the Cortex-M7 core (with double-precision floating point unit) running up to 480 MHz while reaching 2 times better dynamic power consumption (Run mode) versus the STM32F7 lines.

Performance

At 480 MHz f_CPU, the STM32H742 line delivers 2400 CoreMark /1027 DMIPS performance executing from Flash memory, with 0-wait states thanks to its L1 cache. The digital signal processor (DSP) instructions and the double-precision floating-point unit (FPU) enlarge the range of addressable applications. External memory can be used with no performance penalty thanks to the L1 cache (16 Kbytes of I-cache +16 Kbytes of D-cache).

Power efficiency:

• The multi-power domain architecture enables different power domains to be set in low-power mode to optimize the power efficiency. In addition to the main regulator featuring voltage scaling to supply the core in different voltage ranges during Run and Stop modes, the device also embeds a USB regulator to supply the embedded physical layer (PHY) and a backup regulator.
• 275 µ/MHz typical @VDD = 3.3 V and 25 °C in Run mode (peripherals off)
• 2.95 µA typical in Standby mode (low-power mode)

Graphics

The STM32H742 takes advantage of the Chrom‑ART Accelerator™. This graphics accelerator creates content twice as fast as the core alone. As well as efficient 2-D raw data copy, additional functions are supported by the Chrom-ART Accelerator such as image format conversion or image blending (image mixing with some transparency). As a result, the Chrom-ART Accelerator boosts graphics content creation and saves the processing bandwidth of the MCU core for the rest of the application.

Embedded peripherals

• Audio: Two dedicated audio PLLs, three full-duplex I²S interfaces, a new serial audio interface (SAI) supporting time-division multiplex (TDM) mode and a DFSDM (Digital filters for sigma-delta modulators or MEMS microphone).
• Up to 35 communication interfaces including four USARTs in addition to four UARTs running at up to 12.5 Mbit/s, one low-power UART, six SPIs running at up to 100 Mbit/s, four I²C interfaces running at up to 1 MHz with a new optional digital filter capability, two FD-CAN, two SDIO, USB 2.0 full-speed device/host/OTG controller with an on-chip PHY and a USB 2.0 high-speed/full-speed device/host/OTG controller, on-chip full-speed PHY and ULPI, Ethernet MAC, SPDIF-IN, HDMI-CEC, camera interface, single-wire protocol interface and MDIO slave.
• Analog: Two 12-bit DACs, three fast ADCs reaching 16-bit maximum resolution (3.6 Msamples/s), 22 16- and 32-bit timers running at up to 480 MHz on the 16-bit high-resolution timer. Easily extendable memory range using the flexible memory controller with a 32-bit parallel interface, and supporting Compact Flash, SRAM, PSRAM, NOR, NAND and SDRAM memories or using the Dual-mode Quad-SPI to allow code execution from external serial Flash memory. An analog true random number generator.

The STM32H742 provides from 1 to 2 Mbytes of Flash memory, 692 Kbyte of SRAM with a scattered architecture: 192 Kbytes of TCM RAM (including 64 Kbytes of ITCM RAM and 128 Kbytes of DTCM RAM for time-critical routines and data), 432 Kbytes of user SRAM, and 4 Kbytes of SRAM in backup domain to keep data in the lowest power modes and 100- to 240-pin packages in BGA and LQFP profiles.